Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct 19 19:15:18 2022
| Host         : 603-21 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_MicroBlaze_Fnd_wrapper_timing_summary_routed.rpt -pb design_MicroBlaze_Fnd_wrapper_timing_summary_routed.pb -rpx design_MicroBlaze_Fnd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_MicroBlaze_Fnd_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (14)
6. checking no_output_delay (25)
7. checking multiple_clock (1894)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1894)
---------------------------------
 There are 1894 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.225        0.000                      0                 6430        0.032        0.000                      0                 6430        3.000        0.000                       0                  2173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                    ------------       ----------      --------------
design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                                              {0.000 5.000}      10.000          100.000         
  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_design_MicroBlaze_Fnd_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
sys_clock                                                                {0.000 5.000}      10.000          100.000         
  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_design_MicroBlaze_Fnd_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.010        0.000                      0                  222        0.156        0.000                      0                  222       15.686        0.000                       0                   233  
design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.003        0.000                      0                   46        0.265        0.000                      0                   46       16.166        0.000                       0                    40  
sys_clk_pin                                                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1                                 1.226        0.000                      0                 6129        0.106        0.000                      0                 6129        3.750        0.000                       0                  1896  
  clkfbout_design_MicroBlaze_Fnd_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0                                   1.225        0.000                      0                 6129        0.106        0.000                      0                 6129        3.750        0.000                       0                  1896  
  clkfbout_design_MicroBlaze_Fnd_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0    clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1        1.225        0.000                      0                 6129        0.032        0.000                      0                 6129  
clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0          1.225        0.000                      0                 6129        0.032        0.000                      0                 6129  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                    From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    ----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0    clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0          3.711        0.000                      0                   33        1.888        0.000                      0                   33  
**async_default**                             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0          3.711        0.000                      0                   33        1.813        0.000                      0                   33  
**async_default**                             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0    clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1        3.711        0.000                      0                   33        1.813        0.000                      0                   33  
**async_default**                             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1        3.712        0.000                      0                   33        1.888        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.010ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.318ns  (logic 0.736ns (22.182%)  route 2.582ns (77.818%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 36.497 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.213 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.545    20.213    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y25         FDRE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.459    20.672 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.136    21.808    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.932 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.182    23.114    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.153    23.267 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.264    23.531    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X57Y24         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436    36.497    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y24         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.354    36.851    
                         clock uncertainty           -0.035    36.816    
    SLICE_X57Y24         FDCE (Setup_fdce_C_D)       -0.274    36.542    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.542    
                         arrival time                         -23.531    
  -------------------------------------------------------------------
                         slack                                 13.010    

Slack (MET) :             13.260ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.394ns  (logic 0.735ns (21.653%)  route 2.659ns (78.347%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 36.502 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.213 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.545    20.213    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y25         FDRE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.459    20.672 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.136    21.808    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.932 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.524    23.456    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y20         LUT4 (Prop_lut4_I3_O)        0.152    23.608 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.608    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X55Y20         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441    36.502    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y20         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.354    36.856    
                         clock uncertainty           -0.035    36.821    
    SLICE_X55Y20         FDCE (Setup_fdce_C_D)        0.047    36.868    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.868    
                         arrival time                         -23.608    
  -------------------------------------------------------------------
                         slack                                 13.260    

Slack (MET) :             13.270ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.368ns  (logic 0.707ns (20.989%)  route 2.661ns (79.011%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 36.502 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.213 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.545    20.213    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y25         FDRE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.459    20.672 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.136    21.808    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.932 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.526    23.458    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.124    23.582 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.582    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X55Y20         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441    36.502    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y20         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.354    36.856    
                         clock uncertainty           -0.035    36.821    
    SLICE_X55Y20         FDCE (Setup_fdce_C_D)        0.031    36.852    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.852    
                         arrival time                         -23.582    
  -------------------------------------------------------------------
                         slack                                 13.270    

Slack (MET) :             13.508ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.123ns  (logic 0.707ns (22.642%)  route 2.416ns (77.358%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 36.496 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.213 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.545    20.213    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y25         FDRE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.459    20.672 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.136    21.808    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.932 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.280    23.212    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y24         LUT6 (Prop_lut6_I5_O)        0.124    23.336 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.336    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X55Y24         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.496    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y24         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.354    36.850    
                         clock uncertainty           -0.035    36.815    
    SLICE_X55Y24         FDCE (Setup_fdce_C_D)        0.029    36.844    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.844    
                         arrival time                         -23.336    
  -------------------------------------------------------------------
                         slack                                 13.508    

Slack (MET) :             13.512ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.121ns  (logic 0.707ns (22.656%)  route 2.414ns (77.344%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 36.496 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.213 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.545    20.213    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y25         FDRE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.459    20.672 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.136    21.808    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.932 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.278    23.210    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y24         LUT3 (Prop_lut3_I2_O)        0.124    23.334 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.334    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X55Y24         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.496    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y24         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.354    36.850    
                         clock uncertainty           -0.035    36.815    
    SLICE_X55Y24         FDCE (Setup_fdce_C_D)        0.031    36.846    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.846    
                         arrival time                         -23.334    
  -------------------------------------------------------------------
                         slack                                 13.512    

Slack (MET) :             13.530ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.147ns  (logic 0.733ns (23.296%)  route 2.414ns (76.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 36.496 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.213 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.545    20.213    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y25         FDRE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.459    20.672 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.136    21.808    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.932 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.278    23.210    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y24         LUT4 (Prop_lut4_I3_O)        0.150    23.360 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.360    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X55Y24         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.496    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y24         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.354    36.850    
                         clock uncertainty           -0.035    36.815    
    SLICE_X55Y24         FDCE (Setup_fdce_C_D)        0.075    36.890    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.890    
                         arrival time                         -23.360    
  -------------------------------------------------------------------
                         slack                                 13.530    

Slack (MET) :             13.734ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.704ns (27.244%)  route 1.880ns (72.756%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 19.822 - 16.667 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905     1.905    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.001 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.547     3.549    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X35Y27         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.456     4.005 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.982     4.987    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[7]
    SLICE_X35Y25         LUT6 (Prop_lut6_I3_O)        0.124     5.111 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.544    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I0_O)        0.124     5.668 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.465     6.133    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X37Y25         FDRE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    18.303    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.394 f  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.428    19.822    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y25         FDRE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.282    20.104    
                         clock uncertainty           -0.035    20.069    
    SLICE_X37Y25         FDRE (Setup_fdre_C_CE)      -0.202    19.867    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.867    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                 13.734    

Slack (MET) :             13.847ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.787ns  (logic 0.707ns (25.370%)  route 2.080ns (74.630%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 36.497 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.213 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.545    20.213    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y25         FDRE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.459    20.672 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.136    21.808    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.932 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.944    22.876    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y24         LUT3 (Prop_lut3_I2_O)        0.124    23.000 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.000    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X57Y24         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436    36.497    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y24         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.354    36.851    
                         clock uncertainty           -0.035    36.816    
    SLICE_X57Y24         FDCE (Setup_fdce_C_D)        0.032    36.848    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.848    
                         arrival time                         -23.000    
  -------------------------------------------------------------------
                         slack                                 13.847    

Slack (MET) :             13.897ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.780ns  (logic 0.700ns (25.182%)  route 2.080ns (74.818%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 36.497 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.213 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.545    20.213    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y25         FDRE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.459    20.672 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.136    21.808    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.932 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.944    22.876    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y24         LUT3 (Prop_lut3_I2_O)        0.117    22.993 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.993    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X57Y24         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436    36.497    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y24         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.354    36.851    
                         clock uncertainty           -0.035    36.816    
    SLICE_X57Y24         FDCE (Setup_fdce_C_D)        0.075    36.891    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.891    
                         arrival time                         -22.993    
  -------------------------------------------------------------------
                         slack                                 13.897    

Slack (MET) :             13.971ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.657ns  (logic 0.707ns (26.610%)  route 1.950ns (73.390%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.161ns = ( 36.494 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.213 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.545    20.213    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y25         FDRE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.459    20.672 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.124    21.797    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124    21.921 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.825    22.746    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X45Y26         LUT6 (Prop_lut6_I1_O)        0.124    22.870 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.870    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X45Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433    36.494    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.354    36.848    
                         clock uncertainty           -0.035    36.813    
    SLICE_X45Y26         FDCE (Setup_fdce_C_D)        0.029    36.842    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.842    
                         arrival time                         -22.870    
  -------------------------------------------------------------------
                         slack                                 13.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.340    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y24         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.117     1.598    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X55Y24         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.729    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y24         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                         clock pessimism             -0.357     1.372    
    SLICE_X55Y24         FDCE (Hold_fdce_C_D)         0.070     1.442    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.088%)  route 0.172ns (54.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.338    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X28Y27         FDPE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.479 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.172     1.651    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X30Y27         SRL16E                                       r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.819     1.727    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y27         SRL16E                                       r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.357     1.370    
    SLICE_X30Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.487    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.342%)  route 0.170ns (54.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.338    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X28Y27         FDPE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.479 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.170     1.649    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X30Y27         SRL16E                                       r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.819     1.727    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y27         SRL16E                                       r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.357     1.370    
    SLICE_X30Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.485    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.338    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y27         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.141     1.479 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.110     1.589    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X28Y27         FDPE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.820     1.728    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X28Y27         FDPE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.377     1.351    
    SLICE_X28Y27         FDPE (Hold_fdpe_C_D)         0.070     1.421    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.551     1.336    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X32Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.141     1.477 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/Q
                         net (fo=1, routed)           0.115     1.592    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8_n_0
    SLICE_X33Y27         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.819     1.727    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X33Y27         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                         clock pessimism             -0.376     1.351    
    SLICE_X33Y27         FDCE (Hold_fdce_C_D)         0.072     1.423    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.552     1.337    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.141     1.478 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/Q
                         net (fo=3, routed)           0.112     1.590    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun
    SLICE_X47Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.819     1.727    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X47Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
                         clock pessimism             -0.377     1.350    
    SLICE_X47Y26         FDCE (Hold_fdce_C_D)         0.070     1.420    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.049%)  route 0.172ns (54.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.338    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X28Y27         FDPE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.479 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.172     1.651    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X30Y27         SRL16E                                       r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.819     1.727    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y27         SRL16E                                       r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.357     1.370    
    SLICE_X30Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.479    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.339    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X39Y29         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.141     1.480 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.120     1.601    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][4]
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.045     1.646 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     1.646    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[3]
    SLICE_X38Y29         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.729    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X38Y29         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -0.377     1.352    
    SLICE_X38Y29         FDCE (Hold_fdce_C_D)         0.120     1.472    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.344    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y18         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.122     1.607    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X55Y19         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.735    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y19         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                         clock pessimism             -0.378     1.357    
    SLICE_X55Y19         FDCE (Hold_fdce_C_D)         0.070     1.427    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.338    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y27         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.141     1.479 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.122     1.601    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X28Y27         FDPE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.820     1.728    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X28Y27         FDPE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.377     1.351    
    SLICE_X28Y27         FDPE (Hold_fdpe_C_D)         0.070     1.421    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  design_MicroBlaze_Fnd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X37Y25   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X40Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X37Y29   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X44Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X44Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X44Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X44Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X44Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X43Y25   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y22   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y22   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y22   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y22   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y17   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y19   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y21   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y22   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y23   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X38Y28   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y22   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y22   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y22   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y22   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y13   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y13   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y16   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y17   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y19   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y21   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.003ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.133ns  (logic 1.091ns (17.790%)  route 5.042ns (82.210%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 36.240 - 33.333 ) 
    Source Clock Delay      (SCD):    3.236ns = ( 19.902 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.546    19.902    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.459    20.361 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.334    21.696    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X42Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.846 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.897    22.743    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.328    23.071 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.858    23.928    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.154    24.082 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.952    26.035    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y8          FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.451    36.240    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y8          FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.242    36.482    
                         clock uncertainty           -0.035    36.446    
    SLICE_X51Y8          FDCE (Setup_fdce_C_CE)      -0.408    36.038    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.038    
                         arrival time                         -26.035    
  -------------------------------------------------------------------
                         slack                                 10.003    

Slack (MET) :             10.320ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.851ns  (logic 1.091ns (18.647%)  route 4.760ns (81.353%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 36.239 - 33.333 ) 
    Source Clock Delay      (SCD):    3.236ns = ( 19.902 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.546    19.902    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.459    20.361 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.334    21.696    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X42Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.846 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.897    22.743    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.328    23.071 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.858    23.928    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.154    24.082 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.670    25.753    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X52Y10         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.450    36.239    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y10         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.242    36.481    
                         clock uncertainty           -0.035    36.445    
    SLICE_X52Y10         FDCE (Setup_fdce_C_CE)      -0.372    36.073    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.073    
                         arrival time                         -25.753    
  -------------------------------------------------------------------
                         slack                                 10.320    

Slack (MET) :             10.340ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.831ns  (logic 1.091ns (18.711%)  route 4.740ns (81.289%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 36.239 - 33.333 ) 
    Source Clock Delay      (SCD):    3.236ns = ( 19.902 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.546    19.902    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.459    20.361 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.334    21.696    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X42Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.846 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.897    22.743    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.328    23.071 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.858    23.928    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.154    24.082 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.650    25.733    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X54Y9          FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.450    36.239    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y9          FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.242    36.481    
                         clock uncertainty           -0.035    36.445    
    SLICE_X54Y9          FDCE (Setup_fdce_C_CE)      -0.372    36.073    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.073    
                         arrival time                         -25.733    
  -------------------------------------------------------------------
                         slack                                 10.340    

Slack (MET) :             10.758ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.376ns  (logic 1.091ns (20.292%)  route 4.285ns (79.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 36.238 - 33.333 ) 
    Source Clock Delay      (SCD):    3.236ns = ( 19.902 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.546    19.902    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.459    20.361 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.334    21.696    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X42Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.846 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.897    22.743    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.328    23.071 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.858    23.928    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.154    24.082 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.196    25.278    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y11         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.449    36.238    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y11         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.242    36.480    
                         clock uncertainty           -0.035    36.444    
    SLICE_X53Y11         FDCE (Setup_fdce_C_CE)      -0.408    36.036    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.036    
                         arrival time                         -25.278    
  -------------------------------------------------------------------
                         slack                                 10.758    

Slack (MET) :             10.777ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.355ns  (logic 1.091ns (20.373%)  route 4.264ns (79.627%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 36.236 - 33.333 ) 
    Source Clock Delay      (SCD):    3.236ns = ( 19.902 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.546    19.902    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.459    20.361 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.334    21.696    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X42Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.846 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.897    22.743    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.328    23.071 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.858    23.928    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.154    24.082 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.175    25.257    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y14         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.447    36.236    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y14         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.242    36.478    
                         clock uncertainty           -0.035    36.442    
    SLICE_X53Y14         FDCE (Setup_fdce_C_CE)      -0.408    36.034    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.034    
                         arrival time                         -25.257    
  -------------------------------------------------------------------
                         slack                                 10.777    

Slack (MET) :             10.777ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.355ns  (logic 1.091ns (20.373%)  route 4.264ns (79.627%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 36.236 - 33.333 ) 
    Source Clock Delay      (SCD):    3.236ns = ( 19.902 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.546    19.902    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.459    20.361 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.334    21.696    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X42Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.846 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.897    22.743    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.328    23.071 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.858    23.928    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.154    24.082 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.175    25.257    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y14         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.447    36.236    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y14         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.242    36.478    
                         clock uncertainty           -0.035    36.442    
    SLICE_X53Y14         FDCE (Setup_fdce_C_CE)      -0.408    36.034    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.034    
                         arrival time                         -25.257    
  -------------------------------------------------------------------
                         slack                                 10.777    

Slack (MET) :             10.794ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.376ns  (logic 1.091ns (20.292%)  route 4.285ns (79.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 36.238 - 33.333 ) 
    Source Clock Delay      (SCD):    3.236ns = ( 19.902 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.546    19.902    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.459    20.361 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.334    21.696    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X42Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.846 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.897    22.743    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.328    23.071 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.858    23.928    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.154    24.082 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.196    25.278    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X52Y11         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.449    36.238    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y11         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.242    36.480    
                         clock uncertainty           -0.035    36.444    
    SLICE_X52Y11         FDCE (Setup_fdce_C_CE)      -0.372    36.072    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.072    
                         arrival time                         -25.278    
  -------------------------------------------------------------------
                         slack                                 10.794    

Slack (MET) :             10.794ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.376ns  (logic 1.091ns (20.292%)  route 4.285ns (79.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 36.238 - 33.333 ) 
    Source Clock Delay      (SCD):    3.236ns = ( 19.902 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.546    19.902    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.459    20.361 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.334    21.696    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X42Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.846 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.897    22.743    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.328    23.071 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.858    23.928    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.154    24.082 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.196    25.278    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X52Y11         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.449    36.238    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y11         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.242    36.480    
                         clock uncertainty           -0.035    36.444    
    SLICE_X52Y11         FDCE (Setup_fdce_C_CE)      -0.372    36.072    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.072    
                         arrival time                         -25.278    
  -------------------------------------------------------------------
                         slack                                 10.794    

Slack (MET) :             11.133ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.239ns  (logic 1.061ns (20.254%)  route 4.178ns (79.746%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 36.236 - 33.333 ) 
    Source Clock Delay      (SCD):    3.236ns = ( 19.902 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.546    19.902    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.459    20.361 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.334    21.696    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X42Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.846 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.897    22.743    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.328    23.071 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.858    23.928    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.124    24.052 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.088    25.141    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X52Y13         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.447    36.236    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y13         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.242    36.478    
                         clock uncertainty           -0.035    36.442    
    SLICE_X52Y13         FDCE (Setup_fdce_C_CE)      -0.169    36.273    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.273    
                         arrival time                         -25.141    
  -------------------------------------------------------------------
                         slack                                 11.133    

Slack (MET) :             11.133ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.239ns  (logic 1.061ns (20.254%)  route 4.178ns (79.746%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 36.236 - 33.333 ) 
    Source Clock Delay      (SCD):    3.236ns = ( 19.902 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.546    19.902    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.459    20.361 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.334    21.696    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X42Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.846 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.897    22.743    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.328    23.071 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.858    23.928    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.124    24.052 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.088    25.141    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X52Y13         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.447    36.236    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y13         FDCE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.242    36.478    
                         clock uncertainty           -0.035    36.442    
    SLICE_X52Y13         FDCE (Setup_fdce_C_CE)      -0.169    36.273    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.273    
                         arrival time                         -25.141    
  -------------------------------------------------------------------
                         slack                                 11.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.550     1.172    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y25         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDCE (Prop_fdce_C_Q)         0.141     1.313 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.170     1.483    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.528 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.528    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X33Y25         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.816     1.541    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y25         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.369     1.172    
    SLICE_X33Y25         FDCE (Hold_fdce_C_D)         0.091     1.263    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.550     1.172    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y25         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.141     1.313 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.187     1.500    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X36Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.545 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.545    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X36Y25         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.816     1.541    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y25         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.369     1.172    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.091     1.263    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.099%)  route 0.298ns (56.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.550     1.172    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y25         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.128     1.300 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.298     1.598    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X36Y25         LUT3 (Prop_lut3_I2_O)        0.098     1.696 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.696    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X36Y25         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.816     1.541    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y25         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.369     1.172    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.107     1.279    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.499ns  (logic 0.191ns (38.246%)  route 0.308ns (61.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 18.208 - 16.667 ) 
    Source Clock Delay      (SCD):    1.173ns = ( 17.839 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.551    17.839    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X36Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.146    17.985 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.122    18.107    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X37Y26         LUT1 (Prop_lut1_I0_O)        0.045    18.152 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.186    18.339    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X36Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.817    18.208    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X36Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.369    17.839    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.077    17.916    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.916    
                         arrival time                          18.339    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.623ns  (logic 0.191ns (30.639%)  route 0.432ns (69.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 18.207 - 16.667 ) 
    Source Clock Delay      (SCD):    1.175ns = ( 17.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.553    17.841    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y28         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.146    17.987 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.250    18.237    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I2_O)        0.045    18.282 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.182    18.465    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.816    18.207    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.870    
    SLICE_X34Y26         FDCE (Hold_fdce_C_CE)       -0.012    17.858    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.858    
                         arrival time                          18.465    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.623ns  (logic 0.191ns (30.639%)  route 0.432ns (69.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 18.207 - 16.667 ) 
    Source Clock Delay      (SCD):    1.175ns = ( 17.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.553    17.841    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y28         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.146    17.987 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.250    18.237    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I2_O)        0.045    18.282 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.182    18.465    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.816    18.207    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.870    
    SLICE_X34Y26         FDCE (Hold_fdce_C_CE)       -0.012    17.858    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.858    
                         arrival time                          18.465    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.623ns  (logic 0.191ns (30.639%)  route 0.432ns (69.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 18.207 - 16.667 ) 
    Source Clock Delay      (SCD):    1.175ns = ( 17.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.553    17.841    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y28         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.146    17.987 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.250    18.237    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I2_O)        0.045    18.282 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.182    18.465    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.816    18.207    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.870    
    SLICE_X34Y26         FDCE (Hold_fdce_C_CE)       -0.012    17.858    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.858    
                         arrival time                          18.465    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.623ns  (logic 0.191ns (30.639%)  route 0.432ns (69.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 18.207 - 16.667 ) 
    Source Clock Delay      (SCD):    1.175ns = ( 17.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.553    17.841    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y28         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.146    17.987 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.250    18.237    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I2_O)        0.045    18.282 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.182    18.465    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.816    18.207    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.870    
    SLICE_X34Y26         FDCE (Hold_fdce_C_CE)       -0.012    17.858    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.858    
                         arrival time                          18.465    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.684ns  (logic 0.191ns (27.938%)  route 0.493ns (72.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 18.207 - 16.667 ) 
    Source Clock Delay      (SCD):    1.175ns = ( 17.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.553    17.841    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y28         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.146    17.987 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.250    18.237    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I2_O)        0.045    18.282 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.243    18.525    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.816    18.207    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.870    
    SLICE_X35Y26         FDCE (Hold_fdce_C_CE)       -0.032    17.838    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.838    
                         arrival time                          18.525    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.684ns  (logic 0.191ns (27.938%)  route 0.493ns (72.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 18.207 - 16.667 ) 
    Source Clock Delay      (SCD):    1.175ns = ( 17.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.553    17.841    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y28         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.146    17.987 f  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.250    18.237    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I2_O)        0.045    18.282 r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.243    18.525    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.816    18.207    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y26         FDCE                                         r  design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.870    
    SLICE_X35Y26         FDCE (Hold_fdce_C_CE)       -0.032    17.838    design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.838    
                         arrival time                          18.525    
  -------------------------------------------------------------------
                         slack                                  0.687    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  design_MicroBlaze_Fnd_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y25   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y25   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y25   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y25   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y25   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y13   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y13   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y13   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y13   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y14   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y14   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y11   design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y26   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X36Y25   design_MicroBlaze_Fnd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  To Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.955ns (24.603%)  route 5.991ns (75.397%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.516     4.888    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.117     5.005 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.994     6.999    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.477     8.482    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.965    
                         clock uncertainty           -0.074     8.892    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667     8.225    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.225    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 1.954ns (24.758%)  route 5.938ns (75.242%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.589     4.961    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.116     5.077 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=10, routed)          1.868     6.945    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.493     8.497    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647     8.268    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 2.030ns (26.369%)  route 5.668ns (73.631%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.186     6.742    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.482     8.487    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.123    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 2.030ns (26.344%)  route 5.676ns (73.656%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.193     6.749    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y9          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.493     8.497    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.141    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 2.002ns (25.388%)  route 5.884ns (74.612%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.373     3.528 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          3.401     6.929    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.479     8.484    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.967    
                         clock uncertainty           -0.074     8.894    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.328    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 1.955ns (25.155%)  route 5.817ns (74.845%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.516     4.888    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.117     5.005 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.819     6.824    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.481     8.486    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667     8.229    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 2.030ns (26.471%)  route 5.639ns (73.529%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.156     6.712    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.479     8.484    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.967    
                         clock uncertainty           -0.074     8.894    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.120    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.120    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 2.002ns (25.454%)  route 5.863ns (74.546%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.870     2.756    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.373     3.129 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=33, routed)          3.779     6.909    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.482     8.487    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.331    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 2.030ns (26.793%)  route 5.547ns (73.207%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.064     6.620    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y10         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.483     8.488    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.898    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.124    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 1.954ns (25.257%)  route 5.783ns (74.743%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.589     4.961    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.116     5.077 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=10, routed)          1.712     6.789    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.494     8.498    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.564     9.062    
                         clock uncertainty           -0.074     8.988    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647     8.341    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                  1.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.562    -0.619    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y15         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=1, routed)           0.054    -0.424    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1[26]
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.379 r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.379    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X14Y15         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.830    -0.860    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y15         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.121    -0.485    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X35Y14         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder_reg/Q
                         net (fo=4, routed)           0.066    -0.416    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder
    SLICE_X34Y14         LUT3 (Prop_lut3_I2_O)        0.045    -0.371 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel[1]_i_1_n_0
    SLICE_X34Y14         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.826    -0.864    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X34Y14         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.121    -0.489    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.588    -0.593    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X5Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.396    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X5Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.857    -0.833    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X5Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.593    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.075    -0.518    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.553    -0.628    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X31Y21         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.431    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X31Y21         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.820    -0.870    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X31Y21         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.075    -0.553    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.591    -0.590    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.384    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X0Y15          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.860    -0.830    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.590    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.075    -0.515    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.588    -0.593    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.387    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X4Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.857    -0.833    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.593    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.075    -0.518    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.554    -0.627    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X28Y20         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.421    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X28Y20         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.822    -0.868    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X28Y20         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.627    
    SLICE_X28Y20         FDRE (Hold_fdre_C_D)         0.075    -0.552    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.588    -0.593    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y18          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.387    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X0Y18          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.857    -0.833    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y18          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.593    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.075    -0.518    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.563    -0.618    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y6          FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.420    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X32Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.375 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X32Y6          FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y6          FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.092    -0.513    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.559    -0.622    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y18         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q
                         net (fo=1, routed)           0.087    -0.394    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[25]
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.045    -0.349 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X12Y18         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.827    -0.863    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y18         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120    -0.489    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y17     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y17     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y17     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y17     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  To Clock:  clkfbout_design_MicroBlaze_Fnd_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_MicroBlaze_Fnd_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  To Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.955ns (24.603%)  route 5.991ns (75.397%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.516     4.888    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.117     5.005 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.994     6.999    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.477     8.482    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.965    
                         clock uncertainty           -0.074     8.891    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667     8.224    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.224    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 1.954ns (24.758%)  route 5.938ns (75.242%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.589     4.961    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.116     5.077 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=10, routed)          1.868     6.945    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.493     8.497    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647     8.268    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 2.030ns (26.369%)  route 5.668ns (73.631%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.186     6.742    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.482     8.487    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.122    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 2.030ns (26.344%)  route 5.676ns (73.656%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.193     6.749    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y9          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.493     8.497    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.141    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 2.002ns (25.388%)  route 5.884ns (74.612%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.373     3.528 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          3.401     6.929    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.479     8.484    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.967    
                         clock uncertainty           -0.074     8.893    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.327    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 1.955ns (25.155%)  route 5.817ns (74.845%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.516     4.888    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.117     5.005 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.819     6.824    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.481     8.486    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667     8.228    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.228    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 2.030ns (26.471%)  route 5.639ns (73.529%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.156     6.712    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.479     8.484    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.967    
                         clock uncertainty           -0.074     8.893    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.119    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 2.002ns (25.454%)  route 5.863ns (74.546%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.870     2.756    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.373     3.129 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=33, routed)          3.779     6.909    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.482     8.487    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.330    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 2.030ns (26.793%)  route 5.547ns (73.207%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.064     6.620    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y10         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.483     8.488    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.123    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 1.954ns (25.257%)  route 5.783ns (74.743%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.589     4.961    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.116     5.077 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=10, routed)          1.712     6.789    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.494     8.498    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.564     9.062    
                         clock uncertainty           -0.074     8.988    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647     8.341    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                  1.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.562    -0.619    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y15         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=1, routed)           0.054    -0.424    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1[26]
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.379 r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.379    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X14Y15         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.830    -0.860    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y15         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.121    -0.485    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X35Y14         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder_reg/Q
                         net (fo=4, routed)           0.066    -0.416    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder
    SLICE_X34Y14         LUT3 (Prop_lut3_I2_O)        0.045    -0.371 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel[1]_i_1_n_0
    SLICE_X34Y14         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.826    -0.864    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X34Y14         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.121    -0.489    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.588    -0.593    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X5Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.396    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X5Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.857    -0.833    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X5Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.593    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.075    -0.518    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.553    -0.628    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X31Y21         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.431    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X31Y21         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.820    -0.870    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X31Y21         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.075    -0.553    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.591    -0.590    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.384    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X0Y15          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.860    -0.830    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.590    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.075    -0.515    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.588    -0.593    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.387    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X4Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.857    -0.833    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.593    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.075    -0.518    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.554    -0.627    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X28Y20         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.421    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X28Y20         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.822    -0.868    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X28Y20         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.627    
    SLICE_X28Y20         FDRE (Hold_fdre_C_D)         0.075    -0.552    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.588    -0.593    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y18          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.387    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X0Y18          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.857    -0.833    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y18          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.593    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.075    -0.518    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.563    -0.618    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y6          FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.420    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X32Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.375 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X32Y6          FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y6          FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.092    -0.513    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.559    -0.622    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y18         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q
                         net (fo=1, routed)           0.087    -0.394    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[25]
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.045    -0.349 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X12Y18         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.827    -0.863    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y18         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120    -0.489    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y17     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y17     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y17     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y17     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16     design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_MicroBlaze_Fnd_clk_wiz_1_0
  To Clock:  clkfbout_design_MicroBlaze_Fnd_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_MicroBlaze_Fnd_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  To Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.955ns (24.603%)  route 5.991ns (75.397%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.516     4.888    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.117     5.005 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.994     6.999    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.477     8.482    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.965    
                         clock uncertainty           -0.074     8.891    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667     8.224    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.224    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 1.954ns (24.758%)  route 5.938ns (75.242%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.589     4.961    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.116     5.077 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=10, routed)          1.868     6.945    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.493     8.497    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647     8.268    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 2.030ns (26.369%)  route 5.668ns (73.631%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.186     6.742    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.482     8.487    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.122    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 2.030ns (26.344%)  route 5.676ns (73.656%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.193     6.749    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y9          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.493     8.497    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.141    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 2.002ns (25.388%)  route 5.884ns (74.612%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.373     3.528 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          3.401     6.929    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.479     8.484    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.967    
                         clock uncertainty           -0.074     8.893    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.327    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 1.955ns (25.155%)  route 5.817ns (74.845%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.516     4.888    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.117     5.005 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.819     6.824    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.481     8.486    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667     8.228    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.228    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 2.030ns (26.471%)  route 5.639ns (73.529%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.156     6.712    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.479     8.484    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.967    
                         clock uncertainty           -0.074     8.893    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.119    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 2.002ns (25.454%)  route 5.863ns (74.546%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.870     2.756    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.373     3.129 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=33, routed)          3.779     6.909    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.482     8.487    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.330    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 2.030ns (26.793%)  route 5.547ns (73.207%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.064     6.620    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y10         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.483     8.488    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.123    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 1.954ns (25.257%)  route 5.783ns (74.743%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.589     4.961    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.116     5.077 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=10, routed)          1.712     6.789    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.494     8.498    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.564     9.062    
                         clock uncertainty           -0.074     8.988    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647     8.341    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                  1.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.562    -0.619    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y15         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=1, routed)           0.054    -0.424    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1[26]
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.379 r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.379    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X14Y15         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.830    -0.860    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y15         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.121    -0.411    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X35Y14         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder_reg/Q
                         net (fo=4, routed)           0.066    -0.416    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder
    SLICE_X34Y14         LUT3 (Prop_lut3_I2_O)        0.045    -0.371 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel[1]_i_1_n_0
    SLICE_X34Y14         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.826    -0.864    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X34Y14         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.074    -0.536    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.121    -0.415    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.588    -0.593    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X5Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.396    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X5Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.857    -0.833    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X5Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.075    -0.444    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.553    -0.628    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X31Y21         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.431    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X31Y21         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.820    -0.870    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X31Y21         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.074    -0.554    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.075    -0.479    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.591    -0.590    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.384    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X0Y15          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.860    -0.830    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.075    -0.441    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.588    -0.593    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.387    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X4Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.857    -0.833    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.075    -0.444    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.554    -0.627    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X28Y20         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.421    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X28Y20         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.822    -0.868    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X28Y20         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.074    -0.553    
    SLICE_X28Y20         FDRE (Hold_fdre_C_D)         0.075    -0.478    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.588    -0.593    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y18          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.387    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X0Y18          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.857    -0.833    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y18          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.075    -0.444    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.563    -0.618    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y6          FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.420    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X32Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.375 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X32Y6          FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y6          FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.092    -0.439    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.559    -0.622    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y18         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q
                         net (fo=1, routed)           0.087    -0.394    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[25]
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.045    -0.349 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X12Y18         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.827    -0.863    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y18         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120    -0.415    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  To Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.955ns (24.603%)  route 5.991ns (75.397%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.516     4.888    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.117     5.005 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.994     6.999    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.477     8.482    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.965    
                         clock uncertainty           -0.074     8.891    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667     8.224    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.224    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 1.954ns (24.758%)  route 5.938ns (75.242%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.589     4.961    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.116     5.077 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=10, routed)          1.868     6.945    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.493     8.497    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647     8.268    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 2.030ns (26.369%)  route 5.668ns (73.631%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.186     6.742    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.482     8.487    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.122    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 2.030ns (26.344%)  route 5.676ns (73.656%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.193     6.749    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y9          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.493     8.497    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.141    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 2.002ns (25.388%)  route 5.884ns (74.612%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.373     3.528 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          3.401     6.929    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.479     8.484    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.967    
                         clock uncertainty           -0.074     8.893    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.327    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 1.955ns (25.155%)  route 5.817ns (74.845%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.516     4.888    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.117     5.005 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.819     6.824    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.481     8.486    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667     8.228    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.228    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 2.030ns (26.471%)  route 5.639ns (73.529%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.156     6.712    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.479     8.484    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.967    
                         clock uncertainty           -0.074     8.893    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.119    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 2.002ns (25.454%)  route 5.863ns (74.546%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.870     2.756    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.373     3.129 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=33, routed)          3.779     6.909    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.482     8.487    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.330    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 2.030ns (26.793%)  route 5.547ns (73.207%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.555    -0.957    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X47Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.214     0.713    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.837 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.837    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.387    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.501 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.501    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.615 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.615    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.886 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.269     3.155    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.401     3.556 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=33, routed)          3.064     6.620    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y10         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.483     8.488    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.774     8.123    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 1.954ns (25.257%)  route 5.783ns (74.743%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.564    -0.948    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y11         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.132     0.641    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X48Y10         LUT2 (Prop_lut2_I0_O)        0.152     0.793 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.582     1.375    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/D_AS
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.332     1.707 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.767     2.474    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X52Y15         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.372 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.589     4.961    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.116     5.077 r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=10, routed)          1.712     6.789    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.494     8.498    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.564     9.062    
                         clock uncertainty           -0.074     8.988    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647     8.341    design_MicroBlaze_Fnd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                  1.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.562    -0.619    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y15         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=1, routed)           0.054    -0.424    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1[26]
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.379 r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.379    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X14Y15         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.830    -0.860    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y15         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.121    -0.411    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X35Y14         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder_reg/Q
                         net (fo=4, routed)           0.066    -0.416    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder
    SLICE_X34Y14         LUT3 (Prop_lut3_I2_O)        0.045    -0.371 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel[1]_i_1_n_0
    SLICE_X34Y14         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.826    -0.864    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X34Y14         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.074    -0.536    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.121    -0.415    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_sel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.588    -0.593    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X5Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.396    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X5Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.857    -0.833    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X5Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.075    -0.444    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.553    -0.628    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X31Y21         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.431    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X31Y21         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.820    -0.870    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X31Y21         FDRE                                         r  design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.074    -0.554    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.075    -0.479    design_MicroBlaze_Fnd_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.591    -0.590    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.384    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X0Y15          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.860    -0.830    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.075    -0.441    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.588    -0.593    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.387    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X4Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.857    -0.833    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y16          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.075    -0.444    design_MicroBlaze_Fnd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.554    -0.627    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X28Y20         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.421    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X28Y20         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.822    -0.868    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X28Y20         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.074    -0.553    
    SLICE_X28Y20         FDRE (Hold_fdre_C_D)         0.075    -0.478    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.588    -0.593    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y18          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.387    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X0Y18          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.857    -0.833    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y18          FDRE                                         r  design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.075    -0.444    design_MicroBlaze_Fnd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.563    -0.618    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y6          FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.420    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X32Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.375 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X32Y6          FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y6          FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.092    -0.439    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.559    -0.622    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y18         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q
                         net (fo=1, routed)           0.087    -0.394    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[25]
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.045    -0.349 r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X12Y18         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.827    -0.863    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y18         FDRE                                         r  design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120    -0.415    design_MicroBlaze_Fnd_i/AXI4_FND_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  To Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.667ns (11.786%)  route 4.992ns (88.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         3.263     4.705    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X14Y41         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.667ns (12.081%)  route 4.854ns (87.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         3.124     4.566    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X14Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.415    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.566    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.667ns (12.767%)  route 4.558ns (87.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.828     4.270    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.415    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.667ns (12.767%)  route 4.558ns (87.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.828     4.270    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.415    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.667ns (12.767%)  route 4.558ns (87.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.828     4.270    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.415    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.667ns (12.813%)  route 4.539ns (87.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.809     4.251    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y42         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y42         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.667ns (12.813%)  route 4.539ns (87.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.809     4.251    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y42         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y42         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.667ns (12.813%)  route 4.539ns (87.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.809     4.251    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y42         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y42         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.667ns (13.178%)  route 4.394ns (86.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.665     4.107    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y38         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.447     8.452    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y38         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]/C
                         clock pessimism              0.564     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X12Y38         FDCE (Recov_fdce_C_CLR)     -0.527     8.414    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.667ns (13.178%)  route 4.394ns (86.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.665     4.107    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y38         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.447     8.452    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y38         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]/C
                         clock pessimism              0.564     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X12Y38         FDCE (Recov_fdce_C_CLR)     -0.527     8.414    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  4.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.888ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.208ns (11.602%)  route 1.585ns (88.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.884     1.169    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y35         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.831    -0.859    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y35         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.134    -0.718    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.888ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.208ns (11.602%)  route 1.585ns (88.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.884     1.169    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y35         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.831    -0.859    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y35         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.134    -0.718    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.888ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.208ns (11.602%)  route 1.585ns (88.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.884     1.169    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y35         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.831    -0.859    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y35         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.134    -0.718    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.960ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.208ns (11.148%)  route 1.658ns (88.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.957     1.242    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X12Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.717    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.208ns (11.148%)  route 1.658ns (88.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.957     1.242    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X12Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.717    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.208ns (11.148%)  route 1.658ns (88.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.957     1.242    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X12Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.717    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.962ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.208ns (11.119%)  route 1.663ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.962     1.247    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.835    -0.855    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]/C
                         clock pessimism              0.274    -0.580    
    SLICE_X12Y41         FDCE (Remov_fdce_C_CLR)     -0.134    -0.714    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.208ns (11.119%)  route 1.663ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.962     1.247    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.835    -0.855    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]/C
                         clock pessimism              0.274    -0.580    
    SLICE_X12Y41         FDCE (Remov_fdce_C_CLR)     -0.134    -0.714    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.208ns (11.119%)  route 1.663ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.962     1.247    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.835    -0.855    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]/C
                         clock pessimism              0.274    -0.580    
    SLICE_X12Y41         FDCE (Remov_fdce_C_CLR)     -0.134    -0.714    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.966ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.208ns (11.111%)  route 1.664ns (88.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.963     1.249    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X14Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.717    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  1.966    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  To Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.667ns (11.786%)  route 4.992ns (88.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         3.263     4.705    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X14Y41         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.667ns (12.081%)  route 4.854ns (87.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         3.124     4.566    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X14Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.415    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.566    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.667ns (12.767%)  route 4.558ns (87.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.828     4.270    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.415    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.667ns (12.767%)  route 4.558ns (87.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.828     4.270    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.415    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.667ns (12.767%)  route 4.558ns (87.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.828     4.270    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.415    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.667ns (12.813%)  route 4.539ns (87.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.809     4.251    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y42         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y42         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.667ns (12.813%)  route 4.539ns (87.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.809     4.251    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y42         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y42         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.667ns (12.813%)  route 4.539ns (87.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.809     4.251    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y42         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y42         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.667ns (13.178%)  route 4.394ns (86.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.665     4.107    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y38         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.447     8.452    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y38         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]/C
                         clock pessimism              0.564     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X12Y38         FDCE (Recov_fdce_C_CLR)     -0.527     8.414    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.667ns (13.178%)  route 4.394ns (86.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.665     4.107    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y38         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.447     8.452    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y38         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]/C
                         clock pessimism              0.564     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X12Y38         FDCE (Recov_fdce_C_CLR)     -0.527     8.414    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  4.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.813ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.208ns (11.602%)  route 1.585ns (88.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.884     1.169    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y35         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.831    -0.859    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y35         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.134    -0.644    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.208ns (11.602%)  route 1.585ns (88.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.884     1.169    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y35         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.831    -0.859    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y35         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.134    -0.644    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.208ns (11.602%)  route 1.585ns (88.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.884     1.169    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y35         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.831    -0.859    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y35         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.134    -0.644    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.208ns (11.148%)  route 1.658ns (88.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.957     1.242    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.643    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.208ns (11.148%)  route 1.658ns (88.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.957     1.242    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.643    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.208ns (11.148%)  route 1.658ns (88.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.957     1.242    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.643    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.887ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.208ns (11.119%)  route 1.663ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.962     1.247    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.835    -0.855    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]/C
                         clock pessimism              0.274    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y41         FDCE (Remov_fdce_C_CLR)     -0.134    -0.640    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.208ns (11.119%)  route 1.663ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.962     1.247    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.835    -0.855    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]/C
                         clock pessimism              0.274    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y41         FDCE (Remov_fdce_C_CLR)     -0.134    -0.640    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.208ns (11.119%)  route 1.663ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.962     1.247    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.835    -0.855    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]/C
                         clock pessimism              0.274    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y41         FDCE (Remov_fdce_C_CLR)     -0.134    -0.640    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.892ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.208ns (11.111%)  route 1.664ns (88.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.963     1.249    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X14Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.643    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  1.892    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
  To Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.667ns (11.786%)  route 4.992ns (88.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         3.263     4.705    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X14Y41         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.667ns (12.081%)  route 4.854ns (87.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         3.124     4.566    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X14Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.415    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.566    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.667ns (12.767%)  route 4.558ns (87.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.828     4.270    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.415    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.667ns (12.767%)  route 4.558ns (87.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.828     4.270    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.415    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.667ns (12.767%)  route 4.558ns (87.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.828     4.270    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.415    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.667ns (12.813%)  route 4.539ns (87.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.809     4.251    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y42         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y42         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.667ns (12.813%)  route 4.539ns (87.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.809     4.251    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y42         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y42         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.667ns (12.813%)  route 4.539ns (87.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.809     4.251    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y42         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y42         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.667ns (13.178%)  route 4.394ns (86.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.665     4.107    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y38         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.447     8.452    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y38         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]/C
                         clock pessimism              0.564     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X12Y38         FDCE (Recov_fdce_C_CLR)     -0.527     8.414    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.667ns (13.178%)  route 4.394ns (86.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.665     4.107    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y38         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.447     8.452    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y38         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]/C
                         clock pessimism              0.564     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X12Y38         FDCE (Recov_fdce_C_CLR)     -0.527     8.414    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  4.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.813ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.208ns (11.602%)  route 1.585ns (88.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.884     1.169    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y35         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.831    -0.859    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y35         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.134    -0.644    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.208ns (11.602%)  route 1.585ns (88.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.884     1.169    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y35         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.831    -0.859    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y35         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.134    -0.644    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.208ns (11.602%)  route 1.585ns (88.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.884     1.169    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y35         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.831    -0.859    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y35         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.134    -0.644    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.208ns (11.148%)  route 1.658ns (88.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.957     1.242    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.643    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.208ns (11.148%)  route 1.658ns (88.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.957     1.242    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.643    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.208ns (11.148%)  route 1.658ns (88.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.957     1.242    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.643    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.887ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.208ns (11.119%)  route 1.663ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.962     1.247    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.835    -0.855    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]/C
                         clock pessimism              0.274    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y41         FDCE (Remov_fdce_C_CLR)     -0.134    -0.640    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.208ns (11.119%)  route 1.663ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.962     1.247    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.835    -0.855    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]/C
                         clock pessimism              0.274    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y41         FDCE (Remov_fdce_C_CLR)     -0.134    -0.640    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.208ns (11.119%)  route 1.663ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.962     1.247    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.835    -0.855    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]/C
                         clock pessimism              0.274    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y41         FDCE (Remov_fdce_C_CLR)     -0.134    -0.640    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.892ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.208ns (11.111%)  route 1.664ns (88.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.963     1.249    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X14Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.643    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  1.892    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1
  To Clock:  clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.712ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.667ns (11.786%)  route 4.992ns (88.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         3.263     4.705    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X14Y41         FDCE (Recov_fdce_C_CLR)     -0.527     8.417    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                  3.712    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.667ns (12.081%)  route 4.854ns (87.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         3.124     4.566    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.943    
    SLICE_X14Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.566    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.667ns (12.767%)  route 4.558ns (87.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.828     4.270    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.943    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.667ns (12.767%)  route 4.558ns (87.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.828     4.270    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.943    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.667ns (12.767%)  route 4.558ns (87.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.828     4.270    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y40         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.448     8.453    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.943    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.527     8.416    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.667ns (12.813%)  route 4.539ns (87.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.809     4.251    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y42         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y42         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.527     8.417    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.667ns (12.813%)  route 4.539ns (87.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.809     4.251    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y42         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y42         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.527     8.417    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.667ns (12.813%)  route 4.539ns (87.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.809     4.251    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y42         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.449     8.454    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y42         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.527     8.417    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.667ns (13.178%)  route 4.394ns (86.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.665     4.107    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y38         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.447     8.452    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y38         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]/C
                         clock pessimism              0.564     9.015    
                         clock uncertainty           -0.074     8.942    
    SLICE_X12Y38         FDCE (Recov_fdce_C_CLR)     -0.527     8.415    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.667ns (13.178%)  route 4.394ns (86.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.557    -0.955    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.730     1.293    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.149     1.442 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.665     4.107    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y38         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        1.447     8.452    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y38         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]/C
                         clock pessimism              0.564     9.015    
                         clock uncertainty           -0.074     8.942    
    SLICE_X12Y38         FDCE (Recov_fdce_C_CLR)     -0.527     8.415    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  4.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.888ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.208ns (11.602%)  route 1.585ns (88.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.884     1.169    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y35         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.831    -0.859    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y35         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.134    -0.718    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.888ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.208ns (11.602%)  route 1.585ns (88.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.884     1.169    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y35         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.831    -0.859    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y35         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.134    -0.718    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.888ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.208ns (11.602%)  route 1.585ns (88.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.884     1.169    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y35         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.831    -0.859    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y35         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.134    -0.718    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.960ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.208ns (11.148%)  route 1.658ns (88.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.957     1.242    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X12Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.717    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.208ns (11.148%)  route 1.658ns (88.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.957     1.242    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X12Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.717    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.208ns (11.148%)  route 1.658ns (88.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.957     1.242    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X12Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.717    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.962ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.208ns (11.119%)  route 1.663ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.962     1.247    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.835    -0.855    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]/C
                         clock pessimism              0.274    -0.580    
    SLICE_X12Y41         FDCE (Remov_fdce_C_CLR)     -0.134    -0.714    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.208ns (11.119%)  route 1.663ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.962     1.247    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.835    -0.855    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]/C
                         clock pessimism              0.274    -0.580    
    SLICE_X12Y41         FDCE (Remov_fdce_C_CLR)     -0.134    -0.714    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.208ns (11.119%)  route 1.663ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.962     1.247    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X12Y41         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.835    -0.855    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X12Y41         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]/C
                         clock pessimism              0.274    -0.580    
    SLICE_X12Y41         FDCE (Remov_fdce_C_CLR)     -0.134    -0.714    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.966ns  (arrival time - required time)
  Source:                 design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.208ns (11.111%)  route 1.664ns (88.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.558    -0.623    design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X10Y19         FDRE                                         r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_MicroBlaze_Fnd_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.701     0.241    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.285 f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/AXI4_Templete_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.963     1.249    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/SR[0]
    SLICE_X14Y37         FDCE                                         f  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_in1_design_MicroBlaze_Fnd_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clk_out1_design_MicroBlaze_Fnd_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_MicroBlaze_Fnd_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1894, routed)        0.832    -0.858    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/s00_axi_aclk
    SLICE_X14Y37         FDCE                                         r  design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X14Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.717    design_MicroBlaze_Fnd_i/AXI4_TICK_0/inst/tick/U0/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  1.966    





