# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do eightBitComparator_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitComparator_tb/oneBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitComparator
# -- Compiling architecture rtl of oneBitComparator
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitComparator_tb/eightBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitComparator
# -- Compiling architecture rtl of eightBitComparator
# 
vcom -reportprogress 300 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitComparator_tb/eightBitComparator_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitComparator_tb
# -- Compiling architecture tb of eightBitComparator_tb
vsim +altera -do eightBitComparator_run_msim_rtl_vhdl.do -l msim_transcript -gui work.eightbitcomparator_tb
# vsim +altera -do eightBitComparator_run_msim_rtl_vhdl.do -l msim_transcript -gui work.eightbitcomparator_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.eightbitcomparator_tb(tb)
# Loading work.eightbitcomparator(rtl)
# Loading work.onebitcomparator(rtl)
# do eightBitComparator_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitComparator_tb/oneBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitComparator
# -- Compiling architecture rtl of oneBitComparator
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitComparator_tb/eightBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitComparator
# -- Compiling architecture rtl of eightBitComparator
# 
add wave -position end  sim:/eightbitcomparator_tb/UUT/i_Ai
add wave -position end  sim:/eightbitcomparator_tb/UUT/i_Bi
add wave -position end  sim:/eightbitcomparator_tb/UUT/o_GT
add wave -position end  sim:/eightbitcomparator_tb/UUT/o_LT
add wave -position end  sim:/eightbitcomparator_tb/UUT/o_EQ
add wave -position end  sim:/eightbitcomparator_tb/UUT/int_GT
add wave -position end  sim:/eightbitcomparator_tb/UUT/int_LT
add wave -position end  sim:/eightbitcomparator_tb/UUT/gnd
run
