<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RT-AICHIPV3-sample: SCB_Type 構造体</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RT-AICHIPV3-sample
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 構築: Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'検索');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','検索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">フィールド</a>  </div>
  <div class="headertitle">
<div class="title">SCB_Type 構造体<div class="ingroups"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html">CM3 Core Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_m3__core__register.html">CMSIS CM3 Core Register</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_m3___s_c_b.html">CMSIS CM3 SCB</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
フィールド</h2></td></tr>
<tr class="memitem:a30abfea43143a424074f682bd61eace0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a30abfea43143a424074f682bd61eace0">CPUID</a></td></tr>
<tr class="separator:a30abfea43143a424074f682bd61eace0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fec9e122b923822e7f951cd48cf1d47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a8fec9e122b923822e7f951cd48cf1d47">ICSR</a></td></tr>
<tr class="separator:a8fec9e122b923822e7f951cd48cf1d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf388a921a016cae590cfcf1e43b1cdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aaf388a921a016cae590cfcf1e43b1cdf">VTOR</a></td></tr>
<tr class="separator:aaf388a921a016cae590cfcf1e43b1cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec159b48828355cb770049b8b2e8d91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aaec159b48828355cb770049b8b2e8d91">AIRCR</a></td></tr>
<tr class="separator:aaec159b48828355cb770049b8b2e8d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a95891ad3e904dd5548112539c1c98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a64a95891ad3e904dd5548112539c1c98">SCR</a></td></tr>
<tr class="separator:a64a95891ad3e904dd5548112539c1c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="separator:a5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17dc9f83c53cbf7fa249e79a2d2a43f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a17dc9f83c53cbf7fa249e79a2d2a43f8">SHP</a> [12]</td></tr>
<tr class="separator:a17dc9f83c53cbf7fa249e79a2d2a43f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d136e5436e5fa2fb2aaa78a5f86b19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a04d136e5436e5fa2fb2aaa78a5f86b19">SHCSR</a></td></tr>
<tr class="separator:a04d136e5436e5fa2fb2aaa78a5f86b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b1e9cde3f94195206c016214cf3936"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ae6b1e9cde3f94195206c016214cf3936">CFSR</a></td></tr>
<tr class="separator:ae6b1e9cde3f94195206c016214cf3936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87aadbc5e1ffb76d755cf13f4721ae71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a87aadbc5e1ffb76d755cf13f4721ae71">HFSR</a></td></tr>
<tr class="separator:a87aadbc5e1ffb76d755cf13f4721ae71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415598d9009bb3ffe9f35e03e5a386fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a415598d9009bb3ffe9f35e03e5a386fe">DFSR</a></td></tr>
<tr class="separator:a415598d9009bb3ffe9f35e03e5a386fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88820a178974aa7b7927155cee5c47ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a88820a178974aa7b7927155cee5c47ed">MMFAR</a></td></tr>
<tr class="separator:a88820a178974aa7b7927155cee5c47ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad49f99b1c83dcab356579af171bfa475"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ad49f99b1c83dcab356579af171bfa475">BFAR</a></td></tr>
<tr class="separator:ad49f99b1c83dcab356579af171bfa475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9176079ea223dd8902589da91af63a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ab9176079ea223dd8902589da91af63a2">AFSR</a></td></tr>
<tr class="separator:ab9176079ea223dd8902589da91af63a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00a6649cfac6bbadee51d6ba4c73001d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a00a6649cfac6bbadee51d6ba4c73001d">PFR</a> [2]</td></tr>
<tr class="separator:a00a6649cfac6bbadee51d6ba4c73001d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b9a71780ae327f1f337a2176b777618"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a1b9a71780ae327f1f337a2176b777618">DFR</a></td></tr>
<tr class="separator:a1b9a71780ae327f1f337a2176b777618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c0e2e1c7195d4dc09a5ca077c596318"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a5c0e2e1c7195d4dc09a5ca077c596318">ADR</a></td></tr>
<tr class="separator:a5c0e2e1c7195d4dc09a5ca077c596318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0dc71239f7d5ffe2e78e683b9530064"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ab0dc71239f7d5ffe2e78e683b9530064">MMFR</a> [4]</td></tr>
<tr class="separator:ab0dc71239f7d5ffe2e78e683b9530064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130a0c6b3da7f29507a1888afbdce7ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a130a0c6b3da7f29507a1888afbdce7ee">ISAR</a> [5]</td></tr>
<tr class="separator:a130a0c6b3da7f29507a1888afbdce7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">フィールド詳解</h2>
<a id="a5c0e2e1c7195d4dc09a5ca077c596318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c0e2e1c7195d4dc09a5ca077c596318">&#9670;&nbsp;</a></span>ADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x4C Auxiliary Feature Register </p>

</div>
</div>
<a id="ab9176079ea223dd8902589da91af63a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9176079ea223dd8902589da91af63a2">&#9670;&nbsp;</a></span>AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x3C Auxiliary Fault Status Register </p>

</div>
</div>
<a id="aaec159b48828355cb770049b8b2e8d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaec159b48828355cb770049b8b2e8d91">&#9670;&nbsp;</a></span>AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C Application Interrupt / Reset Control Register </p>

</div>
</div>
<a id="ad49f99b1c83dcab356579af171bfa475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad49f99b1c83dcab356579af171bfa475">&#9670;&nbsp;</a></span>BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x38 Bus Fault Address Register </p>

</div>
</div>
<a id="a5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1322e27c40bf91d172f9673f205c97">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x14 Configuration Control Register </p>

</div>
</div>
<a id="ae6b1e9cde3f94195206c016214cf3936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6b1e9cde3f94195206c016214cf3936">&#9670;&nbsp;</a></span>CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x28 Configurable Fault Status Register </p>

</div>
</div>
<a id="a30abfea43143a424074f682bd61eace0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30abfea43143a424074f682bd61eace0">&#9670;&nbsp;</a></span>CPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CPUID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00 CPU ID Base Register </p>

</div>
</div>
<a id="a1b9a71780ae327f1f337a2176b777618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b9a71780ae327f1f337a2176b777618">&#9670;&nbsp;</a></span>DFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x48 Debug Feature Register </p>

</div>
</div>
<a id="a415598d9009bb3ffe9f35e03e5a386fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a415598d9009bb3ffe9f35e03e5a386fe">&#9670;&nbsp;</a></span>DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x30 Debug Fault Status Register </p>

</div>
</div>
<a id="a87aadbc5e1ffb76d755cf13f4721ae71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87aadbc5e1ffb76d755cf13f4721ae71">&#9670;&nbsp;</a></span>HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x2C Hard Fault Status Register </p>

</div>
</div>
<a id="a8fec9e122b923822e7f951cd48cf1d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fec9e122b923822e7f951cd48cf1d47">&#9670;&nbsp;</a></span>ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04 Interrupt Control State Register </p>

</div>
</div>
<a id="a130a0c6b3da7f29507a1888afbdce7ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a130a0c6b3da7f29507a1888afbdce7ee">&#9670;&nbsp;</a></span>ISAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ISAR[5]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x60 ISA Feature Register </p>

</div>
</div>
<a id="a88820a178974aa7b7927155cee5c47ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88820a178974aa7b7927155cee5c47ed">&#9670;&nbsp;</a></span>MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x34 Mem Manage Address Register </p>

</div>
</div>
<a id="ab0dc71239f7d5ffe2e78e683b9530064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0dc71239f7d5ffe2e78e683b9530064">&#9670;&nbsp;</a></span>MMFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MMFR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x50 Memory Model Feature Register </p>

</div>
</div>
<a id="a00a6649cfac6bbadee51d6ba4c73001d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00a6649cfac6bbadee51d6ba4c73001d">&#9670;&nbsp;</a></span>PFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PFR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x40 Processor Feature Register </p>

</div>
</div>
<a id="a64a95891ad3e904dd5548112539c1c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a95891ad3e904dd5548112539c1c98">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x10 System Control Register </p>

</div>
</div>
<a id="a04d136e5436e5fa2fb2aaa78a5f86b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04d136e5436e5fa2fb2aaa78a5f86b19">&#9670;&nbsp;</a></span>SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x24 System Handler Control and State Register </p>

</div>
</div>
<a id="a17dc9f83c53cbf7fa249e79a2d2a43f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17dc9f83c53cbf7fa249e79a2d2a43f8">&#9670;&nbsp;</a></span>SHP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SHP[12]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x18 System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

</div>
</div>
<a id="aaf388a921a016cae590cfcf1e43b1cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf388a921a016cae590cfcf1e43b1cdf">&#9670;&nbsp;</a></span>VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x08 Vector Table Offset Register </p>

</div>
</div>
<hr/>この構造体詳解は次のファイルから抽出されました:<ul>
<li>inc/OTHER/<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
構築: &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
