v 20130925 2
C 40000 40000 0 0 0 title-bordered-A3.sym
C 47550 47700 1 0 0 pwr-gnd.sym
{
T 47840 48360 5 10 0 0 0 0 1
value=GND
T 47830 48750 5 10 0 0 0 0 1
device=SYMBOL
}
C 44150 47700 1 0 0 pwr-gnd.sym
{
T 44440 48360 5 10 0 0 0 0 1
value=GND
T 44430 48750 5 10 0 0 0 0 1
device=SYMBOL
}
N 44150 47900 44150 48000 4
N 44150 49200 44150 49300 4
C 49900 49200 1 0 1 port-in.sym
{
T 49850 49300 5 10 1 1 0 7 1
net=OUT1:1
T 49800 49900 5 10 0 0 0 6 1
device=none
T 49100 49100 5 10 0 1 0 1 1
value=INPUT
}
N 47550 47900 47550 48300 4
N 47050 49300 48700 49300 4
N 47550 49300 47550 48800 4
T 49400 40900 9 14 1 0 0 0 2
Example 102
Transient Simulation
T 49450 40300 9 8 1 0 0 0 1
1
T 50950 40300 9 8 1 0 0 0 1
1
T 53300 40600 9 8 1 0 0 0 1
1.00 / A
T 53300 40300 9 8 1 0 0 0 1
090908 PF
N 44150 49300 46150 49300 4
{
T 44350 49350 5 10 1 1 0 0 1
netname=IN
}
C 43850 48000 1 0 0 spice-vpulse.sym
{
T 43400 48550 5 10 1 1 0 0 1
refdes=V1
T 44550 48850 5 10 0 0 0 0 1
device=spice
T 44550 49050 5 10 0 0 0 0 1
footprint=none
T 42050 47350 5 10 1 1 0 0 1
value=DC 0V PULSE ( 0 5 0 1us 1us 1ms 3ms)
}
C 42650 44150 1 0 0 spice-directive.sym
{
T 42650 44850 5 10 0 0 0 0 1
device=directive
T 42750 44550 5 10 1 1 0 0 1
refdes=A1
T 42750 44250 5 10 1 1 0 0 1
value=.TRAN 10us 3ms
}
N 46900 47050 48700 47050 4
N 47550 47050 47550 46650 4
C 47550 45350 1 0 0 pwr-gnd.sym
{
T 47840 46010 5 10 0 0 0 0 1
value=GND
T 47830 46400 5 10 0 0 0 0 1
device=SYMBOL
}
N 47550 45550 47550 45750 4
N 46400 47050 45400 47050 4
N 45400 44800 45400 49300 4
C 49900 46950 1 0 1 port-in.sym
{
T 49850 47050 5 10 1 1 0 7 1
net=OUT2:1
T 49800 47650 5 10 0 0 0 6 1
device=none
T 49100 46850 5 10 0 1 0 1 1
value=INPUT
}
N 46900 44800 48700 44800 4
N 47550 44800 47550 44400 4
C 47550 43100 1 0 0 pwr-gnd.sym
{
T 47840 43760 5 10 0 0 0 0 1
value=GND
T 47830 44150 5 10 0 0 0 0 1
device=SYMBOL
}
N 47550 43300 47550 43500 4
N 46400 44800 45400 44800 4
C 49900 44700 1 0 1 port-in.sym
{
T 49850 44800 5 10 1 1 0 7 1
net=OUT3:1
T 49800 45400 5 10 0 0 0 6 1
device=none
T 49100 44600 5 10 0 1 0 1 1
value=INPUT
}
C 48350 43100 1 0 0 pwr-gnd.sym
{
T 48640 43760 5 10 0 0 0 0 1
value=GND
T 48630 44150 5 10 0 0 0 0 1
device=SYMBOL
}
N 48350 43300 48350 43400 4
N 48350 44500 48350 44800 4
C 47750 48100 1 90 0 cap.sym
{
T 47050 48300 5 10 0 0 90 0 1
device=CAPACITOR
T 48050 48750 5 10 1 1 180 0 1
refdes=C1
T 46850 48300 5 10 0 0 90 0 1
symversion=0.1
T 48200 48550 5 10 1 1 180 0 1
value=15nF
T 46250 48300 5 10 0 0 90 0 1
footprint=NONE
}
C 46150 49200 1 0 0 res.sym
{
T 46250 49800 5 10 0 0 0 0 1
device=RESISTOR
T 46500 49650 5 10 1 1 0 0 1
refdes=R1
T 46450 49450 5 10 1 1 0 0 1
value=10k
}
C 46200 46850 1 0 0 cap.sym
{
T 46400 47550 5 10 0 0 0 0 1
device=CAPACITOR
T 46550 47300 5 10 1 1 0 0 1
refdes=C2
T 46400 47750 5 10 0 0 0 0 1
symversion=0.1
T 46450 46650 5 10 1 1 0 0 1
value=15nF
T 46400 48350 5 10 0 0 0 0 1
footprint=NONE
}
C 47450 46650 1 270 0 res.sym
{
T 48050 46550 5 10 0 0 270 0 1
device=RESISTOR
T 47750 46250 5 10 1 1 0 0 1
refdes=R2
T 47750 46050 5 10 1 1 0 0 1
value=10k
}
C 46200 44600 1 0 0 cap.sym
{
T 46400 45300 5 10 0 0 0 0 1
device=CAPACITOR
T 46550 45050 5 10 1 1 0 0 1
refdes=C3
T 46400 45500 5 10 0 0 0 0 1
symversion=0.1
T 46450 44400 5 10 1 1 0 0 1
value=150nF
T 46400 46100 5 10 0 0 0 0 1
footprint=NONE
}
C 47450 44400 1 270 0 res.sym
{
T 48050 44300 5 10 0 0 270 0 1
device=RESISTOR
T 47750 44000 5 10 1 1 0 0 1
refdes=R3
T 47750 43800 5 10 1 1 0 0 1
value=1k
}
C 48350 44500 1 270 0 inductor.sym
{
T 48550 44100 5 10 1 1 0 0 1
refdes=L1
T 49700 44350 5 10 0 0 270 0 1
device=INDUCTOR
T 49200 44350 5 10 0 0 270 0 1
footprint=acy500.fp
T 48550 43850 5 10 1 1 0 0 1
value=100mH
}
