// 
// Mem file initialization records. 
// 
// 
// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
// updatemem v2017.2 (64-bit)
// 
//
//   x             x        
//  0F 00 04 02 A0 80 00 40 2B 00 00 5C
//
@0000
5C 00 00 2B 40 00 80 A0 02 04 00 01
//////////////////x///////////////x

//5C 00 00 2B 40 00 F0 A0 02 04 00 06
