# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment1.srcs/sources_1/imports/mips_single_cycle/Instr_Mem.vhd" \
"../../../../Assignment1.srcs/sources_1/imports/mips_single_cycle/alu.vhd" \
"../../../../Assignment1.srcs/sources_1/imports/mips_single_cycle/alu_op.vhd" \
"../../../../Assignment1.srcs/sources_1/imports/mips_single_cycle/control_unit.vhd" \
"../../../../Assignment1.srcs/sources_1/imports/mips_single_cycle/data_memory.vhd" \
"../../../../Assignment1.srcs/sources_1/imports/mips_single_cycle/mips.vhd" \
"../../../../Assignment1.srcs/sources_1/imports/mips_single_cycle/prog_counter.vhd" \
"../../../../Assignment1.srcs/sources_1/imports/mips_single_cycle/reg_file.vhd" \
"../../../../Assignment1.srcs/sources_1/imports/mips_single_cycle/mips_tb.vhd" \

# Do not sort compile order
nosort
