/* sd2snes - SD card based universal cartridge for the SNES
   Copyright (C) 2009-2010 Maximilian Rehkopf <otakon@gmx.net>
   AVR firmware portion

   Inspired by and based on code from sd2iec, written by Ingo Korb et al.
   See sdcard.c|h, config.h.

   FAT file system access based on code by ChaN, Jim Brain, Ingo Korb,
   see ff.c|h.

   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; version 2 of the License only.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.

   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA

   snes.c: SNES hardware control and monitoring
*/

#include <string.h>
#include <stdarg.h>
#include "bits.h"
#include "config.h"
#include "uart.h"
#include "snes.h"
#include "memory.h"
#include "fileops.h"
#include "ff.h"
#include "led.h"
#include "smc.h"
#include "timer.h"
#include "cli.h"
#include "fpga.h"
#include "fpga_spi.h"
#include "rtc.h"
#include "cfg.h"
#include "usbinterface.h"
#include "sgb.h"
#include "spc7110rtc.h"
#include "version.h"
#include "hwinfo.h"
#include "msu1.h"   /* menu_sfx_* : menu sound effects via the MSU-1 DAC */
#include "pcmplay.h"/* pcmplay_publish: menu PCM player status block */
#include "gameinfo.h" /* gameinfo_fmv_idle_check : stop a lingering FMV when its screen closes */
#include "cheat.h"
#include "cheatedit.h"
#include "trainer.h"
#include "savestate.h"
#include "manual.h"
#include "sufami.h"

uint32_t saveram_crc, saveram_crc_old;
uint32_t bs_pack_crc, bs_pack_crc_old; /* BS Memory Pack autosave */
/* pack autosave scan state (globals so load_rom resets them per game) */
uint32_t bs_pack_offset, bs_pack_diff, bs_pack_same, bs_pack_didnotsave, bs_pack_save_failed;
uint8_t bs_pack_erase_seq; /* last-seen FPGA flash-erase seq counter (status bits12-11) */
uint8_t sram_crc_valid;
uint8_t sram_crc_init;
uint32_t sram_crc_romsize;
uint8_t crc_valid;

extern snes_romprops_t romprops;
extern int snes_boot_configured;

extern cfg_t CFG;

volatile int reset_changed;
volatile int reset_pressed;

mcu_status_t STM = {
  .rtc_valid = 0xff,
  .num_recent_games = 0,
  .pairmode = 0,
  .num_favorite_games = 0
};

snes_status_t STS = {
  .is_u16 = 0,
  .u16_cfg = 0xff,
  .has_satellaview = 0
};

// These rom hashes are all based on unheadered contents in sram.
// Known conflicts with crc32 implementation.  Match count is always 2.
// 0x06F5FCAD, 0x2DCCDC2F, 0x47AC91A5, 0x566A91FD
// 0x61506060, 0x6D869DD1, 0x7B55EA0F, 0x81C1BA16
// 0xD8841B4B, 0xDEFABA49, 0xE7E44192
/* base/size are cartridge SaveRAM offsets, so both fit a uint16_t (largest entry
   below is 0x7c00 / 0x2000); they widen on the way into romprops. */
typedef struct { uint32_t crc; uint16_t base; uint16_t size; } SramOffset;
const SramOffset SramOffsetTable[] = {
  // GSU
  { 0x5cb1755a, 0x7c00, 0x0400 }, // yoshi's island (us)
  { 0x42115ad4, 0x7c00, 0x0400 }, // yoshi's island (us) 1.1
  { 0x08f007cc, 0x7c00, 0x0400 }, // yoshi's island (eu)
  { 0x8a699987, 0x7c00, 0x0400 }, // yoshi's island (eu) 1.1
  { 0xb9b78a85, 0x7c00, 0x0400 }, // yoshi's island (jp)
  { 0x82efeef5, 0x7c00, 0x0400 }, // yoshi's island (jp) 1.1
  { 0x7c8fb8d3, 0x7c00, 0x0400 }, // yoshi's island (jp) 1.2

  // SA1
  { 0x0acd464f, 0x0000, 0x2000 }, // super mario rpg (us)
  { 0x44604774, 0x0000, 0x2000 }, // super mario rpg (jp)

  { 0x9897b7b6, 0x1F00, 0x0100 }, // kirby super star (us)
  { 0xdf749c91, 0x1F00, 0x0100 }, // kirby super star (eu)
  { 0x045c941a, 0x1F00, 0x0100 }, // hoshi no kirby super deluxe (jp)

  { 0xfdcd089c, 0x5E00, 0x0200 }, // kirby's dreamland (us)
  { 0x52707a84, 0x5E00, 0x0200 }, // hoshi no kirby 3 (jp)

  { 0xb7ad7461, 0x0100, 0x0C00 }, // marvelous (jp)
  { 0xb803d023, 0x0100, 0x0C00 }, // marvelous 1.06 (us)
  { 0x7a76f989, 0x0100, 0x0C00 }, // marvelous 1.07 (us Tashi-DackR)
  { 0x186dddd3, 0x0100, 0x0C00 }  // marvelous 1.07 (us DackR)
};

void prepare_reset() {
  /* The game is about to restart with freshly initialised WRAM, so a live search
     would be comparing against values that no longer mean anything. (A bare RESET
     button press does not come through here -- that case is documented.) */
  trainer_invalidate(TRAINER_NOTICE_RESET);
  snes_reset(1);
  delay_ms(SNES_RESET_PULSELEN_MS);
  if(romprops.sramsize_bytes && fpga_test() == FPGA_TEST_TOKEN) {
    writeled(1);
    save_srm(file_lfn, romprops.ramsize_bytes, SRAM_SAVE_ADDR);
    writeled(0);
  }
  /* save the pack only if it changed (CRC vs the last-saved baseline) -- no 1MB write
     of an unchanged pack on every reset.  calc_pack_crc_inreset reads raw since the
     SNES is in reset (calc_sram_crc would bail). */
  if((romprops.fpga_features & FEAT_BSSLOT) && fpga_test() == FPGA_TEST_TOKEN) {
    uint32_t crc = calc_pack_crc_inreset();
    if(crc != bs_pack_crc_old) {
      writeled(1);
      save_bs_pack(file_lfn);
      bs_pack_crc_old = crc;
      bs_pack_diff = 0;
      writeled(0);
    }
  }
  /* Sufami Turbo Slot B: the companion minicart's own battery, flushed here beside the
     pack above because the SNES is already halted.  Only when it actually changed. */
  sufami_slotb_flush_inreset();
  // don't save SGB RTC since we are in reset and it may be undefined
  rdyled(1);
  readled(1);
  writeled(1);
  snes_reset(0);
  while(get_snes_reset());
  snes_reset(1);
  fpga_dspx_reset(1);
  delay_ms(200);
  /* AFTER the flush above: clearing this first would throw away the Slot B save. */
  sufami_clear();
}

void snes_init() {
  /* put reset level on reset pin */
  CLEAR_BIT(SNES_RESET_REG, SNES_RESET_BIT);
  /* reset the SNES */
  snes_reset(1);
}

void snes_reset_pulse() {
  snes_reset(1);
  delay_ms(SNES_RESET_PULSELEN_MS);
  snes_reset(0);
}

/*
 * sets the SNES reset state.
 *
 *  state: put SNES in reset state when 1, release when 0
 */
void snes_reset(int state) {
  GPIO_DIR(SNES_RESET_REG, SNES_RESET_BIT, state);
}

/*
 * provides a mini reset environment to speed reset for clock synchronization
 *
 * returns: upon loop exit returns the current non-reset related command
 */
uint8_t resetButtonState = 0;
uint8_t snes_reset_loop(void) {
  uint8_t cmd = 0;
  tick_t starttime = getticks();
  while(fpga_test() == FPGA_TEST_TOKEN) {
    cmd = snes_get_mcu_cmd();
    // 100ms timeout in case the reset hook is defeated somehow
    if(getticks() > starttime + SNES_RESET_LOOP_TIMEOUT) {
      cmd = SNES_CMD_RESET_LOOP_TIMEOUT;
    }
    if (cmd) {
      printf("snes_reset_loop: cmd=%hhx\n", cmd);
      switch (cmd) {
        case SNES_CMD_RESET_LOOP_FAIL:
          snes_set_mcu_cmd(0);
          cmd = 0;
          snes_reset_pulse();
          //delay_us(SNES_RELEASE_RESET_DELAY_US);
          break;
        case SNES_CMD_RESET_LOOP_PASS:
        case SNES_CMD_RESET_LOOP_TIMEOUT:
          snes_set_mcu_cmd(0);
          cmd = 0;
        default:
          goto snes_reset_loop_out;
      }
    }
  }

snes_reset_loop_out:
  if (romprops.has_combo) {
    printf("combo reset: resetButtonState: %hhx\n", resetButtonState);

    if (resetButtonState) {
      // if we are not in ROM slot 0 then reload
      uint8_t romslot = sram_readbyte((romprops.mapper_id == 0 || romprops.mapper_id == 2) ? 0xFFD9 : 0x7FD9);
      if (romslot) load_rom(file_lfn, SRAM_ROM_ADDR, LOADROM_WITH_RESET);
    }
  }

  resetButtonState = 0;

  return cmd;
}

/*
 * gets the SNES reset state.
 *
 * returns: 1 when reset, 0 when not reset
 */
uint8_t get_snes_reset() {
  return !BITBAND(SNES_RESET_REG->GPIO_I, SNES_RESET_BIT);
}

/* CFG.reset_to_menu == RESET_TO_MENU_DURATION: "Duration" mode. Modes 1..3 make
   EVERY press a long reset, which short-circuits the physical detection below
   (double press within 230ms / ~1s held). Mode 4 keeps that detection alive, so
   a SHORT press just resets the running game while a LONG one goes back to the
   menu exactly like mode 3 (Rom). Everything downstream already treats it as a
   menu mode (main.c uses >= 2, snes/main.a65 uses >= 2, snes/filesel.a65 >= 3). */
#define RESET_TO_MENU_DURATION  4

uint8_t get_snes_reset_state(void) {

  static tick_t rising_ticks;
  tick_t rising_ticks_tmp = getticks();

  static uint8_t resbutton=0, resbutton_prev=0;
  static uint8_t pushes=0, reset_flag=0;

  uint8_t first_detection=0;

  uint8_t result=SNES_RESET_NONE;

  /* first check: Had the reset been pushed?
     If yes: - check for igr's double reset time and ...
             - release  */
  if(reset_flag) {
    /* 230ms are gone (time for igr's double reset)
       if time is exceeded, set pushes and reset_flag to zero  */
    if(rising_ticks_tmp > rising_ticks + 22) {
      pushes = 0;
      reset_flag = 0;
    }

    /* release reset from the sd2snes-side */
    snes_reset(0);
    delay_us(SNES_RELEASE_RESET_DELAY_US);
  }

  /* now start new cycle */
  resbutton = get_snes_reset(); /* SNES in reset? */

  if(resbutton) { /* Yes (e.g. reset-button is pressed) */

    uint8_t rtm = cfg_is_reset_to_menu();
    result = (rtm && rtm != RESET_TO_MENU_DURATION) ? SNES_RESET_LONG
                                                    : SNES_RESET_SHORT;
    reset_flag = 1;

    if(!resbutton_prev) { /* push, reset tick-timer */
      pushes++;
      rising_ticks = getticks();
      if(pushes == 1) {
        first_detection = 1;
      }
      if(pushes == 2) { /* second push within 230ms -> initiate long reset */
        result = SNES_RESET_LONG;
      }
    }

    if(rising_ticks_tmp > rising_ticks + 99) { /* a (normal) long reset is detected */
      result = SNES_RESET_LONG;
    }

   /* no need to have the reset_flag set anymore
      also reset the number of pushes */
    if(result == SNES_RESET_LONG){
      pushes = 0;
      reset_flag = 0;
    }
  }

  if(reset_flag) {
    snes_reset(1);
    if(first_detection)
      delay_ms(190);
    else
      delay_ms(SNES_RESET_PULSELEN_MS);
  }

  resbutton_prev = resbutton;
  return result;
}

/*
 * SD2SNES game loop.
 * monitors SRAM changes and other things
 */
uint32_t diffcount = 0, samecount = 0, didnotsave = 0, save_failed = 0, last_save_failed = 0, saveram_offset = 0;
uint8_t sram_valid = 0;
uint8_t snes_main_loop() {
  recalculate_sram_range();

  /* save the GB RTC if enabled */
  sgb_gtc_save(file_lfn);

  /* Sufami Turbo Slot B battery.  A separate scan on purpose: the SaveRAM CRC below
     covers Slot A only, so a linkable title writing into the companion cart -- the
     whole point of the second slot -- would otherwise never reach the card. */
  sufami_slotb_autosave();

  /* keep the SPC7110 RTC-4513 backup in step; writes the card only on a change.
     Every config: the Mk.II core carries the virtual battery as well now. */
  spc7110_rtc_save(file_lfn);

  if(romprops.sramsize_bytes && CFG.enable_autosave) {
    uint32_t crc_bytes = min(romprops.sramsize_bytes - saveram_offset, SRAM_REGION_SIZE);
    saveram_crc = calc_sram_crc(SRAM_SAVE_ADDR + romprops.srambase + saveram_offset, crc_bytes, saveram_crc);
    saveram_offset += crc_bytes;
    sram_valid = sram_reliable();
    if(crc_valid && sram_valid) {
      if (saveram_offset >= romprops.sramsize_bytes) {
        if(save_failed) didnotsave++;
        if(saveram_crc != saveram_crc_old) {
          if(samecount) {
            diffcount=1;
          } else {
            diffcount++;
            didnotsave++;
          }
          samecount=0;
        }
        if(saveram_crc == saveram_crc_old) {
          samecount++;
        }
        if(diffcount>=1 && samecount==5) {
          printf("SaveRAM CRC: 0x%04lx; saving %s\n", saveram_crc, file_lfn);
          writeled(1);
          save_srm(file_lfn, romprops.ramsize_bytes, SRAM_SAVE_ADDR);
          last_save_failed = save_failed;
          save_failed = file_res ? 1 : 0;
          didnotsave = save_failed ? 25 : 0;
          /* refresh the in-game SAVES-tab block: FatFs just stamped the .srm with the
             RTC time, so an f_stat re-read is byte-consistent with load-time staging. */
          if(!save_failed) saveinfo_stage(file_lfn);
          writeled(0);
        }
        if(didnotsave>50) {
          printf("periodic save (sram contents keep changing or previous save failed)\n");
          diffcount=0;
          writeled(1);
          save_srm(file_lfn, romprops.ramsize_bytes, SRAM_SAVE_ADDR);
          last_save_failed = save_failed;
          save_failed = file_res ? 1 : 0;
          didnotsave = save_failed ? 25 : 0;
          if(!save_failed) saveinfo_stage(file_lfn);
          writeled(!last_save_failed);
        }
        saveram_offset = 0;
        saveram_crc_old = saveram_crc;
        
        printf("crc=%lx crc_valid=%d sram_valid=%d diffcount=%ld samecount=%ld, didnotsave=%ld\n", saveram_crc, crc_valid, sram_valid, diffcount, samecount, didnotsave);

        saveram_crc = 0;
      }
    }
  } else {
    diffcount = 0;
    samecount = 0;
    didnotsave = 0;
    saveram_offset = 0;
    saveram_crc_old = 0;
    saveram_crc = 0;
  }

  /* BS pack flash erase: the FPGA flips status-word bit12 when the game issues a block
     erase ($20/$D0) or chip erase ($A7/$D0).  The FPGA can't do a 64KB fill, so the MCU
     does it: fill the block (bits 11..8) -- or the whole pack (bit7) -- with 0xFF.  Runs
     independent of autosave so delete works regardless; the change then rides the
     autosave path below to persist.  bs_pack_erase_toggle is synced at load. */
  if(romprops.fpga_features & FEAT_BSSLOT) {
    uint16_t bs_st = fpga_status();
    uint8_t seq = (bs_st >> 11) & 0x3;       /* status bits 12-11 */
    if(seq != bs_pack_erase_seq) {
      bs_pack_erase_seq = seq;
      uint8_t blk = ((bs_st >> 8) & 0x7) | (((bs_st >> 7) & 1) << 3); /* bits 10-8 + bit7 */
      if(blk == 0xF) {
        sram_memset(BS_PACK_ADDR, BS_PACK_SIZE, 0xFF);     /* chip erase */
      } else {
        sram_memset(BS_PACK_ADDR + ((uint32_t)blk << 16), 0x10000, 0xFF);
      }
    }
  }

  /* pack autosave: same chunked-CRC scan as SaveRAM above, over the 1MB pack.
     bs_pack_crc_old is seeded at load so an unchanged pack isn't rewritten. */
  if((romprops.fpga_features & FEAT_BSSLOT) && CFG.enable_autosave) {
    uint32_t crc_bytes = min(BS_PACK_SIZE - bs_pack_offset, SRAM_REGION_SIZE);
    bs_pack_crc = calc_sram_crc(BS_PACK_ADDR + bs_pack_offset, crc_bytes, bs_pack_crc);
    bs_pack_offset += crc_bytes;
    if(crc_valid && sram_reliable()) {
      if(bs_pack_offset >= BS_PACK_SIZE) {
        if(bs_pack_save_failed) bs_pack_didnotsave++;
        if(bs_pack_crc != bs_pack_crc_old) {
          bs_pack_diff = 1;          /* dirty since last save */
          bs_pack_same = 0;
          bs_pack_didnotsave++;
        } else if(bs_pack_diff) {
          bs_pack_same++;            /* dirty but stable this pass */
        }
        if(bs_pack_diff && bs_pack_same >= 5) {
          printf("BS pack CRC: 0x%04lx; saving %s\n", bs_pack_crc, file_lfn);
          writeled(1);
          save_bs_pack(file_lfn);
          bs_pack_save_failed = file_res ? 1 : 0;
          if(!bs_pack_save_failed) { bs_pack_diff = 0; bs_pack_same = 0; }
          bs_pack_didnotsave = bs_pack_save_failed ? 25 : 0;
          writeled(0);
        }
        if(bs_pack_didnotsave > 50) {
          printf("BS pack periodic save (pack keeps changing or a save failed)\n");
          writeled(1);
          save_bs_pack(file_lfn);
          bs_pack_save_failed = file_res ? 1 : 0;
          if(!bs_pack_save_failed) bs_pack_diff = 0;
          bs_pack_didnotsave = bs_pack_save_failed ? 25 : 0;
          writeled(0);
        }
        bs_pack_offset = 0;
        bs_pack_crc_old = bs_pack_crc;
        bs_pack_crc = 0;
      }
    } else {
      bs_pack_offset = 0;
      bs_pack_crc = 0;
    }
  } else {
    /* reset the scan, but keep bs_pack_crc_old: prepare_reset compares against it
       (zeroing it, like SaveRAM does, would force a full flush every reset) */
    bs_pack_offset = 0;
    bs_pack_crc = 0;
    bs_pack_same = 0;
    bs_pack_didnotsave = 0;
  }

  return snes_get_mcu_cmd();
}

/*
 * Commands the in-game TAB menu (igmenu.bin) and the cheat overlay issue while a
 * game runs.  Served here, ONCE, because there are TWO game loops: the normal one
 * (main.c) and the parallel MSU-1 one (msu1_loop, msu1.c).  The MSU loop used to
 * let these fall through to its default arm, which ACKs (freeing the shell's
 * bounded spin) without doing the work -- so on any MSU-1 title the GUIDES viewer,
 * the SAVES slot selector, the cheat name window and the master cheat switch all
 * looked alive and did nothing.  Keeping one body is also what stops the two loops
 * from drifting again as commands are added.
 *
 * Returns 1 when the command was served; 0 leaves it to the caller's own switch
 * (resets and anything loop-specific, which differ between the two loops).
 *
 * msu_dac_hold/release bracket the arms that block on the SD card: the DAC buffer
 * is 2 KB (~11.6 ms) and a page stage blocks far longer, so a playing MSU-1 track
 * would re-wrap the last buffer audibly.  Both are no-ops when nothing is playing,
 * which is always the case outside an MSU-1 game.
 */
uint8_t game_cmd_serve(uint8_t cmd) {
  switch(cmd) {
    case SNES_CMD_SAVESTATE:
      msu_dac_hold();
      save_backup_state();
      msu_dac_release();
      break;
    case SNES_CMD_LOADSTATE:
      msu_dac_hold();
      load_backup_state();
      msu_dac_release();
      /* The trainer's search is NOT dropped here: this command only fires when the
         wanted slot is not resident yet (a resident one is replayed without the MCU),
         so the savestate handler re-baselines the snapshot itself on every real load
         (ss_trainer_rebase). The trainer's storage is outside $F0-$F4. */
      break;
    case SNES_CMD_CHEAT_REPROGRAM:
      cheat_reprogram_from_mirror();
      break;
    case SNES_CMD_ENABLE_CHEATS:
    case SNES_CMD_DISABLE_CHEATS:
      /* Master cheat switch (L+R+Start+A / +B combos, and X on the in-game CHEATS
         tab). The FPGA has ALREADY flipped cheat_enable by the time we get here --
         cheat.v decodes the very write to MCU_CMD that delivered this command -- so
         nothing here needs to touch the switch to make it take effect. What we do is
         keep the MCU's own view consistent: CFG.enable_cheats is what cheat_program()
         re-applies, so without this a later reprogram (e.g. closing the overlay after
         toggling a cheat) would silently undo the combo. Runtime only: NOT persisted
         to config.yml (writing the SD with the SNES frozen in the overlay is the
         documented way to wedge the MCU). */
      CFG.enable_cheats = (cmd == SNES_CMD_ENABLE_CHEATS) ? 1 : 0;
      sram_writebyte(CFG.enable_cheats ? 1 : 0, SRAM_CHEAT_MASTER_ADDR);
      break;
    case SNES_CMD_CHEAT_NAMES_WINDOW:
      /* in-game cheat overlay: stage the sliding 64-name window at the requested base
         (MCU_PARAM low 16 = absolute base index) from the $D00000 records so ALL cheats
         can be listed. Bounded (64 reads, no SD); the caller's snes_set_mcu_cmd(0) ACKs. */
      cheat_stage_names_window((int)(snes_get_mcu_param() & 0xffff));
      break;
    case SNES_CMD_TRAINER_CHEAT:
      /* in-game TRAINER tab: APPLY redeploys the freezes from the pin table; SAVE
         turns the requested address into a real cheat through the editor's own ADD
         and rewrites the .yml (the same frozen-SNES SD write as SNES_CMD_CHEAT_EDIT).
         Sibling calls, not nested: the stack peaks at the deepest one. See
         src/trainer.h. */
      msu_dac_hold();
      if(trainer_serve_request() && cheat_edit_serve(1)) {
        trainer_save_done();
        if(cheat_yaml_save_current())
          sram_writebyte(CHEAT_EDIT_RES_SAVEFAIL, SRAM_CHEAT_EDIT_ADDR + CHEAT_EDIT_OFS_RESULT);
      }
      msu_dac_release();
      break;
    case SNES_CMD_SET_SRM_SLOT:
      /* in-game SAVES tab: persist the selected SRAM slot to the sidecar (consumed on
         the NEXT game load) + refresh the status block. NEVER changes the live session
         slot -> an in-game switch cannot misroute an autosave. Bounded (1 f_write +
         f_stat loop). */
      msu_dac_hold();
      srm_slot_save(file_lfn, (uint8_t)(snes_get_mcu_param() & 0x03));
      saveinfo_stage(file_lfn);
      msu_dac_release();
      break;
    case SNES_CMD_CHEAT_EDIT:
      /* in-game CHEATS tab: add / edit / delete a cheat (request in the CHEAT_EDIT
         block), redeploy live, then rewrite the game's cheat .yml -- the same
         frozen-SNES SD write SET_SRM_SLOT and SAVESTATE already do.  Sibling calls
         (see menucmd.c) keep the stack at max(edit, save). */
      msu_dac_hold();
      if(cheat_edit_serve(1) && cheat_yaml_save_current())
        sram_writebyte(CHEAT_EDIT_RES_SAVEFAIL, SRAM_CHEAT_EDIT_ADDR + CHEAT_EDIT_OFS_RESULT);
      msu_dac_release();
      break;
    case SNES_CMD_MANUAL_ZPAGE: {
      /* in-game guides viewer, scrollable 2x zoom: stage ONE WHOLE 2x page (<=119KB)
         into PSRAM $C5/$C6. MCU_PARAM: [0] = compacted guide (0..7), [1] = zoom page
         (== the 1x block index). After this the viewer pans with pure PSRAM->VRAM DMA
         and issues NO further commands until it turns the page, which is exactly why
         the pan cannot stall. Bounded + fail-safe. */
      uint32_t p = snes_get_mcu_param();
      msu_dac_hold();
      manual_stage_zpage((uint8_t)(p & 0xff),              /* guide (compacted) */
                         (uint16_t)((p >> 8) & 0xffff),    /* block or zoom page */
                         (uint8_t)((p >> 24) & 0xff));     /* mode: bit0 = page */
      msu_dac_release();
      break;
    }
    case SNES_CMD_MANUAL_S1PAGE: {
      /* in-game guides viewer, scrollable 1x: stage one whole scale-1 page so the 1x
         view pans over the page instead of jumping band to band. Its PSRAM region is
         separate from the 2x page, so both stay resident and Y toggles instantly.
         MCU_PARAM: [0] = guide, [1..2] = page. Bounded + fail-safe. */
      uint32_t p = snes_get_mcu_param();
      msu_dac_hold();
      manual_stage_s1page((uint8_t)(p & 0xff), (uint16_t)((p >> 8) & 0xffff));
      msu_dac_release();
      break;
    }
    default:
      return 0;   /* not ours: the caller's switch decides */
  }
  return 1;
}

/*
 * SD2SNES menu loop.
 * monitors menu selection. return when selection was made.
 */
uint8_t menu_main_loop() {
  uint8_t cmd = 0;
  snes_set_mcu_cmd(0);
  while(!cmd) {
    if(!get_snes_reset()) {
      while(!sram_reliable())printf("hurr\n");
      cmd = snes_get_mcu_cmd();
      {
        /* navigation sound effects live in their OWN mailbox byte, fully
           outside the MCU_CMD/SNES_CMD handshake (sharing it raced the real
           commands - a readdir clobbered blips, and a blip-consume once erased
           a racing SYSINFO command). Value = effect+1; anything else (e.g.
           power-on garbage) is consumed and ignored. Missing .pcm files just
           stay silent (menu_sfx_play). */
        static const char *menu_sfx_files[4] = {
          "/sd2snes/sfx_cursor.pcm", "/sd2snes/sfx_confirm.pcm",
          "/sd2snes/sfx_back.pcm",   "/sd2snes/sfx_error.pcm"
        };
        uint8_t fx;
        fpga_set_snescmd_addr(SNESCMD_SFX_MAILBOX);
        fx = fpga_read_snescmd();
        if(fx) {
          snescmd_writebyte(0, SNESCMD_SFX_MAILBOX);
          /* "Menu sounds" toggle (CFG_ENABLE_MENU_SFX): gate HERE so flipping
             the option takes effect instantly, no reload needed. While FMV audio loops
             on the DAC the nav blips are suppressed (single DAC) - the mailbox is still
             drained so none queue up for when the clip stops. */
          if(fx <= 4 && CFG.enable_menu_sfx && !menu_music_active()) menu_sfx_play(menu_sfx_files[fx - 1]);
        }
      }
    }
    if(get_snes_reset()) {
      /* console reset sensed: the SNES will re-run the menu in place - full SFX
         teardown NOW so the feature set is back to the menu's own before its
         re-init (reset-safety; see menu_sfx_shutdown in msu1.c). */
      menu_sfx_shutdown();
      cmd = 0;
    }
    gameinfo_fmv_idle_check();   /* stop a lingering FMV if its info screen closed quietly */
    pcmplay_publish();           /* refresh the PCM player's progress block (no-op when idle) */
    /* While an effect is playing the FPGA drains a DAC half-buffer every ~6 ms
       (44.1 kHz) - far faster than this 20 ms poll - so busy-service the DAC to
       the same ~20 ms budget instead of sleeping (verbatim pattern from the
       proven msu1-menu branch). No-op when idle: plain 20 ms sleep as before. */
    if(menu_sfx_active()) {
      tick_t until = getticks() + MS_TO_TICKS(20);
      /* Pump the DAC, but re-check for a command each pass and bail the instant one arrives:
         otherwise a pending CMD_FMV_NEXT waits out the whole 20 ms burst, stretching the FMV
         frame interval and drifting the video ~25% behind the audio. */
      do {
        menu_sfx_pump();
        if(!cmd && !get_snes_reset()) cmd = snes_get_mcu_cmd();
      } while(!cmd && getticks() < until);
    } else {
      sleep_ms(20);
    }
    cli_entrycheck();
    if (!cmd) {
      cmd = usbint_handler();
    }
  }
  return cmd;
}

void get_selected_name(uint8_t* fn) {
  uint32_t cwdaddr;
  uint32_t fdaddr;
  char *dot;
  cwdaddr = snes_get_mcu_param();
  fdaddr = snescmd_readlong(SNESCMD_MCU_CMD + 0x08);
  printf("cwd addr=%lx  fdaddr=%lx\n", cwdaddr, fdaddr);
  uint16_t count = sram_readstrn(fn, cwdaddr, 256);
  if(count && fn[count-1] != '/') {
    fn[count] = '/';
    count++;
  }
  sram_readstrn(fn+count, fdaddr+6+SRAM_MENU_ADDR, 256-count);
  /* restore hidden file extension */
  if((dot=strchr((char*)fn, 1))) {
    *dot = '.';
  }
}

static void vsnes_bootprint(int line, int center, void *fmt, va_list arglist) {
  char bootmsg[33];
  int count;

  if(line > SNES_BOOTPRINT_MAX_LINES - 1) {
    printf("snes_bootprint: illegal line %d (range: 0..%d)\n", line, SNES_BOOTPRINT_MAX_LINES - 1);
    return;
  }

  bootmsg[sizeof(bootmsg) - 1] = 0;
  if(center) {
    char msgtmp[33];
    count = vsnprintf(msgtmp, sizeof(msgtmp) - 1, fmt, arglist);
    int centerpos = ((sizeof(bootmsg) - 1) / 2) - (strlen(msgtmp) / 2);
    vsnprintf(bootmsg + centerpos, sizeof(bootmsg) - 1 - centerpos, fmt, arglist);
    memset(bootmsg, ' ', centerpos);
    memset(bootmsg + centerpos + count, ' ', 32 - centerpos - count);
  } else {
    count = vsnprintf(bootmsg, sizeof(bootmsg) - 1, fmt, arglist);
    memset(bootmsg + count, ' ', 32 - count);
  }
  bootmsg[32] = 0;
  if(!snes_boot_configured) {
    fpga_rompgm();
    snes_reset(1);
    load_bootrle(SRAM_MENU_ADDR);
    sram_memset(SRAM_CMD_ADDR, SNES_BOOTPRINT_MAX_LINES*33, 0);
    set_saveram_mask(0x1fff);
    set_rom_mask(0x3fffff);
    set_mapper(0x7);
    snes_reset(0);
    snes_boot_configured = 1;
    sleep_ms(200);
  }
  printf("snes_bootprint, line %d: \"%s\"\n", line, bootmsg);
  sram_writeblock(bootmsg, SRAM_CMD_ADDR + 33 * line, 33);
}

void snes_bootprint(int line, void* fmt, ...) {
  int center = 0;
  va_list arglist;

  va_start(arglist, fmt);
  vsnes_bootprint(line, center, fmt, arglist);
  va_end(arglist);
}

void snes_bootprint_center(int line, void *fmt, ...) {
  int center = 1;
  va_list arglist;

  va_start(arglist, fmt);
  vsnes_bootprint(line, center, fmt, arglist);
  va_end(arglist);
}

void snes_bootclear() {
  for(int line = 0; line < SNES_BOOTPRINT_MAX_LINES; line++) {
    snes_bootprint(line, "                                \0");
  }
}

void snes_bootprint_version() {
  hwinfo_t hwinfo;
  get_hwinfo(&hwinfo);
  snes_bootprint(0,"   v" CONFIG_VERSION);
  snes_bootprint_center(23, "%s %s Rev.%s", hwinfo.makername, hwinfo.modelname, hwinfo.revname);
}

void snes_menu_errmsg(int err, void* msg) {
  sram_writeblock(msg, SRAM_CMD_ADDR+1, 64);
  sram_writebyte(err, SRAM_CMD_ADDR);
}

uint8_t snes_get_last_game_index() {
  return sram_readbyte(SRAM_PARAM_ADDR);
}

uint8_t snes_get_mcu_cmd() {
  fpga_set_snescmd_addr(SNESCMD_MCU_CMD);
  return fpga_read_snescmd();
}

void snes_set_mcu_cmd(uint8_t cmd) {
  fpga_set_snescmd_addr(SNESCMD_MCU_CMD);
  fpga_write_snescmd(cmd);
}

uint8_t snes_get_snes_cmd() {
  fpga_set_snescmd_addr(SNESCMD_SNES_CMD);
  return fpga_read_snescmd();
}

void snes_set_snes_cmd(uint8_t cmd) {
  fpga_set_snescmd_addr(SNESCMD_SNES_CMD);
  fpga_write_snescmd(cmd);
}

void echo_mcu_cmd() {
  snes_set_snes_cmd(snes_get_mcu_cmd());
}

uint32_t snes_get_mcu_param() {
  fpga_set_snescmd_addr(SNESCMD_MCU_PARAM);
  return (fpga_read_snescmd()
         | ((uint32_t)fpga_read_snescmd() << 8)
         | ((uint32_t)fpga_read_snescmd() << 16)
         | ((uint32_t)fpga_read_snescmd() << 24));
}

void snescmd_writeshort(uint16_t val, uint16_t addr) {
  fpga_set_snescmd_addr(addr);
  fpga_write_snescmd(val & 0xff);
  fpga_write_snescmd(val >> 8);
}

void snescmd_writebyte(uint8_t val, uint16_t addr) {
  fpga_set_snescmd_addr(addr);
  fpga_write_snescmd(val);
}

uint8_t snescmd_readbyte(uint16_t addr) {
  fpga_set_snescmd_addr(addr);
  return fpga_read_snescmd();
}

uint16_t snescmd_readshort(uint16_t addr) {
  uint16_t data = 0;
  fpga_set_snescmd_addr(addr);
  data = fpga_read_snescmd();
  data |= (uint16_t)fpga_read_snescmd() << 8;
  return data;
}

uint32_t snescmd_readlong(uint16_t addr) {
  uint32_t data = 0;
  fpga_set_snescmd_addr(addr);
  data = fpga_read_snescmd();
  data |= (uint32_t)fpga_read_snescmd() << 8;
  data |= (uint32_t)fpga_read_snescmd() << 16;
  data |= (uint32_t)fpga_read_snescmd() << 24;
  return data;
}

void snes_get_filepath(uint8_t *buffer, uint16_t length) {
  uint32_t path_address = snescmd_readlong(SNESCMD_MCU_PARAM);
  sram_readstrn(buffer, path_address, length-1);
printf("%s\n", buffer);
}

uint16_t snescmd_writeblock(void *buf, uint16_t addr, uint16_t size) {
  fpga_set_snescmd_addr(addr);
  uint16_t count=size;
  while(count--) {
    fpga_write_snescmd(*(uint8_t*)buf++);
  }
  return size;
}

uint16_t snescmd_readblock(void *buf, uint16_t addr, uint16_t size) {
  fpga_set_snescmd_addr(addr);
  uint16_t count=size;
  uint16_t i = 0;
  while(count--) {
    ((uint8_t*)buf)[i++] = fpga_read_snescmd();
  }
  return size;
}

uint64_t snescmd_gettime(void) {
  fpga_set_snescmd_addr(SNESCMD_MCU_PARAM);
  uint8_t data[12];
  for(int i=0; i<12; i++) {
    data[11-i] = fpga_read_snescmd();
  }
  return srtctime2bcdtime(data);
}

uint16_t snescmd_readstrn(void *buf, uint16_t addr, uint16_t size) {
  fpga_set_snescmd_addr(addr);
  uint16_t elemcount = 0;
  uint16_t count = size;
  uint8_t* tgt = buf;
  while(count--) {
    if(!(*(tgt++) = fpga_read_snescmd())) break;
    elemcount++;
  }
  tgt--;
  if(*tgt) *tgt = 0;
  return elemcount;
}

#define BRAM_SIZE (256 - (SNESCMD_INGAME_HOOK - SNESCMD_MCU_CMD))
void snescmd_prepare_nmihook() {
  uint16_t bram_src = sram_readshort(SRAM_MENU_ADDR + MENU_ADDR_BRAM_SRC);
  uint8_t bram[BRAM_SIZE];
  sram_readblock(bram, SRAM_MENU_ADDR + bram_src, BRAM_SIZE);
//  snescmd_writeblock(bram, SNESCMD_HOOKS, 40);
  snescmd_writeblock(bram, SNESCMD_INGAME_HOOK, BRAM_SIZE);
}

void status_load_to_menu() {
  sram_writeblock(&STM, SRAM_MCU_STATUS_ADDR, sizeof(mcu_status_t));
}

void status_save_from_menu() {
  sram_readblock(&STS, SRAM_SNES_STATUS_ADDR, sizeof(snes_status_t));
}

/*
   The goals of this function are the following:
   - detect a small, fixed set of popular games where the save location is a known, strict subset of sram.
     this avoids switching to the periodic save to sd mode.
   - revert to full sram save if there is any change in the rom.  this includes minor hacks that don't change save location.
   - not support any user control beyond rom modification.
     user control is very error prone: bad crc when rom is modified, incorrect save region definition, etc.
   - very limited rom hack coverage.  if the hack changes then it will no longer benefit without an updated crc.

   The full sram location is still loaded and saved.  The restricted bounds are only used to detect when to save.
*/
// FIXME do the CRC in FPGA while loading
void recalculate_sram_range() {
  static uint32_t crc = 0;
  static uint32_t cur_addr = 0;
  static uint32_t end_addr = 0;

  if (!sram_crc_valid && sram_valid) {
    /*
      there is a very small chance of collision.  there are several ways to avoid this:
      - incorporate (concatenate) checksum16 or other information
      - use a better hash function like sha-256
     */

    if (sram_crc_init) {
      printf("\nCalculating rom hash for: base=%06lx, size=%ld\n", SRAM_ROM_ADDR + romprops.load_address, sram_crc_romsize);
      crc = 0;
      cur_addr = SRAM_ROM_ADDR + romprops.load_address;
      end_addr = cur_addr + sram_crc_romsize;
      sram_crc_init = 0;
    }

    /*
      Pick a small enough transfer size where USB transfers don't lose connection during ROM load.
      It's possible that we switch to periodic save before this is complete.  This is ok because
      it will switch back if the rom bounds change and the new SaveRAM CRC stops changing.
    */
    uint32_t crc_bytes = min(end_addr - cur_addr, SRAM_REGION_SIZE);
    crc = calc_sram_crc(cur_addr, crc_bytes, crc);
    cur_addr += crc_bytes;

    if (crc_valid && end_addr && cur_addr >= end_addr) {
      printf("\nFinished rom hash: %08lx\n", crc);

      for (uint32_t i = 0; i < (sizeof(SramOffsetTable)/sizeof(SramOffset)); i++) {
        if (crc == SramOffsetTable[i].crc) {
          romprops.srambase = SramOffsetTable[i].base;
          romprops.sramsize_bytes = SramOffsetTable[i].size;
          printf("Rom hash match: base=%lx size=%lx\n", romprops.srambase, romprops.sramsize_bytes);

          // reset some current crc state
          saveram_crc = 0;
          //saveram_crc_old = 0; // leave as-is incase we currently match
          saveram_offset = 0;
          break;
        }
      }

      cur_addr = 0;
      end_addr = 0;
      sram_crc_init  = 1;
      sram_crc_valid = 1;
    }
  }
}
