#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug 18 10:47:27 2022
# Process ID: 11644
# Current directory: C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1
# Command line: vivado.exe -log top_level_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_module.tcl
# Log file: C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/top_level_module.vds
# Journal file: C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level_module.tcl -notrace
Command: synth_design -top top_level_module -part xc7a75tfgg484-1 -fanout_limit 2000 -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8672 
WARNING: [Synth 8-2490] overwriting previous definition of module xpm_cdc_async_rst [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15361]
WARNING: [Synth 8-2306] macro DDR3_INIT_CALIB_COMPLETE redefined [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ep_defines.v:184]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:37]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:38]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:39]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:40]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:41]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:45]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:46]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:104]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:105]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:106]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:107]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:108]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:109]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:110]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:111]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:112]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:115]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:116]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:117]
WARNING: [Synth 8-2507] parameter declaration becomes local in read_fifo_to_spi_cmd with formal parameter declaration list [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:118]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 457.117 ; gain = 110.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_module' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:43]
	Parameter BLOCK_SIZE bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 1023 - type: integer 
	Parameter BUFFER_HEADROOM bound to: 20 - type: integer 
	Parameter CAPABILITY bound to: 16'b0000000000000001 
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
INFO: [Synth 8-6157] synthesizing module 'AD7961' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:69]
	Parameter SERIAL_IDLE_STATE bound to: 3'b001 
	Parameter SERIAL_READ_STATE bound to: 3'b010 
	Parameter SERIAL_DONE_STATE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (2#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
INFO: [Synth 8-6155] done synthesizing module 'AD7961' (3#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:69]
INFO: [Synth 8-6157] synthesizing module 'GND' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4945]
INFO: [Synth 8-6155] done synthesizing module 'GND' (4#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4945]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (5#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (5#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (6#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (6#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (8#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6157] synthesizing module 'mux8to1_32wide' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/mux8to1_32wide.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mux8to1_32wide' (10#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/mux8to1_32wide.v:28]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 5 - type: integer 
	Parameter conversion_offset bound to: 14'b10000000000000 
	Parameter master_clock_freq bound to: 16'b0000000011001000 
	Parameter divide_reg_val bound to: 16'b0000000000000001 
	Parameter INIT_0 bound to: 5'b00000 
	Parameter INIT_1 bound to: 5'b00001 
	Parameter INIT_2 bound to: 5'b00010 
	Parameter INIT_3 bound to: 5'b00011 
	Parameter INIT_4 bound to: 5'b00100 
	Parameter INIT_5 bound to: 5'b00101 
	Parameter INIT_6 bound to: 5'b00110 
	Parameter INIT_7 bound to: 5'b00111 
	Parameter INIT_8 bound to: 5'b01000 
	Parameter Convert_0 bound to: 5'b01001 
	Parameter Convert_1 bound to: 5'b01010 
	Parameter Convert_2 bound to: 5'b01011 
	Parameter Transfer_0 bound to: 5'b01100 
	Parameter Transfer_1 bound to: 5'b01101 
	Parameter Transfer_2 bound to: 5'b01110 
	Parameter IDLE_0 bound to: 5'b10001 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd' (11#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
INFO: [Synth 8-6157] synthesizing module 'realTimeLPF_readwrite_coeff' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/realTimeLPF_readwrite_coeff.v:23]
	Parameter S1 bound to: 5'b00000 
	Parameter S2 bound to: 5'b00001 
	Parameter S3 bound to: 5'b00010 
	Parameter S4 bound to: 5'b00011 
	Parameter S5 bound to: 5'b00100 
	Parameter S6 bound to: 5'b00101 
	Parameter S7 bound to: 5'b00111 
	Parameter S8 bound to: 5'b01000 
	Parameter S9 bound to: 5'b01001 
	Parameter S10 bound to: 5'b01010 
	Parameter S11 bound to: 5'b01011 
	Parameter S12 bound to: 5'b01100 
	Parameter S13 bound to: 5'b01101 
	Parameter S14 bound to: 5'b01111 
	Parameter S15 bound to: 5'b10000 
	Parameter S16 bound to: 5'b10001 
	Parameter S17 bound to: 5'b10100 
	Parameter S18 bound to: 5'b10101 
	Parameter INIT bound to: 5'b10010 
	Parameter CHECK bound to: 5'b10011 
INFO: [Synth 8-6155] done synthesizing module 'realTimeLPF_readwrite_coeff' (12#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/realTimeLPF_readwrite_coeff.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-11644-FDC212-01/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (13#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-11644-FDC212-01/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:157]
INFO: [Synth 8-6157] synthesizing module 'Butter_pipelined' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/dsp_filters/Butter_pipelined.v:55]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-11644-FDC212-01/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (14#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-11644-FDC212-01/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element done_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/dsp_filters/Butter_pipelined.v:247]
INFO: [Synth 8-6155] done synthesizing module 'Butter_pipelined' (15#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/dsp_filters/Butter_pipelined.v:55]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_gen_1' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-11644-FDC212-01/realtime/mult_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_1' (16#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-11644-FDC212-01/realtime/mult_gen_1_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale' (17#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
INFO: [Synth 8-6157] synthesizing module 'hbexec' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/hbexec.v:74]
	Parameter ADDRESS_WIDTH bound to: 30 - type: integer 
	Parameter AW bound to: 30 - type: integer 
	Parameter CW bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hbexec' (18#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/hbexec.v:74]
INFO: [Synth 8-6157] synthesizing module 'spi_top' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_top.v:45]
INFO: [Synth 8-6157] synthesizing module 'spi_clgen' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_clgen.v:44]
INFO: [Synth 8-6155] done synthesizing module 'spi_clgen' (19#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_clgen.v:44]
INFO: [Synth 8-6157] synthesizing module 'spi_shift' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v:44]
INFO: [Synth 8-6155] done synthesizing module 'spi_shift' (20#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v:44]
INFO: [Synth 8-6155] done synthesizing module 'spi_top' (21#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_top.v:45]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:42]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:43]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-350] instance 'spi_fifo1' of module 'spi_fifo_driven' requires 24 connections, but only 16 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:918]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven__parameterized0' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd__parameterized0' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 25 - type: integer 
	Parameter conversion_offset bound to: 14'b10000000000000 
	Parameter master_clock_freq bound to: 16'b0000000011001000 
	Parameter divide_reg_val bound to: 16'b0000000000000001 
	Parameter INIT_0 bound to: 5'b00000 
	Parameter INIT_1 bound to: 5'b00001 
	Parameter INIT_2 bound to: 5'b00010 
	Parameter INIT_3 bound to: 5'b00011 
	Parameter INIT_4 bound to: 5'b00100 
	Parameter INIT_5 bound to: 5'b00101 
	Parameter INIT_6 bound to: 5'b00110 
	Parameter INIT_7 bound to: 5'b00111 
	Parameter INIT_8 bound to: 5'b01000 
	Parameter Convert_0 bound to: 5'b01001 
	Parameter Convert_1 bound to: 5'b01010 
	Parameter Convert_2 bound to: 5'b01011 
	Parameter Transfer_0 bound to: 5'b01100 
	Parameter Transfer_1 bound to: 5'b01101 
	Parameter Transfer_2 bound to: 5'b01110 
	Parameter IDLE_0 bound to: 5'b10001 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd__parameterized0' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:157]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale__parameterized0' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 25 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale__parameterized0' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven__parameterized0 does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:42]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven__parameterized0 does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:43]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven__parameterized0' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-350] instance 'spi_fifo1' of module 'spi_fifo_driven' requires 24 connections, but only 16 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:918]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven__parameterized1' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 45 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd__parameterized1' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 45 - type: integer 
	Parameter conversion_offset bound to: 14'b10000000000000 
	Parameter master_clock_freq bound to: 16'b0000000011001000 
	Parameter divide_reg_val bound to: 16'b0000000000000001 
	Parameter INIT_0 bound to: 5'b00000 
	Parameter INIT_1 bound to: 5'b00001 
	Parameter INIT_2 bound to: 5'b00010 
	Parameter INIT_3 bound to: 5'b00011 
	Parameter INIT_4 bound to: 5'b00100 
	Parameter INIT_5 bound to: 5'b00101 
	Parameter INIT_6 bound to: 5'b00110 
	Parameter INIT_7 bound to: 5'b00111 
	Parameter INIT_8 bound to: 5'b01000 
	Parameter Convert_0 bound to: 5'b01001 
	Parameter Convert_1 bound to: 5'b01010 
	Parameter Convert_2 bound to: 5'b01011 
	Parameter Transfer_0 bound to: 5'b01100 
	Parameter Transfer_1 bound to: 5'b01101 
	Parameter Transfer_2 bound to: 5'b01110 
	Parameter IDLE_0 bound to: 5'b10001 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd__parameterized1' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:157]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale__parameterized1' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 45 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale__parameterized1' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven__parameterized1 does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:42]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven__parameterized1 does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:43]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven__parameterized1' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'data_i' does not match port width (24) of module 'spi_fifo_driven__parameterized1' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1009]
WARNING: [Synth 8-689] width (32) of port connection 'filter_data_i' does not match port width (24) of module 'spi_fifo_driven__parameterized1' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
WARNING: [Synth 8-350] instance 'spi_fifo0' of module 'spi_fifo_driven' requires 24 connections, but only 23 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1005]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven__parameterized2' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 65 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd__parameterized2' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 65 - type: integer 
	Parameter conversion_offset bound to: 14'b10000000000000 
	Parameter master_clock_freq bound to: 16'b0000000011001000 
	Parameter divide_reg_val bound to: 16'b0000000000000001 
	Parameter INIT_0 bound to: 5'b00000 
	Parameter INIT_1 bound to: 5'b00001 
	Parameter INIT_2 bound to: 5'b00010 
	Parameter INIT_3 bound to: 5'b00011 
	Parameter INIT_4 bound to: 5'b00100 
	Parameter INIT_5 bound to: 5'b00101 
	Parameter INIT_6 bound to: 5'b00110 
	Parameter INIT_7 bound to: 5'b00111 
	Parameter INIT_8 bound to: 5'b01000 
	Parameter Convert_0 bound to: 5'b01001 
	Parameter Convert_1 bound to: 5'b01010 
	Parameter Convert_2 bound to: 5'b01011 
	Parameter Transfer_0 bound to: 5'b01100 
	Parameter Transfer_1 bound to: 5'b01101 
	Parameter Transfer_2 bound to: 5'b01110 
	Parameter IDLE_0 bound to: 5'b10001 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd__parameterized2' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:157]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale__parameterized2' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 65 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale__parameterized2' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven__parameterized2 does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:42]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven__parameterized2 does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:43]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven__parameterized2' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'data_i' does not match port width (24) of module 'spi_fifo_driven__parameterized2' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1009]
WARNING: [Synth 8-689] width (32) of port connection 'filter_data_i' does not match port width (24) of module 'spi_fifo_driven__parameterized2' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
WARNING: [Synth 8-350] instance 'spi_fifo0' of module 'spi_fifo_driven' requires 24 connections, but only 23 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1005]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven__parameterized3' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 85 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd__parameterized3' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 85 - type: integer 
	Parameter conversion_offset bound to: 14'b10000000000000 
	Parameter master_clock_freq bound to: 16'b0000000011001000 
	Parameter divide_reg_val bound to: 16'b0000000000000001 
	Parameter INIT_0 bound to: 5'b00000 
	Parameter INIT_1 bound to: 5'b00001 
	Parameter INIT_2 bound to: 5'b00010 
	Parameter INIT_3 bound to: 5'b00011 
	Parameter INIT_4 bound to: 5'b00100 
	Parameter INIT_5 bound to: 5'b00101 
	Parameter INIT_6 bound to: 5'b00110 
	Parameter INIT_7 bound to: 5'b00111 
	Parameter INIT_8 bound to: 5'b01000 
	Parameter Convert_0 bound to: 5'b01001 
	Parameter Convert_1 bound to: 5'b01010 
	Parameter Convert_2 bound to: 5'b01011 
	Parameter Transfer_0 bound to: 5'b01100 
	Parameter Transfer_1 bound to: 5'b01101 
	Parameter Transfer_2 bound to: 5'b01110 
	Parameter IDLE_0 bound to: 5'b10001 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd__parameterized3' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:157]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale__parameterized3' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 85 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale__parameterized3' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven__parameterized3 does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:42]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven__parameterized3 does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:43]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven__parameterized3' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'data_i' does not match port width (24) of module 'spi_fifo_driven__parameterized3' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1009]
WARNING: [Synth 8-689] width (32) of port connection 'filter_data_i' does not match port width (24) of module 'spi_fifo_driven__parameterized3' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
WARNING: [Synth 8-350] instance 'spi_fifo0' of module 'spi_fifo_driven' requires 24 connections, but only 23 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1005]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven__parameterized4' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 105 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd__parameterized4' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 105 - type: integer 
	Parameter conversion_offset bound to: 14'b10000000000000 
	Parameter master_clock_freq bound to: 16'b0000000011001000 
	Parameter divide_reg_val bound to: 16'b0000000000000001 
	Parameter INIT_0 bound to: 5'b00000 
	Parameter INIT_1 bound to: 5'b00001 
	Parameter INIT_2 bound to: 5'b00010 
	Parameter INIT_3 bound to: 5'b00011 
	Parameter INIT_4 bound to: 5'b00100 
	Parameter INIT_5 bound to: 5'b00101 
	Parameter INIT_6 bound to: 5'b00110 
	Parameter INIT_7 bound to: 5'b00111 
	Parameter INIT_8 bound to: 5'b01000 
	Parameter Convert_0 bound to: 5'b01001 
	Parameter Convert_1 bound to: 5'b01010 
	Parameter Convert_2 bound to: 5'b01011 
	Parameter Transfer_0 bound to: 5'b01100 
	Parameter Transfer_1 bound to: 5'b01101 
	Parameter Transfer_2 bound to: 5'b01110 
	Parameter IDLE_0 bound to: 5'b10001 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd__parameterized4' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:157]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale__parameterized4' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 105 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale__parameterized4' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven__parameterized4 does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:42]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven__parameterized4 does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:43]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven__parameterized4' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'data_i' does not match port width (24) of module 'spi_fifo_driven__parameterized4' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1009]
WARNING: [Synth 8-689] width (32) of port connection 'filter_data_i' does not match port width (24) of module 'spi_fifo_driven__parameterized4' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
WARNING: [Synth 8-350] instance 'spi_fifo0' of module 'spi_fifo_driven' requires 24 connections, but only 23 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1005]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven__parameterized5' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 125 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd__parameterized5' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 125 - type: integer 
	Parameter conversion_offset bound to: 14'b10000000000000 
	Parameter master_clock_freq bound to: 16'b0000000011001000 
	Parameter divide_reg_val bound to: 16'b0000000000000001 
	Parameter INIT_0 bound to: 5'b00000 
	Parameter INIT_1 bound to: 5'b00001 
	Parameter INIT_2 bound to: 5'b00010 
	Parameter INIT_3 bound to: 5'b00011 
	Parameter INIT_4 bound to: 5'b00100 
	Parameter INIT_5 bound to: 5'b00101 
	Parameter INIT_6 bound to: 5'b00110 
	Parameter INIT_7 bound to: 5'b00111 
	Parameter INIT_8 bound to: 5'b01000 
	Parameter Convert_0 bound to: 5'b01001 
	Parameter Convert_1 bound to: 5'b01010 
	Parameter Convert_2 bound to: 5'b01011 
	Parameter Transfer_0 bound to: 5'b01100 
	Parameter Transfer_1 bound to: 5'b01101 
	Parameter Transfer_2 bound to: 5'b01110 
	Parameter IDLE_0 bound to: 5'b10001 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd__parameterized5' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:157]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale__parameterized5' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 125 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale__parameterized5' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven__parameterized5 does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:42]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven__parameterized5 does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:43]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven__parameterized5' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'data_i' does not match port width (24) of module 'spi_fifo_driven__parameterized5' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1009]
WARNING: [Synth 8-689] width (32) of port connection 'filter_data_i' does not match port width (24) of module 'spi_fifo_driven__parameterized5' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
WARNING: [Synth 8-350] instance 'spi_fifo0' of module 'spi_fifo_driven' requires 24 connections, but only 23 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1005]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven__parameterized6' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 145 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd__parameterized6' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 145 - type: integer 
	Parameter conversion_offset bound to: 14'b10000000000000 
	Parameter master_clock_freq bound to: 16'b0000000011001000 
	Parameter divide_reg_val bound to: 16'b0000000000000001 
	Parameter INIT_0 bound to: 5'b00000 
	Parameter INIT_1 bound to: 5'b00001 
	Parameter INIT_2 bound to: 5'b00010 
	Parameter INIT_3 bound to: 5'b00011 
	Parameter INIT_4 bound to: 5'b00100 
	Parameter INIT_5 bound to: 5'b00101 
	Parameter INIT_6 bound to: 5'b00110 
	Parameter INIT_7 bound to: 5'b00111 
	Parameter INIT_8 bound to: 5'b01000 
	Parameter Convert_0 bound to: 5'b01001 
	Parameter Convert_1 bound to: 5'b01010 
	Parameter Convert_2 bound to: 5'b01011 
	Parameter Transfer_0 bound to: 5'b01100 
	Parameter Transfer_1 bound to: 5'b01101 
	Parameter Transfer_2 bound to: 5'b01110 
	Parameter IDLE_0 bound to: 5'b10001 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd__parameterized6' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:157]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale__parameterized6' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 145 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale__parameterized6' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven__parameterized6 does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:42]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven__parameterized6 does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:43]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven__parameterized6' (22#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'data_i' does not match port width (24) of module 'spi_fifo_driven__parameterized6' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1009]
WARNING: [Synth 8-689] width (32) of port connection 'filter_data_i' does not match port width (24) of module 'spi_fifo_driven__parameterized6' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
WARNING: [Synth 8-350] instance 'spi_fifo0' of module 'spi_fifo_driven' requires 24 connections, but only 23 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1005]
INFO: [Synth 8-6157] synthesizing module 'i2cController' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController.v:54]
	Parameter CLOCK_STRETCH_SUPPORT bound to: 1 - type: integer 
	Parameter CLOCK_DIVIDER bound to: 16'b0000000111110100 
	Parameter s_idle bound to: 0 - type: integer 
	Parameter s_get_preamble_length bound to: 10 - type: integer 
	Parameter s_get_preamble_starts bound to: 11 - type: integer 
	Parameter s_get_preamble_stops bound to: 12 - type: integer 
	Parameter s_get_payload_length bound to: 13 - type: integer 
	Parameter s_preamble_start bound to: 20 - type: integer 
	Parameter s_preamble_startwait bound to: 21 - type: integer 
	Parameter s_preamble_tx bound to: 22 - type: integer 
	Parameter s_preamble_txwait bound to: 23 - type: integer 
	Parameter s_preamble_startstopwait bound to: 24 - type: integer 
	Parameter s_preamble_next bound to: 25 - type: integer 
	Parameter s_payload bound to: 30 - type: integer 
	Parameter s_payload_wait bound to: 31 - type: integer 
	Parameter s_payload_stop bound to: 32 - type: integer 
	Parameter s_payload_stopwait bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'okDRAM64X8D' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/okDRAM64X8D.v:21]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:44547]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D' (24#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:44547]
INFO: [Synth 8-6155] done synthesizing module 'okDRAM64X8D' (25#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/okDRAM64X8D.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux_8to1' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/mux8to1.v:26]
INFO: [Synth 8-6155] done synthesizing module 'mux_8to1' (26#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/mux8to1.v:26]
INFO: [Synth 8-6157] synthesizing module 'i2cTokenizer' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v:34]
	Parameter CLOCK_STRETCH_SUPPORT bound to: 1 - type: integer 
	Parameter CLOCK_DIVIDER bound to: 16'b0000000111110100 
	Parameter s_idle bound to: 0 - type: integer 
	Parameter s_start0 bound to: 10 - type: integer 
	Parameter s_start1 bound to: 11 - type: integer 
	Parameter s_start2 bound to: 12 - type: integer 
	Parameter s_start3 bound to: 13 - type: integer 
	Parameter s_start4 bound to: 14 - type: integer 
	Parameter s_write0 bound to: 20 - type: integer 
	Parameter s_write1 bound to: 21 - type: integer 
	Parameter s_write2 bound to: 22 - type: integer 
	Parameter s_write3 bound to: 23 - type: integer 
	Parameter s_read0 bound to: 30 - type: integer 
	Parameter s_read1 bound to: 31 - type: integer 
	Parameter s_read2 bound to: 32 - type: integer 
	Parameter s_read3 bound to: 33 - type: integer 
	Parameter s_stop0 bound to: 40 - type: integer 
	Parameter s_stop1 bound to: 41 - type: integer 
	Parameter s_stop2 bound to: 42 - type: integer 
	Parameter s_stop3 bound to: 43 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v:189]
INFO: [Synth 8-6155] done synthesizing module 'i2cTokenizer' (27#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController.v:216]
INFO: [Synth 8-6155] done synthesizing module 'i2cController' (28#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController.v:54]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1070]
WARNING: [Synth 8-350] instance 'i2c_controller_0' of module 'i2cController' requires 14 connections, but only 12 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1061]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1070]
WARNING: [Synth 8-350] instance 'i2c_controller_0' of module 'i2cController' requires 14 connections, but only 12 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1061]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1070]
WARNING: [Synth 8-350] instance 'i2c_controller_0' of module 'i2cController' requires 14 connections, but only 12 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1061]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1070]
WARNING: [Synth 8-350] instance 'i2c_controller_0' of module 'i2cController' requires 14 connections, but only 12 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1061]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19911]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (29#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19911]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-11644-FDC212-01/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (30#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-11644-FDC212-01/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'okWireOR' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:119]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'okWireOR' (31#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:119]
INFO: [Synth 8-6157] synthesizing module 'okHost' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:10]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (32#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19897]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (33#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19897]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25882]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 9.920000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 54.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (34#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25882]
WARNING: [Synth 8-350] instance 'mmcm0' of module 'MMCME2_BASE' requires 18 connections, but only 6 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:53]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (35#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52076]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (36#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52076]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (37#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (37#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (37#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (38#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25495]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (39#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25495]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (39#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (39#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (39#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (39#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (39#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (39#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (39#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25461]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (40#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25461]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4102]
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (41#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4102]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (42#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_v13_2_0' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15469]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15982]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15983]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15984]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15985]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (42#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25495]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (42#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25495]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25495]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (42#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25495]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (42#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (42#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (42#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (42#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25461]
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (42#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25461]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (43#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (44#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:48860]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (45#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:48860]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (45#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:17097]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15361]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15371]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized0' (45#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (46#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15361]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized12' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized5' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized5' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_v13_2_0' (47#1) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15469]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3034]
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (49#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3034]
INFO: [Synth 8-6157] synthesizing module 'FDCE__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750]
INFO: [Synth 8-6155] done synthesizing module 'FDCE__parameterized0' (49#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized1' (49#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (50#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized13' (50#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-350] instance 'okHI' of module 'okHost' requires 9 connections, but only 7 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:222]
	Parameter ADDR bound to: 8'b00000000 
	Parameter ADDR bound to: 8'b00000000 
	Parameter CONV_WID bound to: 10 - type: integer 
	Parameter CONV_TIME bound to: 112 - type: integer 
	Parameter ADDR bound to: 1 - type: integer 
	Parameter S0 bound to: 5'b00000 
	Parameter S1 bound to: 5'b00001 
	Parameter S2 bound to: 5'b00010 
	Parameter S3 bound to: 5'b00011 
	Parameter S4 bound to: 5'b01111 
	Parameter read bound to: 5'b00100 
	Parameter read1 bound to: 5'b00101 
	Parameter read2 bound to: 5'b00110 
	Parameter read3 bound to: 5'b00111 
	Parameter read4 bound to: 5'b01000 
	Parameter read5 bound to: 5'b01001 
	Parameter read6 bound to: 5'b01010 
	Parameter read7 bound to: 5'b01011 
WARNING: [Synth 8-350] instance 'ads8686_fifo' of module 'fifo_ADS8686' requires 12 connections, but only 10 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:411]
	Parameter FPGA_CLOCK_FREQ bound to: 200.000000 - type: float 
	Parameter TCYC_PERIOD bound to: 0.200000 - type: float 
	Parameter ADC_CYC_CNT bound to: 39 - type: integer 
	Parameter CYCLE_CNT bound to: 5'b01001 
WARNING: [Synth 8-689] width (30) of port connection 'app_addr' does not match port width (29) of module 'ddr3_256_32' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:639]
WARNING: [Synth 8-350] instance 'u_ddr3_256_32' of module 'ddr3_256_32' requires 38 connections, but only 37 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:620]
	Parameter FIXED_INDEX bound to: 30'b000000011111111111111111111000 
	Parameter FIXED_INDEX2 bound to: 30'b001111111111111111111111111000 
	Parameter FIXED_INDEX2_START bound to: 30'b000000100000000000000000000000 
	Parameter OUTGOING_PIPE_FIFO_SIZE bound to: 128 - type: integer 
	Parameter HALF_FIFO_SIZE bound to: 128 - type: integer 
	Parameter BURST_UI_WORD_COUNT bound to: 2'b01 
	Parameter ADDRESS_INCREMENT bound to: 5'b01000 
	Parameter s_idle bound to: 0 - type: integer 
	Parameter s_write_0 bound to: 10 - type: integer 
	Parameter s_write_1 bound to: 11 - type: integer 
	Parameter s_write_2 bound to: 12 - type: integer 
	Parameter s_write_3 bound to: 13 - type: integer 
	Parameter s_write_4 bound to: 14 - type: integer 
	Parameter s_read_0 bound to: 20 - type: integer 
	Parameter s_read_1 bound to: 21 - type: integer 
	Parameter s_read_2 bound to: 22 - type: integer 
	Parameter s_read_3 bound to: 23 - type: integer 
	Parameter s_read_4 bound to: 24 - type: integer 
	Parameter s_write2_0 bound to: 30 - type: integer 
	Parameter s_write2_1 bound to: 31 - type: integer 
	Parameter s_write2_2 bound to: 32 - type: integer 
	Parameter s_write2_3 bound to: 33 - type: integer 
	Parameter s_write2_4 bound to: 34 - type: integer 
	Parameter s_read2_0 bound to: 40 - type: integer 
	Parameter s_read2_1 bound to: 41 - type: integer 
	Parameter s_read2_2 bound to: 42 - type: integer 
	Parameter s_read2_3 bound to: 43 - type: integer 
	Parameter s_read2_4 bound to: 44 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:12]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:14]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:15]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:16]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:17]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:18]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:19]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:22]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:23]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:24]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:25]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:26]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:28]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:29]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:30]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:31]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:33]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:34]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:35]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:36]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:37]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:39]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:40]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:41]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:42]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:44]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:47]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:48]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:49]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:50]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:52]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:53]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:54]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:56]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:57]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:58]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:59]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:60]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:73]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:74]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:75]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:76]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:78]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:80]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:81]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:82]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:83]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:84]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:85]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:96]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:143]
WARNING: [Synth 8-689] width (8) of port connection 'wr_data_count' does not match port width (9) of module 'fifo_w128_512_r256_256' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:851]
WARNING: [Synth 8-350] instance 'adc_to_ddr_fifo' of module 'fifo_w128_512_r256_256' requires 14 connections, but only 12 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:839]
WARNING: [Synth 8-689] width (8) of port connection 'rd_data_count' does not match port width (9) of module 'fifo_w256_256_r128_512' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:866]
WARNING: [Synth 8-350] instance 'ddr_to_dac_fifo_ddr' of module 'fifo_w256_256_r128_512' requires 14 connections, but only 12 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:855]
WARNING: [Synth 8-689] width (16) of port connection 'ep_datain' does not match port width (32) of module 'okWireOut' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1084]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1096]
	Parameter CLOCK_STRETCH_SUPPORT bound to: 1 - type: integer 
	Parameter CLOCK_DIVIDER bound to: 16'b0000000111110100 
	Parameter s_idle bound to: 0 - type: integer 
	Parameter s_get_preamble_length bound to: 10 - type: integer 
	Parameter s_get_preamble_starts bound to: 11 - type: integer 
	Parameter s_get_preamble_stops bound to: 12 - type: integer 
	Parameter s_get_payload_length bound to: 13 - type: integer 
	Parameter s_preamble_start bound to: 20 - type: integer 
	Parameter s_preamble_startwait bound to: 21 - type: integer 
	Parameter s_preamble_tx bound to: 22 - type: integer 
	Parameter s_preamble_txwait bound to: 23 - type: integer 
	Parameter s_preamble_startstopwait bound to: 24 - type: integer 
	Parameter s_preamble_next bound to: 25 - type: integer 
	Parameter s_payload bound to: 30 - type: integer 
	Parameter s_payload_wait bound to: 31 - type: integer 
	Parameter s_payload_stop bound to: 32 - type: integer 
	Parameter s_payload_stopwait bound to: 33 - type: integer 
WARNING: [Synth 8-350] instance 'tok' of module 'i2cTokenizer' requires 15 connections, but only 13 given [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController_wPipe.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController_wPipe.v:233]
WARNING: [Synth 8-3848] Net fifo_empty in module/entity i2cController_wPipe does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController_wPipe.v:74]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController_wPipe' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1131]
	Parameter halfof_divide_by bound to: 31'b0000101111101011110000100000000 
WARNING: [Synth 8-689] width (1) of port connection 'ep_trigger' does not match port width (32) of module 'okTriggerIn' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1167]
WARNING: [Synth 8-689] width (1) of port connection 'ep_datain' does not match port width (32) of module 'okWireOut' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1168]
WARNING: [Synth 8-689] width (1) of port connection 'ep_trigger' does not match port width (32) of module 'okTriggerOut' [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1171]
INFO: [Synth 8-226] default block is never used [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1183]
INFO: [Synth 8-226] default block is never used [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1194]
WARNING: [Synth 8-3848] Net adc_fifo_empty in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:158]
WARNING: [Synth 8-3848] Net adc_fifo_halffull in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:157]
WARNING: [Synth 8-3848] Net adc_fifo_full in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:156]
WARNING: [Synth 8-3848] Net adc_val_reg[0] in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:445]
WARNING: [Synth 8-3848] Net adc_valid_pulse[0] in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:444]
WARNING: [Synth 8-3848] Net adc_val_reg[1] in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:445]
WARNING: [Synth 8-3848] Net adc_valid_pulse[1] in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:444]
WARNING: [Synth 8-3848] Net adc_val_reg[2] in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:445]
WARNING: [Synth 8-3848] Net adc_valid_pulse[2] in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:444]
WARNING: [Synth 8-3848] Net adc_val_reg[3] in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:445]
WARNING: [Synth 8-3848] Net adc_valid_pulse[3] in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:444]
WARNING: [Synth 8-3848] Net fpga_test_looped_wo in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1161]
WARNING: [Synth 8-3848] Net hostinterrupt in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:331]
WARNING: [Synth 8-3848] Net debug_fifo_status in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:319]
WARNING: [Synth 8-3848] Net adc_timing_pll_locked in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:315]
WARNING: [Synth 8-3848] Net adc_pipe_ep_datain[3] in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:152]
WARNING: [Synth 8-3848] Net adc_pipe_ep_datain[2] in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:152]
WARNING: [Synth 8-3848] Net adc_pipe_ep_datain[1] in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:152]
WARNING: [Synth 8-3848] Net adc_pipe_ep_datain[0] in module/entity top_level_module does not have driver. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:152]
WARNING: [Synth 8-3917] design top_level_module has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level_module has port ds_sdo[1] driven by constant 1
WARNING: [Synth 8-3917] design top_level_module has port ds_sdo[0] driven by constant 1
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[112]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[111]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[110]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[109]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[108]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[107]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[106]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[105]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[104]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[103]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[102]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[101]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[100]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[99]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[98]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[97]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[96]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[95]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[94]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[93]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[92]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[91]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[90]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[89]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[88]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[87]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[86]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[85]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[84]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[83]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[82]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[81]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[80]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[79]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[78]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[77]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[76]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[75]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[74]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[73]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[72]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[71]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[70]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[69]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[68]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[67]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[66]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[65]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[64]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[63]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[62]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[61]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[60]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[59]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[58]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[57]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[56]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[55]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[54]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[53]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[52]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[51]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[50]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[49]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[48]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[47]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[46]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[45]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[43]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[42]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[31]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[30]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[29]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[28]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[27]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[26]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[25]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[24]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[23]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[22]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[21]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[20]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[19]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[18]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[17]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[16]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[15]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[14]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[13]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[12]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[11]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[10]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[9]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[8]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[7]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[6]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[5]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[4]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[3]
WARNING: [Synth 8-3331] design okWireOut has unconnected port okHE[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 591.047 ; gain = 244.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2209] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2208] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2207] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2206] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2205] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2204] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2203] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2202] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2201] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2200] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2199] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2198] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2197] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2196] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2195] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2194] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2193] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2192] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2191] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2190] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2189] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2188] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2187] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2186] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2185] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2184] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2183] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2182] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2181] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2180] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2179] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2178] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2177] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2176] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2175] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2174] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2173] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2172] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2171] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2170] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2169] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2168] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2167] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2166] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2165] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2164] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2163] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2162] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2161] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2160] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2159] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2158] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2157] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2156] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2155] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2154] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2153] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2152] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2151] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2150] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2149] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2148] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2147] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2146] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2145] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2014] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2013] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2012] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2011] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2010] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2009] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2008] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2007] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2006] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2005] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2004] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2003] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2002] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2001] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[2000] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1999] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1998] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1997] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1996] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1995] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1994] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1993] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1992] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1991] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1990] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1989] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1988] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1987] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1986] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1985] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1984] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1983] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1982] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1981] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
WARNING: [Synth 8-3295] tying undriven pin wireOR:okEHx[1980] to constant 0 [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:220]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 591.047 ; gain = 244.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 591.047 ; gain = 244.551
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 263 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_i2c_pipe/fifo_i2c_pipe/fifo_i2c_pipe_in_context.xdc] for cell 'i2c_controller_5/i2c_fifo'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_i2c_pipe/fifo_i2c_pipe/fifo_i2c_pipe_in_context.xdc] for cell 'i2c_controller_5/i2c_fifo'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_ADS8686/fifo_ADS8686/fifo_ADS8686_in_context.xdc] for cell 'ads8686_fifo'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_ADS8686/fifo_ADS8686/fifo_ADS8686_in_context.xdc] for cell 'ads8686_fifo'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/u_dat_scale/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/u_dat_scale/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/u_dat_scale/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/u_dat_scale/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/u_dat_scale/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/u_dat_scale/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/u_dat_scale/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/u_dat_scale/mult1'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w128_512_r256_256/fifo_w128_512_r256_256/fifo_w128_512_r256_256_in_context.xdc] for cell 'adc_to_ddr_fifo'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w128_512_r256_256/fifo_w128_512_r256_256/fifo_w128_512_r256_256_in_context.xdc] for cell 'adc_to_ddr_fifo'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'adc_pll'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'adc_pll'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128_in_context.xdc] for cell 'fg_pipein_fifo'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128_in_context.xdc] for cell 'fg_pipein_fifo'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc] for cell 'u_ddr3_256_32'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc] for cell 'u_ddr3_256_32'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w256_256_r128_512/fifo_w256_256_r128_512/fifo_w256_256_r128_512_in_context.xdc] for cell 'ddr_to_dac_fifo_ddr'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w256_256_r128_512/fifo_w256_256_r128_512/fifo_w256_256_r128_512_in_context.xdc] for cell 'ddr_to_dac_fifo_ddr'
Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024_in_context.xdc] for cell 'okPipeOut_fifo_ddr2'
Finished Parsing XDC File [c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024_in_context.xdc] for cell 'okPipeOut_fifo_ddr2'
Parsing XDC File [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'okUH[0]' is not supported, ignoring it [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:71]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'okUH[0]' is not supported, ignoring it [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:72]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:98]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:115]
WARNING: [Vivado 12-508] No pins matched 'u_ddr3_256_32/u_ddr3_256_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:774]
Finished Parsing XDC File [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 194 instances were transformed.
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 96 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1084.250 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_to_ddr_fifo' at clock pin 'wr_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ads8686_fifo' at clock pin 'rd_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr_to_dac_fifo_ddr' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fg_pipein_fifo' at clock pin 'wr_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'okPipeOut_fifo_ddr2' at clock pin 'rd_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac80508_gen[0].spi_fifo1/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac80508_gen[0].spi_fifo1/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac80508_gen[1].spi_fifo1/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac80508_gen[1].spi_fifo1/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac80508_gen[1].spi_fifo1/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac80508_gen[1].spi_fifo1/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[0].spi_fifo0/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[0].spi_fifo0/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[0].spi_fifo0/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[0].spi_fifo0/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[1].spi_fifo0/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[1].spi_fifo0/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[1].spi_fifo0/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[1].spi_fifo0/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[2].spi_fifo0/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[2].spi_fifo0/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[2].spi_fifo0/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[2].spi_fifo0/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[3].spi_fifo0/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[3].spi_fifo0/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[3].spi_fifo0/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[3].spi_fifo0/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[4].spi_fifo0/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[4].spi_fifo0/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[4].spi_fifo0/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[4].spi_fifo0/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[5].spi_fifo0/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[5].spi_fifo0/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[5].spi_fifo0/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[5].spi_fifo0/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i2c_controller_5/i2c_fifo' at clock pin 'rd_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1084.250 ; gain = 737.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1084.250 ; gain = 737.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 141).
Applied set_property DONT_TOUCH = true for i2c_controller_5/i2c_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ads8686_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac80508_gen[0].spi_fifo1 /u_Butterworth_0/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac80508_gen[1].spi_fifo1 /u_Butterworth_0/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[0].spi_fifo0 /u_Butterworth_0/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[1].spi_fifo0 /u_Butterworth_0/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[2].spi_fifo0 /u_Butterworth_0/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[3].spi_fifo0 /u_Butterworth_0/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[4].spi_fifo0 /u_Butterworth_0/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[5].spi_fifo0 /u_Butterworth_0/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac80508_gen[0].spi_fifo1 /u_Butterworth_0/mult2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac80508_gen[1].spi_fifo1 /u_Butterworth_0/mult2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[0].spi_fifo0 /u_Butterworth_0/mult2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[1].spi_fifo0 /u_Butterworth_0/mult2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[2].spi_fifo0 /u_Butterworth_0/mult2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[3].spi_fifo0 /u_Butterworth_0/mult2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[4].spi_fifo0 /u_Butterworth_0/mult2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[5].spi_fifo0 /u_Butterworth_0/mult2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac80508_gen[0].spi_fifo1 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac80508_gen[1].spi_fifo1 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[0].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[1].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[2].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[3].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[4].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[5].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac80508_gen[0].spi_fifo1 /u_dat_scale/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac80508_gen[1].spi_fifo1 /u_dat_scale/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[0].spi_fifo0 /u_dat_scale/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[1].spi_fifo0 /u_dat_scale/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[2].spi_fifo0 /u_dat_scale/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[3].spi_fifo0 /u_dat_scale/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[4].spi_fifo0 /u_dat_scale/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[5].spi_fifo0 /u_dat_scale/mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc_to_ddr_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc_pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fg_pipein_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ddr3_256_32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_to_dac_fifo_ddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for okPipeOut_fifo_ddr2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for okHI/core0/core0/\a0/cb0 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1084.250 ; gain = 737.754
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'WbSignal_converter'
INFO: [Synth 8-5546] ROM "read_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "o_stb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "adc_rd_en_emulator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cycle_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr3_test'
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "burst_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_byte_addr_wr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_byte_addr_rd" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_byte_addr_wr2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_byte_addr_rd2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "app_cmd" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "app_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "app_wdf_wren" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "app_wdf_end" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "adc_data_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ib_re" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ib2_re" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "app_wdf_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ob_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ob2_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "burst_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_byte_addr_wr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_byte_addr_rd" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_byte_addr_wr2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_byte_addr_rd2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "app_cmd" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "app_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "app_wdf_wren" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "app_wdf_end" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "adc_data_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ib_re" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ib2_re" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "app_wdf_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ob_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ob2_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2cTokenizer'
INFO: [Synth 8-5546] ROM "divenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i2c_sdat_oen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2c_sdat_oen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "divenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i2c_sdat_oen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2c_sdat_oen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2c_shift_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2cController'
INFO: [Synth 8-5545] ROM "twrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "payload_length" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "payload_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "preamble_starts" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "preamble_stops" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2cController_wPipe'
INFO: [Synth 8-5545] ROM "twrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "payload_length" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "payload_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "preamble_starts" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "preamble_stops" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'serial_present_state_reg' in module 'AD7961'
INFO: [Synth 8-5545] ROM "buffer_reset_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmsb_done_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "serial_read_done_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "serial_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd'
INFO: [Synth 8-5587] ROM size for "spi_load" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "cmd_stb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'realTimeLPF_readwrite_coeff'
INFO: [Synth 8-5587] ROM size for "rd_adr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rd_en" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "wr_adr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "wr_en" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_scale1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b1_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b2_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b3_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a2_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a3_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_scale2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b1_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b2_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b3_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a2_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a3_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_scale3_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "output_register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_data_rdy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rdy_pi_error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd__parameterized0'
INFO: [Synth 8-5587] ROM size for "spi_load" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "cmd_stb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_scale1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b1_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b2_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b3_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a2_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a3_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_scale2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b1_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b2_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b3_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a2_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a3_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_scale3_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "output_register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_data_rdy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rdy_pi_error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd__parameterized1'
INFO: [Synth 8-5587] ROM size for "spi_load" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "cmd_stb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_scale1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b1_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b2_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b3_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a2_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a3_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_scale2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b1_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b2_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b3_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a2_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a3_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_scale3_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "output_register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_data_rdy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rdy_pi_error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd__parameterized2'
INFO: [Synth 8-5587] ROM size for "spi_load" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "cmd_stb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_scale1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b1_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b2_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b3_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a2_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a3_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_scale2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b1_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b2_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b3_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a2_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a3_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_scale3_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "output_register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_data_rdy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rdy_pi_error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd__parameterized3'
INFO: [Synth 8-5587] ROM size for "spi_load" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "cmd_stb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "output_register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd__parameterized4'
INFO: [Synth 8-5587] ROM size for "spi_load" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "cmd_stb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "output_register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd__parameterized5'
INFO: [Synth 8-5587] ROM size for "spi_load" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "cmd_stb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "output_register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd__parameterized6'
INFO: [Synth 8-5587] ROM size for "spi_load" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "cmd_stb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "output_register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fpga_test_po_state_reg' in module 'top_level_module'
INFO: [Synth 8-5545] ROM "ddr_dac_rd_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                    0000000000001 |                            00000
                      S1 |                    0000000000010 |                            00001
                      S2 |                    0000000000100 |                            00010
                      S3 |                    0000000001000 |                            00011
                      S4 |                    0000000010000 |                            01111
                    read |                    0000000100000 |                            00100
                   read1 |                    0000001000000 |                            00101
                   read2 |                    0000010000000 |                            00110
                   read3 |                    0000100000000 |                            00111
                   read4 |                    0001000000000 |                            01000
                   read5 |                    0010000000000 |                            01001
                   read6 |                    0100000000000 |                            01010
                   read7 |                    1000000000000 |                            01011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'WbSignal_converter'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'ddr3_test', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                            00000 | 00000000000000000000000000000000
                s_start0 |                            00001 | 00000000000000000000000000001010
                s_start1 |                            00010 | 00000000000000000000000000001011
                s_start2 |                            00011 | 00000000000000000000000000001100
                s_start3 |                            00100 | 00000000000000000000000000001101
                s_start4 |                            00101 | 00000000000000000000000000001110
                 s_stop0 |                            00110 | 00000000000000000000000000101000
                 s_stop1 |                            00111 | 00000000000000000000000000101001
                 s_stop2 |                            01000 | 00000000000000000000000000101010
                 s_stop3 |                            01001 | 00000000000000000000000000101011
                s_write0 |                            01010 | 00000000000000000000000000010100
                s_write1 |                            01011 | 00000000000000000000000000010101
                s_write2 |                            01100 | 00000000000000000000000000010110
                s_write3 |                            01101 | 00000000000000000000000000010111
                 s_read0 |                            01110 | 00000000000000000000000000011110
                 s_read1 |                            01111 | 00000000000000000000000000011111
                 s_read2 |                            10000 | 00000000000000000000000000100000
                 s_read3 |                            10001 | 00000000000000000000000000100001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2cTokenizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                             0000 | 00000000000000000000000000000000
   s_get_preamble_length |                             0001 | 00000000000000000000000000001010
   s_get_preamble_starts |                             0010 | 00000000000000000000000000001011
    s_get_preamble_stops |                             0011 | 00000000000000000000000000001100
    s_get_payload_length |                             0100 | 00000000000000000000000000001101
        s_preamble_start |                             0101 | 00000000000000000000000000010100
    s_preamble_startwait |                             0110 | 00000000000000000000000000010101
           s_preamble_tx |                             0111 | 00000000000000000000000000010110
       s_preamble_txwait |                             1000 | 00000000000000000000000000010111
s_preamble_startstopwait |                             1001 | 00000000000000000000000000011000
         s_preamble_next |                             1010 | 00000000000000000000000000011001
               s_payload |                             1011 | 00000000000000000000000000011110
          s_payload_wait |                             1100 | 00000000000000000000000000011111
          s_payload_stop |                             1101 | 00000000000000000000000000100000
      s_payload_stopwait |                             1110 | 00000000000000000000000000100001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2cController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                             0000 | 00000000000000000000000000000000
   s_get_preamble_length |                             0001 | 00000000000000000000000000001010
   s_get_preamble_starts |                             0010 | 00000000000000000000000000001011
    s_get_preamble_stops |                             0011 | 00000000000000000000000000001100
    s_get_payload_length |                             0100 | 00000000000000000000000000001101
        s_preamble_start |                             0101 | 00000000000000000000000000010100
    s_preamble_startwait |                             0110 | 00000000000000000000000000010101
           s_preamble_tx |                             0111 | 00000000000000000000000000010110
       s_preamble_txwait |                             1000 | 00000000000000000000000000010111
s_preamble_startstopwait |                             1001 | 00000000000000000000000000011000
         s_preamble_next |                             1010 | 00000000000000000000000000011001
               s_payload |                             1011 | 00000000000000000000000000011110
          s_payload_wait |                             1100 | 00000000000000000000000000011111
          s_payload_stop |                             1101 | 00000000000000000000000000100000
      s_payload_stopwait |                             1110 | 00000000000000000000000000100001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2cController_wPipe'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'serial_present_state_reg' in module 'fsm1EF8CC2EF300'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00000 |                            10010
                   CHECK |                            00001 |                            10011
                      S1 |                            00010 |                            00000
                      S2 |                            00011 |                            00001
                      S3 |                            00100 |                            00010
                      S4 |                            00101 |                            00011
                      S5 |                            00110 |                            00100
                      S6 |                            00111 |                            00101
                      S7 |                            01000 |                            00111
                      S8 |                            01001 |                            01000
                      S9 |                            01010 |                            01001
                     S10 |                            01011 |                            01010
                     S11 |                            01100 |                            01011
                     S12 |                            01101 |                            01100
                     S13 |                            01110 |                            01101
                     S14 |                            01111 |                            01111
                     S15 |                            10000 |                            10000
                     S16 |                            10001 |                            10001
                     S17 |                            10010 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'realTimeLPF_readwrite_coeff'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fpga_test_po_state_reg' using encoding 'one-hot' in module 'top_level_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1084.250 ; gain = 737.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |okHost__GC0            |           1|      1819|
|2     |AD7961__GC0            |           1|       221|
|3     |top_level_module__GCB0 |           1|     20537|
|4     |top_level_module__GCB1 |           1|     18890|
|5     |top_level_module__GCB2 |           1|     20426|
|6     |top_level_module__GCB3 |           1|     26455|
|7     |top_level_module__GCB4 |           1|     21999|
|8     |top_level_module__GCB5 |           1|     28393|
|9     |top_level_module__GCB6 |           1|     35705|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tmsb_done_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reset_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design top_level_module has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level_module has port ds_sdo[1] driven by constant 1
WARNING: [Synth 8-3917] design top_level_module has port ds_sdo[0] driven by constant 1
WARNING: [Synth 8-6014] Unused sequential element shift_chan2/s_out_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v:120]
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/temp4_reg[0]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/temp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/temp4_reg[1]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/temp4_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0/temp4_reg[2] )
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/temp3_reg[12]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/temp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/pi_error_signal_reg[0]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/pi_error_signal_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0/pi_error_signal_reg[1] )
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[31]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[30]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[29]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[28]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[27]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[26]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[25]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[24]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[31]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[30]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[29]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[28]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[27]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[26]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[25]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo07/\wirehold_reg[27] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element shift_chan2/s_out_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v:120]
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/temp4_reg[0]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/temp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/temp4_reg[1]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/temp4_reg[2]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/temp3_reg[12]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/temp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/pi_error_signal_reg[0]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/pi_error_signal_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[31]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[30]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[29]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[28]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[27]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[26]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[25]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[24]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[31]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[30]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[29]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[28]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[27]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[26]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[25]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
WARNING: [Synth 8-6014] Unused sequential element shift_chan2/s_out_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v:120]
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/temp4_reg[0]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/temp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/temp4_reg[1]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/temp4_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[1].spi_fifo0 /\temp4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[1].spi_fifo0 /\pi_error_signal_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element shift_chan2/s_out_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v:120]
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/temp4_reg[0]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/temp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/temp4_reg[1]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/temp4_reg[2]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/temp3_reg[12]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/temp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/pi_error_signal_reg[0]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/pi_error_signal_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[31]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[30]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[29]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[28]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[27]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[26]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[25]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[24]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[31]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[30]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[29]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[28]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[27]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[26]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[25]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[0]' (FDE) to 'fpga_test_static_po_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[1]' (FDE) to 'fpga_test_static_po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[2]' (FDE) to 'fpga_test_static_po_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[3]' (FDE) to 'fpga_test_static_po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[4]' (FDE) to 'fpga_test_static_po_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[5]' (FDE) to 'fpga_test_static_po_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[6]' (FDE) to 'fpga_test_static_po_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[7]' (FDE) to 'fpga_test_static_po_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[8]' (FDE) to 'fpga_test_static_po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[9]' (FDE) to 'fpga_test_static_po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[10]' (FDE) to 'fpga_test_static_po_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[11]' (FDE) to 'fpga_test_static_po_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[12]' (FDE) to 'fpga_test_static_po_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[13]' (FDE) to 'fpga_test_static_po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[14]' (FDE) to 'fpga_test_static_po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[15]' (FDE) to 'fpga_test_static_po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[16]' (FDE) to 'fpga_test_static_po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[18]' (FDE) to 'fpga_test_static_po_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[19]' (FDE) to 'fpga_test_static_po_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[20]' (FDE) to 'fpga_test_static_po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[21]' (FDE) to 'fpga_test_static_po_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[22]' (FDE) to 'fpga_test_static_po_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[23]' (FDE) to 'fpga_test_static_po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[24]' (FDE) to 'fpga_test_static_po_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[25]' (FDE) to 'fpga_test_static_po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[26]' (FDE) to 'fpga_test_static_po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[27]' (FDE) to 'fpga_test_static_po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[29]' (FDE) to 'fpga_test_static_po_data_reg[31]'
WARNING: [Synth 8-6014] Unused sequential element shift_chan2/s_out_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v:120]
WARNING: [Synth 8-6014] Unused sequential element tok/tok_wack_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v:125]
INFO: [Synth 8-5546] ROM "tok/divenable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tok/tok_wack_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v:125]
INFO: [Synth 8-5546] ROM "tok/divenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'dac80508_gen[1].spi_fifo1/temp4_reg[0]' (FDE) to 'dac80508_gen[1].spi_fifo1/temp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[1].spi_fifo1/temp4_reg[1]' (FDE) to 'dac80508_gen[1].spi_fifo1/temp4_reg[2]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[1].spi_fifo1/temp3_reg[12]' (FDE) to 'dac80508_gen[1].spi_fifo1/temp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[1].spi_fifo1/pi_error_signal_reg[0]' (FDE) to 'dac80508_gen[1].spi_fifo1/pi_error_signal_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[31]' (FDE) to 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[30]' (FDE) to 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[29]' (FDE) to 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[28]' (FDE) to 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[27]' (FDE) to 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[26]' (FDE) to 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[25]' (FDE) to 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[24]' (FDE) to 'dac80508_gen[1].spi_fifo1/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[1].spi_fifo1/Wishbone_Master_0/o_wb_data_reg[31]' (FDE) to 'dac80508_gen[1].spi_fifo1/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element shift_chan2/s_out_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v:120]
WARNING: [Synth 8-6014] Unused sequential element shift_chan2/s_out_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v:120]
INFO: [Synth 8-5545] ROM "ddr_dac_rd_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element tok/tok_wack_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v:125]
INFO: [Synth 8-5546] ROM "tok/divenable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tok/tok_wack_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v:125]
INFO: [Synth 8-5546] ROM "tok/divenable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tok/tok_wack_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v:125]
INFO: [Synth 8-5546] ROM "tok/divenable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tok/tok_wack_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v:125]
INFO: [Synth 8-5546] ROM "tok/divenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cycle_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "adc_rd_en_emulator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ddr_dac_rd_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[10]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[11]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[12]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[13]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[14]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[15]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[24]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[25]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[26]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[27]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[28]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[29]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[30]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[31]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[8]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[9]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[10]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[11]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[12]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[13]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[14]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[15]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[24]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[25]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[26]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[27]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[28]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[29]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[30]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[31]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[8]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[9]) is unused and will be removed from module okWireIn__15.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[10]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[11]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[12]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[13]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[14]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[15]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[24]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[25]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[26]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[27]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[28]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[29]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[30]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[31]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[8]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[9]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[10]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[11]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[12]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[13]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[14]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[15]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[24]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[25]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[26]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[27]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[28]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[29]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[30]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[31]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[8]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[9]) is unused and will be removed from module okWireIn__16.
WARNING: [Synth 8-3332] Sequential element (data_converter_0/adr_reg[1]) is unused and will be removed from module spi_fifo_driven.
WARNING: [Synth 8-3332] Sequential element (data_converter_0/adr_reg[0]) is unused and will be removed from module spi_fifo_driven.
WARNING: [Synth 8-3332] Sequential element (data_converter_0/cmd_word_reg[33]) is unused and will be removed from module spi_fifo_driven.
WARNING: [Synth 8-3332] Sequential element (mul_temp_2_reg[47]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (input_register_reg[15]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (mul_temp_reg[47]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (b1mul1_reg[47]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (b1mul1_reg[46]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (a2mul1_reg[47]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (a2mul1_reg[46]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (a3mul1_reg[47]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (a3mul1_reg[46]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (b3mul1_reg[47]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (b3mul1_reg[46]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ab3sum1_reg[48]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ab3sum1_reg[47]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ab3sum1_reg[46]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (b2mul1_reg[47]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (b2mul1_reg[46]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (b2sum1_reg[48]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (b2sum1_reg[47]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (b2sum1_reg[46]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (sub_temp_reg[49]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (sub_temp_reg[48]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (sub_temp_reg[47]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (sub_temp_reg[46]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ab1sum1_reg[48]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ab1sum1_reg[47]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ab1sum1_reg[46]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (b1mul2_reg[47]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (b1mul2_reg[46]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (a2mul2_reg[47]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (a2mul2_reg[46]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (a3mul2_reg[47]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (a3mul2_reg[46]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (b3mul2_reg[47]) is unused and will be removed from module Butter_pipelined__xdcDup__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element shift_chan2/s_out_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v:120]
WARNING: [Synth 8-6014] Unused sequential element shift_chan2/s_out_reg was removed.  [C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v:120]
INFO: [Synth 8-5545] ROM "out_pulse/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "out_pulse/pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:28 . Memory (MB): peak = 1084.250 ; gain = 737.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |okHost__GC0            |           1|      1798|
|2     |AD7961__GC0            |           4|       132|
|3     |top_level_module__GCB0 |           1|      9894|
|4     |top_level_module__GCB1 |           1|      8613|
|5     |top_level_module__GCB2 |           1|      8904|
|6     |top_level_module__GCB3 |           1|     13667|
|7     |top_level_module__GCB4 |           1|      9834|
|8     |top_level_module__GCB5 |           1|     13248|
|9     |top_level_module__GCB6 |           1|     14857|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'adc_pll/clk_out1' to pin 'adc_pll/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'adc_pll/clk_in1' to 'i_82/dac_ad5453_gen[4].spi_fifo0/i_spi_top_0/clgen/cnt_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr3_256_32/ui_clk' to pin 'u_ddr3_256_32/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 'core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:38 . Memory (MB): peak = 1084.250 ; gain = 737.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:50 . Memory (MB): peak = 1084.250 ; gain = 737.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |okHost__GC0            |           1|      1796|
|2     |top_level_module__GCB0 |           1|      9499|
|3     |top_level_module__GCB1 |           1|      8593|
|4     |top_level_module__GCB2 |           1|      8852|
|5     |top_level_module__GCB3 |           1|     13603|
|6     |top_level_module__GCB4 |           1|      9834|
|7     |top_level_module__GCB6 |           1|     14854|
|8     |partition__20__GD      |           1|        37|
|9     |top_level_module_GT0   |           1|     13725|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst' done


INFO: [Synth 8-5816] Retiming module `okCore`
	Effective logic levels on critical path before retiming is: 12
	Total number of crtical paths = 12

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from okHIi_7/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom(fixed:BRAM/DSP/SRL) to okHIi_7/core0/core0/a0/pc0/address_loop[9].pc_flop(fixed:TIMNG EXCEPTION/ATTRIBUTES) is: 12
		Effective logic levels found across for latency (=1) is: 12
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 12
	Total number of crtical paths = 12
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okCore' done


INFO: [Synth 8-5816] Retiming module `okCoreHarness`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okCoreHarness' done


INFO: [Synth 8-5816] Retiming module `okHost__GC0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okHost__GC0' done


INFO: [Synth 8-5816] Retiming module `okWireOut__1`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireOut__1' done


INFO: [Synth 8-5816] Retiming module `okWireOut__2`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireOut__2' done


INFO: [Synth 8-5816] Retiming module `okWireOut__3`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireOut__3' done


INFO: [Synth 8-5816] Retiming module `okWireOut__4`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireOut__4' done


INFO: [Synth 8-5816] Retiming module `okWireIn__1`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireIn__1' done


INFO: [Synth 8-5816] Retiming module `okWireIn__2`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireIn__2' done


INFO: [Synth 8-5816] Retiming module `okBTPipeOut__1`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okBTPipeOut__1' done


INFO: [Synth 8-5816] Retiming module `okBTPipeIn`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okBTPipeIn' done


INFO: [Synth 8-5816] Retiming module `okTriggerIn__1`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okTriggerIn__1' done


INFO: [Synth 8-5816] Retiming module `okWireIn__3`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireIn__3' done


INFO: [Synth 8-5816] Retiming module `okPipeOut__1`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okPipeOut__1' done


INFO: [Synth 8-5816] Retiming module `okWireIn__4`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireIn__4' done


INFO: [Synth 8-5816] Retiming module `okWireOut__5`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireOut__5' done


INFO: [Synth 8-5816] Retiming module `okWireIn__5`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireIn__5' done


INFO: [Synth 8-5816] Retiming module `okPipeOut__2`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okPipeOut__2' done


INFO: [Synth 8-5816] Retiming module `okWireOut__6`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireOut__6' done


INFO: [Synth 8-5816] Retiming module `okPipeOut__3`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okPipeOut__3' done


INFO: [Synth 8-5816] Retiming module `top_level_module__GCB0`
	Effective logic levels is 7, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `top_level_module__GCB0' done


INFO: [Synth 8-5816] Retiming module `okTriggerOut__1`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okTriggerOut__1' done


INFO: [Synth 8-5816] Retiming module `okWireOut__7`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireOut__7' done


INFO: [Synth 8-5816] Retiming module `okWireOut__8`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireOut__8' done


INFO: [Synth 8-5816] Retiming module `okBTPipeOut`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okBTPipeOut' done


INFO: [Synth 8-5816] Retiming module `okWireOut__9`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireOut__9' done


INFO: [Synth 8-5816] Retiming module `okWireOut__10`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireOut__10' done


INFO: [Synth 8-5816] Retiming module `okWireOut__11`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireOut__11' done


INFO: [Synth 8-5816] Retiming module `okWireOut__12`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireOut__12' done


INFO: [Synth 8-5816] Retiming module `okWireOut__13`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireOut__13' done


INFO: [Synth 8-5816] Retiming module `okWireOut__14`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireOut__14' done


INFO: [Synth 8-5816] Retiming module `top_level_module__GCB1`
	Effective logic levels is 7, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `top_level_module__GCB1' done


INFO: [Synth 8-5816] Retiming module `okWireOut`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireOut' done


INFO: [Synth 8-5816] Retiming module `okTriggerOut`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okTriggerOut' done


INFO: [Synth 8-5816] Retiming module `okPipeOut__4`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okPipeOut__4' done


INFO: [Synth 8-5816] Retiming module `okPipeOut__5`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okPipeOut__5' done


INFO: [Synth 8-5816] Retiming module `okPipeOut__6`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okPipeOut__6' done


INFO: [Synth 8-5816] Retiming module `okPipeOut`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okPipeOut' done


INFO: [Synth 8-5816] Retiming module `top_level_module__GCB2`
	Effective logic levels is 7, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `top_level_module__GCB2' done


INFO: [Synth 8-5816] Retiming module `okWireIn__6`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireIn__6' done


INFO: [Synth 8-5816] Retiming module `okWireIn__7`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireIn__7' done


INFO: [Synth 8-5816] Retiming module `okWireIn__8`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireIn__8' done


INFO: [Synth 8-5816] Retiming module `okWireIn__9`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireIn__9' done


INFO: [Synth 8-5816] Retiming module `okWireIn__10`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireIn__10' done


INFO: [Synth 8-5816] Retiming module `okWireIn__11`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireIn__11' done


INFO: [Synth 8-5816] Retiming module `okWireIn__12`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireIn__12' done


INFO: [Synth 8-5816] Retiming module `okTriggerIn__2`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okTriggerIn__2' done


INFO: [Synth 8-5816] Retiming module `okWireIn__13`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireIn__13' done


INFO: [Synth 8-5816] Retiming module `okWireIn__14`
	Effective logic levels is 2, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `okWireIn__14' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:02:27 . Memory (MB): peak = 1084.250 ; gain = 737.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |okHost__GC0            |           1|      1796|
|2     |top_level_module__GCB0 |           1|      5594|
|3     |top_level_module__GCB1 |           1|      5266|
|4     |top_level_module__GCB2 |           1|      5186|
|5     |top_level_module__GCB3 |           1|      8248|
|6     |top_level_module__GCB4 |           1|      5569|
|7     |top_level_module__GCB6 |           1|      8923|
|8     |partition__20__GD      |           1|        37|
|9     |top_level_module_GT0   |           1|      7410|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop dac80508_gen[0].spi_fifo1/u_dat_scale/filter_data_out_temp_0_reg[13] is being inverted and renamed to dac80508_gen[0].spi_fifo1/u_dat_scale/filter_data_out_temp_0_reg[13]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:02:37 . Memory (MB): peak = 1124.543 ; gain = 778.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:37 . Memory (MB): peak = 1124.543 ; gain = 778.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:41 . Memory (MB): peak = 1124.543 ; gain = 778.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:41 . Memory (MB): peak = 1124.543 ; gain = 778.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:41 . Memory (MB): peak = 1124.543 ; gain = 778.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:02:41 . Memory (MB): peak = 1124.543 ; gain = 778.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |fifo_ADS8686           |         1|
|2     |ddr3_256_32            |         1|
|3     |fifo_w32_1024_r256_128 |         1|
|4     |fifo_w128_512_r256_256 |         1|
|5     |fifo_w256_256_r128_512 |         1|
|6     |fifo_w256_128_r32_1024 |         1|
|7     |clk_wiz_0              |         1|
|8     |blk_mem_gen_0          |         8|
|9     |mult_gen_0             |        16|
|10    |mult_gen_1             |         8|
|11    |fifo_i2c_pipe          |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |blk_mem_gen_0          |     1|
|2     |blk_mem_gen_0__1       |     1|
|3     |blk_mem_gen_0__2       |     1|
|4     |blk_mem_gen_0__3       |     1|
|5     |blk_mem_gen_0__4       |     1|
|6     |blk_mem_gen_0__5       |     1|
|7     |blk_mem_gen_0__6       |     1|
|8     |blk_mem_gen_0__7       |     1|
|9     |clk_wiz_0              |     1|
|10    |ddr3_256_32            |     1|
|11    |fifo_ADS8686           |     1|
|12    |fifo_i2c_pipe          |     1|
|13    |fifo_w128_512_r256_256 |     1|
|14    |fifo_w256_128_r32_1024 |     1|
|15    |fifo_w256_256_r128_512 |     1|
|16    |fifo_w32_1024_r256_128 |     1|
|17    |mult_gen_0             |     1|
|18    |mult_gen_0__10         |     1|
|19    |mult_gen_0__11         |     1|
|20    |mult_gen_0__12         |     1|
|21    |mult_gen_0__13         |     1|
|22    |mult_gen_0__14         |     1|
|23    |mult_gen_0__15         |     1|
|24    |mult_gen_0__16         |     1|
|25    |mult_gen_0__17         |     1|
|26    |mult_gen_0__18         |     1|
|27    |mult_gen_0__19         |     1|
|28    |mult_gen_0__20         |     1|
|29    |mult_gen_0__21         |     1|
|30    |mult_gen_0__22         |     1|
|31    |mult_gen_0__8          |     1|
|32    |mult_gen_0__9          |     1|
|33    |mult_gen_1             |     1|
|34    |mult_gen_1__1          |     1|
|35    |mult_gen_1__2          |     1|
|36    |mult_gen_1__3          |     1|
|37    |mult_gen_1__4          |     1|
|38    |mult_gen_1__5          |     1|
|39    |mult_gen_1__6          |     1|
|40    |mult_gen_1__7          |     1|
|41    |BUFG                   |     8|
|42    |CARRY4                 |  1839|
|43    |DNA_PORT               |     1|
|44    |LUT1                   |  2614|
|45    |LUT2                   |  3999|
|46    |LUT3                   |  1136|
|47    |LUT4                   |  3477|
|48    |LUT5                   |  1429|
|49    |LUT6                   |  4753|
|50    |LUT6_2                 |    50|
|51    |MMCME2_BASE            |     1|
|52    |MUXF7                  |   190|
|53    |RAM128X1S              |     8|
|54    |RAM32M                 |     4|
|55    |RAM64X1D               |    96|
|56    |RAMB18E1               |     1|
|57    |RAMB18E1_1             |     1|
|58    |RAMB36E1               |     1|
|59    |FDCE                   |  1372|
|60    |FDPE                   |   189|
|61    |FDRE                   | 24397|
|62    |FDSE                   |    53|
|63    |IBUF                   |     8|
|64    |IBUFDS                 |     8|
|65    |IBUFG                  |     1|
|66    |IBUFGDS                |     1|
|67    |IOBUF                  |    45|
|68    |OBUF                   |    74|
|69    |OBUFDS                 |    12|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:41 . Memory (MB): peak = 1124.543 ; gain = 778.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 422 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:02:24 . Memory (MB): peak = 1124.543 ; gain = 284.844
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:02:42 . Memory (MB): peak = 1124.543 ; gain = 778.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2266 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 45 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
847 Infos, 488 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:51 . Memory (MB): peak = 1124.543 ; gain = 778.047
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/delg5279/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/top_level_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_module_utilization_synth.rpt -pb top_level_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.373 . Memory (MB): peak = 1124.543 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug 18 10:50:31 2022...
