#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 21 22:38:38 2022
# Process ID: 61172
# Current directory: D:/Code Try/CODExperiment/Lab1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37768 D:\Code Try\CODExperiment\Lab1\project_1\project_1.xpr
# Log file: D:/Code Try/CODExperiment/Lab1/project_1/vivado.log
# Journal file: D:/Code Try/CODExperiment/Lab1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Code Try/CODExperiment/Lab1/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_property top alu2 [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 21 22:39:33 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/synth_1/runme.log
[Mon Mar 21 22:39:33 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1083.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1200.824 ; gain = 471.688
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: alu2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1796.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu2' [D:/Code Try/CODExperiment/Lab1/ALU2.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Code Try/CODExperiment/Lab1/ALU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu2' (2#1) [D:/Code Try/CODExperiment/Lab1/ALU2.v:1]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[12]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[11]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[10]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[9]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[8]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[7]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[6]
WARNING: [Synth 8-3331] design alu2 has unconnected port SW[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1796.164 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1796.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1796.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1867.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1867.344 ; gain = 71.180
8 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1867.344 ; gain = 71.180
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1943.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Mar 21 23:01:40 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/synth_1/runme.log
current_design rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 21 23:03:12 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 21 23:06:37 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/synth_1/runme.log
[Mon Mar 21 23:06:37 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 21 23:09:41 2022...
