{
  "module_name": "imx21-clock.h",
  "hash_id": "25eb215a099858d5a4761a0ccc5aa94515b8d3897e4236443695717f0b05c8d3",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/imx21-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_IMX21_H\n#define __DT_BINDINGS_CLOCK_IMX21_H\n\n#define IMX21_CLK_DUMMY\t\t\t0\n#define IMX21_CLK_CKIL\t\t\t1\n#define IMX21_CLK_CKIH\t\t\t2\n#define IMX21_CLK_FPM\t\t\t3\n#define IMX21_CLK_CKIH_DIV1P5\t\t4\n#define IMX21_CLK_MPLL_GATE\t\t5\n#define IMX21_CLK_SPLL_GATE\t\t6\n#define IMX21_CLK_FPM_GATE\t\t7\n#define IMX21_CLK_CKIH_GATE\t\t8\n#define IMX21_CLK_MPLL_OSC_SEL\t\t9\n#define IMX21_CLK_IPG\t\t\t10\n#define IMX21_CLK_HCLK\t\t\t11\n#define IMX21_CLK_MPLL_SEL\t\t12\n#define IMX21_CLK_SPLL_SEL\t\t13\n#define IMX21_CLK_SSI1_SEL\t\t14\n#define IMX21_CLK_SSI2_SEL\t\t15\n#define IMX21_CLK_USB_DIV\t\t16\n#define IMX21_CLK_FCLK\t\t\t17\n#define IMX21_CLK_MPLL\t\t\t18\n#define IMX21_CLK_SPLL\t\t\t19\n#define IMX21_CLK_NFC_DIV\t\t20\n#define IMX21_CLK_SSI1_DIV\t\t21\n#define IMX21_CLK_SSI2_DIV\t\t22\n#define IMX21_CLK_PER1\t\t\t23\n#define IMX21_CLK_PER2\t\t\t24\n#define IMX21_CLK_PER3\t\t\t25\n#define IMX21_CLK_PER4\t\t\t26\n#define IMX21_CLK_UART1_IPG_GATE\t27\n#define IMX21_CLK_UART2_IPG_GATE\t28\n#define IMX21_CLK_UART3_IPG_GATE\t29\n#define IMX21_CLK_UART4_IPG_GATE\t30\n#define IMX21_CLK_CSPI1_IPG_GATE\t31\n#define IMX21_CLK_CSPI2_IPG_GATE\t32\n#define IMX21_CLK_SSI1_GATE\t\t33\n#define IMX21_CLK_SSI2_GATE\t\t34\n#define IMX21_CLK_SDHC1_IPG_GATE\t35\n#define IMX21_CLK_SDHC2_IPG_GATE\t36\n#define IMX21_CLK_GPIO_GATE\t\t37\n#define IMX21_CLK_I2C_GATE\t\t38\n#define IMX21_CLK_DMA_GATE\t\t39\n#define IMX21_CLK_USB_GATE\t\t40\n#define IMX21_CLK_EMMA_GATE\t\t41\n#define IMX21_CLK_SSI2_BAUD_GATE\t42\n#define IMX21_CLK_SSI1_BAUD_GATE\t43\n#define IMX21_CLK_LCDC_IPG_GATE\t\t44\n#define IMX21_CLK_NFC_GATE\t\t45\n#define IMX21_CLK_LCDC_HCLK_GATE\t46\n#define IMX21_CLK_PER4_GATE\t\t47\n#define IMX21_CLK_BMI_GATE\t\t48\n#define IMX21_CLK_USB_HCLK_GATE\t\t49\n#define IMX21_CLK_SLCDC_GATE\t\t50\n#define IMX21_CLK_SLCDC_HCLK_GATE\t51\n#define IMX21_CLK_EMMA_HCLK_GATE\t52\n#define IMX21_CLK_BROM_GATE\t\t53\n#define IMX21_CLK_DMA_HCLK_GATE\t\t54\n#define IMX21_CLK_CSI_HCLK_GATE\t\t55\n#define IMX21_CLK_CSPI3_IPG_GATE\t56\n#define IMX21_CLK_WDOG_GATE\t\t57\n#define IMX21_CLK_GPT1_IPG_GATE\t\t58\n#define IMX21_CLK_GPT2_IPG_GATE\t\t59\n#define IMX21_CLK_GPT3_IPG_GATE\t\t60\n#define IMX21_CLK_PWM_IPG_GATE\t\t61\n#define IMX21_CLK_RTC_GATE\t\t62\n#define IMX21_CLK_KPP_GATE\t\t63\n#define IMX21_CLK_OWIRE_GATE\t\t64\n#define IMX21_CLK_MAX\t\t\t65\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}