// Seed: 1694469920
`define pp_27 0
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    output logic id_7,
    input logic id_8,
    input logic id_9,
    input id_10,
    input id_11,
    inout logic id_12,
    input id_13,
    output id_14,
    input id_15,
    input id_16,
    output id_17,
    output id_18,
    input logic id_19,
    input id_20,
    output logic id_21,
    input id_22,
    output id_23,
    output logic id_24,
    input logic id_25,
    input logic id_26
);
  always @(1)
    if (1 << id_20) begin
      id_12 = 1'd0;
    end
  logic id_27;
  assign id_24 = 1'b0;
endmodule
