#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug 25 12:46:12 2022
# Process ID: 19024
# Current directory: F:/d41/cpu_pipline/single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18648 F:\d41\cpu_pipline\single_cycle\single_cycle.xpr
# Log file: F:/d41/cpu_pipline/single_cycle/vivado.log
# Journal file: F:/d41/cpu_pipline/single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/d41/cpu_pipline/single_cycle/single_cycle.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v] -no_script -reset -force -quiet
remove_files  F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v
file delete -force F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v
export_ip_user_files -of_objects  [get_files F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v] -no_script -reset -force -quiet
remove_files  F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v
file delete -force F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v
export_ip_user_files -of_objects  [get_files F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v] -no_script -reset -force -quiet
remove_files  F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v
file delete -force F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v
export_ip_user_files -of_objects  [get_files F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v] -no_script -reset -force -quiet
remove_files  F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v
file delete -force F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v
update_compile_order -fileset sources_1
add_files -norecurse {F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc_reg.v F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/wb.v F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/defines.v F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem.v}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {F:/d41/cpu_pipline/single_cycle/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/d41/cpu_pipline/single_cycle/testbench_behav.wcfg
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/inst_id was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_jmp was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_br was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_off was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_tgt was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_val was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wa was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/alu_op was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/alu_in1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/alu_in2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/alu_out was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/alu_zero was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/instr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/d_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/d_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/func was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/cu_c1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/cu_c2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/cu_c3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/cu_c4 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/cu_br was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/imm_e was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 846.242 ; gain = 19.254
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 877.926 ; gain = 0.000
save_wave_config {F:/d41/cpu_pipline/single_cycle/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {F:/d41/cpu_pipline/single_cycle/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/d41/cpu_pipline/single_cycle/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 893.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {F:/d41/cpu_pipline/single_cycle/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/d41/cpu_pipline/single_cycle/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 893.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {F:/d41/cpu_pipline/single_cycle/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/d41/cpu_pipline/single_cycle/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 893.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'ex_wreg_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:64]
WARNING: [VRFC 10-3703] second declaration of 'ex_wreg_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:64]
WARNING: [VRFC 10-3248] data object 'ex_wd_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:65]
WARNING: [VRFC 10-3703] second declaration of 'ex_wd_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:65]
WARNING: [VRFC 10-3248] data object 'ex_aluop_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:68]
WARNING: [VRFC 10-3703] second declaration of 'ex_aluop_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:68]
WARNING: [VRFC 10-3248] data object 'ex_reg2_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:70]
WARNING: [VRFC 10-3703] second declaration of 'ex_reg2_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:70]
INFO: [VRFC 10-2458] undeclared symbol wb_wd_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:252]
INFO: [VRFC 10-2458] undeclared symbol wb_wreg_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:253]
INFO: [VRFC 10-2458] undeclared symbol wb_wdata_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:254]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <if_id> not found while processing module instance <if_id0> [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:119]
ERROR: [VRFC 10-3180] cannot find port 'branch_target_addr_o' on this module [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:149]
ERROR: [VRFC 10-3180] cannot find port 'reg2_data_i' on this module [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:138]
ERROR: [VRFC 10-2063] Module <id_ex> not found while processing module instance <id_ex0> [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:153]
ERROR: [VRFC 10-2063] Module <ex_mem> not found while processing module instance <ex_mem0> [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:193]
ERROR: [VRFC 10-2063] Module <mem_wb> not found while processing module instance <mem_wb0> [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:242]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 900.441 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:63]
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:75]
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:130]
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:140]
ERROR: [VRFC 10-2865] module 'id' ignored due to previous errors [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse {F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem_wb.v F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex_mem.v F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id_ex.v F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/if_id.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:63]
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:75]
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:130]
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:140]
ERROR: [VRFC 10-2865] module 'id' ignored due to previous errors [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:63]
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:75]
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:130]
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:140]
ERROR: [VRFC 10-2865] module 'id' ignored due to previous errors [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/cpu.v] -no_script -reset -force -quiet
remove_files  F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/cpu.v
export_ip_user_files -of_objects  [get_files F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/macro.vh] -no_script -reset -force -quiet
remove_files  F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/macro.vh
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:63]
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:75]
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:130]
ERROR: [VRFC 10-2989] 'branch_target_address_o' is not declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:140]
ERROR: [VRFC 10-2865] module 'id' ignored due to previous errors [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'ex_wreg_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:64]
WARNING: [VRFC 10-3703] second declaration of 'ex_wreg_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:64]
WARNING: [VRFC 10-3248] data object 'ex_wd_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:65]
WARNING: [VRFC 10-3703] second declaration of 'ex_wd_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:65]
WARNING: [VRFC 10-3248] data object 'ex_aluop_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:68]
WARNING: [VRFC 10-3703] second declaration of 'ex_aluop_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:68]
WARNING: [VRFC 10-3248] data object 'ex_reg2_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:70]
WARNING: [VRFC 10-3703] second declaration of 'ex_reg2_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:70]
INFO: [VRFC 10-2458] undeclared symbol wb_wd_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:252]
INFO: [VRFC 10-2458] undeclared symbol wb_wreg_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:253]
INFO: [VRFC 10-2458] undeclared symbol wb_wdata_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:254]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'reg2_data_i' on this module [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:138]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'ex_wreg_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:64]
WARNING: [VRFC 10-3703] second declaration of 'ex_wreg_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:64]
WARNING: [VRFC 10-3248] data object 'ex_wd_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:65]
WARNING: [VRFC 10-3703] second declaration of 'ex_wd_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:65]
WARNING: [VRFC 10-3248] data object 'ex_aluop_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:68]
WARNING: [VRFC 10-3703] second declaration of 'ex_aluop_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:68]
WARNING: [VRFC 10-3248] data object 'ex_reg2_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:70]
WARNING: [VRFC 10-3703] second declaration of 'ex_reg2_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:70]
INFO: [VRFC 10-2458] undeclared symbol wb_wd_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:252]
INFO: [VRFC 10-2458] undeclared symbol wb_wreg_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:253]
INFO: [VRFC 10-2458] undeclared symbol wb_wdata_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:254]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'branch_target_addr_i' on this module [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:129]
ERROR: [VRFC 10-3180] cannot find port 'branch_flag_i' on this module [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:128]
ERROR: [VRFC 10-3180] cannot find port 'branch_target_addr_i' on this module [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:126]
ERROR: [VRFC 10-3180] cannot find port 'branch_flag_i' on this module [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:125]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'ex_wreg_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:64]
WARNING: [VRFC 10-3703] second declaration of 'ex_wreg_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:64]
WARNING: [VRFC 10-3248] data object 'ex_wd_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:65]
WARNING: [VRFC 10-3703] second declaration of 'ex_wd_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:65]
WARNING: [VRFC 10-3248] data object 'ex_aluop_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:68]
WARNING: [VRFC 10-3703] second declaration of 'ex_aluop_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:68]
WARNING: [VRFC 10-3248] data object 'ex_reg2_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:70]
WARNING: [VRFC 10-3703] second declaration of 'ex_reg2_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:70]
INFO: [VRFC 10-2458] undeclared symbol wb_wd_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:252]
INFO: [VRFC 10-2458] undeclared symbol wb_wreg_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:253]
INFO: [VRFC 10-2458] undeclared symbol wb_wdata_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:254]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'id_branch_target_addr_i' on this module [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:129]
ERROR: [VRFC 10-3180] cannot find port 'id_branch_flag_i' on this module [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:128]
ERROR: [VRFC 10-3180] cannot find port 'if_branch_target_addr_i' on this module [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:126]
ERROR: [VRFC 10-3180] cannot find port 'if_branch_flag_i' on this module [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:125]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'ex_wreg_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:64]
WARNING: [VRFC 10-3703] second declaration of 'ex_wreg_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:64]
WARNING: [VRFC 10-3248] data object 'ex_wd_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:65]
WARNING: [VRFC 10-3703] second declaration of 'ex_wd_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:65]
WARNING: [VRFC 10-3248] data object 'ex_aluop_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:68]
WARNING: [VRFC 10-3703] second declaration of 'ex_aluop_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:68]
WARNING: [VRFC 10-3248] data object 'ex_reg2_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:70]
WARNING: [VRFC 10-3703] second declaration of 'ex_reg2_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:70]
INFO: [VRFC 10-2458] undeclared symbol wb_wd_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:252]
INFO: [VRFC 10-2458] undeclared symbol wb_wreg_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:253]
INFO: [VRFC 10-2458] undeclared symbol wb_wdata_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:254]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wb_wd' [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:252]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_wdata' [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:254]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Aug 25 21:09:57 2022. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 79.703 ; gain = 12.137
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 25 21:09:57 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1166.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {F:/d41/cpu_pipline/single_cycle/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/d41/cpu_pipline/single_cycle/testbench_behav.wcfg
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_aluop was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_alusel was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_reg1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_reg2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_wreg was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_inst was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/ex_wreg was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/ex_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/ex_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/branch_target_address was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1166.465 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1166.465 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'ex_wreg_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:60]
WARNING: [VRFC 10-3703] second declaration of 'ex_wreg_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:60]
WARNING: [VRFC 10-3248] data object 'ex_wd_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:61]
WARNING: [VRFC 10-3703] second declaration of 'ex_wd_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:61]
WARNING: [VRFC 10-3248] data object 'ex_aluop_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:64]
WARNING: [VRFC 10-3703] second declaration of 'ex_aluop_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:64]
WARNING: [VRFC 10-3248] data object 'ex_reg2_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:66]
WARNING: [VRFC 10-3703] second declaration of 'ex_reg2_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:66]
INFO: [VRFC 10-2458] undeclared symbol wb_wd_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:244]
INFO: [VRFC 10-2458] undeclared symbol wb_wreg_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:245]
INFO: [VRFC 10-2458] undeclared symbol wb_wdata_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:246]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wb_wd' [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_wdata' [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:246]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/d41/cpu_pipline/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {F:/d41/cpu_pipline/single_cycle/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/d41/cpu_pipline/single_cycle/testbench_behav.wcfg
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_aluop was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_alusel was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_reg1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_reg2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_wreg was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_inst was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/ex_wreg was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/ex_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/ex_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/branch_target_address was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1166.465 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 25 21:18:15 2022...
