

================================================================
== Vitis HLS Report for 'getinstream_Pipeline_VITIS_LOOP_72_1'
================================================================
* Date:           Wed May 29 12:58:14 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.613 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    124|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     86|    -|
|Register         |        -|    -|     116|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     116|    210|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |count_5_fu_140_p2                 |         +|   0|  0|  39|          32|           1|
    |in_len_V_3_fu_146_p2              |         +|   0|  0|  39|          32|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1073_fu_164_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln88_fu_152_p2               |      icmp|   0|  0|  18|          32|           9|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln88_fu_158_p2                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 124|         133|          49|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_count_4          |  14|          3|   32|         96|
    |count_fu_54                       |   9|          2|   32|         64|
    |inStreamTop_TDATA_blk_n           |   9|          2|    1|          2|
    |in_len_V_fu_58                    |   9|          2|   32|         64|
    |inbuf_blk_n                       |   9|          2|    1|          2|
    |incount25_blk_n                   |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  86|         19|  102|        236|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |count_5_reg_208                   |  32|   0|   32|          0|
    |count_fu_54                       |  32|   0|   32|          0|
    |icmp_ln1073_reg_218               |   1|   0|    1|          0|
    |in_len_V_fu_58                    |  32|   0|   32|          0|
    |or_ln88_reg_214                   |   1|   0|    1|          0|
    |select_ln72_cast_reg_198          |  12|   0|   32|         20|
    |tmp_last_V_reg_203                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 116|   0|  136|         20|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_72_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_72_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_72_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_72_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_72_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_72_1|  return value|
|inStreamTop_TVALID        |   in|    1|        axis|                  inStreamTop_V_data_V|       pointer|
|inStreamTop_TDATA         |   in|   32|        axis|                  inStreamTop_V_data_V|       pointer|
|inbuf_din                 |  out|   33|     ap_fifo|                                 inbuf|       pointer|
|inbuf_num_data_valid      |   in|   11|     ap_fifo|                                 inbuf|       pointer|
|inbuf_fifo_cap            |   in|   11|     ap_fifo|                                 inbuf|       pointer|
|inbuf_full_n              |   in|    1|     ap_fifo|                                 inbuf|       pointer|
|inbuf_write               |  out|    1|     ap_fifo|                                 inbuf|       pointer|
|incount25_din             |  out|   32|     ap_fifo|                             incount25|       pointer|
|incount25_num_data_valid  |   in|    3|     ap_fifo|                             incount25|       pointer|
|incount25_fifo_cap        |   in|    3|     ap_fifo|                             incount25|       pointer|
|incount25_full_n          |   in|    1|     ap_fifo|                             incount25|       pointer|
|incount25_write           |  out|    1|     ap_fifo|                             incount25|       pointer|
|inStreamTop_TREADY        |  out|    1|        axis|                  inStreamTop_V_last_V|       pointer|
|inStreamTop_TLAST         |   in|    1|        axis|                  inStreamTop_V_last_V|       pointer|
|inStreamTop_TKEEP         |   in|    4|        axis|                  inStreamTop_V_keep_V|       pointer|
|inStreamTop_TSTRB         |   in|    4|        axis|                  inStreamTop_V_strb_V|       pointer|
|inStreamTop_TUSER         |   in|    2|        axis|                  inStreamTop_V_user_V|       pointer|
|select_ln72               |   in|   12|     ap_none|                           select_ln72|        scalar|
|tmp_last_V_out            |  out|    1|      ap_vld|                        tmp_last_V_out|       pointer|
|tmp_last_V_out_ap_vld     |  out|    1|      ap_vld|                        tmp_last_V_out|       pointer|
+--------------------------+-----+-----+------------+--------------------------------------+--------------+

