
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={17,8,cc,0,0,offset}                   Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>IMem.RAddr                                      Premise(F3)
	S6= IMem.RAddr=addr                                         Path(S4,S5)
	S7= CP0.ASID=>IMem.ASID                                     Premise(F4)
	S8= IMem.ASID=pid                                           Path(S3,S7)
	S9= IMem.Out={17,8,cc,0,0,offset}                           IMem-Read(S8,S6,S2)
	S10= IMem.Out=>IR_ID.In                                     Premise(F6)
	S11= IR_ID.In={17,8,cc,0,0,offset}                          Path(S9,S10)
	S12= CtrlPC=0                                               Premise(F37)
	S13= CtrlPCInc=1                                            Premise(F38)
	S14= PC[CIA]=addr                                           PC-Inc(S1,S12,S13)
	S15= CtrlIR_ID=1                                            Premise(F44)
	S16= [IR_ID]={17,8,cc,0,0,offset}                           IR_ID-Write(S11,S15)

ID	S17= IR_ID.Out={17,8,cc,0,0,offset}                         IR-Out(S16)
	S18= IR_ID.Out=>IR_EX.In                                    Premise(F62)
	S19= IR_EX.In={17,8,cc,0,0,offset}                          Path(S17,S18)
	S20= CtrlPCInc=0                                            Premise(F90)
	S21= PC[CIA]=addr                                           PC-Hold(S14,S20)
	S22= CtrlIR_EX=1                                            Premise(F97)
	S23= [IR_EX]={17,8,cc,0,0,offset}                           IR_EX-Write(S19,S22)

EX	S24= PC.CIA=addr                                            PC-Out(S21)
	S25= IR_EX.Out15_0=offset                                   IR_EX-Out(S23)
	S26= PC.CIA=>ALU.A                                          Premise(F120)
	S27= ALU.A=addr                                             Path(S24,S26)
	S28= IR_EX.Out15_0=>SEXT.In                                 Premise(F121)
	S29= SEXT.In=offset                                         Path(S25,S28)
	S30= SEXT.Out={14{offset[15]},offset,2{0}}                  SEXT(S29)
	S31= SEXT.Out=>ALU.B                                        Premise(F122)
	S32= ALU.B={14{offset[15]},offset,2{0}}                     Path(S30,S31)
	S33= ALU.Out=addr+{14{offset[15]},offset,2{0}}              ALU(S27,S32)
	S34= ALU.Out=>ALUOut_MEM.In                                 Premise(F124)
	S35= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}        Path(S33,S34)
	S36= CtrlALUOut_MEM=1                                       Premise(F150)
	S37= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}         ALUOut_MEM-Write(S35,S36)

MEM	S38= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}       ALUOut_MEM-Out(S37)
	S39= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F184)
	S40= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}         Path(S38,S39)
	S41= CtrlALUOut_WB=1                                        Premise(F206)
	S42= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}          ALUOut_WB-Write(S40,S41)

WB	S43= ALUOut_WB.Out=addr+{14{offset[15]},offset,2{0}}        ALUOut_WB-Out(S42)
	S44= ALUOut_WB.Out=>PC.In                                   Premise(F240)
	S45= PC.In=addr+{14{offset[15]},offset,2{0}}                Path(S43,S44)
	S46= CtrlPC=1                                               Premise(F243)
	S47= CtrlPCInc=0                                            Premise(F244)
	S48= PC[Out]=addr+{14{offset[15]},offset,2{0}}              PC-Write(S45,S46,S47)

POST	S48= PC[Out]=addr+{14{offset[15]},offset,2{0}}              PC-Write(S45,S46,S47)

