INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Vivado/full_adder_instantiation/full_adder_instantiation.srcs/sources_1/new/full_add_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_inst
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Vivado/full_adder_instantiation/full_adder_instantiation.srcs/sim_1/new/full_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Vivado/full_adder_instantiation/full_adder_instantiation.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
