/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire celloutsig_0_1z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_1z ^ _01_);
  assign celloutsig_1_0z = ~(in_data[162] ^ in_data[191]);
  assign celloutsig_1_14z = ~(celloutsig_1_0z ^ in_data[185]);
  assign celloutsig_1_2z = ~(celloutsig_1_14z ^ in_data[188]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z ^ in_data[96]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z ^ celloutsig_1_2z);
  assign celloutsig_1_10z = ~(celloutsig_1_14z ^ celloutsig_1_0z);
  assign celloutsig_0_1z = ~(in_data[76] ^ in_data[22]);
  assign celloutsig_1_11z = ~(celloutsig_1_6z ^ celloutsig_1_2z);
  assign celloutsig_1_18z = ~(celloutsig_1_14z ^ celloutsig_1_10z);
  assign celloutsig_1_19z = ~(celloutsig_1_11z ^ celloutsig_1_14z);
  reg [9:0] _14_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _14_ <= 10'h000;
    else _14_ <= in_data[52:43];
  assign { _02_[9:6], _01_, _02_[4:3], _00_, _02_[1:0] } = _14_;
  assign { _02_[5], _02_[2] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_1z };
endmodule
