Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 02 Dec 2018 19:20:27 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga001.jf.intel.com (orsmga001.jf.intel.com [10.7.209.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id A9EEB580224
	for <like.xu@linux.intel.com>; Fri, 30 Nov 2018 08:10:36 -0800 (PST)
Received: from orsmga106.jf.intel.com ([10.7.208.65])
  by orsmga001-1.jf.intel.com with ESMTP; 30 Nov 2018 08:10:36 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AaN1TDBZ71u4mooLUEzVrMan/LSx+4OfEezUN459i?=
 =?us-ascii?q?sYplN5qZpsy7ZR7h7PlgxGXEQZ/co6odzbaO4+a4ASQp2tWoiDg6aptCVhsI24?=
 =?us-ascii?q?09vjcLJ4q7M3D9N+PgdCcgHc5PBxdP9nC/NlVJSo6lPwWB6nK94iQPFRrhKAF7?=
 =?us-ascii?q?Ovr6GpLIj8Swyuu+54Dfbx9HiTahYr5+Ngm6oRnMvcQKnIVuLbo8xAHUqXVSYe?=
 =?us-ascii?q?RWwm1oJVOXnxni48q74YBu/SdNtf8/7sBMSar1cbg2QrxeFzQmLns65Nb3uhnZ?=
 =?us-ascii?q?TAuA/WUTX2MLmRdVGQfF7RX6XpDssivms+d2xSeXMdHqQb0yRD+v9LlgRgP2hy?=
 =?us-ascii?q?gbNj456GDXhdJ2jKJHuxKquhhzz5fJbI2JKPZye6XQds4YS2VcRMZcTyNOAo2+?=
 =?us-ascii?q?YIUPAeQPPvhWoJXgqVsWrxawBwahCP7hxzNUmHD2xrY30/g9HQzcwAAsA84CvX?=
 =?us-ascii?q?bSod7oNKkSS+e1zKzQwDvZcfxWxSny6JLVeR4mu/6NXa9/ftTVyUkrCgjIiU2Q?=
 =?us-ascii?q?ppL5PzyLzOQBqW2b4PBgVO2ylWEnrwVxryOrxsctjInGnJgVylfe+SV+2oY1Ks?=
 =?us-ascii?q?S1RUhmatCnCJtdrz+WO5d1T884Xm1kpSU3xqcYtZO1fCUG0okryhzHZ/CZcoWE?=
 =?us-ascii?q?/hDuWeOfITp7n31pZLeyihmx/EWhxeDxU9e43EpPoydAnNTBuW4B2hrO4cadUP?=
 =?us-ascii?q?R95F2u2TOX2gDT9O5EJUc0mLLfK54g2b4wioETvV7MHi/whUX6lqiWdl8r+uSw?=
 =?us-ascii?q?6uTnZKvppoOEOoNqlg3zMb4iltGiDek7KAQCQWaW9OSm2LH+/0D1WLBKgec3kq?=
 =?us-ascii?q?ndvpDaP8MbpquhDg9MzIkj7gu/Ay6739sGg3kIMlZFdAucgIjuJlHOJuz3Aumk?=
 =?us-ascii?q?g1irlDdrxvPGMaP7DpTCM3jOiLPhfbd7605Bxws/19Ff55RICr4fJPL/QFP+tN?=
 =?us-ascii?q?vdDhIiNQy0xODnCNp71oMDQ26PBbWZMKzKvV+S+u0vO/WMZJMSuDvlL/gl5v3u?=
 =?us-ascii?q?gmEjlV4SYKmkxp8XaHG+HvR7LESVe3vsgtEdEWgUugoyVvDliFqHUW0bWnCpQq?=
 =?us-ascii?q?hp5i0nEJn0SsDHR5uxm/qH2yG0GIAQYXpJTVWFEHPtfoPDXO8QaSWUOYh4nzkZ?=
 =?us-ascii?q?ELSsVYIlhiyorxLwnr9uL+7I/X8BuJf+kdR4+eDX0As/7CF5FNi11WaLQGdp2G?=
 =?us-ascii?q?QSSGgtwap9rEdhn0qFyrVymPdCFNZetM9OBy4zL5nah8h7DdzpUxOJKt6AUlGg?=
 =?us-ascii?q?atK9Rzg0Vt8rztQJZl5gB9SkgVbI2C/8UJEPkLnePJEo/7iU+nHgK8t5zz6SzK?=
 =?us-ascii?q?Q9gkNgR8JeOWCigoZ79g7aHYmPlF+WwfX5PZ8A1TLAoT/QhVGFu1tVBUspCf3I?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AjAABeYAFchxHrdtBjHgEGBwaBUQkLA?=
 =?us-ascii?q?YEwgmKDeYh3iyqCDZdIgXEWGBSHdiI0CQ0BAwEBAQEBAQIBEwEBAQoLCQgbDiM?=
 =?us-ascii?q?MgjYFAgMaAQaCXAECAwECIAQZAQEECikBAgMBAgYBAQoLDQICIgQCAgMBHhIBB?=
 =?us-ascii?q?QEcBhMFgxyCAgEEmm08ih1wfDOCdgEBBYcoCBJ5iw+BVz+DbjWIBYJXix6EDpE?=
 =?us-ascii?q?LBwKCHgSPFRiRHyyYIg8hgSWCDTMaMHQGgjWCGwwXEohMhT9BMYEHi1KBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0AjAABeYAFchxHrdtBjHgEGBwaBUQkLAYEwgmKDeYh3iyq?=
 =?us-ascii?q?CDZdIgXEWGBSHdiI0CQ0BAwEBAQEBAQIBEwEBAQoLCQgbDiMMgjYFAgMaAQaCX?=
 =?us-ascii?q?AECAwECIAQZAQEECikBAgMBAgYBAQoLDQICIgQCAgMBHhIBBQEcBhMFgxyCAgE?=
 =?us-ascii?q?Emm08ih1wfDOCdgEBBYcoCBJ5iw+BVz+DbjWIBYJXix6EDpELBwKCHgSPFRiRH?=
 =?us-ascii?q?yyYIg8hgSWCDTMaMHQGgjWCGwwXEohMhT9BMYEHi1KBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,299,1539673200"; 
   d="scan'208";a="42258332"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 30 Nov 2018 08:10:35 -0800
Received: from localhost ([::1]:33581 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gSlND-0002Th-5l
	for like.xu@linux.intel.com; Fri, 30 Nov 2018 11:10:35 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:43069)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gSlMu-0002SB-5R
	for qemu-devel@nongnu.org; Fri, 30 Nov 2018 11:10:17 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gSlMt-0005Gx-B3
	for qemu-devel@nongnu.org; Fri, 30 Nov 2018 11:10:16 -0500
Received: from mail-ot1-x342.google.com ([2607:f8b0:4864:20::342]:34644)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gSlMt-0005DO-2K
	for qemu-devel@nongnu.org; Fri, 30 Nov 2018 11:10:15 -0500
Received: by mail-ot1-x342.google.com with SMTP id t5so5586749otk.1
	for <qemu-devel@nongnu.org>; Fri, 30 Nov 2018 08:10:14 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=T++/rdSUkie+4jxFViA/9yVgXqwk1DjEsl0lJwcuADQ=;
	b=LzQUAVvW1b6sfFFohhK+qJv9ZHppWE9viqWYNwj8v69PuJ7W6GKWchR3B7BL4jwLV2
	rJ6aXf4/hsIQLfrQvVbQYdvZf0zJwtXXTbyanf57zELYnIXf9+vDjesanqJeyNarWDry
	HNIJ8yPk72hHvV89CGAllPWXcbwsYPbnFtXx4=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=T++/rdSUkie+4jxFViA/9yVgXqwk1DjEsl0lJwcuADQ=;
	b=B3fzO+pSJqgv+V4CYaCdPltGgAq+MWAQAB6d5BvyaRhyx1sE/0xhCU8eCaYh+FPhJ3
	c94pukQZ84P1OqmLorn3XdauJn/FcFN45YpHFnLv4wjqMwa0Jm/9ngG+GNnOfUwAPG96
	tJB5+WuL6O6wTjENqs9MYIYtospxJmHHnYqliAtDzIm5v81vaK1mpTK2Ka4XCyO97333
	sMgjLDogx4CxHEhosWFX4jiNo3gicFWtRS93txVWvoFMUhf2Pu5YkfCXoPPYPx8fZcPh
	jSlZz6NfdSsRWqSfHgeBlR4TM+1fD5+ORt8cyN6iwYR4ZVQq228Xz3f4z6GMP66hyaQ6
	sfmw==
X-Gm-Message-State: AA+aEWbTYXxg0jlljv+ZY/79ekPURGNlID4HgGgF9fuXaW6USobx4d9w
	t9IjHY4IZ4sfhzawzG2h1/cWJcAH4bMq7hZfXnkitA==
X-Google-Smtp-Source: AFSGD/XaepYmaxh8m/DZESJfpaRWg4z21KFjSZvHkCXXzVGCoGpcbIlOhyztYnYaU6tvg+RAU/AQnCslpOOKLKiEllI=
X-Received: by 2002:a9d:bf7:: with SMTP id 110mr4040871oth.201.1543594214408; 
	Fri, 30 Nov 2018 08:10:14 -0800 (PST)
MIME-Version: 1.0
References: <20181120212553.8480-1-aaron@os.amperecomputing.com>
	<20181120212553.8480-8-aaron@os.amperecomputing.com>
In-Reply-To: <20181120212553.8480-8-aaron@os.amperecomputing.com>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Fri, 30 Nov 2018 16:10:03 +0000
Message-ID: <CAFEAcA92+6NdqpB+L42cu1Ba7qvvHoLkjSDgcEDLvR=iqpd4gg@mail.gmail.com>
To: Aaron Lindsay <aaron@os.amperecomputing.com>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::342
Subject: Re: [Qemu-devel] [PATCH v8 07/13] target-arm: Make PMCEID[01]_EL0
 64 bit registers, add PMCEID[23]
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Wei Huang <wei@redhat.com>, Michael Spradling <mspradli@codeaurora.org>,
	Digant Desai <digantd@codeaurora.org>,
	Peter Crosthwaite <crosthwaite.peter@gmail.com>,
	Richard Henderson <richard.henderson@linaro.org>,
	QEMU Developers <qemu-devel@nongnu.org>,
	Alistair Francis <alistair.francis@xilinx.com>,
	qemu-arm <qemu-arm@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Tue, 20 Nov 2018 at 21:26, Aaron Lindsay
<aaron@os.amperecomputing.com> wrote:
>
> Signed-off-by: Aaron Lindsay <aaron@os.amperecomputing.com>
> ---
>  target/arm/cpu.h    |  4 ++--
>  target/arm/helper.c | 12 ++++++++++--
>  2 files changed, 12 insertions(+), 4 deletions(-)
>
> diff --git a/target/arm/cpu.h b/target/arm/cpu.h
> index 627e5c1995..50de58e4a2 100644
> --- a/target/arm/cpu.h
> +++ b/target/arm/cpu.h
> @@ -837,8 +837,8 @@ struct ARMCPU {
>      uint32_t id_pfr0;
>      uint32_t id_pfr1;
>      uint32_t id_dfr0;
> -    uint32_t pmceid0;
> -    uint32_t pmceid1;
> +    uint64_t pmceid0;
> +    uint64_t pmceid1;
>      uint32_t id_afr0;
>      uint32_t id_mmfr0;
>      uint32_t id_mmfr1;
> diff --git a/target/arm/helper.c b/target/arm/helper.c
> index 71be6fb578..75f054fe79 100644
> --- a/target/arm/helper.c
> +++ b/target/arm/helper.c
> @@ -5432,7 +5432,11 @@ void register_cp_regs_for_features(ARMCPU *cpu)
>              { .name = "PMCEID0", .state = ARM_CP_STATE_AA32,
>                .cp = 15, .opc1 = 0, .crn = 9, .crm = 12, .opc2 = 6,
>                .access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST,
> -              .resetvalue = cpu->pmceid0 },
> +              .resetvalue = extract64(cpu->pmceid0, 0, 32) },
> +            { .name = "PMCEID2", .state = ARM_CP_STATE_AA32,
> +              .cp = 15, .opc1 = 0, .crn = 9, .crm = 14, .opc2 = 4,
> +              .access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST,
> +              .resetvalue = extract64(cpu->pmceid0, 32, 32) },
>              { .name = "PMCEID0_EL0", .state = ARM_CP_STATE_AA64,
>                .opc0 = 3, .opc1 = 3, .crn = 9, .crm = 12, .opc2 = 6,
>                .access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST,
> @@ -5440,7 +5444,11 @@ void register_cp_regs_for_features(ARMCPU *cpu)
>              { .name = "PMCEID1", .state = ARM_CP_STATE_AA32,
>                .cp = 15, .opc1 = 0, .crn = 9, .crm = 12, .opc2 = 7,
>                .access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST,
> -              .resetvalue = cpu->pmceid1 },
> +              .resetvalue = extract64(cpu->pmceid1, 0, 32) },
> +            { .name = "PMCEID3", .state = ARM_CP_STATE_AA32,
> +              .cp = 15, .opc1 = 0, .crn = 9, .crm = 14, .opc2 = 5,
> +              .access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST,
> +              .resetvalue = extract64(cpu->pmceid1, 32, 32) },
>              { .name = "PMCEID1_EL0", .state = ARM_CP_STATE_AA64,
>                .opc0 = 3, .opc1 = 3, .crn = 9, .crm = 12, .opc2 = 7,
>                .access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST,
> --

PMCEID2 and PMCEID3 are only defined from ARMv8.1; before that they
are UNDEFINED. So these registers need to be only defined if a
suitable feature bit or ID register field check passes.

thanks
-- PMM

