Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (win64) Build 329390 Wed Oct 16 18:37:02 MDT 2013
| Date         : Fri Jan 17 16:48:01 2014
| Host         :  running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file flp32_complex_subtracter_clock_utilization_placed.rpt
| Design       : flp32_complex_subtracter
| Device       : xa7a100t
------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+------------+
| Type  | Used | Available | Num Locked |
+-------+------+-----------+------------+
| BUFG  |    0 |        32 |          0 |
| BUFH  |    0 |        96 |          0 |
| BUFIO |    0 |        24 |          0 |
| MMCM  |    0 |         6 |          0 |
| BUFR  |    0 |        24 |          0 |
| BUFMR |    0 |        12 |          0 |
+-------+------+-----------+------------+


2. Details of Global Clocks
---------------------------

3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+----------------------------------------+--------------------------------------------+--------------+--------+---------------+-----------+
|       |                                        |                                            |   Num Loads  |        |               |           |
+-------+----------------------------------------+--------------------------------------------+------+-------+--------+---------------+-----------+
| Index | Local Clk Src                          | Net Name                                   | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+----------------------------------------+--------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | flp32_sub0/add_1/R_temp_reg[21]_i_1    | flp32_sub0/add_1/n_0_R_temp_reg[21]_i_1    |   22 |     6 |     no |         1.188 |     0.335 |
|     2 | flp32_sub1/add_1/R_temp_reg[21]_i_1__0 | flp32_sub1/add_1/n_0_R_temp_reg[21]_i_1__0 |   22 |     6 |     no |         1.246 |     0.363 |
+-------+----------------------------------------+--------------------------------------------+------+-------+--------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    80 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   22 | 16000 |    0 |  2400 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   22 | 15200 |    0 |  2600 |    0 |   120 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |   120 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    60 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites



# Location of BUFG Primitives 

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports

# Clock net "flp32_sub0/add_1/n_0_R_temp_reg[21]_i_1" driven by instance "flp32_sub0/add_1/R_temp_reg[21]_i_1" located at site "SLICE_X5Y79"
#startgroup
create_pblock CLKAG_flp32_sub0/add_1/n_0_R_temp_reg[21]_i_1
add_cells_to_pblock [get_pblocks  CLKAG_flp32_sub0/add_1/n_0_R_temp_reg[21]_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="flp32_sub0/add_1/n_0_R_temp_reg[21]_i_1"}]]]
resize_pblock [get_pblocks CLKAG_flp32_sub0/add_1/n_0_R_temp_reg[21]_i_1] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "flp32_sub1/add_1/n_0_R_temp_reg[21]_i_1__0" driven by instance "flp32_sub1/add_1/R_temp_reg[21]_i_1__0" located at site "SLICE_X84Y88"
#startgroup
create_pblock CLKAG_flp32_sub1/add_1/n_0_R_temp_reg[21]_i_1__0
add_cells_to_pblock [get_pblocks  CLKAG_flp32_sub1/add_1/n_0_R_temp_reg[21]_i_1__0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="flp32_sub1/add_1/n_0_R_temp_reg[21]_i_1__0"}]]]
resize_pblock [get_pblocks CLKAG_flp32_sub1/add_1/n_0_R_temp_reg[21]_i_1__0] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
