{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,        // Clock input, negative edge triggered\n    input logic reset,      // Active high synchronous reset\n    input logic [7:0] d,    // 8-bit data input, unsigned\n    output logic [7:0] q    // 8-bit data output, unsigned\n);\n\n    always @(negedge clk) begin\n        if (reset) \n            q <= 8'b00110100;  // Reset state\n        else \n            q <= d;            // Normal operation\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}