$date
	Sun Aug 17 23:21:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_vending_mealy $end
$var wire 1 ! dispense $end
$var wire 1 " chg5 $end
$var reg 1 # clk $end
$var reg 2 $ coin [1:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 2 & coin [1:0] $end
$var wire 1 % rst $end
$var parameter 2 ' S0 $end
$var parameter 2 ( S10 $end
$var parameter 2 ) S15 $end
$var parameter 2 * S5 $end
$var reg 1 " chg5 $end
$var reg 1 ! dispense $end
$var reg 2 + next_state [1:0] $end
$var reg 2 , state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 *
b11 )
b10 (
b0 '
$end
#0
$dumpvars
bx ,
b0 +
b0 &
1%
b0 $
0#
0"
0!
$end
#5000
b0 ,
1#
#10000
b1 +
0#
b1 $
b1 &
0%
#15000
b10 +
b1 ,
1#
#20000
b11 +
0#
b10 $
b10 &
#25000
1"
1!
b0 +
b11 ,
1#
#30000
0"
1!
0#
b1 $
b1 &
#35000
b1 +
0!
b0 ,
1#
#40000
b10 +
0#
b10 $
b10 &
#45000
1!
b0 +
b10 ,
1#
#50000
0#
#55000
b10 +
0!
b0 ,
1#
#60000
b1 +
0#
b1 $
b1 &
#65000
b10 +
b1 ,
1#
#70000
b11 +
0#
b10 $
b10 &
#75000
1"
1!
b0 +
b11 ,
1#
#80000
b11 +
0"
0!
0#
b0 $
b0 &
#85000
1#
#90000
0#
#95000
1#
#100000
0#
