// Seed: 1897685742
module module_0;
  nmos (id_1);
  tri0 id_2 = id_2, id_3;
  assign module_1.id_6 = 0;
  tri1 id_4 = id_3;
  assign id_2 = 1;
  wire id_5 = (~id_4);
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wand id_4,
    inout wand id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input wire id_9,
    output tri0 id_10,
    output tri1 id_11,
    input wor id_12,
    output tri0 id_13,
    output uwire id_14,
    output supply1 id_15,
    input tri id_16,
    input tri0 id_17,
    output wire id_18,
    input uwire id_19,
    input wand id_20,
    output wand id_21
);
  module_0 modCall_1 ();
endmodule
