{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 0,
    "design__inferred_latch__count": 0,
    "design__instance__count": 249,
    "design__instance__area": 738.208,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 5.159255670150742e-05,
    "power__switching__total": 1.177942340291338e-05,
    "power__leakage__total": 1.4016015903450807e-08,
    "power__total": 6.338599632726982e-05,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.10004290734555771,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.1049780153630446,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4675571728791603,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 15.161273554631135,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.467557,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.10004013178791764,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.10734029247050055,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9822563040963123,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 14.4190494736488,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.982256,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.10004444778004794,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.10367411389489674,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.26400737898651955,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 15.405558154094297,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.264007,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 0,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.10002875200159339,
    "clock__skew__worst_setup": 0.10342954563344275,
    "timing__hold__ws": 0.26204025802027914,
    "timing__setup__ws": 14.410807177680875,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.26204,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": Infinity,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 160.0 100.0",
    "design__core__bbox": "2.76 2.72 156.86 95.2",
    "design__io": 45,
    "design__die__area": 16000,
    "design__core__area": 14251.2,
    "design__instance__count__stdcell": 249,
    "design__instance__area__stdcell": 738.208,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.0517998,
    "design__instance__utilization__stdcell": 0.0517998,
    "design__instance__count__class:sequential_cell": 8,
    "design__instance__count__class:multi_input_combinational_cell": 35,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 3727,
    "design__instance__count__class:tap_cell": 198,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 43,
    "design__io__hpwl": 1003033,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 825.974,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 4,
    "design__instance__count__class:clock_buffer": 4,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 3,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 0,
    "route__net": 69,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 10,
    "route__wirelength__iter:1": 846,
    "route__drc_errors__iter:2": 6,
    "route__wirelength__iter:2": 847,
    "route__drc_errors__iter:3": 0,
    "route__wirelength__iter:3": 849,
    "route__drc_errors": 0,
    "route__wirelength": 849,
    "route__vias": 263,
    "route__vias__singlecut": 263,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 17,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 135,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 34,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 34,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 34,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.10003083366982343,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.10467001173172703,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.46327798464317266,
    "timing__setup__ws__corner:min_tt_025C_1v80": 15.166787366416575,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.463278,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 34,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.10002875200159339,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.10691441090620958,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.9761379758568673,
    "timing__setup__ws__corner:min_ss_100C_1v60": 14.426291680687859,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.976138,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 34,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.10003202715960867,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.10342954563344275,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.26204025802027914,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 15.409595813304447,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.26204,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 34,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.10007585321474523,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.10538174797736788,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.47021055047190585,
    "timing__setup__ws__corner:max_tt_025C_1v80": 15.154836037263083,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.470211,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 34,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.10007110701118073,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.10787114562473861,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.9868657281803145,
    "timing__setup__ws__corner:max_ss_100C_1v60": 14.410807177680875,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.986866,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 34,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.10007828182768028,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.10402173861152618,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2653325689817667,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 15.400531064096619,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.265333,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 34,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 34,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79998,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 2.37143e-05,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 2.57488e-05,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.3775e-06,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 2.57488e-05,
    "design_powergrid__voltage__worst": 2.57488e-05,
    "design_powergrid__voltage__worst__net:VPWR": 1.79998,
    "design_powergrid__drop__worst": 2.57488e-05,
    "design_powergrid__drop__worst__net:VPWR": 2.37143e-05,
    "design_powergrid__voltage__worst__net:VGND": 2.57488e-05,
    "design_powergrid__drop__worst__net:VGND": 2.57488e-05,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 1.42e-06,
    "ir__drop__worst": 2.37e-05,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}