Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: SmithWatermanPE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SmithWatermanPE.prj"
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : { "/home/albertng/SeqAlignFPGA/SmithWaterman/firmware/ISE_m505lx325/source/" "/home/albertng/SeqAlignFPGA/SmithWaterman/firmware/" }

---- Target Parameters
Output File Name                   : "SmithWatermanPE"
Output Format                      : NGC
Target Device                      : xc7k325t-2-ffg900

---- Source Options
Top Module Name                    : SmithWatermanPE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"source" "/home/albertng/SeqAlignFPGA/SmithWaterman/firmware/ISE_m505lx325/source/"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/albertng/SeqAlignFPGA/SmithWaterman/firmware/SmithWatermanPE.v" into library work
Parsing module <SmithWatermanPE>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <SmithWatermanPE>.
WARNING:HDLCompiler:413 - "/home/albertng/SeqAlignFPGA/SmithWaterman/firmware/SmithWatermanPE.v" Line 51: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "/home/albertng/SeqAlignFPGA/SmithWaterman/firmware/SmithWatermanPE.v" Line 52: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "/home/albertng/SeqAlignFPGA/SmithWaterman/firmware/SmithWatermanPE.v" Line 53: Result of 32-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "/home/albertng/SeqAlignFPGA/SmithWaterman/firmware/SmithWatermanPE.v" Line 54: Result of 32-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "/home/albertng/SeqAlignFPGA/SmithWaterman/firmware/SmithWatermanPE.v" Line 55: Result of 32-bit expression is truncated to fit in 20-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SmithWatermanPE>.
    Related source file is "/home/albertng/SeqAlignFPGA/SmithWaterman/firmware/SmithWatermanPE.v".
        WIDTH = 20
        MATCH_REWARD = 2
        MISMATCH_PEN = -2
        GAP_OPEN_PEN = -2
        GAP_EXTEND_PEN = -1
    Found 2-bit register for signal <S>.
    Found 20-bit register for signal <V_diag>.
    Found 20-bit register for signal <V_out>.
    Found 20-bit register for signal <E>.
    Found 20-bit register for signal <F_out>.
    Found 1-bit register for signal <init_out>.
    Found 2-bit register for signal <T_out>.
    Found 21-bit adder for signal <n0059> created at line 51.
    Found 21-bit adder for signal <n0060> created at line 52.
    Found 32-bit adder for signal <n0061> created at line 53.
    Found 32-bit adder for signal <n0062> created at line 54.
    Found 21-bit adder for signal <V_diag[19]_GND_1_o_add_8_OUT> created at line 55.
    Found 21-bit adder for signal <V_diag[19]_PWR_1_o_add_9_OUT> created at line 55.
    Found 2-bit comparator equal for signal <S[1]_T_in[1]_equal_8_o> created at line 55
    Found 20-bit comparator greater for signal <V_gap_open[19]_E_gap_extend[19]_LessThan_12_o> created at line 56
    Found 20-bit comparator greater for signal <leftV_gap_open[19]_leftF_gap_extend[19]_LessThan_14_o> created at line 57
    Found 32-bit comparator greater for signal <GND_1_o_new_E[19]_LessThan_18_o> created at line 77
    Found 32-bit comparator greater for signal <GND_1_o_new_F[19]_LessThan_19_o> created at line 77
    Found 32-bit comparator greater for signal <GND_1_o_match_score[19]_LessThan_20_o> created at line 77
    Found 20-bit comparator greater for signal <new_E[19]_new_F[19]_LessThan_21_o> created at line 79
    Found 20-bit comparator greater for signal <new_E[19]_match_score[19]_LessThan_22_o> created at line 79
    Found 20-bit comparator greater for signal <new_F[19]_match_score[19]_LessThan_23_o> created at line 81
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <SmithWatermanPE> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 21-bit adder                                          : 4
 32-bit adder                                          : 2
# Registers                                            : 7
 1-bit register                                        : 1
 2-bit register                                        : 2
 20-bit register                                       : 4
# Comparators                                          : 9
 2-bit comparator equal                                : 1
 20-bit comparator greater                             : 5
 32-bit comparator greater                             : 3
# Multiplexers                                         : 6
 20-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 20-bit adder                                          : 4
 21-bit adder                                          : 2
# Registers                                            : 85
 Flip-Flops                                            : 85
# Comparators                                          : 9
 2-bit comparator equal                                : 1
 20-bit comparator greater                             : 5
 32-bit comparator greater                             : 3
# Multiplexers                                         : 6
 20-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SmithWatermanPE> ...
WARNING:Xst:1710 - FF/Latch <V_19> (without init value) has a constant value of 0 in block <SmithWatermanPE>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SmithWatermanPE, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 84
 Flip-Flops                                            : 84

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SmithWatermanPE.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 610
#      GND                         : 1
#      INV                         : 97
#      LUT1                        : 18
#      LUT2                        : 1
#      LUT3                        : 59
#      LUT4                        : 99
#      LUT5                        : 40
#      LUT6                        : 19
#      MUXCY                       : 159
#      VCC                         : 1
#      XORCY                       : 116
# FlipFlops/Latches                : 84
#      FDR                         : 82
#      FDRE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 90
#      IBUF                        : 47
#      OBUF                        : 43

Device utilization summary:
---------------------------

Selected Device : 7k325tffg900-2 


Slice Logic Utilization: 
 Number of Slice Registers:              61  out of  407600     0%  
 Number of Slice LUTs:                  333  out of  203800     0%  
    Number used as Logic:               333  out of  203800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    347
   Number with an unused Flip Flop:     286  out of    347    82%  
   Number with an unused LUT:            14  out of    347     4%  
   Number of fully used LUT-FF pairs:    47  out of    347    13%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          91
 Number of bonded IOBs:                  91  out of    500    18%  
    IOB Flip Flops/Latches:              23

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    200     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 84    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.469ns (Maximum Frequency: 223.759MHz)
   Minimum input arrival time before clock: 5.210ns
   Maximum output required time after clock: 0.598ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.469ns (frequency: 223.759MHz)
  Total number of paths / destination ports: 1327267 / 39
-------------------------------------------------------------------------
Delay:               4.469ns (Levels of Logic = 35)
  Source:            V_1 (FF)
  Destination:       V_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: V_1 to V_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.236   0.344  V_1 (V_1)
     INV:I->O              1   0.054   0.000  Madd_n0059_Madd_lut<1>_INV_0 (Madd_n0059_Madd_lut<1>)
     MUXCY:S->O            1   0.238   0.000  Madd_n0059_Madd_cy<1> (Madd_n0059_Madd_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<2> (Madd_n0059_Madd_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<3> (Madd_n0059_Madd_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<4> (Madd_n0059_Madd_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<5> (Madd_n0059_Madd_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<6> (Madd_n0059_Madd_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<7> (Madd_n0059_Madd_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<8> (Madd_n0059_Madd_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<9> (Madd_n0059_Madd_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<10> (Madd_n0059_Madd_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<11> (Madd_n0059_Madd_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<12> (Madd_n0059_Madd_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<13> (Madd_n0059_Madd_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<14> (Madd_n0059_Madd_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<15> (Madd_n0059_Madd_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<16> (Madd_n0059_Madd_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  Madd_n0059_Madd_cy<17> (Madd_n0059_Madd_cy<17>)
     MUXCY:CI->O           0   0.013   0.000  Madd_n0059_Madd_cy<18> (Madd_n0059_Madd_cy<18>)
     XORCY:CI->O           4   0.262   0.539  Madd_n0059_Madd_xor<19> (n0059<19>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_V_gap_open[19]_E_gap_extend[19]_LessThan_12_o_lutdi9 (Mcompar_V_gap_open[19]_E_gap_extend[19]_LessThan_12_o_lutdi9)
     MUXCY:DI->O          40   0.365   0.481  Mcompar_V_gap_open[19]_E_gap_extend[19]_LessThan_12_o_cy<9> (Mcompar_V_gap_open[19]_E_gap_extend[19]_LessThan_12_o_cy<9>)
     LUT3:I2->O            5   0.043   0.545  Mmux_new_E11 (new_E<0>)
     LUT4:I0->O            1   0.043   0.000  Mcompar_new_E[19]_match_score[19]_LessThan_22_o_lut<0> (Mcompar_new_E[19]_match_score[19]_LessThan_22_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<0> (Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<1> (Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<2> (Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<3> (Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<4> (Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<5> (Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<6> (Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<7> (Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<8> (Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<8>)
     MUXCY:CI->O          19   0.150   0.506  Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<9> (Mcompar_new_E[19]_match_score[19]_LessThan_22_o_cy<9>)
     LUT5:I3->O            1   0.043   0.000  Mmux_match_score[19]_GND_1_o_mux_25_OUT201 (match_score[19]_GND_1_o_mux_25_OUT<9>)
     FDR:D                    -0.000          V_9
    ----------------------------------------
    Total                      4.469ns (2.053ns logic, 2.416ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1180740 / 150
-------------------------------------------------------------------------
Offset:              5.210ns (Levels of Logic = 37)
  Source:            F_in<0> (PAD)
  Destination:       V_0 (FF)
  Destination Clock: clk rising

  Data Path: F_in<0> to V_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.339  F_in_0_IBUF (F_in_0_IBUF)
     INV:I->O              1   0.054   0.000  Madd_n0062_Madd_lut<0>_INV_0 (Madd_n0062_Madd_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Madd_n0062_Madd_cy<0> (Madd_n0062_Madd_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<1> (Madd_n0062_Madd_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<2> (Madd_n0062_Madd_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<3> (Madd_n0062_Madd_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<4> (Madd_n0062_Madd_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<5> (Madd_n0062_Madd_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<6> (Madd_n0062_Madd_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<7> (Madd_n0062_Madd_cy<7>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<8> (Madd_n0062_Madd_cy<8>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<9> (Madd_n0062_Madd_cy<9>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<10> (Madd_n0062_Madd_cy<10>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<11> (Madd_n0062_Madd_cy<11>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<12> (Madd_n0062_Madd_cy<12>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<13> (Madd_n0062_Madd_cy<13>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<14> (Madd_n0062_Madd_cy<14>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<15> (Madd_n0062_Madd_cy<15>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0062_Madd_cy<16> (Madd_n0062_Madd_cy<16>)
     XORCY:CI->O           3   0.262   0.534  Madd_n0062_Madd_xor<17> (n0062<17>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_leftV_gap_open[19]_leftF_gap_extend[19]_LessThan_14_o_lutdi8 (Mcompar_leftV_gap_open[19]_leftF_gap_extend[19]_LessThan_14_o_lutdi8)
     MUXCY:DI->O           1   0.365   0.350  Mcompar_leftV_gap_open[19]_leftF_gap_extend[19]_LessThan_14_o_cy<8> (Mcompar_leftV_gap_open[19]_leftF_gap_extend[19]_LessThan_14_o_cy<8>)
     LUT5:I4->O           21   0.043   0.606  Mcompar_leftV_gap_open[19]_leftF_gap_extend[19]_LessThan_14_o_cy<9> (Mcompar_leftV_gap_open[19]_leftF_gap_extend[19]_LessThan_14_o_cy<9>)
     LUT3:I0->O            5   0.043   0.545  Mmux_new_F11 (new_F<0>)
     LUT4:I0->O            1   0.043   0.000  Mcompar_new_F[19]_match_score[19]_LessThan_23_o_lut<0> (Mcompar_new_F[19]_match_score[19]_LessThan_23_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<0> (Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<1> (Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<2> (Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<3> (Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<4> (Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<5> (Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<6> (Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<7> (Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<8> (Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<8>)
     MUXCY:CI->O          19   0.151   0.451  Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<9> (Mcompar_new_F[19]_match_score[19]_LessThan_23_o_cy<9>)
     LUT5:I4->O            1   0.043   0.495  Mmux_match_score[19]_GND_1_o_mux_25_OUT201_SW1 (N9)
     LUT5:I2->O            1   0.043   0.000  Mmux_match_score[19]_GND_1_o_mux_25_OUT201 (match_score[19]_GND_1_o_mux_25_OUT<9>)
     FDR:D                    -0.000          V_9
    ----------------------------------------
    Total                      5.210ns (1.890ns logic, 3.321ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 42 / 42
-------------------------------------------------------------------------
Offset:              0.598ns (Levels of Logic = 1)
  Source:            V_0 (FF)
  Destination:       V_out<0> (PAD)
  Source Clock:      clk rising

  Data Path: V_0 to V_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.236   0.362  V_0 (V_0)
     OBUF:I->O                 0.000          V_out_0_OBUF (V_out<0>)
    ----------------------------------------
    Total                      0.598ns (0.236ns logic, 0.362ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.469|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.45 secs
 
--> 


Total memory usage is 505636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

