
#  FMC1 pins (J1 pins on the FMC 105 Debug boards)

#    set_property PACKAGE_PIN K20 [get_ports FMC1_LPC_LA00_CC_N]
#    set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA00_CC_N]
#    set_property PACKAGE_PIN K19 [get_ports FMC1_LPC_LA00_CC_P]
#    set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA00_CC_P]
#    set_property PACKAGE_PIN N20 [get_ports FMC1_LPC_LA01_CC_N]
#    set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA01_CC_N]
#    set_property PACKAGE_PIN N19 [get_ports FMC1_LPC_LA01_CC_P]
#    set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA01_CC_P]
#    set_property PACKAGE_PIN L22 [get_ports FMC1_LPC_LA02_N]
#    set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA02_N]
#    set_property PACKAGE_PIN L21 [get_ports FMC1_LPC_LA02_P]
#    set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA02_P]
set_property PACKAGE_PIN K21 [get_ports FMC1_LPC_LA03_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA03_N]
set_property PACKAGE_PIN J20 [get_ports FMC1_LPC_LA03_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA03_P]
set_property PACKAGE_PIN M22 [get_ports FMC1_LPC_LA04_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA04_N]
set_property PACKAGE_PIN M21 [get_ports FMC1_LPC_LA04_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA04_P]
set_property PACKAGE_PIN N18 [get_ports FMC1_LPC_LA05_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA05_N]
set_property PACKAGE_PIN N17 [get_ports FMC1_LPC_LA05_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA05_P]
#    set_property PACKAGE_PIN K18 [get_ports FMC1_LPC_LA06_N]
#    set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA06_N]
#    set_property PACKAGE_PIN J18 [get_ports FMC1_LPC_LA06_P]
#    set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA06_P]
#    set_property PACKAGE_PIN K15 [get_ports FMC1_LPC_LA07_N]
#    set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA07_N]
#    set_property PACKAGE_PIN J15 [get_ports FMC1_LPC_LA07_P]
#    set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA07_P]
#    set_property PACKAGE_PIN J22 [get_ports FMC1_LPC_LA08_N]
#    set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA08_N]
#    set_property PACKAGE_PIN J21 [get_ports FMC1_LPC_LA08_P]
#    set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA08_P]
#    #    set_property PACKAGE_PIN M16 [get_ports FMC1_LPC_LA09_N]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA09_N]
#    set_property PACKAGE_PIN M15 [get_ports FMC1_LPC_LA09_P]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA09_P]

#    set_property PACKAGE_PIN M17 [get_ports FMC1_LPC_LA10_N]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA10_N]
#    set_property PACKAGE_PIN L17 [get_ports FMC1_LPC_LA10_P]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA10_P]
#    set_property PACKAGE_PIN R21 [get_ports FMC1_LPC_LA11_N]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA11_N]
#    set_property PACKAGE_PIN R20 [get_ports FMC1_LPC_LA11_P]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA11_P]
#    set_property PACKAGE_PIN P22 [get_ports FMC1_LPC_LA12_N]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA12_N]
#    set_property PACKAGE_PIN N22 [get_ports FMC1_LPC_LA12_P]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA12_P]
#    set_property PACKAGE_PIN R16 [get_ports FMC1_LPC_LA13_N]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA13_N]
#    set_property PACKAGE_PIN P16 [get_ports FMC1_LPC_LA13_P]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA13_P]
#    set_property PACKAGE_PIN J17 [get_ports FMC1_LPC_LA14_N]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA14_N]
#    set_property PACKAGE_PIN J16 [get_ports FMC1_LPC_LA14_P]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA14_P]
#    set_property PACKAGE_PIN P21 [get_ports FMC1_LPC_LA15_N]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA15_N]
#    set_property PACKAGE_PIN P20 [get_ports FMC1_LPC_LA15_P]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA15_P]
#    set_property PACKAGE_PIN P15 [get_ports FMC1_LPC_LA16_N]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA16_N]
#    set_property PACKAGE_PIN N15 [get_ports FMC1_LPC_LA16_P]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA16_P]
#    set_property PACKAGE_PIN B20 [get_ports FMC1_LPC_LA17_CC_N]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA17_CC_N]
#    set_property PACKAGE_PIN B19 [get_ports FMC1_LPC_LA17_CC_P]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA17_CC_P]
#    set_property PACKAGE_PIN C20 [get_ports FMC1_LPC_LA18_CC_N]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA18_CC_N]
#    set_property PACKAGE_PIN D20 [get_ports FMC1_LPC_LA18_CC_P]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA18_CC_P]
#    set_property PACKAGE_PIN E20 [get_ports FMC1_LPC_LA19_N]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA19_N]
#    set_property PACKAGE_PIN E19 [get_ports FMC1_LPC_LA19_P]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA19_P]



#    FMC1 pins (J20 pins on the FMC 105 Debug boards)

set_property PACKAGE_PIN G21 [get_ports FMC1_LPC_LA20_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA20_N]
set_property PACKAGE_PIN G20 [get_ports FMC1_LPC_LA20_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA20_P]
set_property PACKAGE_PIN F22 [get_ports FMC1_LPC_LA21_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA21_N]
set_property PACKAGE_PIN F21 [get_ports FMC1_LPC_LA21_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA21_P]
set_property PACKAGE_PIN F17 [get_ports FMC1_LPC_LA22_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA22_N]
set_property PACKAGE_PIN G17 [get_ports FMC1_LPC_LA22_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA22_P]
set_property PACKAGE_PIN G16 [get_ports FMC1_LPC_LA23_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA23_N]
#    set_property PACKAGE_PIN G15 [get_ports FMC1_LPC_LA23_P]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA23_P]

#set_property PACKAGE_PIN A22 [get_ports FMC1_LPC_LA24_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA24_N]
set_property PACKAGE_PIN A21 [get_ports FMC1_LPC_LA24_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA24_P]
#    set_property PACKAGE_PIN B15 [get_ports FMC1_LPC_LA25_N]
#    set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA25_N]
#    set_property PACKAGE_PIN C15 [get_ports FMC1_LPC_LA25_P]
#    set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA25_P]

#    set_property PACKAGE_PIN E18 [get_ports FMC1_LPC_LA26_N]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA26_N]
#    set_property PACKAGE_PIN F18 [get_ports FMC1_LPC_LA26_P]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA26_P]
set_property PACKAGE_PIN C18 [get_ports FMC1_LPC_LA27_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA27_N]
#    set_property PACKAGE_PIN C17 [get_ports FMC1_LPC_LA27_P]
#        set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA27_P]

#   FMC1 pins (J16 pins on the FMC 105 Debug boards)

#   set_property PACKAGE_PIN C22 [get_ports FMC1_LPC_LA28_N]
#       set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA28_N]
#   set_property PACKAGE_PIN D22 [get_ports FMC1_LPC_LA28_P]
#       set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA28_P]
#   set_property PACKAGE_PIN B17 [get_ports FMC1_LPC_LA29_N]
#       set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA29_N]
#   set_property PACKAGE_PIN B16 [get_ports FMC1_LPC_LA29_P]
#       set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA29_P]
#   set_property PACKAGE_PIN D21 [get_ports FMC1_LPC_LA30_N]
#       set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA30_N]
#   set_property PACKAGE_PIN E21 [get_ports FMC1_LPC_LA30_P]
#       set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA30_P]
#   set_property PACKAGE_PIN A17 [get_ports FMC1_LPC_LA31_N]
#       set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA31_N]
#   set_property PACKAGE_PIN A16 [get_ports FMC1_LPC_LA31_P]
#       set_property IOSTANDARD LVCMOS25 [get_ports FMC1_LPC_LA31_P]


#    LEDs_8_bit LEDS on ZC702 base board

set_property PACKAGE_PIN E15 [get_ports {LEDS[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LEDS[0]}]
set_property PACKAGE_PIN D15 [get_ports {LEDS[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LEDS[1]}]
set_property PACKAGE_PIN W17 [get_ports {LEDS[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LEDS[2]}]
set_property PACKAGE_PIN W5 [get_ports {LEDS[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LEDS[3]}]
set_property PACKAGE_PIN V7 [get_ports {LEDS[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LEDS[4]}]
set_property PACKAGE_PIN W10 [get_ports {LEDS[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LEDS[5]}]
set_property PACKAGE_PIN P18 [get_ports {LEDS[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LEDS[6]}]
set_property PACKAGE_PIN P17 [get_ports {LEDS[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LEDS[7]}]



#    ZC702 buttons
set_property PACKAGE_PIN F19 [get_ports SW7]
set_property IOSTANDARD LVCMOS25 [get_ports SW7]
#   set_property PACKAGE_PIN B6 [get_ports {xsw_2bits_tri_i[1]}]
#       set_property IOSTANDARD LVCMOS25 [get_ports {xsw_2bits_tri_i[1]}]
#   set_property PACKAGE_PIN G19 [get_ports {SW5}]
#       set_property IOSTANDARD LVCMOS25 [get_ports {SW5}]

# GPIO DIP Switch (SW12)
#  (SW12.1)
set_property PACKAGE_PIN W7 [get_ports DIP_SW1]
set_property IOSTANDARD LVCMOS25 [get_ports DIP_SW1]

#    (SW12.2)
set_property PACKAGE_PIN W6 [get_ports DIP_SW0]
set_property IOSTANDARD LVCMOS25 [get_ports DIP_SW0]

#    set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets SW7_IBUF]
#set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets FMC1_LPC_LA03_P_IBUF]
#set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets FMC1_LPC_LA20_P_IBUF]
#    set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets FMC1_LPC_LA06_P_IBUF]

#    set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets n_1_n_0_FMC1_LPC_LA06_P_IBUF_inst_BUFG_inst]
#    set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets n_5_n_4_FMC1_LPC_LA03_P_IBUF_inst_BUFG_inst]
#    set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets n_3_n_2_FMC1_LPC_LA20_P_IBUF_inst_BUFG_inst]

#create_clock -name clk_w -period 200 [get_ports FMC1_LPC_LA22_P]

set_property MARK_DEBUG true [get_nets {router0/routing_logic0/w_table_data[2]}]
set_property MARK_DEBUG true [get_nets {router0/routing_logic0/w_table_data[1]}]
set_property MARK_DEBUG true [get_nets {router0/routing_logic0/w_table_data[0]}]
set_property MARK_DEBUG true [get_nets {router0/routing_logic0/w_item_in[3]}]
set_property MARK_DEBUG true [get_nets {router0/routing_logic0/w_item_in[1]}]
set_property MARK_DEBUG true [get_nets {router0/routing_logic0/w_item_in[2]}]
set_property MARK_DEBUG true [get_nets {router0/routing_logic0/w_item_in[0]}]

set_property MARK_DEBUG true [get_nets {router0/item_read[3]}]


create_debug_core u_ila_0_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0_0]
set_property C_DATA_DEPTH 32768 [get_debug_cores u_ila_0_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0_0]
set_property port_width 1 [get_debug_ports u_ila_0_0/clk]
connect_debug_port u_ila_0_0/clk [get_nets [list clk_src_i/CLK100]]
set_property port_width 1 [get_debug_ports u_ila_0_0/probe0]
connect_debug_port u_ila_0_0/probe0 [get_nets [list {router0/item_read[3]}]]

create_debug_port u_ila_0_0 probe
set_property port_width 1 [get_debug_ports u_ila_0_0/probe1]
connect_debug_port u_ila_0_0/probe1 [get_nets [list router0/full_l_dbg]]

create_debug_port u_ila_0_0 probe
set_property port_width 1 [get_debug_ports u_ila_0_0/probe2]
connect_debug_port u_ila_0_0/probe2 [get_nets [list rx_busy_w]]

create_debug_port u_ila_0_0 probe
set_property port_width 1 [get_debug_ports u_ila_0_0/probe3]
connect_debug_port u_ila_0_0/probe3 [get_nets [list rx_clk_w]]

create_debug_port u_ila_0_0 probe
set_property port_width 1 [get_debug_ports u_ila_0_0/probe4]
connect_debug_port u_ila_0_0/probe4 [get_nets [list rx_data_w]]

create_debug_port u_ila_0_0 probe
set_property port_width 40 [get_debug_ports u_ila_0_0/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list   {parallel_outx[0]} {parallel_outx[1]} {parallel_outx[2]} {parallel_outx[3]} {parallel_outx[4]} {parallel_outx[5]} {parallel_outx[6]} {parallel_outx[7]} {parallel_outx[8]} {parallel_outx[9]} {parallel_outx[10]} {parallel_outx[11]} {parallel_outx[12]} {parallel_outx[13]} {parallel_outx[14]} {parallel_outx[15]} {parallel_outx[16]} {parallel_outx[17]} {parallel_outx[18]} {parallel_outx[19]} {parallel_outx[20]} {parallel_outx[21]} {parallel_outx[22]} {parallel_outx[23]} {parallel_outx[24]} {parallel_outx[25]} {parallel_outx[26]} {parallel_outx[27]} {parallel_outx[28]} {parallel_outx[29]} {parallel_outx[30]} {parallel_outx[31]} {parallel_outx[32]} {parallel_outx[33]} {parallel_outx[34]} {parallel_outx[35]} {parallel_outx[36]} {parallel_outx[37]} {parallel_outx[38]} {parallel_outx[39]}]]

#create_debug_port u_ila_0_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0_0/probe5]
#connect_debug_port u_ila_0_0/probe5 [get_nets [list router0/rx_w_busy__dbg]]

#create_debug_port u_ila_0_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0_0/probe6]
#connect_debug_port u_ila_0_0/probe6 [get_nets [list router0/rx_w_data__dbg]]

#create_debug_port u_ila_0_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0_0/probe7]
#connect_debug_port u_ila_0_0/probe7 [get_nets [list router0/valid_dbg]]

#create_debug_port u_ila_0_0 probe
#set_property port_width 3 [get_debug_ports u_ila_0_0/probe8]
#connect_debug_port u_ila_0_0/probe8 [get_nets [list {router0/routing_logic0/w_table_data[0]} {router0/routing_logic0/w_table_data[1]} {router0/routing_logic0/w_table_data[2]}]]

#create_debug_port u_ila_0_0 probe
#set_property port_width 4 [get_debug_ports u_ila_0_0/probe9]
#connect_debug_port u_ila_0_0/probe9 [get_nets [list {router0/routing_logic0/w_item_in[0]} {router0/routing_logic0/w_item_in[1]} {router0/routing_logic0/w_item_in[2]} {router0/routing_logic0/w_item_in[3]}]]


create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 32768 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list clk_src_i/CLK100]]
set_property port_width 40 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list   {n_0_itemx_reg[0]} {n_0_itemx_reg[1]} {n_0_itemx_reg[2]} {n_0_itemx_reg[3]} {n_0_itemx_reg[4]} {n_0_itemx_reg[5]} {n_0_itemx_reg[6]} {n_0_itemx_reg[7]} {n_0_itemx_reg[8]} {n_0_itemx_reg[9]} {n_0_itemx_reg[10]} {n_0_itemx_reg[11]} {n_0_itemx_reg[12]} {n_0_itemx_reg[13]} {n_0_itemx_reg[14]} {n_0_itemx_reg[15]} {n_0_itemx_reg[16]} {n_0_itemx_reg[17]} {n_0_itemx_reg[18]} {n_0_itemx_reg[19]} {n_0_itemx_reg[20]} {n_0_itemx_reg[21]} {n_0_itemx_reg[22]} {n_0_itemx_reg[23]} {n_0_itemx_reg[24]} {n_0_itemx_reg[25]} {n_0_itemx_reg[26]} {n_0_itemx_reg[27]} {n_0_itemx_reg[28]} {n_0_itemx_reg[29]} {n_0_itemx_reg[30]} {n_0_itemx_reg[31]} {n_0_itemx_reg[32]} {n_0_itemx_reg[33]} {n_0_itemx_reg[34]} {n_0_itemx_reg[35]} {n_0_itemx_reg[36]} {n_0_itemx_reg[37]} {n_0_itemx_reg[38]} {n_0_itemx_reg[39]}]]
#connect_debug_port u_ila_1/probe0 [get_nets [list   {router0/fifos[3].myfifo/item_in[0]} {router0/fifos[3].myfifo/item_in[1]} {router0/fifos[3].myfifo/item_in[2]} {router0/fifos[3].myfifo/item_in[3]} {router0/fifos[3].myfifo/item_out[0]} {router0/fifos[3].myfifo/item_out[1]} {router0/fifos[3].myfifo/item_out[2]} {router0/fifos[3].myfifo/item_out[3]}]]

create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list channel_busyx]]

create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list validx]]

#create_debug_port u_ila_1 probe
#set_property port_width 1 [get_debug_ports u_ila_1/probe1]
#connect_debug_port u_ila_1/probe1 [get_nets [list router0/fifos[0].myfifo/empty]]

#create_debug_port u_ila_1 probe
#set_property port_width 1 [get_debug_ports u_ila_1/probe2]
#connect_debug_port u_ila_1/probe2 [get_nets [list router0/fifos[1].myfifo/empty]]

#create_debug_port u_ila_1 probe
#set_property port_width 1 [get_debug_ports u_ila_1/probe3]
#connect_debug_port u_ila_1/probe3 [get_nets [list router0/fifos[2].myfifo/empty]]


#create_debug_port u_ila_1 probe
#set_property port_width 1 [get_debug_ports u_ila_1/probe4]
#connect_debug_port u_ila_1/probe4 [get_nets [list router0/fifos[3].myfifo/empty]]


#create_debug_port u_ila_1 probe
#set_property port_width 1 [get_debug_ports u_ila_1/probe5]
#connect_debug_port u_ila_1/probe5 [get_nets [list router0/fifos[0].myfifo/full]]

#create_debug_port u_ila_1 probe
#set_property port_width 1 [get_debug_ports u_ila_1/probe6]
#connect_debug_port u_ila_1/probe6 [get_nets [list router0/fifos[1].myfifo/full]]


#create_debug_port u_ila_1 probe
#set_property port_width 1 [get_debug_ports u_ila_1/probe7]
#connect_debug_port u_ila_1/probe7 [get_nets [list router0/fifos[2].myfifo/full]]


#create_debug_port u_ila_1 probe
#set_property port_width 1 [get_debug_ports u_ila_1/probe8]
#connect_debug_port u_ila_1/probe8 [get_nets [list router0/fifos[3].myfifo/full]]


#create_debug_port u_ila_1 probe
#set_property port_width 5 [get_debug_ports u_ila_1/probe9]
#connect_debug_port u_ila_1/probe9 [get_nets [list {router0/routing_logic0/n_ena} {router0/routing_logic0/e_ena} {router0/routing_logic0/s_ena} {router0/routing_logic0/w_ena} {router0/routing_logic0/l_ena}]]


#create_debug_port u_ila_1 probe
#set_property port_width 5 [get_debug_ports u_ila_1/probe10]
#connect_debug_port u_ila_1/probe10 [get_nets [list {router0/routing_logic0/n_read} {router0/routing_logic0/e_read} {router0/routing_logic0/s_read} {router0/routing_logic0/w_read} {router0/routing_logic0/l_read}]]


#connect_debug_port u_ila_1/probe0 [get_nets [list   {router0/fifos[3].myfifo/item_in[0]} {router0/fifos[3].myfifo/item_in[1]} {router0/fifos[3].myfifo/item_in[2]} {router0/fifos[3].myfifo/item_in[3]} {router0/fifos[3].myfifo/item_in[4]} {router0/fifos[3].myfifo/item_in[5]} {router0/fifos[3].myfifo/item_in[6]} {router0/fifos[3].myfifo/item_in[7]} {router0/fifos[3].myfifo/item_in[8]} {router0/fifos[3].myfifo/item_in[9]} {router0/fifos[3].myfifo/item_in[10]} {router0/fifos[3].myfifo/item_in[11]} {router0/fifos[3].myfifo/item_in[12]} {router0/fifos[3].myfifo/item_in[13]} {router0/fifos[3].myfifo/item_in[14]} {router0/fifos[3].myfifo/item_in[15]} {router0/fifos[3].myfifo/item_in[16]} {router0/fifos[3].myfifo/item_in[17]} {router0/fifos[3].myfifo/item_in[18]} {router0/fifos[3].myfifo/item_in[19]} {router0/fifos[3].myfifo/item_in[20]} {router0/fifos[3].myfifo/item_in[21]} {router0/fifos[3].myfifo/item_in[22]} {router0/fifos[3].myfifo/item_in[23]} {router0/fifos[3].myfifo/item_in[24]} {router0/fifos[3].myfifo/item_in[25]} {router0/fifos[3].myfifo/item_in[26]} {router0/fifos[3].myfifo/item_in[27]} {router0/fifos[3].myfifo/item_in[28]} {router0/fifos[3].myfifo/item_in[29]} {router0/fifos[3].myfifo/item_in[30]} {router0/fifos[3].myfifo/item_in[31]} {router0/fifos[3].myfifo/item_in[32]} {router0/fifos[3].myfifo/item_in[33]} {router0/fifos[3].myfifo/item_in[34]} {router0/fifos[3].myfifo/item_in[35]} {router0/fifos[3].myfifo/item_in[36]} {router0/fifos[3].myfifo/item_in[37]} {router0/fifos[3].myfifo/item_in[38]} {router0/fifos[3].myfifo/item_in[39]}]]



#create_debug_core u_ila_0_0 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0_0]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0_0]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0_0]
#set_property C_DATA_DEPTH 32768 [get_debug_cores u_ila_0_0]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0_0]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0_0]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_0_0]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0_0]
#set_property port_width 1 [get_debug_ports u_ila_0_0/clk]
#connect_debug_port u_ila_0_0/clk [get_nets [list clk_src_i/CLK100]]
#set_property port_width 12 [get_debug_ports u_ila_0_0/probe0]
#connect_debug_port u_ila_0_0/probe0 [get_nets [list   {router0/fifos[3].myfifo/item_in[0]} {router0/fifos[3].myfifo/item_in[1]} {router0/fifos[3].myfifo/item_in[2]} {router0/fifos[3].myfifo/item_in[3]} {router0/fifos[3].myfifo/item_in[32]} {router0/fifos[3].myfifo/item_in[33]} {router0/fifos[3].myfifo/item_in[34]} {router0/fifos[3].myfifo/item_in[35]} {router0/fifos[3].myfifo/item_in[36]} {router0/fifos[3].myfifo/item_in[37]} {router0/fifos[3].myfifo/item_in[38]} {router0/fifos[3].myfifo/item_in[39]}]]

#create_debug_port u_ila_0_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0_0/probe1]
#connect_debug_port u_ila_0_0/probe1 [get_nets [list router0/fifos[3].myfifo/full]]


#create_debug_port u_ila_0_0 probe
#set_property port_width 12 [get_debug_ports u_ila_0_0/probe2]
#connect_debug_port u_ila_0_0/probe2 [get_nets [list   {router0/fifos[3].myfifo/fifo_item0_dbg[0]} {router0/fifos[3].myfifo/fifo_item0_dbg[1]} {router0/fifos[3].myfifo/fifo_item0_dbg[2]} {router0/fifos[3].myfifo/fifo_item0_dbg[3]} {router0/fifos[3].myfifo/fifo_item0_dbg[32]} {router0/fifos[3].myfifo/fifo_item0_dbg[33]} {router0/fifos[3].myfifo/fifo_item0_dbg[34]} {router0/fifos[3].myfifo/fifo_item0_dbg[35]} {router0/fifos[3].myfifo/fifo_item0_dbg[36]} {router0/fifos[3].myfifo/fifo_item0_dbg[37]} {router0/fifos[3].myfifo/fifo_item0_dbg[38]} {router0/fifos[3].myfifo/fifo_item0_dbg[39]}]]

#create_debug_port u_ila_0_0 probe
#set_property port_width 12 [get_debug_ports u_ila_0_0/probe3]
#connect_debug_port u_ila_0_0/probe3 [get_nets [list   {router0/fifos[3].myfifo/fifo_item1_dbg[0]} {router0/fifos[3].myfifo/fifo_item1_dbg[1]} {router0/fifos[3].myfifo/fifo_item1_dbg[2]} {router0/fifos[3].myfifo/fifo_item1_dbg[3]} {router0/fifos[3].myfifo/fifo_item1_dbg[32]} {router0/fifos[3].myfifo/fifo_item1_dbg[33]} {router0/fifos[3].myfifo/fifo_item1_dbg[34]} {router0/fifos[3].myfifo/fifo_item1_dbg[35]} {router0/fifos[3].myfifo/fifo_item1_dbg[36]} {router0/fifos[3].myfifo/fifo_item1_dbg[37]} {router0/fifos[3].myfifo/fifo_item1_dbg[38]} {router0/fifos[3].myfifo/fifo_item1_dbg[39]}]]

#create_debug_port u_ila_0_0 probe
#set_property port_width 12 [get_debug_ports u_ila_0_0/probe4]
#connect_debug_port u_ila_0_0/probe4 [get_nets [list   {router0/fifos[3].myfifo/fifo_itemrd_dbg[0]} {router0/fifos[3].myfifo/fifo_itemrd_dbg[1]} {router0/fifos[3].myfifo/fifo_itemrd_dbg[2]} {router0/fifos[3].myfifo/fifo_itemrd_dbg[3]} {router0/fifos[3].myfifo/fifo_itemrd_dbg[32]} {router0/fifos[3].myfifo/fifo_itemrd_dbg[33]} {router0/fifos[3].myfifo/fifo_itemrd_dbg[34]} {router0/fifos[3].myfifo/fifo_itemrd_dbg[35]} {router0/fifos[3].myfifo/fifo_itemrd_dbg[36]} {router0/fifos[3].myfifo/fifo_itemrd_dbg[37]} {router0/fifos[3].myfifo/fifo_itemrd_dbg[38]} {router0/fifos[3].myfifo/fifo_itemrd_dbg[39]}]]

#create_debug_port u_ila_0_0 probe
#set_property port_width 12 [get_debug_ports u_ila_0_0/probe5]
#connect_debug_port u_ila_0_0/probe5 [get_nets [list   {router0/fifos[3].myfifo/fifo_itemrd1_dbg[0]} {router0/fifos[3].myfifo/fifo_itemrd1_dbg[1]} {router0/fifos[3].myfifo/fifo_itemrd1_dbg[2]} {router0/fifos[3].myfifo/fifo_itemrd1_dbg[3]} {router0/fifos[3].myfifo/fifo_itemrd1_dbg[32]} {router0/fifos[3].myfifo/fifo_itemrd1_dbg[33]} {router0/fifos[3].myfifo/fifo_itemrd1_dbg[34]} {router0/fifos[3].myfifo/fifo_itemrd1_dbg[35]} {router0/fifos[3].myfifo/fifo_itemrd1_dbg[36]} {router0/fifos[3].myfifo/fifo_itemrd1_dbg[37]} {router0/fifos[3].myfifo/fifo_itemrd1_dbg[38]} {router0/fifos[3].myfifo/fifo_itemrd1_dbg[39]}]]

#create_debug_port u_ila_0_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0_0/probe6]
#connect_debug_port u_ila_0_0/probe6 [get_nets [list router0/fifos[3].myfifo/empty]]


#create_debug_core u_ila_1 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
#set_property C_DATA_DEPTH 32768 [get_debug_cores u_ila_1]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
#set_property port_width 1 [get_debug_ports u_ila_1/clk]
#connect_debug_port u_ila_1/clk [get_nets [list clk_src_i/CLK100]]
#set_property port_width 12 [get_debug_ports u_ila_1/probe0]
#connect_debug_port u_ila_1/probe0 [get_nets [list   {router0/fifos[3].myfifo/item_in[0]} {router0/fifos[3].myfifo/item_in[1]} {router0/fifos[3].myfifo/item_in[2]} {router0/fifos[3].myfifo/item_in[3]} {router0/fifos[3].myfifo/item_in[32]} {router0/fifos[3].myfifo/item_in[33]} {router0/fifos[3].myfifo/item_in[34]} {router0/fifos[3].myfifo/item_in[35]} {router0/fifos[3].myfifo/item_in[36]} {router0/fifos[3].myfifo/item_in[37]} {router0/fifos[3].myfifo/item_in[38]} {router0/fifos[3].myfifo/item_in[39]}]]

#create_debug_port u_ila_1 probe
#set_property port_width 12 [get_debug_ports u_ila_1/probe0]
#connect_debug_port u_ila_1/probe0 [get_nets [list   {router0/fifos[3].myfifo/item_in[0]} {router0/fifos[3].myfifo/item_in[1]} {router0/fifos[3].myfifo/item_in[2]} {router0/fifos[3].myfifo/item_in[3]} {router0/fifos[3].myfifo/item_in[32]} {router0/fifos[3].myfifo/item_in[33]} {router0/fifos[3].myfifo/item_in[34]} {router0/fifos[3].myfifo/item_in[35]} {router0/fifos[3].myfifo/item_in[36]} {router0/fifos[3].myfifo/item_in[37]} {router0/fifos[3].myfifo/item_in[38]} {router0/fifos[3].myfifo/item_in[39]}]]


#create_debug_port u_ila_1 probe
#set_property port_width 1 [get_debug_ports u_ila_1/probe1]
#connect_debug_port u_ila_1/probe1 [get_nets [list router0/fifos[3].myfifo/empty]]

#create_debug_port u_ila_1 probe
#set_property port_width 1 [get_debug_ports u_ila_1/probe1]
#connect_debug_port u_ila_1/probe1 [get_nets [list router0/fifos[3].myfifo/full]]
