$date
	Mon Nov 11 19:17:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DM_tb $end
$var wire 32 ! rd [31:0] $end
$var reg 5 " addressDM [4:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 32 % wd [31:0] $end
$var reg 1 & we $end
$scope module UUT $end
$var wire 5 ' addressDM [4:0] $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 32 ( wd [31:0] $end
$var wire 1 & we $end
$var reg 32 ) rd [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
0&
b0 %
1$
0#
b0 "
b0 !
$end
#5000
1#
#10000
0#
0$
#15000
1#
#20000
0#
1&
b10101010101010101010101010101010 %
b10101010101010101010101010101010 (
#25000
b10101010101010101010101010101010 !
b10101010101010101010101010101010 )
1#
#30000
b0 !
b0 )
0#
b10111011101110111011101110111011 %
b10111011101110111011101110111011 (
b1 "
b1 '
#35000
b10111011101110111011101110111011 !
b10111011101110111011101110111011 )
1#
#40000
b10101010101010101010101010101010 !
b10101010101010101010101010101010 )
0#
b0 "
b0 '
0&
#45000
1#
#50000
b10111011101110111011101110111011 !
b10111011101110111011101110111011 )
0#
b1 "
b1 '
#55000
1#
#60000
b0 !
b0 )
0#
1&
b11001100110011001100110011001100 %
b11001100110011001100110011001100 (
b10 "
b10 '
#65000
b11001100110011001100110011001100 !
b11001100110011001100110011001100 )
1#
#70000
0#
0&
#75000
1#
#80000
0#
