Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Tue Jul 17 14:47:10 2018
| Host             : ECE-LAB308 running 64-bit major release  (build 9200)
| Command          : report_power -file Text_Input_Output_power_routed.rpt -pb Text_Input_Output_power_summary_routed.pb -rpx Text_Input_Output_power_routed.rpx
| Design           : Text_Input_Output
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 17.181 (Junction temp exceeded!) |
| Dynamic (W)              | 16.843                           |
| Device Static (W)        | 0.338                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 110.9                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.610 |      594 |       --- |             --- |
|   LUT as Logic           |     0.440 |      160 |     20800 |            0.77 |
|   CARRY4                 |     0.125 |       88 |      8150 |            1.08 |
|   Register               |     0.034 |      309 |     41600 |            0.74 |
|   BUFG                   |     0.006 |        2 |        32 |            6.25 |
|   LUT as Distributed RAM |     0.005 |       10 |      9600 |            0.10 |
|   Others                 |     0.000 |       11 |       --- |             --- |
| Signals                  |     0.667 |      464 |       --- |             --- |
| I/O                      |    15.566 |       21 |       106 |           19.81 |
| Static Power             |     0.338 |          |           |                 |
| Total                    |    17.181 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.536 |       1.313 |      0.223 |
| Vccaux    |       1.800 |     0.607 |       0.569 |      0.038 |
| Vcco33    |       3.300 |     4.397 |       4.396 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.000 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| Text_Input_Output          |    16.843 |
|   digits                   |     0.198 |
|   memory                   |     0.101 |
|     memory_reg_0_15_0_0    |    <0.001 |
|     memory_reg_0_15_0_0__0 |    <0.001 |
|     memory_reg_0_15_0_0__1 |     0.001 |
|     memory_reg_0_15_0_0__2 |    <0.001 |
|     memory_reg_0_15_0_0__3 |     0.001 |
|     memory_reg_0_15_0_0__4 |    <0.001 |
|     memory_reg_0_15_0_0__5 |     0.002 |
|     memory_reg_0_15_0_0__6 |     0.002 |
|     memory_reg_0_15_0_0__7 |     0.001 |
|     memory_reg_0_15_0_0__8 |    <0.001 |
|   reset_trigger            |     0.017 |
|   save_trigger             |     0.019 |
|   scroller                 |     0.196 |
|   translator               |     0.027 |
+----------------------------+-----------+


