// Seed: 1924802934
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  assign module_1.id_2 = 0;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output supply0 id_2,
    output wor id_3,
    input tri1 id_4,
    output uwire id_5
    , id_12,
    output wor id_6,
    output wor id_7,
    input tri0 id_8,
    input uwire id_9,
    output tri id_10
);
  assign id_7 = -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  tri0 id_13 = 1;
endmodule
