#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Nov  3 14:59:28 2023
# Process ID: 27210
# Current directory: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/impl_1
# Command line: vivado -log FOC_torqueVectorGenerator.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FOC_torqueVectorGenerator.tcl -notrace
# Log file: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/impl_1/FOC_torqueVectorGenerator.vdi
# Journal file: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/impl_1/vivado.jou
# Running On: LAPTOP-QKPB5NLF, OS: Linux, CPU Frequency: 3193.915 MHz, CPU Physical cores: 16, Host memory: 8015 MB
#-----------------------------------------------------------
source FOC_torqueVectorGenerator.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawel'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:FOC_AXI4Lite_Slave:1.0'. The one found in IP location '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC' will take precedence over the same IP in location /home/pawel/Projects/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC
update_ip_catalog: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:10 . Memory (MB): peak = 2723.777 ; gain = 0.000 ; free physical = 2362 ; free virtual = 6744
Command: link_design -top FOC_torqueVectorGenerator -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/BRAM_SIN/ip/BRAM_SIN/BRAM_SIN.dcp' for cell 'sin_data'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/mpDSP_DSP_macro/mpDSP_DSP_macro.dcp' for cell 'calcProcessing/DSP'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2723.781 ; gain = 0.000 ; free physical = 2022 ; free virtual = 6404
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/constrs_1/new/firstconstraints.xdc]
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/constrs_1/new/firstconstraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.805 ; gain = 0.000 ; free physical = 1914 ; free virtual = 6297
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.805 ; gain = 56.027 ; free physical = 1914 ; free virtual = 6297
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2843.836 ; gain = 64.031 ; free physical = 1906 ; free virtual = 6289

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fe04df84

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2843.836 ; gain = 0.000 ; free physical = 1499 ; free virtual = 5896

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fe04df84

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2983.914 ; gain = 5.938 ; free physical = 1197 ; free virtual = 5594
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 33801cf6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2983.914 ; gain = 5.938 ; free physical = 1197 ; free virtual = 5594
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 89 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1180bc0ac

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2983.914 ; gain = 5.938 ; free physical = 1197 ; free virtual = 5594
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1180bc0ac

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3015.930 ; gain = 37.953 ; free physical = 1199 ; free virtual = 5596
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1180bc0ac

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3015.930 ; gain = 37.953 ; free physical = 1199 ; free virtual = 5596
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1180bc0ac

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3015.930 ; gain = 37.953 ; free physical = 1199 ; free virtual = 5596
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |              89  |                                              0  |
|  Sweep                        |               0  |               3  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.930 ; gain = 0.000 ; free physical = 1199 ; free virtual = 5596
Ending Logic Optimization Task | Checksum: 113878ae4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3015.930 ; gain = 37.953 ; free physical = 1199 ; free virtual = 5596

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 131f89dcf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1186 ; free virtual = 5589
Ending Power Optimization Task | Checksum: 131f89dcf

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3312.875 ; gain = 296.945 ; free physical = 1189 ; free virtual = 5591

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 131f89dcf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1189 ; free virtual = 5591

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1189 ; free virtual = 5591
Ending Netlist Obfuscation Task | Checksum: 130ab527a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1189 ; free virtual = 5591
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3312.875 ; gain = 533.070 ; free physical = 1189 ; free virtual = 5591
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/impl_1/FOC_torqueVectorGenerator_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FOC_torqueVectorGenerator_drc_opted.rpt -pb FOC_torqueVectorGenerator_drc_opted.pb -rpx FOC_torqueVectorGenerator_drc_opted.rpx
Command: report_drc -file FOC_torqueVectorGenerator_drc_opted.rpt -pb FOC_torqueVectorGenerator_drc_opted.pb -rpx FOC_torqueVectorGenerator_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/impl_1/FOC_torqueVectorGenerator_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1146 ; free virtual = 5549
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fa7d7da6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1146 ; free virtual = 5549
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1146 ; free virtual = 5549

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13e09be20

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1144 ; free virtual = 5551

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14bc0dceb

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1129 ; free virtual = 5537

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14bc0dceb

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1129 ; free virtual = 5537
Phase 1 Placer Initialization | Checksum: 14bc0dceb

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1131 ; free virtual = 5539

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 200a75e57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1124 ; free virtual = 5533

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16f03eff4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1124 ; free virtual = 5532

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 16f03eff4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1124 ; free virtual = 5532

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 15 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 6 nets or LUTs. Breaked 0 LUT, combined 6 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1127 ; free virtual = 5538

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              6  |                     6  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              6  |                     6  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 14c33704a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1126 ; free virtual = 5537
Phase 2.4 Global Placement Core | Checksum: fb2c6e57

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1126 ; free virtual = 5537
Phase 2 Global Placement | Checksum: fb2c6e57

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1126 ; free virtual = 5537

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ec147270

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1123 ; free virtual = 5535

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15e71b493

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1123 ; free virtual = 5534

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10f2d666f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1123 ; free virtual = 5534

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: da615608

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1123 ; free virtual = 5534

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 96fc8508

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1123 ; free virtual = 5535

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 920095fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1123 ; free virtual = 5535

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15f7fd769

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1123 ; free virtual = 5535
Phase 3 Detail Placement | Checksum: 15f7fd769

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1123 ; free virtual = 5535

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d19384fc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.303 | TNS=-1.166 |
Phase 1 Physical Synthesis Initialization | Checksum: 19c0d3446

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1123 ; free virtual = 5535
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1252d212b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1123 ; free virtual = 5535
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d19384fc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1123 ; free virtual = 5535

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.518. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c9cd455e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1124 ; free virtual = 5536

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1124 ; free virtual = 5536
Phase 4.1 Post Commit Optimization | Checksum: 1c9cd455e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1124 ; free virtual = 5536

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c9cd455e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1124 ; free virtual = 5536

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c9cd455e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1124 ; free virtual = 5536
Phase 4.3 Placer Reporting | Checksum: 1c9cd455e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1124 ; free virtual = 5536

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1124 ; free virtual = 5536

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1124 ; free virtual = 5536
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f6df4513

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1124 ; free virtual = 5536
Ending Placer Task | Checksum: 11eedc3f0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1124 ; free virtual = 5536
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1123 ; free virtual = 5535
INFO: [Common 17-1381] The checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/impl_1/FOC_torqueVectorGenerator_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file FOC_torqueVectorGenerator_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1106 ; free virtual = 5518
INFO: [runtcl-4] Executing : report_utilization -file FOC_torqueVectorGenerator_utilization_placed.rpt -pb FOC_torqueVectorGenerator_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file FOC_torqueVectorGenerator_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1119 ; free virtual = 5531
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1098 ; free virtual = 5510
INFO: [Common 17-1381] The checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/impl_1/FOC_torqueVectorGenerator_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6e909d6e ConstDB: 0 ShapeSum: b05d2682 RouteDB: 0
Post Restoration Checksum: NetGraph: c2aa00ce NumContArr: 1540bc2b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: d7eabcf9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1032 ; free virtual = 5445

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d7eabcf9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 994 ; free virtual = 5407

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d7eabcf9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 994 ; free virtual = 5407
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c418f7ee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 986 ; free virtual = 5399
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.493  | TNS=0.000  | WHS=-0.151 | THS=-14.620|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 868
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 868
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e87acc12

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 984 ; free virtual = 5397

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e87acc12

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 984 ; free virtual = 5397
Phase 3 Initial Routing | Checksum: 1238bdc00

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 984 ; free virtual = 5397

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.238  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c3579ddd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 984 ; free virtual = 5397
Phase 4 Rip-up And Reroute | Checksum: c3579ddd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 984 ; free virtual = 5397

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 30cfe59d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 984 ; free virtual = 5397
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.387  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 30cfe59d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 984 ; free virtual = 5397

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 30cfe59d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 984 ; free virtual = 5397
Phase 5 Delay and Skew Optimization | Checksum: 30cfe59d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 984 ; free virtual = 5397

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10969b4c5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 984 ; free virtual = 5397
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.387  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ab0b3bfb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 984 ; free virtual = 5397
Phase 6 Post Hold Fix | Checksum: ab0b3bfb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 984 ; free virtual = 5397

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.617117 %
  Global Horizontal Routing Utilization  = 0.540211 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b56a06d1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 984 ; free virtual = 5397

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b56a06d1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 982 ; free virtual = 5396

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 141b7421a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 982 ; free virtual = 5396

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.387  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 141b7421a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 982 ; free virtual = 5396
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1012 ; free virtual = 5425

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1012 ; free virtual = 5425
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3312.875 ; gain = 0.000 ; free physical = 1008 ; free virtual = 5422
INFO: [Common 17-1381] The checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/impl_1/FOC_torqueVectorGenerator_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FOC_torqueVectorGenerator_drc_routed.rpt -pb FOC_torqueVectorGenerator_drc_routed.pb -rpx FOC_torqueVectorGenerator_drc_routed.rpx
Command: report_drc -file FOC_torqueVectorGenerator_drc_routed.rpt -pb FOC_torqueVectorGenerator_drc_routed.pb -rpx FOC_torqueVectorGenerator_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/impl_1/FOC_torqueVectorGenerator_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file FOC_torqueVectorGenerator_methodology_drc_routed.rpt -pb FOC_torqueVectorGenerator_methodology_drc_routed.pb -rpx FOC_torqueVectorGenerator_methodology_drc_routed.rpx
Command: report_methodology -file FOC_torqueVectorGenerator_methodology_drc_routed.rpt -pb FOC_torqueVectorGenerator_methodology_drc_routed.pb -rpx FOC_torqueVectorGenerator_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/impl_1/FOC_torqueVectorGenerator_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file FOC_torqueVectorGenerator_power_routed.rpt -pb FOC_torqueVectorGenerator_power_summary_routed.pb -rpx FOC_torqueVectorGenerator_power_routed.rpx
Command: report_power -file FOC_torqueVectorGenerator_power_routed.rpt -pb FOC_torqueVectorGenerator_power_summary_routed.pb -rpx FOC_torqueVectorGenerator_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file FOC_torqueVectorGenerator_route_status.rpt -pb FOC_torqueVectorGenerator_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file FOC_torqueVectorGenerator_timing_summary_routed.rpt -pb FOC_torqueVectorGenerator_timing_summary_routed.pb -rpx FOC_torqueVectorGenerator_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file FOC_torqueVectorGenerator_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file FOC_torqueVectorGenerator_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file FOC_torqueVectorGenerator_bus_skew_routed.rpt -pb FOC_torqueVectorGenerator_bus_skew_routed.pb -rpx FOC_torqueVectorGenerator_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 15:00:31 2023...
