mstatus 0x300 

mtvec 0x305

mepc 0x341

mcause 0x342

mtval 0x343



auipc x1, 0    

jal	x0, 36           # 00 

dummy:   

addi	x0, x0, 0                    # 04    

addi	x0, x0, 0                     # 08    

addi	x0, x0, 0                      # 0C    

addi	x0, x0, 0                      # 10    

addi	x0, x0, 0                     # 14    

addi	x0, x0, 0                      # 18    

addi	x0, x0, 0                     # 1C   

 jal	x0, -28

trap:

add	x26, x0, x0

csrrw	x25, mtvec, x26

csrrw	x24, mstatus, x26

csrrw	x23, mtval, x26

csrrw	x22, mcause, x26

csrrw	x21, mepc, x26

addi	x26, x0, 1

beq	x22, x26, int_trap

addi	x26, x26, 1

beq	x22, x26, ecall_trap

addi	x26, x26, 1

beq	x22, x26, illegal_trap

trap_out:

csrrw	x26, mtvec, x25

csrrw	x26, mstatus, x24

csrrw	x26, mtval, x23

csrrw	x26, mcause, x22

csrrw	x26, mepc, x21

mret

int_trap:

addi	x30, x0, 0xB  #验证跳转是否成功

nop

nop

nop

j	trap_out

ecall_trap:

addi	x30, x0, 0xC

addi	x21, x21, 4 	#x21存的是mepc

nop

nop

nop

j	trap_out

illegal_trap:

addi	x30, x0, 0xD

addi	x21, x21, 4

nop

nop

nop

j 	trap_out

start: 

add	x27, x0, x0	0x00000DB3

add	x28, x0, x0	0x00000E33

add	x29, x0, x0	0x00000EB3

add	x30, x0, x0 	0x00000DB3

addi	x31, x0, 0x99

#CSRRW

addi	x29, x29, 0xff	0x0FFE8E93

addi	x27, x27, 0xff 	 0x0FFD8D93

csrrw	x28, mstatus, x27	

csrrw	x28, mstatus, x31	

bne	x28, x27, dummy

addi	x30, x0, 1

#CSRRS

addi	x27, x0, 0x66

csrrs	x28, mstatus, x27

csrrw	x28, mstatus, x27

bne	x28, x29, dummy

addi	x30, x0, 2

#rs1为x0，不写但读

csrrs	x28, mstauts, x0

bne	x28, x27, dummy

csrrw	x28, mstatus, x27

beq	x28, x0, dummy

addi	x30, x0, 3

#CSRRC

addi	x31, x0, 0x22

addi	x29, x0, 0x44

csrrc	x28, mstatus, x31

csrrw	x28, mstatus, x27

bne	x28, x29, dummy

addi	x30, x0, 4

#rs1为x0，不写

csrrc	x28, mstatus, x0

bne	x28, x27, dummy

csrrw	x28, mstatus, x27

beq	x28, x0, dummy

addi	x30, x0, 5

#CSRRWI

addi	x29, x0, 0x1f

csrrwi	x28, mstatus, 0x1f

csrrw	x28, mstatus, x27

bne	x28, x29, dummy

addi	x30, x0, 6

#CSRRSI

addi	x29, x0, 0x7f

csrrsi	x28, mstatus, 0x19

csrrw	x28, mstatus, x27

bne	x28, x29, dummy

addi	x30, x0, 7

#uimm为0，不会写入

csrrsi	x28, mstatus, 0

csrrw	x28, mstatus, x27

beq	x28, x0, dummy

addi	x30, x0, 8

#CSRRCI

addi	x29, x0, 0x64

csrrci	x28, mstatus, 0x12

csrrw	x28, mstatus, x27

bne	x28, x29, dummy

addi	x30, x0, 9

#uimm为0，不写

csrrci	x28, mstatus, 0

bne	x28, x27, dummy

csrrw	x28, mstatus, x27

beq	x28, x0, dummy

addi	x30, x0, 0xA

#CSR指令设置mtvec的值

csrrwi	x7, mtvec, 0x28

 