##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for RECIBE_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. RECIBE_IntClock:R)
		5.2::Critical Path Report for (RECIBE_IntClock:R vs. RECIBE_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK        | Frequency: 56.64 MHz  | Target: 24.00 MHz  | 
Clock: CyILO            | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO            | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT        | N/A                   | Target: 24.00 MHz  | 
Clock: RECIBE_IntClock  | Frequency: 45.02 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        RECIBE_IntClock  41666.7          24011       N/A              N/A         N/A              N/A         N/A              N/A         
RECIBE_IntClock  RECIBE_IntClock  1.30417e+007     13019455    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase   
-----------  ------------  -----------------  
Tx_2(0)_PAD  28752         RECIBE_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.64 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:rx_state_2\/main_10
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 24011p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14146
-------------------------------------   ----- 
End-of-path arrival time (ps)           14146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell8       1599   1599  24011  RISE       1
\RECIBE:BUART:rx_state_2_split\/main_10  macrocell22   6901   8500  24011  RISE       1
\RECIBE:BUART:rx_state_2_split\/q        macrocell22   3350  11850  24011  RISE       1
\RECIBE:BUART:rx_state_2\/main_10        macrocell17   2296  14146  24011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for RECIBE_IntClock
*********************************************
Clock: RECIBE_IntClock
Frequency: 45.02 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RECIBE:BUART:sRX:RxBitCounter\/clock
Path slack     : 13019455p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16852
-------------------------------------   ----- 
End-of-path arrival time (ps)           16852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q            macrocell17   1250   1250  13019455  RISE       1
\RECIBE:BUART:rx_counter_load\/main_4  macrocell4    9383  10633  13019455  RISE       1
\RECIBE:BUART:rx_counter_load\/q       macrocell4    3350  13983  13019455  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/load   count7cell    2869  16852  13019455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. RECIBE_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:rx_state_2\/main_10
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 24011p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14146
-------------------------------------   ----- 
End-of-path arrival time (ps)           14146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell8       1599   1599  24011  RISE       1
\RECIBE:BUART:rx_state_2_split\/main_10  macrocell22   6901   8500  24011  RISE       1
\RECIBE:BUART:rx_state_2_split\/q        macrocell22   3350  11850  24011  RISE       1
\RECIBE:BUART:rx_state_2\/main_10        macrocell17   2296  14146  24011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1


5.2::Critical Path Report for (RECIBE_IntClock:R vs. RECIBE_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RECIBE:BUART:sRX:RxBitCounter\/clock
Path slack     : 13019455p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16852
-------------------------------------   ----- 
End-of-path arrival time (ps)           16852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q            macrocell17   1250   1250  13019455  RISE       1
\RECIBE:BUART:rx_counter_load\/main_4  macrocell4    9383  10633  13019455  RISE       1
\RECIBE:BUART:rx_counter_load\/q       macrocell4    3350  13983  13019455  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/load   count7cell    2869  16852  13019455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:rx_state_2\/main_10
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 24011p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14146
-------------------------------------   ----- 
End-of-path arrival time (ps)           14146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell8       1599   1599  24011  RISE       1
\RECIBE:BUART:rx_state_2_split\/main_10  macrocell22   6901   8500  24011  RISE       1
\RECIBE:BUART:rx_state_2_split\/q        macrocell22   3350  11850  24011  RISE       1
\RECIBE:BUART:rx_state_2\/main_10        macrocell17   2296  14146  24011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RECIBE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24329p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13868
-------------------------------------   ----- 
End-of-path arrival time (ps)           13868
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                iocell8         1599   1599  24011  RISE       1
\RECIBE:BUART:rx_postpoll\/main_1         macrocell6      6006   7605  24329  RISE       1
\RECIBE:BUART:rx_postpoll\/q              macrocell6      3350  10955  24329  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2912  13868  24329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:pollcount_1\/main_9
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 30551p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7605
-------------------------------------   ---- 
End-of-path arrival time (ps)           7605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell8       1599   1599  24011  RISE       1
\RECIBE:BUART:pollcount_1\/main_9  macrocell20   6006   7605  30551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:pollcount_0\/main_8
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 31423p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell8       1599   1599  24011  RISE       1
\RECIBE:BUART:pollcount_0\/main_8  macrocell21   5134   6733  31423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:rx_status_3\/main_6
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 31423p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell8       1599   1599  24011  RISE       1
\RECIBE:BUART:rx_status_3\/main_6  macrocell23   5134   6733  31423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:rx_last\/main_0
Capture Clock  : \RECIBE:BUART:rx_last\/clock_0
Path slack     : 31423p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                     iocell8       1599   1599  24011  RISE       1
\RECIBE:BUART:rx_last\/main_0  macrocell24   5134   6733  31423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_last\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:rx_state_0\/main_10
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 31431p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell8       1599   1599  24011  RISE       1
\RECIBE:BUART:rx_state_0\/main_10  macrocell14   5127   6726  31431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RECIBE:BUART:sRX:RxBitCounter\/clock
Path slack     : 13019455p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16852
-------------------------------------   ----- 
End-of-path arrival time (ps)           16852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q            macrocell17   1250   1250  13019455  RISE       1
\RECIBE:BUART:rx_counter_load\/main_4  macrocell4    9383  10633  13019455  RISE       1
\RECIBE:BUART:rx_counter_load\/q       macrocell4    3350  13983  13019455  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/load   count7cell    2869  16852  13019455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RECIBE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13020195p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15462
-------------------------------------   ----- 
End-of-path arrival time (ps)           15462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q                 macrocell18     1250   1250  13020195  RISE       1
\RECIBE:BUART:rx_bitclk_enable\/main_5     macrocell5      6361   7611  13020195  RISE       1
\RECIBE:BUART:rx_bitclk_enable\/q          macrocell5      3350  10961  13020195  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4501  15462  13020195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:txn\/main_7
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13023305p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14852
-------------------------------------   ----- 
End-of-path arrival time (ps)           14852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q      macrocell17   1250   1250  13019455  RISE       1
\RECIBE:BUART:txn_split\/main_6  macrocell1    7364   8614  13023305  RISE       1
\RECIBE:BUART:txn_split\/q       macrocell1    3350  11964  13023305  RISE       1
\RECIBE:BUART:txn\/main_7        macrocell12   2887  14852  13023305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RECIBE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13026242p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q                macrocell13     1250   1250  13021685  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   8165   9415  13026242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:pollcount_0\/main_4
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13026989p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11167
-------------------------------------   ----- 
End-of-path arrival time (ps)           11167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q        macrocell17   1250   1250  13019455  RISE       1
\RECIBE:BUART:pollcount_0\/main_4  macrocell21   9917  11167  13026989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_status_3\/main_3
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 13026989p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11167
-------------------------------------   ----- 
End-of-path arrival time (ps)           11167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q        macrocell17   1250   1250  13019455  RISE       1
\RECIBE:BUART:rx_status_3\/main_3  macrocell23   9917  11167  13026989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:txn\/main_5
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13027020p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11137
-------------------------------------   ----- 
End-of-path arrival time (ps)           11137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q  macrocell17   1250   1250  13019455  RISE       1
\RECIBE:BUART:txn\/main_5    macrocell12   9887  11137  13027020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_state_1\/main_5
Capture Clock  : \RECIBE:BUART:rx_state_1\/clock_0
Path slack     : 13027020p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11137
-------------------------------------   ----- 
End-of-path arrival time (ps)           11137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q       macrocell17   1250   1250  13019455  RISE       1
\RECIBE:BUART:rx_state_1\/main_5  macrocell13   9887  11137  13027020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RECIBE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027155p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8502
-------------------------------------   ---- 
End-of-path arrival time (ps)           8502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q                macrocell14     1250   1250  13020809  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   7252   8502  13027155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \RECIBE:BUART:sRX:RxSts\/status_4
Capture Clock  : \RECIBE:BUART:sRX:RxSts\/clock
Path slack     : 13027438p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13729
-------------------------------------   ----- 
End-of-path arrival time (ps)           13729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027438  RISE       1
\RECIBE:BUART:rx_status_4\/main_1                 macrocell9      2292   5872  13027438  RISE       1
\RECIBE:BUART:rx_status_4\/q                      macrocell9      3350   9222  13027438  RISE       1
\RECIBE:BUART:sRX:RxSts\/status_4                 statusicell1    4507  13729  13027438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_state_0\/main_4
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13027524p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q       macrocell17   1250   1250  13019455  RISE       1
\RECIBE:BUART:rx_state_0\/main_4  macrocell14   9383  10633  13027524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_bitclk\/main_4
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13027546p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10611
-------------------------------------   ----- 
End-of-path arrival time (ps)           10611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q      macrocell17   1250   1250  13019455  RISE       1
\RECIBE:BUART:rx_bitclk\/main_4  macrocell18   9361  10611  13027546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RECIBE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13027546p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10611
-------------------------------------   ----- 
End-of-path arrival time (ps)           10611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q               macrocell17   1250   1250  13019455  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/main_3  macrocell19   9361  10611  13027546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:sRX:RxSts\/status_0
Capture Clock  : \RECIBE:BUART:sRX:RxSts\/clock
Path slack     : 13027895p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13272
-------------------------------------   ----- 
End-of-path arrival time (ps)           13272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q         macrocell18    1250   1250  13020195  RISE       1
\RECIBE:BUART:rx_status_0\/main_6  macrocell7     6361   7611  13027895  RISE       1
\RECIBE:BUART:rx_status_0\/q       macrocell7     3350  10961  13027895  RISE       1
\RECIBE:BUART:sRX:RxSts\/status_0  statusicell1   2311  13272  13027895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_bitclk\/main_3
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13028157p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10000
-------------------------------------   ----- 
End-of-path arrival time (ps)           10000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q      macrocell16   1250   1250  13020800  RISE       1
\RECIBE:BUART:rx_bitclk\/main_3  macrocell18   8750  10000  13028157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RECIBE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028157p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10000
-------------------------------------   ----- 
End-of-path arrival time (ps)           10000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q               macrocell16   1250   1250  13020800  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/main_2  macrocell19   8750  10000  13028157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:pollcount_0\/main_3
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13028160p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9997
-------------------------------------   ---- 
End-of-path arrival time (ps)           9997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q        macrocell16   1250   1250  13020800  RISE       1
\RECIBE:BUART:pollcount_0\/main_3  macrocell21   8747   9997  13028160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_status_3\/main_2
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 13028160p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9997
-------------------------------------   ---- 
End-of-path arrival time (ps)           9997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q        macrocell16   1250   1250  13020800  RISE       1
\RECIBE:BUART:rx_status_3\/main_2  macrocell23   8747   9997  13028160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:rx_state_3\/main_1
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13028763p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9394
-------------------------------------   ---- 
End-of-path arrival time (ps)           9394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q       macrocell13   1250   1250  13021685  RISE       1
\RECIBE:BUART:rx_state_3\/main_1  macrocell16   8144   9394  13028763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_state_0\/main_3
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13028872p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9285
-------------------------------------   ---- 
End-of-path arrival time (ps)           9285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q       macrocell16   1250   1250  13020800  RISE       1
\RECIBE:BUART:rx_state_0\/main_3  macrocell14   8035   9285  13028872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb
Path End       : \RECIBE:BUART:sRX:RxSts\/status_1
Capture Clock  : \RECIBE:BUART:sRX:RxSts\/clock
Path slack     : 13028980p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12187
-------------------------------------   ----- 
End-of-path arrival time (ps)           12187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  13028980  RISE       1
\RECIBE:BUART:rx_status_1\/main_1                 macrocell8      2943   6523  13028980  RISE       1
\RECIBE:BUART:rx_status_1\/q                      macrocell8      3350   9873  13028980  RISE       1
\RECIBE:BUART:sRX:RxSts\/status_1                 statusicell1    2313  12187  13028980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:pollcount_1\/main_4
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13028980p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q        macrocell17   1250   1250  13019455  RISE       1
\RECIBE:BUART:pollcount_1\/main_4  macrocell20   7926   9176  13028980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:rx_load_fifo\/main_5
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13029227p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8930
-------------------------------------   ---- 
End-of-path arrival time (ps)           8930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q          macrocell18   1250   1250  13020195  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_5  macrocell15   7680   8930  13029227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:rx_load_fifo\/main_1
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13029341p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8815
-------------------------------------   ---- 
End-of-path arrival time (ps)           8815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q         macrocell13   1250   1250  13021685  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_1  macrocell15   7565   8815  13029341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:txn\/main_4
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13029385p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8771
-------------------------------------   ---- 
End-of-path arrival time (ps)           8771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q  macrocell16   1250   1250  13020800  RISE       1
\RECIBE:BUART:txn\/main_4    macrocell12   7521   8771  13029385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_state_1\/main_4
Capture Clock  : \RECIBE:BUART:rx_state_1\/clock_0
Path slack     : 13029385p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8771
-------------------------------------   ---- 
End-of-path arrival time (ps)           8771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q       macrocell16   1250   1250  13020800  RISE       1
\RECIBE:BUART:rx_state_1\/main_4  macrocell13   7521   8771  13029385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_load_fifo\/main_2
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13029667p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8490
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q         macrocell14   1250   1250  13020809  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_2  macrocell15   7240   8490  13029667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:pollcount_1\/main_2
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13030154p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q        macrocell14   1250   1250  13020809  RISE       1
\RECIBE:BUART:pollcount_1\/main_2  macrocell20   6753   8003  13030154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:pollcount_1\/main_3
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13030161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q        macrocell16   1250   1250  13020800  RISE       1
\RECIBE:BUART:pollcount_1\/main_3  macrocell20   6745   7995  13030161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:rx_status_3\/main_4
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 13030240p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7917
-------------------------------------   ---- 
End-of-path arrival time (ps)           7917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q         macrocell18   1250   1250  13020195  RISE       1
\RECIBE:BUART:rx_status_3\/main_4  macrocell23   6667   7917  13030240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:rx_state_3\/main_5
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13030309p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7848
-------------------------------------   ---- 
End-of-path arrival time (ps)           7848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q        macrocell18   1250   1250  13020195  RISE       1
\RECIBE:BUART:rx_state_3\/main_5  macrocell16   6598   7848  13030309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:rx_state_2\/main_5
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13030309p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7848
-------------------------------------   ---- 
End-of-path arrival time (ps)           7848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q        macrocell18   1250   1250  13020195  RISE       1
\RECIBE:BUART:rx_state_2\/main_5  macrocell17   6598   7848  13030309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_state_3\/main_2
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13030472p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7685
-------------------------------------   ---- 
End-of-path arrival time (ps)           7685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q       macrocell14   1250   1250  13020809  RISE       1
\RECIBE:BUART:rx_state_3\/main_2  macrocell16   6435   7685  13030472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_state_2\/main_2
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13030472p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7685
-------------------------------------   ---- 
End-of-path arrival time (ps)           7685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q       macrocell14   1250   1250  13020809  RISE       1
\RECIBE:BUART:rx_state_2\/main_2  macrocell17   6435   7685  13030472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_0
Path End       : \RECIBE:BUART:pollcount_0\/main_7
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13030652p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7504
-------------------------------------   ---- 
End-of-path arrival time (ps)           7504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13022320  RISE       1
\RECIBE:BUART:pollcount_0\/main_7        macrocell21   5564   7504  13030652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_0
Path End       : \RECIBE:BUART:rx_bitclk\/main_7
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13030655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13022320  RISE       1
\RECIBE:BUART:rx_bitclk\/main_7          macrocell18   5562   7502  13030655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb
Path End       : \RECIBE:BUART:rx_state_1\/main_3
Capture Clock  : \RECIBE:BUART:rx_state_1\/clock_0
Path slack     : 13030743p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  13028980  RISE       1
\RECIBE:BUART:rx_state_1\/main_3                  macrocell13     3833   7413  13030743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:sRX:RxSts\/reset
Capture Clock  : \RECIBE:BUART:sRX:RxSts\/clock
Path slack     : 13030906p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Recovery time                                                       0
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10761
-------------------------------------   ----- 
End-of-path arrival time (ps)           10761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021990  RISE       1
\RECIBE:BUART:reset_sr\/main_0                macrocell2     3325   4535  13030906  RISE       1
\RECIBE:BUART:reset_sr\/q                     macrocell2     3350   7885  13030906  RISE       1
\RECIBE:BUART:sRX:RxSts\/reset                statusicell1   2876  10761  13030906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:rx_state_0\/main_0
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13030924p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021990  RISE       1
\RECIBE:BUART:rx_state_0\/main_0              macrocell14    6023   7233  13030924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:txn\/main_0
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13030928p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7228
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021990  RISE       1
\RECIBE:BUART:txn\/main_0                     macrocell12    6018   7228  13030928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:rx_state_1\/main_0
Capture Clock  : \RECIBE:BUART:rx_state_1\/clock_0
Path slack     : 13030928p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7228
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021990  RISE       1
\RECIBE:BUART:rx_state_1\/main_0              macrocell13    6018   7228  13030928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:rx_bitclk\/main_0
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13030941p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021990  RISE       1
\RECIBE:BUART:rx_bitclk\/main_0               macrocell18    6005   7215  13030941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:pollcount_0\/main_0
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13030944p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021990  RISE       1
\RECIBE:BUART:pollcount_0\/main_0             macrocell21    6002   7212  13030944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_4
Path End       : \RECIBE:BUART:rx_state_3\/main_8
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13030965p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7192
-------------------------------------   ---- 
End-of-path arrival time (ps)           7192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13025880  RISE       1
\RECIBE:BUART:rx_state_3\/main_8         macrocell16   5252   7192  13030965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_4
Path End       : \RECIBE:BUART:rx_state_2\/main_8
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13030965p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7192
-------------------------------------   ---- 
End-of-path arrival time (ps)           7192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13025880  RISE       1
\RECIBE:BUART:rx_state_2\/main_8         macrocell17   5252   7192  13030965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:pollcount_1\/main_1
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13031048p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7109
-------------------------------------   ---- 
End-of-path arrival time (ps)           7109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q        macrocell13   1250   1250  13021685  RISE       1
\RECIBE:BUART:pollcount_1\/main_1  macrocell20   5859   7109  13031048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_5
Path End       : \RECIBE:BUART:rx_state_3\/main_7
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13031362p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6794
-------------------------------------   ---- 
End-of-path arrival time (ps)           6794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13026276  RISE       1
\RECIBE:BUART:rx_state_3\/main_7         macrocell16   4854   6794  13031362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_5
Path End       : \RECIBE:BUART:rx_state_2\/main_7
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13031362p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6794
-------------------------------------   ---- 
End-of-path arrival time (ps)           6794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13026276  RISE       1
\RECIBE:BUART:rx_state_2\/main_7         macrocell17   4854   6794  13031362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_load_fifo\/main_3
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13031407p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6750
-------------------------------------   ---- 
End-of-path arrival time (ps)           6750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q         macrocell16   1250   1250  13020800  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_3  macrocell15   5500   6750  13031407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_state_3\/main_3
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13031419p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6738
-------------------------------------   ---- 
End-of-path arrival time (ps)           6738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q       macrocell16   1250   1250  13020800  RISE       1
\RECIBE:BUART:rx_state_3\/main_3  macrocell16   5488   6738  13031419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_state_2\/main_3
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13031419p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6738
-------------------------------------   ---- 
End-of-path arrival time (ps)           6738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q       macrocell16   1250   1250  13020800  RISE       1
\RECIBE:BUART:rx_state_2\/main_3  macrocell17   5488   6738  13031419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_4
Path End       : \RECIBE:BUART:rx_load_fifo\/main_8
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13031526p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6631
-------------------------------------   ---- 
End-of-path arrival time (ps)           6631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13025880  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_8       macrocell15   4691   6631  13031526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_6
Path End       : \RECIBE:BUART:rx_state_3\/main_6
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13031536p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13026451  RISE       1
\RECIBE:BUART:rx_state_3\/main_6         macrocell16   4681   6621  13031536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_6
Path End       : \RECIBE:BUART:rx_state_2\/main_6
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13031536p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13026451  RISE       1
\RECIBE:BUART:rx_state_2\/main_6         macrocell17   4681   6621  13031536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_4
Path End       : \RECIBE:BUART:rx_state_0\/main_8
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13031681p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6475
-------------------------------------   ---- 
End-of-path arrival time (ps)           6475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13025880  RISE       1
\RECIBE:BUART:rx_state_0\/main_8         macrocell14   4535   6475  13031681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_0
Path End       : \RECIBE:BUART:pollcount_1\/main_7
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13031711p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6445
-------------------------------------   ---- 
End-of-path arrival time (ps)           6445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13022320  RISE       1
\RECIBE:BUART:pollcount_1\/main_7        macrocell20   4505   6445  13031711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:rx_state_0\/main_5
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13031875p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q        macrocell18   1250   1250  13020195  RISE       1
\RECIBE:BUART:rx_state_0\/main_5  macrocell14   5032   6282  13031875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_5
Path End       : \RECIBE:BUART:rx_load_fifo\/main_7
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13031922p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6235
-------------------------------------   ---- 
End-of-path arrival time (ps)           6235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13026276  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_7       macrocell15   4295   6235  13031922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:txn\/main_3
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13032014p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q  macrocell14   1250   1250  13020809  RISE       1
\RECIBE:BUART:txn\/main_3    macrocell12   4893   6143  13032014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_state_1\/main_2
Capture Clock  : \RECIBE:BUART:rx_state_1\/clock_0
Path slack     : 13032014p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q       macrocell14   1250   1250  13020809  RISE       1
\RECIBE:BUART:rx_state_1\/main_2  macrocell13   4893   6143  13032014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_6
Path End       : \RECIBE:BUART:rx_load_fifo\/main_6
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13032097p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13026451  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_6       macrocell15   4120   6060  13032097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:rx_state_3\/main_0
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13032180p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5976
-------------------------------------   ---- 
End-of-path arrival time (ps)           5976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021990  RISE       1
\RECIBE:BUART:rx_state_3\/main_0              macrocell16    4766   5976  13032180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:rx_state_2\/main_1
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13032180p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5976
-------------------------------------   ---- 
End-of-path arrival time (ps)           5976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021990  RISE       1
\RECIBE:BUART:rx_state_2\/main_1              macrocell17    4766   5976  13032180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:pollcount_1\/main_0
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13032362p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021990  RISE       1
\RECIBE:BUART:pollcount_1\/main_0             macrocell20    4584   5794  13032362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_2
Path End       : \RECIBE:BUART:pollcount_0\/main_5
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13032368p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13023043  RISE       1
\RECIBE:BUART:pollcount_0\/main_5        macrocell21   3849   5789  13032368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_2
Path End       : \RECIBE:BUART:rx_bitclk\/main_5
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13032369p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13023043  RISE       1
\RECIBE:BUART:rx_bitclk\/main_5          macrocell18   3847   5787  13032369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_1
Path End       : \RECIBE:BUART:pollcount_0\/main_6
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13032375p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13022902  RISE       1
\RECIBE:BUART:pollcount_0\/main_6        macrocell21   3841   5781  13032375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_state_0\/main_2
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13032530p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q       macrocell14   1250   1250  13020809  RISE       1
\RECIBE:BUART:rx_state_0\/main_2  macrocell14   4376   5626  13032530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_1
Path End       : \RECIBE:BUART:rx_bitclk\/main_6
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13032678p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13022902  RISE       1
\RECIBE:BUART:rx_bitclk\/main_6          macrocell18   3539   5479  13032678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:rx_load_fifo\/main_0
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13032737p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021990  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_0            macrocell15    4209   5419  13032737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_5
Path End       : \RECIBE:BUART:rx_state_0\/main_7
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13032817p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13026276  RISE       1
\RECIBE:BUART:rx_state_0\/main_7         macrocell14   3400   5340  13032817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_3
Path End       : \RECIBE:BUART:rx_state_2\/main_9
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13032838p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  13027212  RISE       1
\RECIBE:BUART:rx_state_2\/main_9         macrocell17   3379   5319  13032838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:txn\/main_6
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13032959p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q  macrocell18   1250   1250  13020195  RISE       1
\RECIBE:BUART:txn\/main_6   macrocell12   3947   5197  13032959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:rx_state_1\/main_6
Capture Clock  : \RECIBE:BUART:rx_state_1\/clock_0
Path slack     : 13032959p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q        macrocell18   1250   1250  13020195  RISE       1
\RECIBE:BUART:rx_state_1\/main_6  macrocell13   3947   5197  13032959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_6
Path End       : \RECIBE:BUART:rx_state_0\/main_6
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13032983p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13026451  RISE       1
\RECIBE:BUART:rx_state_0\/main_6         macrocell14   3233   5173  13032983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:pollcount_0\/main_2
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13033167p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q        macrocell14   1250   1250  13020809  RISE       1
\RECIBE:BUART:pollcount_0\/main_2  macrocell21   3740   4990  13033167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_status_3\/main_1
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 13033167p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q        macrocell14   1250   1250  13020809  RISE       1
\RECIBE:BUART:rx_status_3\/main_1  macrocell23   3740   4990  13033167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_bitclk\/main_2
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13033167p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q      macrocell14   1250   1250  13020809  RISE       1
\RECIBE:BUART:rx_bitclk\/main_2  macrocell18   3739   4989  13033167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RECIBE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033167p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q               macrocell14   1250   1250  13020809  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/main_1  macrocell19   3739   4989  13033167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_1
Path End       : \RECIBE:BUART:pollcount_1\/main_6
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13033267p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13022902  RISE       1
\RECIBE:BUART:pollcount_1\/main_6        macrocell20   2950   4890  13033267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:pollcount_0\/q
Path End       : \RECIBE:BUART:pollcount_1\/main_10
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13033297p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:pollcount_0\/q        macrocell21   1250   1250  13027074  RISE       1
\RECIBE:BUART:pollcount_1\/main_10  macrocell20   3610   4860  13033297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_2
Path End       : \RECIBE:BUART:pollcount_1\/main_5
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13023043  RISE       1
\RECIBE:BUART:pollcount_1\/main_5        macrocell20   2794   4734  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:rx_bitclk\/main_1
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13033450p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q      macrocell13   1250   1250  13021685  RISE       1
\RECIBE:BUART:rx_bitclk\/main_1  macrocell18   3456   4706  13033450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RECIBE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033450p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q               macrocell13   1250   1250  13021685  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/main_0  macrocell19   3456   4706  13033450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:rx_state_0\/main_1
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13033457p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4700
-------------------------------------   ---- 
End-of-path arrival time (ps)           4700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q       macrocell13   1250   1250  13021685  RISE       1
\RECIBE:BUART:rx_state_0\/main_1  macrocell14   3450   4700  13033457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:pollcount_1\/q
Path End       : \RECIBE:BUART:rx_state_0\/main_9
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13033553p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:pollcount_1\/q      macrocell20   1250   1250  13028391  RISE       1
\RECIBE:BUART:rx_state_0\/main_9  macrocell14   3354   4604  13033553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:pollcount_1\/q
Path End       : \RECIBE:BUART:rx_status_3\/main_5
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 13033563p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           4594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:pollcount_1\/q       macrocell20   1250   1250  13028391  RISE       1
\RECIBE:BUART:rx_status_3\/main_5  macrocell23   3344   4594  13033563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:txn\/main_2
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13033581p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q  macrocell13   1250   1250  13021685  RISE       1
\RECIBE:BUART:txn\/main_2    macrocell12   3325   4575  13033581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:rx_state_1\/main_1
Capture Clock  : \RECIBE:BUART:rx_state_1\/clock_0
Path slack     : 13033581p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q       macrocell13   1250   1250  13021685  RISE       1
\RECIBE:BUART:rx_state_1\/main_1  macrocell13   3325   4575  13033581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:HalfDuplexSend_last\/main_0
Capture Clock  : \RECIBE:BUART:HalfDuplexSend_last\/clock_0
Path slack     : 13033622p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021990  RISE       1
\RECIBE:BUART:HalfDuplexSend_last\/main_0     macrocell11    3325   4535  13033622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:HalfDuplexSend_last\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:pollcount_0\/main_1
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13033622p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q        macrocell13   1250   1250  13021685  RISE       1
\RECIBE:BUART:pollcount_0\/main_1  macrocell21   3285   4535  13033622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:rx_status_3\/main_0
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 13033622p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q        macrocell13   1250   1250  13021685  RISE       1
\RECIBE:BUART:rx_status_3\/main_0  macrocell23   3285   4535  13033622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_load_fifo\/main_4
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033779p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q         macrocell17   1250   1250  13019455  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_4  macrocell15   3128   4378  13033779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_state_3\/main_4
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13033785p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q       macrocell17   1250   1250  13019455  RISE       1
\RECIBE:BUART:rx_state_3\/main_4  macrocell16   3121   4371  13033785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_state_2\/main_4
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13033785p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q       macrocell17   1250   1250  13019455  RISE       1
\RECIBE:BUART:rx_state_2\/main_4  macrocell17   3121   4371  13033785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:pollcount_0\/q
Path End       : \RECIBE:BUART:rx_state_0\/main_11
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13034207p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3950
-------------------------------------   ---- 
End-of-path arrival time (ps)           3950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:pollcount_0\/q       macrocell21   1250   1250  13027074  RISE       1
\RECIBE:BUART:rx_state_0\/main_11  macrocell14   2700   3950  13034207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:pollcount_0\/q
Path End       : \RECIBE:BUART:pollcount_0\/main_9
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13034212p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:pollcount_0\/q       macrocell21   1250   1250  13027074  RISE       1
\RECIBE:BUART:pollcount_0\/main_9  macrocell21   2694   3944  13034212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:pollcount_0\/q
Path End       : \RECIBE:BUART:rx_status_3\/main_7
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 13034212p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:pollcount_0\/q       macrocell21   1250   1250  13027074  RISE       1
\RECIBE:BUART:rx_status_3\/main_7  macrocell23   2694   3944  13034212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:pollcount_1\/q
Path End       : \RECIBE:BUART:pollcount_1\/main_8
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13034613p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:pollcount_1\/q       macrocell20   1250   1250  13028391  RISE       1
\RECIBE:BUART:pollcount_1\/main_8  macrocell20   2293   3543  13034613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_1
Path End       : \RECIBE:BUART:rx_state_2\/main_0
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13034637p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3520
-------------------------------------   ---- 
End-of-path arrival time (ps)           3520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  13027470  RISE       1
\RECIBE:BUART:rx_state_2\/main_0              macrocell17    2310   3520  13034637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:txn\/q
Path End       : \RECIBE:BUART:txn\/main_1
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13034661p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:txn\/q       macrocell12   1250   1250  13034661  RISE       1
\RECIBE:BUART:txn\/main_1  macrocell12   2246   3496  13034661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_load_fifo\/q
Path End       : \RECIBE:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RECIBE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034963p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3130
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_load_fifo\/q            macrocell15     1250   1250  13029760  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2324   3574  13034963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_status_3\/q
Path End       : \RECIBE:BUART:sRX:RxSts\/status_3
Capture Clock  : \RECIBE:BUART:sRX:RxSts\/clock
Path slack     : 13037052p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4115
-------------------------------------   ---- 
End-of-path arrival time (ps)           4115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_status_3\/q       macrocell23    1250   1250  13037052  RISE       1
\RECIBE:BUART:sRX:RxSts\/status_3  statusicell1   2865   4115  13037052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxSts\/clock                             statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

