git clone --depth 1 --no-tags https://github.com/mfkiwl/FPGA-CSAT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587417495
git clone --depth 1 --no-tags https://github.com/Razias2k/Snake-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587989476
git clone --depth 1 --no-tags https://github.com/KanishR1/keypad_scanner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583829249
git clone --depth 1 --no-tags https://github.com/jeshraghian/test-sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583876049
git clone --depth 1 --no-tags https://github.com/kartik2340/mychipksk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587808613
git clone --depth 1 --no-tags https://github.com/skibo/PetVideoSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586095085
git clone --depth 1 --no-tags https://github.com/canh25xp/RISC-SPM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588823863
git clone --depth 1 --no-tags https://github.com/omkarpatil06/university_courses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584412230
git clone --depth 1 --no-tags https://github.com/UCR-CS161L/Lab01-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584561248
git clone --depth 1 --no-tags https://github.com/Jianglai-0023/CPU_test_forOJ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584285213
git clone --depth 1 --no-tags https://github.com/simgeozlemsarp/alu-tasar-m-kodlar-m.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585883618
git clone --depth 1 --no-tags https://github.com/HawkPhantom/Caravel_SHA3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583928704
git clone --depth 1 --no-tags https://github.com/pankajverma31/pankaj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584428816
git clone --depth 1 --no-tags https://github.com/Shazarulislam/RTL-Coding-Behavioral-Level.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584455161
git clone --depth 1 --no-tags https://github.com/DhamuDynamic/Pipeling_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584480807
git clone --depth 1 --no-tags https://github.com/ucrdrk/Lab01-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584944488
git clone --depth 1 --no-tags https://github.com/1820031-CPE/Verilog-Activities.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586532166
git clone --depth 1 --no-tags https://github.com/LauYeeYu/RV32I-CPU-sim-OJ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586189614
git clone --depth 1 --no-tags https://github.com/andrewson97/Trafic-light-control-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588086115
git clone --depth 1 --no-tags https://github.com/saicharan0112/calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589223008
git clone --depth 1 --no-tags https://github.com/Intubun/inverter_iverilog_demo_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589254670
git clone --depth 1 --no-tags https://github.com/Bun-chan/NIOS_II_OK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589513162
git clone --depth 1 --no-tags https://github.com/NickSica/ECEC574.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586912051
git clone --depth 1 --no-tags https://github.com/vikasbansal97/Signed3DigitBCDAdderSubtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586994239
git clone --depth 1 --no-tags https://github.com/rohanraaj2/Frog-Hunter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585229386
git clone --depth 1 --no-tags https://github.com/110321071/mora-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586765954
git clone --depth 1 --no-tags https://github.com/ErfanMomeniii/verilogLearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586480534
git clone --depth 1 --no-tags https://github.com/Devil-SX/fpgaEx1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586895931
git clone --depth 1 --no-tags https://github.com/FQuental/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586403424
git clone --depth 1 --no-tags https://github.com/Haritha-tadepalli/Content-Addressable-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588000888
git clone --depth 1 --no-tags https://github.com/GuoxiaoLiu/CLB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589094230
git clone --depth 1 --no-tags https://github.com/PINHAO-TUNG/NYCU-ICLAB-2022FALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589097745
git clone --depth 1 --no-tags https://github.com/sabihdordab/tic-tac-toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589025708
git clone --depth 1 --no-tags https://github.com/0abhinav007/squarer-3bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588431705
git clone --depth 1 --no-tags https://github.com/TristoneLee/RISCV_TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588596484
git clone --depth 1 --no-tags https://github.com/dineshannayya/uart2spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587586816
git clone --depth 1 --no-tags https://github.com/ruth561/riscv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587693788
git clone --depth 1 --no-tags https://github.com/yijinguo/RISCV_CPU_Submit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587392111
git clone --depth 1 --no-tags https://github.com/erenizgi/fourBitAdderSubtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585159544
git clone --depth 1 --no-tags https://github.com/ACVenkatesh/AXI_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586175323
git clone --depth 1 --no-tags https://github.com/shubhamgarg1299/picorv32a_openlane_sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587048450
git clone --depth 1 --no-tags https://github.com/rhit-adlerbn/CSSE232-2223b-02-Team4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587139114
git clone --depth 1 --no-tags https://github.com/rbchipscan/intro_to_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587053361
git clone --depth 1 --no-tags https://github.com/NAMenodiado/HDL-Based-Rhythm-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586864576
git clone --depth 1 --no-tags https://github.com/shubhamgarg1299/Full_Subtractor_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584306236
git clone --depth 1 --no-tags https://github.com/shubhamgarg1299/Demux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586506964
git clone --depth 1 --no-tags https://github.com/TanveerKahlon/Verilog_vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586571535
git clone --depth 1 --no-tags https://github.com/Melanotaure/Z80-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586529518
git clone --depth 1 --no-tags https://github.com/AydoganArslantash/32-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586278954
git clone --depth 1 --no-tags https://github.com/alpier9/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586291960
git clone --depth 1 --no-tags https://github.com/ianlin26/FPGA-Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586710849
git clone --depth 1 --no-tags https://github.com/danfbrowne/DigitalSystemsDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585364024
git clone --depth 1 --no-tags https://github.com/Tower-FPGA/packet_chopper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584756433
git clone --depth 1 --no-tags https://github.com/seijirom/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585542073
git clone --depth 1 --no-tags https://github.com/Hossam-Sayed/architecture-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585663864
git clone --depth 1 --no-tags https://github.com/kaylanw4/final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585778248
git clone --depth 1 --no-tags https://github.com/Subhajit009iitr/Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588531125
git clone --depth 1 --no-tags https://github.com/Listener4031/CPU2022_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588630519
git clone --depth 1 --no-tags https://github.com/Terence1219/nycu-2022-fall-computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588640403
git clone --depth 1 --no-tags https://github.com/paul86992/IC-Design-Contest-2021-Group-B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587786657
git clone --depth 1 --no-tags https://github.com/DelPro123/traffic-light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588115079
git clone --depth 1 --no-tags https://github.com/CCCCCCCChou/digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588150073
git clone --depth 1 --no-tags https://github.com/dxlnr/morphgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588304265
git clone --depth 1 --no-tags https://github.com/mfallon90-old/synth_git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588273098
git clone --depth 1 --no-tags https://github.com/kamiki2363/EESM5020_Embedded-System-Engineer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588185356
git clone --depth 1 --no-tags https://github.com/djkabutar/fpga_miner_mipi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589542948
git clone --depth 1 --no-tags https://github.com/abcsml/SDRAMController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588850353
git clone --depth 1 --no-tags https://github.com/hannahlila04/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584077515
git clone --depth 1 --no-tags https://github.com/mohammadhasanloo/CAD-CA1-Permutation-Function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583964402
git clone --depth 1 --no-tags https://github.com/Mehul-Kumar-Sahoo/Frequency_Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584155449
git clone --depth 1 --no-tags https://github.com/itsubaidrehman/RTL-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584301650
git clone --depth 1 --no-tags https://github.com/suraj-2306/ProcessorDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589123073
git clone --depth 1 --no-tags https://github.com/rythlm/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589380247
git clone --depth 1 --no-tags https://github.com/EdenAnto/Calculator_IntelChallange2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585132520
git clone --depth 1 --no-tags https://github.com/yinghuaxia/Simple-Proccessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588128933
git clone --depth 1 --no-tags https://github.com/namu00/RISC-V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584086061
git clone --depth 1 --no-tags https://github.com/mattvenn/project5-walkthrough-mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584725863
git clone --depth 1 --no-tags https://github.com/ESN2022/LOUGHLIMI_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585170707
git clone --depth 1 --no-tags https://github.com/erenizgi/counterDandJK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585160178
git clone --depth 1 --no-tags https://github.com/burntchow/Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583986189
git clone --depth 1 --no-tags https://github.com/mstfcaglar/VHDL-Verilog-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583999951
git clone --depth 1 --no-tags https://github.com/Ghospicer/VerySimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584002085
git clone --depth 1 --no-tags https://github.com/Shazarulislam/RTL-Coding-Data-Flow-Level.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584069706
git clone --depth 1 --no-tags https://github.com/debashish101tech/Multiplier_with_data_and_control_path.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584315030
git clone --depth 1 --no-tags https://github.com/ESN2022/El-Wasmi_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588564035
git clone --depth 1 --no-tags https://github.com/Subhajit009iitr/Pipelined_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588522956
git clone --depth 1 --no-tags https://github.com/plutonh/CS_Class_tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588443314
git clone --depth 1 --no-tags https://github.com/Rezajahani8x/MIPS-Processor-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586198468
git clone --depth 1 --no-tags https://github.com/MohamedAdel0301/Arch-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585664658
git clone --depth 1 --no-tags https://github.com/X-HUXI/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586157050
git clone --depth 1 --no-tags https://github.com/109321001/rockpapersistor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587094827
git clone --depth 1 --no-tags https://github.com/HakeemOS/FullAdder4Bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587056571
git clone --depth 1 --no-tags https://github.com/Onkar-Joshi/Dynamic-Pattern-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585407598
git clone --depth 1 --no-tags https://github.com/Ah-nasr/Architecture_project_APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585641464
git clone --depth 1 --no-tags https://github.com/clyee0807/Pinball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586168453
