****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s9234
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:10 2023
****************************************


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: DFF_27/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.16 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1310/Y (NAND4X1_RVT)                    0.22       2.48 f
  U1356/Y (AO21X1_RVT)                     0.11       2.59 f
  U1279/Y (INVX0_RVT)                      0.09       2.68 r
  U1117/Y (AND4X1_RVT)                     0.21       2.89 r
  U1358/Y (NAND3X0_RVT)                    0.12       3.01 f
  U1028/Y (INVX0_RVT)                      0.21       3.22 r
  U1487/Y (AOI222X1_RVT)                   1.00       4.22 f
  U1491/Y (NAND4X0_RVT)                    0.05       4.27 r
  DFF_27/q_reg/D (DFFX1_RVT)               0.01       4.29 r
  data arrival time                                   4.29

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_27/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.29
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.99


  Startpoint: g314 (input port clocked by ideal_clock1)
  Endpoint: DFF_106/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g314 (in)                                0.00       2.00 f
  U1524/Y (INVX0_RVT)                      0.33       2.33 r
  U1525/Y (NAND3X0_RVT)                    0.20       2.53 f
  U1526/Y (NAND2X0_RVT)                    0.32       2.85 r
  U1008/Y (INVX0_RVT)                      0.25       3.10 f
  U1540/Y (NAND3X0_RVT)                    0.51       3.61 r
  U1010/Y (INVX0_RVT)                      0.15       3.76 f
  U1778/Y (NAND2X0_RVT)                    0.05       3.82 r
  U1779/Y (MUX21X1_RVT)                    0.14       3.95 r
  U1098/Y (AOI21X1_RVT)                    0.11       4.06 f
  U1097/Y (XNOR2X1_RVT)                    0.12       4.18 r
  U882/Y (AO21X1_RVT)                      0.08       4.27 r
  DFF_106/q_reg/D (DFFX1_RVT)              0.01       4.28 r
  data arrival time                                   4.28

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_106/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.28
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.98


  Startpoint: g639 (input port clocked by ideal_clock1)
  Endpoint: DFF_151/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g639 (in)                                0.00       2.00 r
  U1671/Y (INVX0_RVT)                      1.61       3.61 f
  U1672/Y (AO21X1_RVT)                     0.10       3.71 f
  U1038/Y (INVX0_RVT)                      0.10       3.80 r
  U1700/Y (OA21X1_RVT)                     0.46       4.26 r
  DFF_151/q_reg/D (DFFX1_RVT)              0.01       4.27 r
  data arrival time                                   4.27

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_151/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.27
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.97


  Startpoint: g639 (input port clocked by ideal_clock1)
  Endpoint: DFF_88/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g639 (in)                                0.00       2.00 r
  U1671/Y (INVX0_RVT)                      1.61       3.61 f
  U1672/Y (AO21X1_RVT)                     0.10       3.71 f
  U1038/Y (INVX0_RVT)                      0.10       3.80 r
  U1796/Y (AND3X1_RVT)                     0.46       4.26 r
  DFF_88/q_reg/D (DFFX1_RVT)               0.01       4.27 r
  data arrival time                                   4.27

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_88/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.27
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.97


  Startpoint: g639 (input port clocked by ideal_clock1)
  Endpoint: DFF_158/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g639 (in)                                0.00       2.00 r
  U1671/Y (INVX0_RVT)                      1.61       3.61 f
  U1672/Y (AO21X1_RVT)                     0.10       3.71 f
  U1038/Y (INVX0_RVT)                      0.10       3.80 r
  U1695/Y (AND3X1_RVT)                     0.46       4.26 r
  DFF_158/q_reg/D (DFFX1_RVT)              0.01       4.27 r
  data arrival time                                   4.27

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_158/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.27
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.97


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: DFF_63/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.16 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1310/Y (NAND4X1_RVT)                    0.22       2.48 f
  U1356/Y (AO21X1_RVT)                     0.11       2.59 f
  U1279/Y (INVX0_RVT)                      0.09       2.68 r
  U1117/Y (AND4X1_RVT)                     0.21       2.89 r
  U1358/Y (NAND3X0_RVT)                    0.12       3.01 f
  U1028/Y (INVX0_RVT)                      0.21       3.22 r
  U1458/Y (AOI222X1_RVT)                   0.98       4.20 f
  U1463/Y (NAND4X0_RVT)                    0.05       4.25 r
  DFF_63/q_reg/D (DFFX1_RVT)               0.01       4.26 r
  data arrival time                                   4.26

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_63/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.26
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.96


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: DFF_186/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.16 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1310/Y (NAND4X1_RVT)                    0.22       2.48 f
  U1356/Y (AO21X1_RVT)                     0.11       2.59 f
  U1279/Y (INVX0_RVT)                      0.09       2.68 r
  U1117/Y (AND4X1_RVT)                     0.21       2.89 r
  U1358/Y (NAND3X0_RVT)                    0.12       3.01 f
  U1028/Y (INVX0_RVT)                      0.21       3.22 r
  U1408/Y (AOI222X1_RVT)                   0.98       4.20 f
  U1414/Y (NAND4X0_RVT)                    0.05       4.25 r
  DFF_186/q_reg/D (DFFX1_RVT)              0.01       4.26 r
  data arrival time                                   4.26

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_186/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.26
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.96


  Startpoint: g639 (input port clocked by ideal_clock1)
  Endpoint: DFF_189/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g639 (in)                                0.00       2.00 r
  U1671/Y (INVX0_RVT)                      1.61       3.61 f
  U1672/Y (AO21X1_RVT)                     0.10       3.71 f
  U1038/Y (INVX0_RVT)                      0.10       3.80 r
  U1673/Y (AND2X1_RVT)                     0.45       4.25 r
  DFF_189/q_reg/D (DFFX1_RVT)              0.01       4.27 r
  data arrival time                                   4.27

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_189/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.04       2.31
  data required time                                  2.31
  ---------------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -4.27
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.96


  Startpoint: g94 (input port clocked by ideal_clock1)
  Endpoint: DFF_136/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g94 (in)                                 0.00       2.00 r
  U1563/Y (INVX0_RVT)                      0.08       2.08 f
  U1574/Y (NAND3X0_RVT)                    0.28       2.36 r
  U1025/Y (INVX0_RVT)                      0.09       2.45 f
  U1575/Y (AO21X1_RVT)                     0.10       2.55 f
  U859/Y (MUX21X1_RVT)                     0.15       2.70 f
  U1024/Y (INVX0_RVT)                      0.32       3.01 r
  U1579/Y (NAND4X0_RVT)                    0.11       3.12 f
  U1023/Y (INVX0_RVT)                      0.10       3.22 r
  U1581/Y (AND2X1_RVT)                     0.11       3.33 r
  U1582/Y (MUX21X1_RVT)                    0.09       3.42 r
  U1585/Y (NAND3X0_RVT)                    0.10       3.52 f
  U1589/Y (NAND2X0_RVT)                    0.06       3.58 r
  U1022/Y (AND4X1_RVT)                     0.16       3.74 r
  U905/Y (NBUFFX2_RVT)                     0.31       4.05 r
  U867/Y (AO21X1_RVT)                      0.18       4.23 r
  DFF_136/q_reg/D (DFFX1_RVT)              0.01       4.24 r
  data arrival time                                   4.24

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_136/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.24
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.94


  Startpoint: g94 (input port clocked by ideal_clock1)
  Endpoint: DFF_130/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g94 (in)                                 0.00       2.00 r
  U1563/Y (INVX0_RVT)                      0.08       2.08 f
  U1574/Y (NAND3X0_RVT)                    0.28       2.36 r
  U1025/Y (INVX0_RVT)                      0.09       2.45 f
  U1575/Y (AO21X1_RVT)                     0.10       2.55 f
  U859/Y (MUX21X1_RVT)                     0.15       2.70 f
  U1024/Y (INVX0_RVT)                      0.32       3.01 r
  U1579/Y (NAND4X0_RVT)                    0.11       3.12 f
  U1023/Y (INVX0_RVT)                      0.10       3.22 r
  U1581/Y (AND2X1_RVT)                     0.11       3.33 r
  U1582/Y (MUX21X1_RVT)                    0.09       3.42 r
  U1585/Y (NAND3X0_RVT)                    0.10       3.52 f
  U1589/Y (NAND2X0_RVT)                    0.06       3.58 r
  U1022/Y (AND4X1_RVT)                     0.16       3.74 r
  U905/Y (NBUFFX2_RVT)                     0.31       4.05 r
  U906/Y (AO21X1_RVT)                      0.18       4.23 r
  DFF_130/q_reg/D (DFFX1_RVT)              0.01       4.24 r
  data arrival time                                   4.24

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_130/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.24
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.94


  Startpoint: g94 (input port clocked by ideal_clock1)
  Endpoint: DFF_29/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g94 (in)                                 0.00       2.00 r
  U1563/Y (INVX0_RVT)                      0.08       2.08 f
  U1574/Y (NAND3X0_RVT)                    0.28       2.36 r
  U1025/Y (INVX0_RVT)                      0.09       2.45 f
  U1575/Y (AO21X1_RVT)                     0.10       2.55 f
  U859/Y (MUX21X1_RVT)                     0.15       2.70 f
  U1024/Y (INVX0_RVT)                      0.32       3.01 r
  U1579/Y (NAND4X0_RVT)                    0.11       3.12 f
  U1023/Y (INVX0_RVT)                      0.10       3.22 r
  U1581/Y (AND2X1_RVT)                     0.11       3.33 r
  U1582/Y (MUX21X1_RVT)                    0.09       3.42 r
  U1585/Y (NAND3X0_RVT)                    0.10       3.52 f
  U1589/Y (NAND2X0_RVT)                    0.06       3.58 r
  U1022/Y (AND4X1_RVT)                     0.16       3.74 r
  U905/Y (NBUFFX2_RVT)                     0.31       4.05 r
  U877/Y (AO21X1_RVT)                      0.18       4.23 r
  DFF_29/q_reg/D (DFFX1_RVT)               0.01       4.24 r
  data arrival time                                   4.24

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_29/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.24
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.94


  Startpoint: g639 (input port clocked by ideal_clock1)
  Endpoint: DFF_83/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g639 (in)                                0.00       2.00 r
  U1671/Y (INVX0_RVT)                      1.61       3.61 f
  U1672/Y (AO21X1_RVT)                     0.10       3.71 f
  U1038/Y (INVX0_RVT)                      0.10       3.80 r
  U1799/Y (NAND2X0_RVT)                    0.43       4.23 f
  DFF_83/q_reg/D (DFFX1_RVT)               0.01       4.25 f
  data arrival time                                   4.25

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_83/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.03       2.32
  data required time                                  2.32
  ---------------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -4.25
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.92


  Startpoint: g314 (input port clocked by ideal_clock1)
  Endpoint: DFF_206/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g314 (in)                                0.00       2.00 f
  U1524/Y (INVX0_RVT)                      0.33       2.33 r
  U1525/Y (NAND3X0_RVT)                    0.20       2.53 f
  U1526/Y (NAND2X0_RVT)                    0.32       2.85 r
  U1554/Y (MUX21X1_RVT)                    0.28       3.13 r
  U1263/Y (AND3X1_RVT)                     0.08       3.21 r
  U1262/Y (OA21X1_RVT)                     0.09       3.30 r
  U1266/Y (INVX0_RVT)                      0.09       3.39 f
  U1265/Y (INVX0_RVT)                      0.16       3.54 r
  U860/Y (AND3X1_RVT)                      0.11       3.65 r
  U1556/Y (NAND3X0_RVT)                    0.07       3.72 f
  U1268/Y (INVX0_RVT)                      0.10       3.82 r
  U953/Y (NBUFFX2_RVT)                     0.19       4.01 r
  U868/Y (AO21X1_RVT)                      0.18       4.19 r
  DFF_206/q_reg/D (DFFX1_RVT)              0.01       4.20 r
  data arrival time                                   4.20

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_206/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.20
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.90


  Startpoint: g314 (input port clocked by ideal_clock1)
  Endpoint: DFF_12/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g314 (in)                                0.00       2.00 f
  U1524/Y (INVX0_RVT)                      0.33       2.33 r
  U1525/Y (NAND3X0_RVT)                    0.20       2.53 f
  U1526/Y (NAND2X0_RVT)                    0.32       2.85 r
  U1554/Y (MUX21X1_RVT)                    0.28       3.13 r
  U1263/Y (AND3X1_RVT)                     0.08       3.21 r
  U1262/Y (OA21X1_RVT)                     0.09       3.30 r
  U1266/Y (INVX0_RVT)                      0.09       3.39 f
  U1265/Y (INVX0_RVT)                      0.16       3.54 r
  U860/Y (AND3X1_RVT)                      0.11       3.65 r
  U1556/Y (NAND3X0_RVT)                    0.07       3.72 f
  U1268/Y (INVX0_RVT)                      0.10       3.82 r
  U952/Y (NBUFFX2_RVT)                     0.19       4.01 r
  U876/Y (AO21X1_RVT)                      0.18       4.19 r
  DFF_12/q_reg/D (DFFX1_RVT)               0.01       4.20 r
  data arrival time                                   4.20

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_12/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.20
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.90


  Startpoint: g314 (input port clocked by ideal_clock1)
  Endpoint: DFF_65/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g314 (in)                                0.00       2.00 f
  U1524/Y (INVX0_RVT)                      0.33       2.33 r
  U1525/Y (NAND3X0_RVT)                    0.20       2.53 f
  U1526/Y (NAND2X0_RVT)                    0.32       2.85 r
  U1554/Y (MUX21X1_RVT)                    0.28       3.13 r
  U1263/Y (AND3X1_RVT)                     0.08       3.21 r
  U1262/Y (OA21X1_RVT)                     0.09       3.30 r
  U1266/Y (INVX0_RVT)                      0.09       3.39 f
  U1265/Y (INVX0_RVT)                      0.16       3.54 r
  U860/Y (AND3X1_RVT)                      0.11       3.65 r
  U1556/Y (NAND3X0_RVT)                    0.07       3.72 f
  U1268/Y (INVX0_RVT)                      0.10       3.82 r
  U952/Y (NBUFFX2_RVT)                     0.19       4.01 r
  U866/Y (AO21X1_RVT)                      0.18       4.19 r
  DFF_65/q_reg/D (DFFX1_RVT)               0.01       4.20 r
  data arrival time                                   4.20

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_65/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.20
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.90


  Startpoint: g314 (input port clocked by ideal_clock1)
  Endpoint: DFF_150/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g314 (in)                                0.00       2.00 f
  U1524/Y (INVX0_RVT)                      0.33       2.33 r
  U1525/Y (NAND3X0_RVT)                    0.20       2.53 f
  U1526/Y (NAND2X0_RVT)                    0.32       2.85 r
  U1554/Y (MUX21X1_RVT)                    0.28       3.13 r
  U1263/Y (AND3X1_RVT)                     0.08       3.21 r
  U1262/Y (OA21X1_RVT)                     0.09       3.30 r
  U1266/Y (INVX0_RVT)                      0.09       3.39 f
  U1265/Y (INVX0_RVT)                      0.16       3.54 r
  U860/Y (AND3X1_RVT)                      0.11       3.65 r
  U1556/Y (NAND3X0_RVT)                    0.07       3.72 f
  U1268/Y (INVX0_RVT)                      0.10       3.82 r
  U952/Y (NBUFFX2_RVT)                     0.19       4.01 r
  U884/Y (AO21X1_RVT)                      0.18       4.19 r
  DFF_150/q_reg/D (DFFX1_RVT)              0.01       4.20 r
  data arrival time                                   4.20

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_150/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.20
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.90


  Startpoint: g314 (input port clocked by ideal_clock1)
  Endpoint: DFF_155/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g314 (in)                                0.00       2.00 f
  U1524/Y (INVX0_RVT)                      0.33       2.33 r
  U1525/Y (NAND3X0_RVT)                    0.20       2.53 f
  U1526/Y (NAND2X0_RVT)                    0.32       2.85 r
  U1554/Y (MUX21X1_RVT)                    0.28       3.13 r
  U1263/Y (AND3X1_RVT)                     0.08       3.21 r
  U1262/Y (OA21X1_RVT)                     0.09       3.30 r
  U1266/Y (INVX0_RVT)                      0.09       3.39 f
  U1265/Y (INVX0_RVT)                      0.16       3.54 r
  U860/Y (AND3X1_RVT)                      0.11       3.65 r
  U1556/Y (NAND3X0_RVT)                    0.07       3.72 f
  U1268/Y (INVX0_RVT)                      0.10       3.82 r
  U953/Y (NBUFFX2_RVT)                     0.19       4.01 r
  U885/Y (AO21X1_RVT)                      0.18       4.19 r
  DFF_155/q_reg/D (DFFX1_RVT)              0.01       4.20 r
  data arrival time                                   4.20

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_155/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.20
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.90


  Startpoint: g314 (input port clocked by ideal_clock1)
  Endpoint: DFF_210/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g314 (in)                                0.00       2.00 f
  U1524/Y (INVX0_RVT)                      0.33       2.33 r
  U1525/Y (NAND3X0_RVT)                    0.20       2.53 f
  U1526/Y (NAND2X0_RVT)                    0.32       2.85 r
  U1554/Y (MUX21X1_RVT)                    0.28       3.13 r
  U1263/Y (AND3X1_RVT)                     0.08       3.21 r
  U1262/Y (OA21X1_RVT)                     0.09       3.30 r
  U1266/Y (INVX0_RVT)                      0.09       3.39 f
  U1265/Y (INVX0_RVT)                      0.16       3.54 r
  U860/Y (AND3X1_RVT)                      0.11       3.65 r
  U1556/Y (NAND3X0_RVT)                    0.07       3.72 f
  U1268/Y (INVX0_RVT)                      0.10       3.82 r
  U953/Y (NBUFFX2_RVT)                     0.19       4.01 r
  U891/Y (AO21X1_RVT)                      0.18       4.19 r
  DFF_210/q_reg/D (DFFX1_RVT)              0.01       4.20 r
  data arrival time                                   4.20

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_210/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.20
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.90


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: DFF_167/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.16 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1310/Y (NAND4X1_RVT)                    0.22       2.48 f
  U1356/Y (AO21X1_RVT)                     0.11       2.59 f
  U1279/Y (INVX0_RVT)                      0.09       2.68 r
  U1117/Y (AND4X1_RVT)                     0.21       2.89 r
  U1358/Y (NAND3X0_RVT)                    0.12       3.01 f
  U1028/Y (INVX0_RVT)                      0.21       3.22 r
  U1420/Y (NAND2X0_RVT)                    0.91       4.13 f
  U886/Y (NAND4X0_RVT)                     0.06       4.18 r
  DFF_167/q_reg/D (DFFX1_RVT)              0.01       4.20 r
  data arrival time                                   4.20

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_167/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.20
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.90


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: DFF_79/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.16 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1310/Y (NAND4X1_RVT)                    0.22       2.48 f
  U1356/Y (AO21X1_RVT)                     0.11       2.59 f
  U1279/Y (INVX0_RVT)                      0.09       2.68 r
  U1117/Y (AND4X1_RVT)                     0.21       2.89 r
  U1358/Y (NAND3X0_RVT)                    0.12       3.01 f
  U1028/Y (INVX0_RVT)                      0.21       3.22 r
  U1444/Y (NAND2X0_RVT)                    0.91       4.13 f
  U879/Y (NAND4X0_RVT)                     0.06       4.18 r
  DFF_79/q_reg/D (DFFX1_RVT)               0.01       4.20 r
  data arrival time                                   4.20

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_79/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.20
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.90


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s9234
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:10 2023
****************************************


  Startpoint: DFF_169/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_27/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  U981/Y (INVX1_RVT)                       0.05       0.62 r
  U1037/Y (INVX1_RVT)                      0.23       0.85 f
  U1355/Y (INVX0_RVT)                      0.89       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.73       2.48 f
  U1356/Y (AO21X1_RVT)                     0.11       2.58 f
  U1279/Y (INVX0_RVT)                      0.09       2.67 r
  U1117/Y (AND4X1_RVT)                     0.21       2.88 r
  U1358/Y (NAND3X0_RVT)                    0.12       3.01 f
  U1028/Y (INVX0_RVT)                      0.21       3.21 r
  U1487/Y (AOI222X1_RVT)                   1.00       4.22 f
  U1491/Y (NAND4X0_RVT)                    0.05       4.27 r
  DFF_27/q_reg/D (DFFX1_RVT)               0.01       4.28 r
  data arrival time                                   4.28

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_27/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.28
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.98


  Startpoint: DFF_169/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_63/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  U981/Y (INVX1_RVT)                       0.05       0.62 r
  U1037/Y (INVX1_RVT)                      0.23       0.85 f
  U1355/Y (INVX0_RVT)                      0.89       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.73       2.48 f
  U1356/Y (AO21X1_RVT)                     0.11       2.58 f
  U1279/Y (INVX0_RVT)                      0.09       2.67 r
  U1117/Y (AND4X1_RVT)                     0.21       2.88 r
  U1358/Y (NAND3X0_RVT)                    0.12       3.01 f
  U1028/Y (INVX0_RVT)                      0.21       3.21 r
  U1458/Y (AOI222X1_RVT)                   0.98       4.19 f
  U1463/Y (NAND4X0_RVT)                    0.05       4.24 r
  DFF_63/q_reg/D (DFFX1_RVT)               0.01       4.26 r
  data arrival time                                   4.26

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_63/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.26
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.96


  Startpoint: DFF_169/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_186/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  U981/Y (INVX1_RVT)                       0.05       0.62 r
  U1037/Y (INVX1_RVT)                      0.23       0.85 f
  U1355/Y (INVX0_RVT)                      0.89       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.73       2.48 f
  U1356/Y (AO21X1_RVT)                     0.11       2.58 f
  U1279/Y (INVX0_RVT)                      0.09       2.67 r
  U1117/Y (AND4X1_RVT)                     0.21       2.88 r
  U1358/Y (NAND3X0_RVT)                    0.12       3.01 f
  U1028/Y (INVX0_RVT)                      0.21       3.21 r
  U1408/Y (AOI222X1_RVT)                   0.98       4.19 f
  U1414/Y (NAND4X0_RVT)                    0.05       4.24 r
  DFF_186/q_reg/D (DFFX1_RVT)              0.01       4.25 r
  data arrival time                                   4.25

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_186/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.25
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.96


  Startpoint: DFF_169/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_167/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  U981/Y (INVX1_RVT)                       0.05       0.62 r
  U1037/Y (INVX1_RVT)                      0.23       0.85 f
  U1355/Y (INVX0_RVT)                      0.89       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.73       2.48 f
  U1356/Y (AO21X1_RVT)                     0.11       2.58 f
  U1279/Y (INVX0_RVT)                      0.09       2.67 r
  U1117/Y (AND4X1_RVT)                     0.21       2.88 r
  U1358/Y (NAND3X0_RVT)                    0.12       3.01 f
  U1028/Y (INVX0_RVT)                      0.21       3.21 r
  U1420/Y (NAND2X0_RVT)                    0.91       4.12 f
  U886/Y (NAND4X0_RVT)                     0.06       4.18 r
  DFF_167/q_reg/D (DFFX1_RVT)              0.01       4.19 r
  data arrival time                                   4.19

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_167/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.19
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.89


  Startpoint: DFF_169/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_79/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  U981/Y (INVX1_RVT)                       0.05       0.62 r
  U1037/Y (INVX1_RVT)                      0.23       0.85 f
  U1355/Y (INVX0_RVT)                      0.89       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.73       2.48 f
  U1356/Y (AO21X1_RVT)                     0.11       2.58 f
  U1279/Y (INVX0_RVT)                      0.09       2.67 r
  U1117/Y (AND4X1_RVT)                     0.21       2.88 r
  U1358/Y (NAND3X0_RVT)                    0.12       3.01 f
  U1028/Y (INVX0_RVT)                      0.21       3.21 r
  U1444/Y (NAND2X0_RVT)                    0.91       4.12 f
  U879/Y (NAND4X0_RVT)                     0.06       4.18 r
  DFF_79/q_reg/D (DFFX1_RVT)               0.01       4.19 r
  data arrival time                                   4.19

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_79/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.19
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.89


  Startpoint: DFF_169/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_90/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  U981/Y (INVX1_RVT)                       0.05       0.62 r
  U1037/Y (INVX1_RVT)                      0.23       0.85 f
  U1355/Y (INVX0_RVT)                      0.89       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.73       2.48 f
  U1356/Y (AO21X1_RVT)                     0.11       2.58 f
  U1279/Y (INVX0_RVT)                      0.09       2.67 r
  U1117/Y (AND4X1_RVT)                     0.21       2.88 r
  U1358/Y (NAND3X0_RVT)                    0.12       3.01 f
  U1028/Y (INVX0_RVT)                      0.21       3.21 r
  U1434/Y (NAND2X0_RVT)                    0.91       4.12 f
  U881/Y (NAND4X0_RVT)                     0.06       4.18 r
  DFF_90/q_reg/D (DFFX1_RVT)               0.01       4.19 r
  data arrival time                                   4.19

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_90/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.19
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.89


  Startpoint: DFF_169/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_187/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  U981/Y (INVX1_RVT)                       0.05       0.62 r
  U1037/Y (INVX1_RVT)                      0.23       0.85 f
  U1355/Y (INVX0_RVT)                      0.89       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.73       2.48 f
  U1356/Y (AO21X1_RVT)                     0.11       2.58 f
  U1279/Y (INVX0_RVT)                      0.09       2.67 r
  U1117/Y (AND4X1_RVT)                     0.21       2.88 r
  U1358/Y (NAND3X0_RVT)                    0.12       3.01 f
  U1028/Y (INVX0_RVT)                      0.21       3.21 r
  U1359/Y (NAND2X0_RVT)                    0.91       4.12 f
  U887/Y (NAND4X0_RVT)                     0.06       4.18 r
  DFF_187/q_reg/D (DFFX1_RVT)              0.01       4.19 r
  data arrival time                                   4.19

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_187/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.19
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.89


  Startpoint: DFF_169/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_44/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U981/Y (INVX1_RVT)                       0.05       0.61 f
  U1037/Y (INVX1_RVT)                      0.23       0.84 r
  U1355/Y (INVX0_RVT)                      0.91       1.75 f
  U1310/Y (NAND4X1_RVT)                    0.73       2.48 r
  U1356/Y (AO21X1_RVT)                     0.11       2.59 r
  U1278/Y (OR3X1_RVT)                      0.13       2.71 r
  U1307/Y (INVX0_RVT)                      0.08       2.79 f
  U1301/Y (AND2X1_RVT)                     0.07       2.86 f
  U1119/Y (AND3X1_RVT)                     0.19       3.05 f
  U1299/Y (INVX0_RVT)                      0.10       3.15 r
  U935/Y (NAND3X0_RVT)                     0.30       3.45 f
  U928/Y (OR3X2_RVT)                       0.25       3.70 f
  U872/Y (OA21X1_RVT)                      0.19       3.88 f
  U1469/Y (OA221X1_RVT)                    0.07       3.96 f
  U1306/Y (NAND2X0_RVT)                    0.05       4.01 r
  DFF_44/q_reg/D (DFFX1_RVT)               0.01       4.02 r
  data arrival time                                   4.02

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_44/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.02
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.72


  Startpoint: DFF_201/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_119/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_201/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_201/q_reg/Q (DFFX1_RVT)              0.18       0.58 r
  U1195/Y (NAND2X0_RVT)                    0.67       1.25 f
  U1500/Y (INVX0_RVT)                      0.28       1.53 r
  U1201/Y (NAND2X0_RVT)                    0.09       1.63 f
  U968/Y (INVX0_RVT)                       0.09       1.72 r
  U1198/Y (NAND2X0_RVT)                    0.10       1.82 f
  U1348/Y (INVX0_RVT)                      0.16       1.97 r
  U1349/Y (NAND3X0_RVT)                    0.10       2.08 f
  U1350/Y (NAND2X0_RVT)                    0.12       2.20 r
  U1083/Y (NAND2X0_RVT)                    0.25       2.44 f
  U994/Y (OA21X2_RVT)                      0.48       2.92 f
  U1337/Y (AO221X1_RVT)                    0.14       3.07 f
  U1443/Y (MUX21X1_RVT)                    0.21       3.28 f
  U1014/Y (INVX0_RVT)                      0.09       3.37 r
  U1728/Y (XOR2X1_RVT)                     0.18       3.55 f
  U1731/Y (NAND4X0_RVT)                    0.05       3.61 r
  U1732/Y (AO21X1_RVT)                     0.09       3.70 r
  U1770/Y (MUX21X1_RVT)                    0.09       3.79 r
  DFF_119/q_reg/D (DFFX1_RVT)              0.01       3.80 r
  data arrival time                                   3.80

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_119/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.80
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.50


  Startpoint: DFF_157/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_57/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U1298/Y (XNOR2X1_RVT)                    0.29       0.87 r
  U1327/Y (AND4X1_RVT)                     0.10       0.97 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.09 f
  U1333/Y (INVX0_RVT)                      0.72       1.80 r
  U848/Y (AND3X1_RVT)                      1.32       3.12 r
  U1288/Y (INVX0_RVT)                      0.44       3.57 f
  U1321/Y (AO22X1_RVT)                     0.19       3.76 f
  DFF_57/q_reg/D (DFFX1_RVT)               0.01       3.77 f
  data arrival time                                   3.77

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_57/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.02       2.33
  data required time                                  2.33
  ---------------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -3.77
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.44


  Startpoint: DFF_157/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_77/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U1298/Y (XNOR2X1_RVT)                    0.29       0.87 r
  U1327/Y (AND4X1_RVT)                     0.10       0.97 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.09 f
  U1333/Y (INVX0_RVT)                      0.72       1.80 r
  U848/Y (AND3X1_RVT)                      1.32       3.12 r
  U1288/Y (INVX0_RVT)                      0.44       3.57 f
  U1319/Y (AO22X1_RVT)                     0.19       3.76 f
  DFF_77/q_reg/D (DFFX1_RVT)               0.01       3.77 f
  data arrival time                                   3.77

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_77/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.02       2.33
  data required time                                  2.33
  ---------------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -3.77
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.44


  Startpoint: DFF_157/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_5/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U1298/Y (XNOR2X1_RVT)                    0.29       0.87 r
  U1327/Y (AND4X1_RVT)                     0.10       0.97 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.09 f
  U1333/Y (INVX0_RVT)                      0.72       1.80 r
  U848/Y (AND3X1_RVT)                      1.32       3.12 r
  U1288/Y (INVX0_RVT)                      0.44       3.57 f
  U1326/Y (AO22X1_RVT)                     0.19       3.76 f
  DFF_5/q_reg/D (DFFX1_RVT)                0.01       3.77 f
  data arrival time                                   3.77

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_5/q_reg/CLK (DFFX1_RVT)                         2.35 r
  library setup time                      -0.02       2.33
  data required time                                  2.33
  ---------------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -3.77
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.44


  Startpoint: DFF_157/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_195/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U1298/Y (XNOR2X1_RVT)                    0.29       0.87 r
  U1327/Y (AND4X1_RVT)                     0.10       0.97 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.09 f
  U1333/Y (INVX0_RVT)                      0.72       1.80 r
  U848/Y (AND3X1_RVT)                      1.32       3.12 r
  U1287/Y (INVX0_RVT)                      0.44       3.57 f
  U1318/Y (AO22X1_RVT)                     0.19       3.76 f
  DFF_195/q_reg/D (DFFX1_RVT)              0.01       3.77 f
  data arrival time                                   3.77

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_195/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.02       2.33
  data required time                                  2.33
  ---------------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -3.77
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.44


  Startpoint: DFF_157/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_68/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U1298/Y (XNOR2X1_RVT)                    0.29       0.87 r
  U1327/Y (AND4X1_RVT)                     0.10       0.97 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.09 f
  U1333/Y (INVX0_RVT)                      0.72       1.80 r
  U848/Y (AND3X1_RVT)                      1.32       3.12 r
  U1287/Y (INVX0_RVT)                      0.44       3.57 f
  U1325/Y (AO22X1_RVT)                     0.19       3.76 f
  DFF_68/q_reg/D (DFFX1_RVT)               0.01       3.77 f
  data arrival time                                   3.77

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_68/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.02       2.33
  data required time                                  2.33
  ---------------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -3.77
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.44


  Startpoint: DFF_157/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_96/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U1298/Y (XNOR2X1_RVT)                    0.29       0.87 r
  U1327/Y (AND4X1_RVT)                     0.10       0.97 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.09 f
  U1333/Y (INVX0_RVT)                      0.72       1.80 r
  U848/Y (AND3X1_RVT)                      1.32       3.12 r
  U1287/Y (INVX0_RVT)                      0.44       3.57 f
  U1322/Y (AO22X1_RVT)                     0.19       3.76 f
  DFF_96/q_reg/D (DFFX1_RVT)               0.01       3.77 f
  data arrival time                                   3.77

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_96/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.02       2.33
  data required time                                  2.33
  ---------------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -3.77
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.44


  Startpoint: DFF_157/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_78/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U1298/Y (XNOR2X1_RVT)                    0.29       0.87 r
  U1327/Y (AND4X1_RVT)                     0.10       0.97 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.09 f
  U1333/Y (INVX0_RVT)                      0.72       1.80 r
  U1311/Y (NAND3X2_RVT)                    1.33       3.13 f
  U849/Y (INVX1_RVT)                       0.09       3.23 r
  U1291/Y (INVX1_RVT)                      0.09       3.31 f
  U1292/Y (INVX1_RVT)                      0.10       3.42 r
  U1330/Y (AO22X1_RVT)                     0.31       3.72 r
  DFF_78/q_reg/D (DFFX1_RVT)               0.01       3.74 r
  data arrival time                                   3.74

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_78/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.74
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.43


  Startpoint: DFF_157/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_81/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U1298/Y (XNOR2X1_RVT)                    0.29       0.87 r
  U1327/Y (AND4X1_RVT)                     0.10       0.97 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.09 f
  U1333/Y (INVX0_RVT)                      0.72       1.80 r
  U1311/Y (NAND3X2_RVT)                    1.33       3.13 f
  U849/Y (INVX1_RVT)                       0.09       3.23 r
  U1291/Y (INVX1_RVT)                      0.09       3.31 f
  U1292/Y (INVX1_RVT)                      0.10       3.42 r
  U1324/Y (AO22X1_RVT)                     0.31       3.72 r
  DFF_81/q_reg/D (DFFX1_RVT)               0.01       3.74 r
  data arrival time                                   3.74

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_81/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.74
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.43


  Startpoint: DFF_157/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_163/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U1298/Y (XNOR2X1_RVT)                    0.29       0.87 r
  U1327/Y (AND4X1_RVT)                     0.10       0.97 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.09 f
  U1333/Y (INVX0_RVT)                      0.72       1.80 r
  U1311/Y (NAND3X2_RVT)                    1.33       3.13 f
  U849/Y (INVX1_RVT)                       0.09       3.23 r
  U1291/Y (INVX1_RVT)                      0.09       3.31 f
  U1292/Y (INVX1_RVT)                      0.10       3.42 r
  U1316/Y (AO22X1_RVT)                     0.31       3.72 r
  DFF_163/q_reg/D (DFFX1_RVT)              0.01       3.74 r
  data arrival time                                   3.74

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_163/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.74
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.43


  Startpoint: DFF_157/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_53/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U1298/Y (XNOR2X1_RVT)                    0.29       0.87 r
  U1327/Y (AND4X1_RVT)                     0.10       0.97 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.09 f
  U1333/Y (INVX0_RVT)                      0.72       1.80 r
  U1311/Y (NAND3X2_RVT)                    1.33       3.13 f
  U849/Y (INVX1_RVT)                       0.09       3.23 r
  U1291/Y (INVX1_RVT)                      0.09       3.31 f
  U1293/Y (INVX1_RVT)                      0.10       3.42 r
  U1323/Y (AO22X1_RVT)                     0.30       3.72 r
  DFF_53/q_reg/D (DFFX1_RVT)               0.01       3.73 r
  data arrival time                                   3.73

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_53/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.73
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.43


  Startpoint: DFF_157/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_73/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U1298/Y (XNOR2X1_RVT)                    0.29       0.87 r
  U1327/Y (AND4X1_RVT)                     0.10       0.97 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.09 f
  U1333/Y (INVX0_RVT)                      0.72       1.80 r
  U1311/Y (NAND3X2_RVT)                    1.33       3.13 f
  U849/Y (INVX1_RVT)                       0.09       3.23 r
  U1291/Y (INVX1_RVT)                      0.09       3.31 f
  U1293/Y (INVX1_RVT)                      0.10       3.42 r
  U1317/Y (AO22X1_RVT)                     0.30       3.72 r
  DFF_73/q_reg/D (DFFX1_RVT)               0.01       3.73 r
  data arrival time                                   3.73

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_73/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.73
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.43


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s9234
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:10 2023
****************************************


  Startpoint: DFF_14/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6368 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.17       0.57 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.67 f
  U1029/Y (INVX0_RVT)                      0.20       0.87 r
  U1244/Y (NAND4X1_RVT)                    1.34       2.21 f
  g6368 (out)                              0.01       2.22 f
  data arrival time                                   2.22

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.22
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.27


  Startpoint: DFF_14/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6372 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.17       0.57 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.67 f
  U1029/Y (INVX0_RVT)                      0.20       0.87 r
  U1242/Y (NAND4X1_RVT)                    1.34       2.21 f
  g6372 (out)                              0.01       2.22 f
  data arrival time                                   2.22

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.22
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.27


  Startpoint: DFF_14/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6374 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.17       0.57 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.67 f
  U1029/Y (INVX0_RVT)                      0.20       0.87 r
  U1243/Y (NAND4X1_RVT)                    1.34       2.21 f
  g6374 (out)                              0.01       2.22 f
  data arrival time                                   2.22

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.22
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.27


  Startpoint: DFF_14/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6364 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.17       0.57 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.67 f
  U1029/Y (INVX0_RVT)                      0.20       0.87 r
  U944/Y (NAND4X1_RVT)                     1.32       2.20 f
  g6364 (out)                              0.01       2.20 f
  data arrival time                                   2.20

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.20
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.25


  Startpoint: DFF_14/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6370 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.17       0.57 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.67 f
  U1029/Y (INVX0_RVT)                      0.20       0.87 r
  U1241/Y (NAND4X1_RVT)                    1.32       2.20 f
  g6370 (out)                              0.01       2.20 f
  data arrival time                                   2.20

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.20
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.25


  Startpoint: DFF_14/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6282 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.17       0.57 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.67 f
  U1029/Y (INVX0_RVT)                      0.20       0.87 r
  U936/Y (NAND3X0_RVT)                     1.27       2.15 f
  g6282 (out)                              0.01       2.15 f
  data arrival time                                   2.15

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.15
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.20


  Startpoint: DFF_14/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6362 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.17       0.57 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.67 f
  U1029/Y (INVX0_RVT)                      0.20       0.87 r
  U1513/Y (NAND4X0_RVT)                    1.27       2.14 f
  g6362 (out)                              0.01       2.15 f
  data arrival time                                   2.15

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.15
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.20


  Startpoint: DFF_14/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6366 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.17       0.57 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.67 f
  U1029/Y (INVX0_RVT)                      0.20       0.87 r
  U1510/Y (NAND4X0_RVT)                    1.27       2.14 f
  g6366 (out)                              0.01       2.15 f
  data arrival time                                   2.15

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.15
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.20


  Startpoint: DFF_186/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6284 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_186/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_186/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U1493/Y (XOR2X1_RVT)                     0.30       0.88 r
  U1127/Y (XOR3X2_RVT)                     0.20       1.08 f
  U1252/Y (OR4X1_RVT)                      0.20       1.28 f
  g6284 (out)                              0.01       1.28 f
  data arrival time                                   1.28

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.28
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.33


  Startpoint: DFF_14/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6360 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.17       0.57 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.67 f
  U857/Y (OR4X1_RVT)                       0.29       0.96 f
  g6360 (out)                              0.01       0.96 f
  data arrival time                                   0.96

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.96
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.01


  Startpoint: DFF_135/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g4809 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_135/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_135/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  U1405/Y (INVX0_RVT)                      0.04       0.61 r
  U1515/Y (OA22X1_RVT)                     0.19       0.80 r
  g4809 (out)                              0.01       0.81 r
  data arrival time                                   0.81

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.81
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.86


  Startpoint: DFF_139/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g4121 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_139/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_139/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U1516/Y (NAND2X0_RVT)                    0.09       0.67 r
  g4121 (out)                              0.05       0.72 r
  data arrival time                                   0.72

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.72
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.77


  Startpoint: DFF_191/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g1293 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_191/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_191/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  g1293 (out)                              0.11       0.69 f
  data arrival time                                   0.69

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.69
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.74


  Startpoint: DFF_48/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g3600 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_48/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_48/q_reg/Q (DFFX1_RVT)               0.17       0.57 f
  g3600 (out)                              0.03       0.61 f
  data arrival time                                   0.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.66


  Startpoint: DFF_190/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g4307 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_190/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_190/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  g4307 (out)                              0.03       0.61 f
  data arrival time                                   0.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.66


  Startpoint: DFF_161/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g4321 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_161/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_161/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  g4321 (out)                              0.03       0.61 f
  data arrival time                                   0.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.66


  Startpoint: DFF_48/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g5137 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_48/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_48/q_reg/Q (DFFX1_RVT)               0.17       0.57 f
  g5137 (out)                              0.03       0.61 f
  data arrival time                                   0.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.66


  Startpoint: DFF_190/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g5468 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_190/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_190/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  g5468 (out)                              0.03       0.61 f
  data arrival time                                   0.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.66


  Startpoint: DFF_161/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g5469 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_161/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_161/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  g5469 (out)                              0.03       0.61 f
  data arrival time                                   0.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.61
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.66


  Startpoint: DFF_180/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g1290 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_180/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_180/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  g1290 (out)                              0.01       0.58 f
  data arrival time                                   0.58

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.58
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.63


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s9234
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:10 2023
****************************************


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6372 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.16 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1242/Y (NAND4X1_RVT)                    0.21       2.47 f
  g6372 (out)                              0.01       2.48 f
  data arrival time                                   2.48

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.48
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6374 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.16 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1243/Y (NAND4X1_RVT)                    0.21       2.47 f
  g6374 (out)                              0.01       2.48 f
  data arrival time                                   2.48

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.48
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6368 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.16 r
  U949/Y (INVX0_RVT)                       0.08       2.24 f
  U948/Y (INVX0_RVT)                       0.08       2.31 r
  U1244/Y (NAND4X1_RVT)                    0.15       2.46 f
  g6368 (out)                              0.01       2.47 f
  data arrival time                                   2.47

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.47
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.52


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6370 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.16 r
  U949/Y (INVX0_RVT)                       0.08       2.24 f
  U948/Y (INVX0_RVT)                       0.08       2.31 r
  U1241/Y (NAND4X1_RVT)                    0.15       2.46 f
  g6370 (out)                              0.01       2.47 f
  data arrival time                                   2.47

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.47
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.52


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6284 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g41 (in)                                 0.00       2.00 f
  U1271/Y (INVX0_RVT)                      0.07       2.07 r
  U1005/Y (NBUFFX2_RVT)                    0.10       2.17 r
  U933/Y (NBUFFX2_RVT)                     0.10       2.27 r
  U1252/Y (OR4X1_RVT)                      0.16       2.43 r
  g6284 (out)                              0.01       2.44 r
  data arrival time                                   2.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.49


  Startpoint: g22 (input port clocked by ideal_clock1)
  Endpoint: g6362 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g22 (in)                                 0.00       2.00 f
  U1506/Y (INVX0_RVT)                      0.07       2.07 r
  U1101/Y (INVX0_RVT)                      0.08       2.15 f
  U962/Y (INVX0_RVT)                       0.09       2.24 r
  U1513/Y (NAND4X0_RVT)                    0.19       2.43 f
  g6362 (out)                              0.01       2.44 f
  data arrival time                                   2.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.49


  Startpoint: g22 (input port clocked by ideal_clock1)
  Endpoint: g6366 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g22 (in)                                 0.00       2.00 f
  U1506/Y (INVX0_RVT)                      0.07       2.07 r
  U1101/Y (INVX0_RVT)                      0.08       2.15 f
  U962/Y (INVX0_RVT)                       0.09       2.24 r
  U1510/Y (NAND4X0_RVT)                    0.19       2.43 f
  g6366 (out)                              0.01       2.44 f
  data arrival time                                   2.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.49


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6360 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g41 (in)                                 0.00       2.00 f
  U1271/Y (INVX0_RVT)                      0.07       2.07 r
  U1005/Y (NBUFFX2_RVT)                    0.10       2.17 r
  U856/Y (NBUFFX2_RVT)                     0.10       2.27 r
  U857/Y (OR4X1_RVT)                       0.15       2.43 r
  g6360 (out)                              0.01       2.43 r
  data arrival time                                   2.43

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.43
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.48


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6364 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1247/Y (NBUFFX2_RVT)                    0.10       2.10 r
  U944/Y (NAND4X1_RVT)                     0.33       2.43 f
  g6364 (out)                              0.01       2.43 f
  data arrival time                                   2.43

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.43
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.48


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6282 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g41 (in)                                 0.00       2.00 f
  U1271/Y (INVX0_RVT)                      0.07       2.07 r
  U1005/Y (NBUFFX2_RVT)                    0.10       2.17 r
  U856/Y (NBUFFX2_RVT)                     0.10       2.27 r
  U1514/Y (NAND2X0_RVT)                    0.09       2.36 f
  U936/Y (NAND3X0_RVT)                     0.05       2.41 r
  g6282 (out)                              0.01       2.41 r
  data arrival time                                   2.41

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.41
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.46


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g4110 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1247/Y (NBUFFX2_RVT)                    0.10       2.10 r
  g4110 (out)                              0.22       2.32 r
  data arrival time                                   2.32

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.32
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.37


  Startpoint: g22 (input port clocked by ideal_clock1)
  Endpoint: g4104 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g22 (in)                                 0.00       2.00 r
  U943/Y (NBUFFX2_RVT)                     0.09       2.09 r
  U846/Y (NBUFFX2_RVT)                     0.10       2.20 r
  g4104 (out)                              0.12       2.31 r
  data arrival time                                   2.31

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.31
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.36


  Startpoint: g89 (input port clocked by ideal_clock1)
  Endpoint: g2584 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g89 (in)                                 0.00       2.00 r
  U1518/Y (NAND2X0_RVT)                    0.16       2.16 f
  U1040/Y (INVX0_RVT)                      0.07       2.24 r
  g2584 (out)                              0.01       2.24 r
  data arrival time                                   2.24

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.24
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.29


  Startpoint: g567 (input port clocked by ideal_clock1)
  Endpoint: g4121 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g567 (in)                                0.00       2.00 r
  U1516/Y (NAND2X0_RVT)                    0.15       2.15 f
  g4121 (out)                              0.05       2.20 f
  data arrival time                                   2.20

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.20
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.25


  Startpoint: g32 (input port clocked by ideal_clock1)
  Endpoint: g4099 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g32 (in)                                 0.00       2.00 r
  g4099 (out)                              0.05       2.05 r
  data arrival time                                   2.05

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.10


  Startpoint: g36 (input port clocked by ideal_clock1)
  Endpoint: g4100 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g36 (in)                                 0.00       2.00 r
  g4100 (out)                              0.05       2.05 r
  data arrival time                                   2.05

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.10


  Startpoint: g37 (input port clocked by ideal_clock1)
  Endpoint: g4101 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g37 (in)                                 0.00       2.00 r
  g4101 (out)                              0.05       2.05 r
  data arrival time                                   2.05

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.10


  Startpoint: g38 (input port clocked by ideal_clock1)
  Endpoint: g4102 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g38 (in)                                 0.00       2.00 r
  g4102 (out)                              0.05       2.05 r
  data arrival time                                   2.05

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.10


  Startpoint: g39 (input port clocked by ideal_clock1)
  Endpoint: g4103 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g39 (in)                                 0.00       2.00 r
  g4103 (out)                              0.05       2.05 r
  data arrival time                                   2.05

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.10


  Startpoint: g40 (input port clocked by ideal_clock1)
  Endpoint: g4105 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g40 (in)                                 0.00       2.00 r
  g4105 (out)                              0.05       2.05 r
  data arrival time                                   2.05

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.10


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : s9234
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:10 2023
****************************************


  Startpoint: DFF_169/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_27/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  U981/Y (INVX1_RVT)                       0.05       0.62 r
  U1037/Y (INVX1_RVT)                      0.23       0.85 f
  U1355/Y (INVX0_RVT)                      0.89       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.73       2.48 f
  U1356/Y (AO21X1_RVT)                     0.11       2.58 f
  U1279/Y (INVX0_RVT)                      0.09       2.67 r
  U1117/Y (AND4X1_RVT)                     0.21       2.88 r
  U1358/Y (NAND3X0_RVT)                    0.12       3.01 f
  U1028/Y (INVX0_RVT)                      0.21       3.21 r
  U1487/Y (AOI222X1_RVT)                   1.00       4.22 f
  U1491/Y (NAND4X0_RVT)                    0.05       4.27 r
  DFF_27/q_reg/D (DFFX1_RVT)               0.01       4.28 r
  data arrival time                                   4.28

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_27/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.28
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.98


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : s9234
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:10 2023
****************************************


  Startpoint: DFF_132/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_139/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_132/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_132/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  DFF_139/q_reg/D (DFFX1_RVT)              0.01       0.58 f
  data arrival time                                   0.58

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  clock reconvergence pessimism            0.00       0.40
  clock uncertainty                        0.05       0.45
  DFF_139/q_reg/CLK (DFFX1_RVT)                       0.45 r
  library hold time                        0.00       0.45
  data required time                                  0.45
  ---------------------------------------------------------------
  data required time                                  0.45
  data arrival time                                  -0.58
  ---------------------------------------------------------------
  slack (MET)                                         0.13


1
