// Seed: 1820635869
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output logic id_4
);
  initial begin
    id_4 <= 1'h0;
  end
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1,
    input  uwire id_2,
    output uwire id_3,
    input  tri   id_4
);
  id_6(
      id_0, id_4,, 1 < 1'b0
  );
  initial begin
    disable id_7;
    id_1 <= id_7;
    id_1 <= "" == id_0;
  end
  module_0(
      id_2, id_0, id_2, id_4, id_1
  );
endmodule
