// Seed: 324314015
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output supply1 id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_3 == -1;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1,
    input  tri   id_2,
    input  tri1  id_3
);
  always @(*) id_1 = #id_5 1;
  assign id_1 = 1;
  assign id_1 = -1'b0 == id_3;
  id_6 :
  assert property (@(posedge 1) 1 || -1'b0)
  else $unsigned(23);
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
