;redcode
;assert 1
	SPL 0, <-75
	CMP -297, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	CMP @127, -101
	SLT 100, 10
	SLT 100, 10
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB -7, <-20
	SPL -7, @-20
	JMP @12, #200
	SPL 0, <-75
	SPL 0, <-75
	MOV -406, <-580
	SUB -707, <-21
	SUB -707, <-21
	SPL <127, -101
	SUB @127, 100
	SUB #12, @200
	SUB @127, 100
	SUB @0, @7
	SUB @127, 106
	SUB -7, <-20
	SUB -7, <-20
	SPL 0, #2
	SUB @127, 100
	SUB <127, 100
	SUB -12, @10
	SLT -707, <-21
	ADD #279, <1
	JMP 12, <10
	SPL <124, 102
	JMP 0, <7
	SLT @127, -101
	SUB -7, <-70
	DJN @-1, @-20
	JMP @72, #200
	SUB -7, <-70
	DJN 0, #2
	SPL 0, <-75
	SPL 0, <-75
	SUB -707, <-21
	SPL 0, <-75
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <-75
	MOV -1, <-20
