#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 11 02:31:59 2021
# Process ID: 32491
# Current directory: /home/ecestudent/ECE2700/Lab4/Decoder/Decoder.runs/synth_1
# Command line: vivado -log DoubleSevenSeg.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DoubleSevenSeg.tcl
# Log file: /home/ecestudent/ECE2700/Lab4/Decoder/Decoder.runs/synth_1/DoubleSevenSeg.vds
# Journal file: /home/ecestudent/ECE2700/Lab4/Decoder/Decoder.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source DoubleSevenSeg.tcl -notrace
Command: synth_design -top DoubleSevenSeg -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32536 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1889.648 ; gain = 151.719 ; free physical = 376 ; free virtual = 16283
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DoubleSevenSeg' [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/sources_1/new/DoubleSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUXarray' [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/sources_1/new/MUXarray.v:23]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/sources_1/imports/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (1#1) [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/sources_1/imports/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUXarray' (2#1) [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/sources_1/new/MUXarray.v:23]
INFO: [Synth 8-6157] synthesizing module 'NewSevenSegment' [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/sources_1/new/NewSevenSegment.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder4_16' [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/sources_1/new/decoder4_16.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder3_8' [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/sources_1/new/decoder3_8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'decoder3_8' (3#1) [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/sources_1/new/decoder3_8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'decoder4_16' (4#1) [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/sources_1/new/decoder4_16.v:23]
WARNING: [Synth 8-7023] instance 'D' of module 'decoder4_16' has 3 connections declared, but only 2 given [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/sources_1/new/NewSevenSegment.v:30]
INFO: [Synth 8-6155] done synthesizing module 'NewSevenSegment' (5#1) [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/sources_1/new/NewSevenSegment.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDivder' [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/sources_1/imports/new/ClockDivder.v:22]
	Parameter PRESCALER bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivder' (6#1) [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/sources_1/imports/new/ClockDivder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DoubleSevenSeg' (7#1) [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/sources_1/new/DoubleSevenSeg.v:23]
WARNING: [Synth 8-3917] design DoubleSevenSeg has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design DoubleSevenSeg has port an[2] driven by constant 1
WARNING: [Synth 8-3331] design decoder4_16 has unconnected port en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1943.398 ; gain = 205.469 ; free physical = 400 ; free virtual = 16310
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1947.367 ; gain = 209.438 ; free physical = 396 ; free virtual = 16305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1947.367 ; gain = 209.438 ; free physical = 396 ; free virtual = 16305
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DoubleSevenSeg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DoubleSevenSeg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.039 ; gain = 0.000 ; free physical = 304 ; free virtual = 16213
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2061.039 ; gain = 0.000 ; free physical = 304 ; free virtual = 16213
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2061.039 ; gain = 323.109 ; free physical = 374 ; free virtual = 16283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2061.039 ; gain = 323.109 ; free physical = 374 ; free virtual = 16283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2061.039 ; gain = 323.109 ; free physical = 374 ; free virtual = 16283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2061.039 ; gain = 323.109 ; free physical = 365 ; free virtual = 16275
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decoder3_8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module ClockDivder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "sevSeg/D/d1/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design DoubleSevenSeg has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design DoubleSevenSeg has port an[2] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2061.039 ; gain = 323.109 ; free physical = 350 ; free virtual = 16263
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2061.039 ; gain = 323.109 ; free physical = 230 ; free virtual = 16142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2063.047 ; gain = 325.117 ; free physical = 229 ; free virtual = 16141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2063.047 ; gain = 325.117 ; free physical = 228 ; free virtual = 16141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 2069.984 ; gain = 332.055 ; free physical = 228 ; free virtual = 16141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 2069.984 ; gain = 332.055 ; free physical = 228 ; free virtual = 16141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 2069.984 ; gain = 332.055 ; free physical = 228 ; free virtual = 16141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 2069.984 ; gain = 332.055 ; free physical = 228 ; free virtual = 16141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 2069.984 ; gain = 332.055 ; free physical = 228 ; free virtual = 16141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 2069.984 ; gain = 332.055 ; free physical = 228 ; free virtual = 16141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |     4|
|6     |LUT4   |     6|
|7     |LUT6   |     8|
|8     |FDRE   |    26|
|9     |IBUF   |     9|
|10    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    74|
|2     |  CD     |ClockDivder |    53|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 2069.984 ; gain = 332.055 ; free physical = 228 ; free virtual = 16141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2069.984 ; gain = 218.383 ; free physical = 281 ; free virtual = 16193
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2069.992 ; gain = 332.055 ; free physical = 281 ; free virtual = 16193
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2080.891 ; gain = 0.000 ; free physical = 232 ; free virtual = 16144
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2080.891 ; gain = 443.398 ; free physical = 329 ; free virtual = 16242
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2080.891 ; gain = 0.000 ; free physical = 329 ; free virtual = 16242
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ecestudent/ECE2700/Lab4/Decoder/Decoder.runs/synth_1/DoubleSevenSeg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DoubleSevenSeg_utilization_synth.rpt -pb DoubleSevenSeg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 11 02:33:02 2021...
