
12_ST7735.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c9c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002d0c  08007e40  08007e40  00017e40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab4c  0800ab4c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab4c  0800ab4c  0001ab4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab54  0800ab54  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab54  0800ab54  0001ab54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ab58  0800ab58  0001ab58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800ab5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000017c  200001f8  0800ad50  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000374  0800ad50  00020374  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018213  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e38  00000000  00000000  00038437  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c88  00000000  00000000  0003b270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b50  00000000  00000000  0003bef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000190c6  00000000  00000000  0003ca48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012ce5  00000000  00000000  00055b0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a44e  00000000  00000000  000687f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f2c41  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004390  00000000  00000000  000f2c94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007e24 	.word	0x08007e24

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	08007e24 	.word	0x08007e24

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96e 	b.w	8000eac <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468c      	mov	ip, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f040 8083 	bne.w	8000cfe <__udivmoddi4+0x116>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d947      	bls.n	8000c8e <__udivmoddi4+0xa6>
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	b142      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	f1c2 0020 	rsb	r0, r2, #32
 8000c08:	fa24 f000 	lsr.w	r0, r4, r0
 8000c0c:	4091      	lsls	r1, r2
 8000c0e:	4097      	lsls	r7, r2
 8000c10:	ea40 0c01 	orr.w	ip, r0, r1
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c20:	fa1f fe87 	uxth.w	lr, r7
 8000c24:	fb08 c116 	mls	r1, r8, r6, ip
 8000c28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3a:	f080 8119 	bcs.w	8000e70 <__udivmoddi4+0x288>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8116 	bls.w	8000e70 <__udivmoddi4+0x288>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	443b      	add	r3, r7
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c50:	fb08 3310 	mls	r3, r8, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c5c:	45a6      	cmp	lr, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	193c      	adds	r4, r7, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	f080 8105 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	f240 8102 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c70:	3802      	subs	r0, #2
 8000c72:	443c      	add	r4, r7
 8000c74:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c78:	eba4 040e 	sub.w	r4, r4, lr
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	b11d      	cbz	r5, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c5 4300 	strd	r4, r3, [r5]
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	b902      	cbnz	r2, 8000c92 <__udivmoddi4+0xaa>
 8000c90:	deff      	udf	#255	; 0xff
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d150      	bne.n	8000d3c <__udivmoddi4+0x154>
 8000c9a:	1bcb      	subs	r3, r1, r7
 8000c9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca0:	fa1f f887 	uxth.w	r8, r7
 8000ca4:	2601      	movs	r6, #1
 8000ca6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000caa:	0c21      	lsrs	r1, r4, #16
 8000cac:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000cbc:	1879      	adds	r1, r7, r1
 8000cbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0xe2>
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	f200 80e9 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000cca:	4684      	mov	ip, r0
 8000ccc:	1ac9      	subs	r1, r1, r3
 8000cce:	b2a3      	uxth	r3, r4
 8000cd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cd8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cdc:	fb08 f800 	mul.w	r8, r8, r0
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x10c>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x10a>
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	f200 80d9 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	eba4 0408 	sub.w	r4, r4, r8
 8000cf8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cfc:	e7bf      	b.n	8000c7e <__udivmoddi4+0x96>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x12e>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	f000 80b1 	beq.w	8000e6a <__udivmoddi4+0x282>
 8000d08:	2600      	movs	r6, #0
 8000d0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0e:	4630      	mov	r0, r6
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f683 	clz	r6, r3
 8000d1a:	2e00      	cmp	r6, #0
 8000d1c:	d14a      	bne.n	8000db4 <__udivmoddi4+0x1cc>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0x140>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80b8 	bhi.w	8000e98 <__udivmoddi4+0x2b0>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	468c      	mov	ip, r1
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d0a8      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000d36:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f603 	lsr.w	r6, r0, r3
 8000d44:	4097      	lsls	r7, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4e:	40d9      	lsrs	r1, r3
 8000d50:	4330      	orrs	r0, r6
 8000d52:	0c03      	lsrs	r3, r0, #16
 8000d54:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d58:	fa1f f887 	uxth.w	r8, r7
 8000d5c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb06 f108 	mul.w	r1, r6, r8
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x19c>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d76:	f080 808d 	bcs.w	8000e94 <__udivmoddi4+0x2ac>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 808a 	bls.w	8000e94 <__udivmoddi4+0x2ac>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b281      	uxth	r1, r0
 8000d88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb00 f308 	mul.w	r3, r0, r8
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x1c4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da2:	d273      	bcs.n	8000e8c <__udivmoddi4+0x2a4>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d971      	bls.n	8000e8c <__udivmoddi4+0x2a4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4439      	add	r1, r7
 8000dac:	1acb      	subs	r3, r1, r3
 8000dae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000db2:	e778      	b.n	8000ca6 <__udivmoddi4+0xbe>
 8000db4:	f1c6 0c20 	rsb	ip, r6, #32
 8000db8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dbc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dc0:	431c      	orrs	r4, r3
 8000dc2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dc6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dce:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	0c3b      	lsrs	r3, r7, #16
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fa1f f884 	uxth.w	r8, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000de6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dea:	458a      	cmp	sl, r1
 8000dec:	fa02 f206 	lsl.w	r2, r2, r6
 8000df0:	fa00 f306 	lsl.w	r3, r0, r6
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x220>
 8000df6:	1861      	adds	r1, r4, r1
 8000df8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dfc:	d248      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000dfe:	458a      	cmp	sl, r1
 8000e00:	d946      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4421      	add	r1, r4
 8000e08:	eba1 010a 	sub.w	r1, r1, sl
 8000e0c:	b2bf      	uxth	r7, r7
 8000e0e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e12:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e16:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e1a:	fb00 f808 	mul.w	r8, r0, r8
 8000e1e:	45b8      	cmp	r8, r7
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x24a>
 8000e22:	19e7      	adds	r7, r4, r7
 8000e24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e28:	d22e      	bcs.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2a:	45b8      	cmp	r8, r7
 8000e2c:	d92c      	bls.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4427      	add	r7, r4
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	eba7 0708 	sub.w	r7, r7, r8
 8000e3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3e:	454f      	cmp	r7, r9
 8000e40:	46c6      	mov	lr, r8
 8000e42:	4649      	mov	r1, r9
 8000e44:	d31a      	bcc.n	8000e7c <__udivmoddi4+0x294>
 8000e46:	d017      	beq.n	8000e78 <__udivmoddi4+0x290>
 8000e48:	b15d      	cbz	r5, 8000e62 <__udivmoddi4+0x27a>
 8000e4a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e4e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e52:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e56:	40f2      	lsrs	r2, r6
 8000e58:	ea4c 0202 	orr.w	r2, ip, r2
 8000e5c:	40f7      	lsrs	r7, r6
 8000e5e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e62:	2600      	movs	r6, #0
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e70b      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e9      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6fd      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e78:	4543      	cmp	r3, r8
 8000e7a:	d2e5      	bcs.n	8000e48 <__udivmoddi4+0x260>
 8000e7c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e80:	eb69 0104 	sbc.w	r1, r9, r4
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7df      	b.n	8000e48 <__udivmoddi4+0x260>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e7d2      	b.n	8000e32 <__udivmoddi4+0x24a>
 8000e8c:	4660      	mov	r0, ip
 8000e8e:	e78d      	b.n	8000dac <__udivmoddi4+0x1c4>
 8000e90:	4681      	mov	r9, r0
 8000e92:	e7b9      	b.n	8000e08 <__udivmoddi4+0x220>
 8000e94:	4666      	mov	r6, ip
 8000e96:	e775      	b.n	8000d84 <__udivmoddi4+0x19c>
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e74a      	b.n	8000d32 <__udivmoddi4+0x14a>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	4439      	add	r1, r7
 8000ea2:	e713      	b.n	8000ccc <__udivmoddi4+0xe4>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	e724      	b.n	8000cf4 <__udivmoddi4+0x10c>
 8000eaa:	bf00      	nop

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <fillRect>:
{
	ST7735_DrawPixel(x, y, color);
}

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000eb0:	b590      	push	{r4, r7, lr}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af02      	add	r7, sp, #8
 8000eb6:	4604      	mov	r4, r0
 8000eb8:	4608      	mov	r0, r1
 8000eba:	4611      	mov	r1, r2
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4623      	mov	r3, r4
 8000ec0:	80fb      	strh	r3, [r7, #6]
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	80bb      	strh	r3, [r7, #4]
 8000ec6:	460b      	mov	r3, r1
 8000ec8:	807b      	strh	r3, [r7, #2]
 8000eca:	4613      	mov	r3, r2
 8000ecc:	803b      	strh	r3, [r7, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 8000ece:	88f8      	ldrh	r0, [r7, #6]
 8000ed0:	88b9      	ldrh	r1, [r7, #4]
 8000ed2:	887a      	ldrh	r2, [r7, #2]
 8000ed4:	883c      	ldrh	r4, [r7, #0]
 8000ed6:	8b3b      	ldrh	r3, [r7, #24]
 8000ed8:	9300      	str	r3, [sp, #0]
 8000eda:	4623      	mov	r3, r4
 8000edc:	f000 fa88 	bl	80013f0 <ST7735_FillRectangle>
}
 8000ee0:	bf00      	nop
 8000ee2:	370c      	adds	r7, #12
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd90      	pop	{r4, r7, pc}

08000ee8 <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af02      	add	r7, sp, #8
 8000eee:	4603      	mov	r3, r0
 8000ef0:	80fb      	strh	r3, [r7, #6]
    fillRect(0, 0, _width, _height, color);
 8000ef2:	4b08      	ldr	r3, [pc, #32]	; (8000f14 <fillScreen+0x2c>)
 8000ef4:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000ef8:	4b07      	ldr	r3, [pc, #28]	; (8000f18 <fillScreen+0x30>)
 8000efa:	f9b3 1000 	ldrsh.w	r1, [r3]
 8000efe:	88fb      	ldrh	r3, [r7, #6]
 8000f00:	9300      	str	r3, [sp, #0]
 8000f02:	460b      	mov	r3, r1
 8000f04:	2100      	movs	r1, #0
 8000f06:	2000      	movs	r0, #0
 8000f08:	f7ff ffd2 	bl	8000eb0 <fillRect>
}
 8000f0c:	bf00      	nop
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20000248 	.word	0x20000248
 8000f18:	2000024c 	.word	0x2000024c

08000f1c <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	2140      	movs	r1, #64	; 0x40
 8000f24:	4802      	ldr	r0, [pc, #8]	; (8000f30 <ST7735_Select+0x14>)
 8000f26:	f002 f9eb 	bl	8003300 <HAL_GPIO_WritePin>
}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40020000 	.word	0x40020000

08000f34 <ST7735_Unselect>:

void ST7735_Unselect()
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8000f38:	2201      	movs	r2, #1
 8000f3a:	2140      	movs	r1, #64	; 0x40
 8000f3c:	4802      	ldr	r0, [pc, #8]	; (8000f48 <ST7735_Unselect+0x14>)
 8000f3e:	f002 f9df 	bl	8003300 <HAL_GPIO_WritePin>
}
 8000f42:	bf00      	nop
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40020000 	.word	0x40020000

08000f4c <ST7735_Reset>:

void ST7735_Reset()
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8000f50:	2200      	movs	r2, #0
 8000f52:	2180      	movs	r1, #128	; 0x80
 8000f54:	4806      	ldr	r0, [pc, #24]	; (8000f70 <ST7735_Reset+0x24>)
 8000f56:	f002 f9d3 	bl	8003300 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8000f5a:	2005      	movs	r0, #5
 8000f5c:	f001 ff42 	bl	8002de4 <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 8000f60:	2201      	movs	r2, #1
 8000f62:	2180      	movs	r1, #128	; 0x80
 8000f64:	4802      	ldr	r0, [pc, #8]	; (8000f70 <ST7735_Reset+0x24>)
 8000f66:	f002 f9cb 	bl	8003300 <HAL_GPIO_WritePin>
}
 8000f6a:	bf00      	nop
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40020000 	.word	0x40020000

08000f74 <ST7735_WriteCommand>:

void ST7735_WriteCommand(uint8_t cmd)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	2140      	movs	r1, #64	; 0x40
 8000f82:	4807      	ldr	r0, [pc, #28]	; (8000fa0 <ST7735_WriteCommand+0x2c>)
 8000f84:	f002 f9bc 	bl	8003300 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000f88:	1df9      	adds	r1, r7, #7
 8000f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8e:	2201      	movs	r2, #1
 8000f90:	4804      	ldr	r0, [pc, #16]	; (8000fa4 <ST7735_WriteCommand+0x30>)
 8000f92:	f003 fe78 	bl	8004c86 <HAL_SPI_Transmit>
}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40020400 	.word	0x40020400
 8000fa4:	20000308 	.word	0x20000308

08000fa8 <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	2140      	movs	r1, #64	; 0x40
 8000fb6:	4807      	ldr	r0, [pc, #28]	; (8000fd4 <ST7735_WriteData+0x2c>)
 8000fb8:	f002 f9a2 	bl	8003300 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc4:	6879      	ldr	r1, [r7, #4]
 8000fc6:	4804      	ldr	r0, [pc, #16]	; (8000fd8 <ST7735_WriteData+0x30>)
 8000fc8:	f003 fe5d 	bl	8004c86 <HAL_SPI_Transmit>
}
 8000fcc:	bf00      	nop
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40020400 	.word	0x40020400
 8000fd8:	20000308 	.word	0x20000308

08000fdc <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	1c5a      	adds	r2, r3, #1
 8000fe8:	607a      	str	r2, [r7, #4]
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8000fee:	e034      	b.n	800105a <DisplayInit+0x7e>
        uint8_t cmd = *addr++;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	1c5a      	adds	r2, r3, #1
 8000ff4:	607a      	str	r2, [r7, #4]
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8000ffa:	7afb      	ldrb	r3, [r7, #11]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff ffb9 	bl	8000f74 <ST7735_WriteCommand>

        numArgs = *addr++;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	1c5a      	adds	r2, r3, #1
 8001006:	607a      	str	r2, [r7, #4]
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 800100c:	7abb      	ldrb	r3, [r7, #10]
 800100e:	b29b      	uxth	r3, r3
 8001010:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001014:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8001016:	7abb      	ldrb	r3, [r7, #10]
 8001018:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800101c:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 800101e:	7abb      	ldrb	r3, [r7, #10]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d008      	beq.n	8001036 <DisplayInit+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8001024:	7abb      	ldrb	r3, [r7, #10]
 8001026:	4619      	mov	r1, r3
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f7ff ffbd 	bl	8000fa8 <ST7735_WriteData>
            addr += numArgs;
 800102e:	7abb      	ldrb	r3, [r7, #10]
 8001030:	687a      	ldr	r2, [r7, #4]
 8001032:	4413      	add	r3, r2
 8001034:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8001036:	89bb      	ldrh	r3, [r7, #12]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d00e      	beq.n	800105a <DisplayInit+0x7e>
            ms = *addr++;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	1c5a      	adds	r2, r3, #1
 8001040:	607a      	str	r2, [r7, #4]
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8001046:	89bb      	ldrh	r3, [r7, #12]
 8001048:	2bff      	cmp	r3, #255	; 0xff
 800104a:	d102      	bne.n	8001052 <DisplayInit+0x76>
 800104c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001050:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8001052:	89bb      	ldrh	r3, [r7, #12]
 8001054:	4618      	mov	r0, r3
 8001056:	f001 fec5 	bl	8002de4 <HAL_Delay>
    while(numCommands--) {
 800105a:	7bfb      	ldrb	r3, [r7, #15]
 800105c:	1e5a      	subs	r2, r3, #1
 800105e:	73fa      	strb	r2, [r7, #15]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d1c5      	bne.n	8000ff0 <DisplayInit+0x14>
        }
    }
}
 8001064:	bf00      	nop
 8001066:	bf00      	nop
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
	...

08001070 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8001070:	b590      	push	{r4, r7, lr}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	4604      	mov	r4, r0
 8001078:	4608      	mov	r0, r1
 800107a:	4611      	mov	r1, r2
 800107c:	461a      	mov	r2, r3
 800107e:	4623      	mov	r3, r4
 8001080:	71fb      	strb	r3, [r7, #7]
 8001082:	4603      	mov	r3, r0
 8001084:	71bb      	strb	r3, [r7, #6]
 8001086:	460b      	mov	r3, r1
 8001088:	717b      	strb	r3, [r7, #5]
 800108a:	4613      	mov	r3, r2
 800108c:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 800108e:	202a      	movs	r0, #42	; 0x2a
 8001090:	f7ff ff70 	bl	8000f74 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8001094:	2300      	movs	r3, #0
 8001096:	733b      	strb	r3, [r7, #12]
 8001098:	4b17      	ldr	r3, [pc, #92]	; (80010f8 <ST7735_SetAddressWindow+0x88>)
 800109a:	781a      	ldrb	r2, [r3, #0]
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	4413      	add	r3, r2
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	737b      	strb	r3, [r7, #13]
 80010a4:	2300      	movs	r3, #0
 80010a6:	73bb      	strb	r3, [r7, #14]
 80010a8:	4b13      	ldr	r3, [pc, #76]	; (80010f8 <ST7735_SetAddressWindow+0x88>)
 80010aa:	781a      	ldrb	r2, [r3, #0]
 80010ac:	797b      	ldrb	r3, [r7, #5]
 80010ae:	4413      	add	r3, r2
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80010b4:	f107 030c 	add.w	r3, r7, #12
 80010b8:	2104      	movs	r1, #4
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff ff74 	bl	8000fa8 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80010c0:	202b      	movs	r0, #43	; 0x2b
 80010c2:	f7ff ff57 	bl	8000f74 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 80010c6:	4b0d      	ldr	r3, [pc, #52]	; (80010fc <ST7735_SetAddressWindow+0x8c>)
 80010c8:	781a      	ldrb	r2, [r3, #0]
 80010ca:	79bb      	ldrb	r3, [r7, #6]
 80010cc:	4413      	add	r3, r2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 80010d2:	4b0a      	ldr	r3, [pc, #40]	; (80010fc <ST7735_SetAddressWindow+0x8c>)
 80010d4:	781a      	ldrb	r2, [r3, #0]
 80010d6:	793b      	ldrb	r3, [r7, #4]
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80010de:	f107 030c 	add.w	r3, r7, #12
 80010e2:	2104      	movs	r1, #4
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff5f 	bl	8000fa8 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80010ea:	202c      	movs	r0, #44	; 0x2c
 80010ec:	f7ff ff42 	bl	8000f74 <ST7735_WriteCommand>
}
 80010f0:	bf00      	nop
 80010f2:	3714      	adds	r7, #20
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd90      	pop	{r4, r7, pc}
 80010f8:	20000240 	.word	0x20000240
 80010fc:	20000244 	.word	0x20000244

08001100 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	71fb      	strb	r3, [r7, #7]
    ST7735_Select();
 800110a:	f7ff ff07 	bl	8000f1c <ST7735_Select>
    ST7735_Reset();
 800110e:	f7ff ff1d 	bl	8000f4c <ST7735_Reset>
    DisplayInit(init_cmds1);
 8001112:	480c      	ldr	r0, [pc, #48]	; (8001144 <ST7735_Init+0x44>)
 8001114:	f7ff ff62 	bl	8000fdc <DisplayInit>
    DisplayInit(init_cmds2);
 8001118:	480b      	ldr	r0, [pc, #44]	; (8001148 <ST7735_Init+0x48>)
 800111a:	f7ff ff5f 	bl	8000fdc <DisplayInit>
    DisplayInit(init_cmds3);
 800111e:	480b      	ldr	r0, [pc, #44]	; (800114c <ST7735_Init+0x4c>)
 8001120:	f7ff ff5c 	bl	8000fdc <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 8001124:	4b0a      	ldr	r3, [pc, #40]	; (8001150 <ST7735_Init+0x50>)
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 800112a:	4b0a      	ldr	r3, [pc, #40]	; (8001154 <ST7735_Init+0x54>)
 800112c:	2200      	movs	r2, #0
 800112e:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	4618      	mov	r0, r3
 8001134:	f000 f810 	bl	8001158 <ST7735_SetRotation>
    ST7735_Unselect();
 8001138:	f7ff fefc 	bl	8000f34 <ST7735_Unselect>

}
 800113c:	bf00      	nop
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	08007ec8 	.word	0x08007ec8
 8001148:	08007f00 	.word	0x08007f00
 800114c:	08007f10 	.word	0x08007f10
 8001150:	20000241 	.word	0x20000241
 8001154:	20000245 	.word	0x20000245

08001158 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	71fb      	strb	r3, [r7, #7]

  uint8_t madctl = 0;
 8001162:	2300      	movs	r3, #0
 8001164:	73fb      	strb	r3, [r7, #15]

  rotation = m % 4; // can't be higher than 3
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	f003 0303 	and.w	r3, r3, #3
 800116c:	b2da      	uxtb	r2, r3
 800116e:	4b33      	ldr	r3, [pc, #204]	; (800123c <ST7735_SetRotation+0xe4>)
 8001170:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 8001172:	4b32      	ldr	r3, [pc, #200]	; (800123c <ST7735_SetRotation+0xe4>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b03      	cmp	r3, #3
 8001178:	d84e      	bhi.n	8001218 <ST7735_SetRotation+0xc0>
 800117a:	a201      	add	r2, pc, #4	; (adr r2, 8001180 <ST7735_SetRotation+0x28>)
 800117c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001180:	08001191 	.word	0x08001191
 8001184:	080011b3 	.word	0x080011b3
 8001188:	080011d5 	.word	0x080011d5
 800118c:	080011f7 	.word	0x080011f7
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 8001190:	23c0      	movs	r3, #192	; 0xc0
 8001192:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 8001194:	4b2a      	ldr	r3, [pc, #168]	; (8001240 <ST7735_SetRotation+0xe8>)
 8001196:	22a0      	movs	r2, #160	; 0xa0
 8001198:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 800119a:	4b2a      	ldr	r3, [pc, #168]	; (8001244 <ST7735_SetRotation+0xec>)
 800119c:	2280      	movs	r2, #128	; 0x80
 800119e:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 80011a0:	4b29      	ldr	r3, [pc, #164]	; (8001248 <ST7735_SetRotation+0xf0>)
 80011a2:	781a      	ldrb	r2, [r3, #0]
 80011a4:	4b29      	ldr	r3, [pc, #164]	; (800124c <ST7735_SetRotation+0xf4>)
 80011a6:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 80011a8:	4b29      	ldr	r3, [pc, #164]	; (8001250 <ST7735_SetRotation+0xf8>)
 80011aa:	781a      	ldrb	r2, [r3, #0]
 80011ac:	4b29      	ldr	r3, [pc, #164]	; (8001254 <ST7735_SetRotation+0xfc>)
 80011ae:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80011b0:	e032      	b.n	8001218 <ST7735_SetRotation+0xc0>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80011b2:	23a0      	movs	r3, #160	; 0xa0
 80011b4:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 80011b6:	4b23      	ldr	r3, [pc, #140]	; (8001244 <ST7735_SetRotation+0xec>)
 80011b8:	22a0      	movs	r2, #160	; 0xa0
 80011ba:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 80011bc:	4b20      	ldr	r3, [pc, #128]	; (8001240 <ST7735_SetRotation+0xe8>)
 80011be:	2280      	movs	r2, #128	; 0x80
 80011c0:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 80011c2:	4b21      	ldr	r3, [pc, #132]	; (8001248 <ST7735_SetRotation+0xf0>)
 80011c4:	781a      	ldrb	r2, [r3, #0]
 80011c6:	4b23      	ldr	r3, [pc, #140]	; (8001254 <ST7735_SetRotation+0xfc>)
 80011c8:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 80011ca:	4b21      	ldr	r3, [pc, #132]	; (8001250 <ST7735_SetRotation+0xf8>)
 80011cc:	781a      	ldrb	r2, [r3, #0]
 80011ce:	4b1f      	ldr	r3, [pc, #124]	; (800124c <ST7735_SetRotation+0xf4>)
 80011d0:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80011d2:	e021      	b.n	8001218 <ST7735_SetRotation+0xc0>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 80011d4:	2300      	movs	r3, #0
 80011d6:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 80011d8:	4b19      	ldr	r3, [pc, #100]	; (8001240 <ST7735_SetRotation+0xe8>)
 80011da:	22a0      	movs	r2, #160	; 0xa0
 80011dc:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80011de:	4b19      	ldr	r3, [pc, #100]	; (8001244 <ST7735_SetRotation+0xec>)
 80011e0:	2280      	movs	r2, #128	; 0x80
 80011e2:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 80011e4:	4b18      	ldr	r3, [pc, #96]	; (8001248 <ST7735_SetRotation+0xf0>)
 80011e6:	781a      	ldrb	r2, [r3, #0]
 80011e8:	4b18      	ldr	r3, [pc, #96]	; (800124c <ST7735_SetRotation+0xf4>)
 80011ea:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 80011ec:	4b18      	ldr	r3, [pc, #96]	; (8001250 <ST7735_SetRotation+0xf8>)
 80011ee:	781a      	ldrb	r2, [r3, #0]
 80011f0:	4b18      	ldr	r3, [pc, #96]	; (8001254 <ST7735_SetRotation+0xfc>)
 80011f2:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80011f4:	e010      	b.n	8001218 <ST7735_SetRotation+0xc0>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80011f6:	2360      	movs	r3, #96	; 0x60
 80011f8:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 80011fa:	4b12      	ldr	r3, [pc, #72]	; (8001244 <ST7735_SetRotation+0xec>)
 80011fc:	22a0      	movs	r2, #160	; 0xa0
 80011fe:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8001200:	4b0f      	ldr	r3, [pc, #60]	; (8001240 <ST7735_SetRotation+0xe8>)
 8001202:	2280      	movs	r2, #128	; 0x80
 8001204:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8001206:	4b10      	ldr	r3, [pc, #64]	; (8001248 <ST7735_SetRotation+0xf0>)
 8001208:	781a      	ldrb	r2, [r3, #0]
 800120a:	4b12      	ldr	r3, [pc, #72]	; (8001254 <ST7735_SetRotation+0xfc>)
 800120c:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 800120e:	4b10      	ldr	r3, [pc, #64]	; (8001250 <ST7735_SetRotation+0xf8>)
 8001210:	781a      	ldrb	r2, [r3, #0]
 8001212:	4b0e      	ldr	r3, [pc, #56]	; (800124c <ST7735_SetRotation+0xf4>)
 8001214:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8001216:	bf00      	nop
  }
  ST7735_Select();
 8001218:	f7ff fe80 	bl	8000f1c <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 800121c:	2036      	movs	r0, #54	; 0x36
 800121e:	f7ff fea9 	bl	8000f74 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 8001222:	f107 030f 	add.w	r3, r7, #15
 8001226:	2101      	movs	r1, #1
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff febd 	bl	8000fa8 <ST7735_WriteData>
  ST7735_Unselect();
 800122e:	f7ff fe81 	bl	8000f34 <ST7735_Unselect>
}
 8001232:	bf00      	nop
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000246 	.word	0x20000246
 8001240:	2000024c 	.word	0x2000024c
 8001244:	20000248 	.word	0x20000248
 8001248:	20000241 	.word	0x20000241
 800124c:	20000240 	.word	0x20000240
 8001250:	20000245 	.word	0x20000245
 8001254:	20000244 	.word	0x20000244

08001258 <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001258:	b082      	sub	sp, #8
 800125a:	b590      	push	{r4, r7, lr}
 800125c:	b089      	sub	sp, #36	; 0x24
 800125e:	af00      	add	r7, sp, #0
 8001260:	637b      	str	r3, [r7, #52]	; 0x34
 8001262:	4603      	mov	r3, r0
 8001264:	80fb      	strh	r3, [r7, #6]
 8001266:	460b      	mov	r3, r1
 8001268:	80bb      	strh	r3, [r7, #4]
 800126a:	4613      	mov	r3, r2
 800126c:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800126e:	88fb      	ldrh	r3, [r7, #6]
 8001270:	b2d8      	uxtb	r0, r3
 8001272:	88bb      	ldrh	r3, [r7, #4]
 8001274:	b2d9      	uxtb	r1, r3
 8001276:	88fb      	ldrh	r3, [r7, #6]
 8001278:	b2da      	uxtb	r2, r3
 800127a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800127e:	4413      	add	r3, r2
 8001280:	b2db      	uxtb	r3, r3
 8001282:	3b01      	subs	r3, #1
 8001284:	b2dc      	uxtb	r4, r3
 8001286:	88bb      	ldrh	r3, [r7, #4]
 8001288:	b2da      	uxtb	r2, r3
 800128a:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800128e:	4413      	add	r3, r2
 8001290:	b2db      	uxtb	r3, r3
 8001292:	3b01      	subs	r3, #1
 8001294:	b2db      	uxtb	r3, r3
 8001296:	4622      	mov	r2, r4
 8001298:	f7ff feea 	bl	8001070 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 800129c:	2300      	movs	r3, #0
 800129e:	61fb      	str	r3, [r7, #28]
 80012a0:	e043      	b.n	800132a <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 80012a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80012a4:	78fb      	ldrb	r3, [r7, #3]
 80012a6:	3b20      	subs	r3, #32
 80012a8:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80012ac:	fb01 f303 	mul.w	r3, r1, r3
 80012b0:	4619      	mov	r1, r3
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	440b      	add	r3, r1
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	4413      	add	r3, r2
 80012ba:	881b      	ldrh	r3, [r3, #0]
 80012bc:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 80012be:	2300      	movs	r3, #0
 80012c0:	61bb      	str	r3, [r7, #24]
 80012c2:	e029      	b.n	8001318 <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 80012c4:	697a      	ldr	r2, [r7, #20]
 80012c6:	69bb      	ldr	r3, [r7, #24]
 80012c8:	fa02 f303 	lsl.w	r3, r2, r3
 80012cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d00e      	beq.n	80012f2 <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 80012d4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80012d6:	0a1b      	lsrs	r3, r3, #8
 80012d8:	b29b      	uxth	r3, r3
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	743b      	strb	r3, [r7, #16]
 80012de:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 80012e4:	f107 0310 	add.w	r3, r7, #16
 80012e8:	2102      	movs	r1, #2
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff fe5c 	bl	8000fa8 <ST7735_WriteData>
 80012f0:	e00f      	b.n	8001312 <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 80012f2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80012f6:	0a1b      	lsrs	r3, r3, #8
 80012f8:	b29b      	uxth	r3, r3
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	733b      	strb	r3, [r7, #12]
 80012fe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001302:	b2db      	uxtb	r3, r3
 8001304:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 8001306:	f107 030c 	add.w	r3, r7, #12
 800130a:	2102      	movs	r1, #2
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff fe4b 	bl	8000fa8 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8001312:	69bb      	ldr	r3, [r7, #24]
 8001314:	3301      	adds	r3, #1
 8001316:	61bb      	str	r3, [r7, #24]
 8001318:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800131c:	461a      	mov	r2, r3
 800131e:	69bb      	ldr	r3, [r7, #24]
 8001320:	4293      	cmp	r3, r2
 8001322:	d3cf      	bcc.n	80012c4 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	3301      	adds	r3, #1
 8001328:	61fb      	str	r3, [r7, #28]
 800132a:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800132e:	461a      	mov	r2, r3
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	4293      	cmp	r3, r2
 8001334:	d3b5      	bcc.n	80012a2 <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 8001336:	bf00      	nop
 8001338:	bf00      	nop
 800133a:	3724      	adds	r7, #36	; 0x24
 800133c:	46bd      	mov	sp, r7
 800133e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001342:	b002      	add	sp, #8
 8001344:	4770      	bx	lr
	...

08001348 <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001348:	b082      	sub	sp, #8
 800134a:	b580      	push	{r7, lr}
 800134c:	b086      	sub	sp, #24
 800134e:	af04      	add	r7, sp, #16
 8001350:	603a      	str	r2, [r7, #0]
 8001352:	617b      	str	r3, [r7, #20]
 8001354:	4603      	mov	r3, r0
 8001356:	80fb      	strh	r3, [r7, #6]
 8001358:	460b      	mov	r3, r1
 800135a:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 800135c:	f7ff fdde 	bl	8000f1c <ST7735_Select>

    while(*str) {
 8001360:	e033      	b.n	80013ca <ST7735_WriteString+0x82>
        if(x + font.width >= _width) {
 8001362:	88fb      	ldrh	r3, [r7, #6]
 8001364:	7d3a      	ldrb	r2, [r7, #20]
 8001366:	4413      	add	r3, r2
 8001368:	4a1f      	ldr	r2, [pc, #124]	; (80013e8 <ST7735_WriteString+0xa0>)
 800136a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800136e:	4293      	cmp	r3, r2
 8001370:	db16      	blt.n	80013a0 <ST7735_WriteString+0x58>
            x = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8001376:	7d7b      	ldrb	r3, [r7, #21]
 8001378:	b29a      	uxth	r2, r3
 800137a:	88bb      	ldrh	r3, [r7, #4]
 800137c:	4413      	add	r3, r2
 800137e:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= _height) {
 8001380:	88bb      	ldrh	r3, [r7, #4]
 8001382:	7d7a      	ldrb	r2, [r7, #21]
 8001384:	4413      	add	r3, r2
 8001386:	4a19      	ldr	r2, [pc, #100]	; (80013ec <ST7735_WriteString+0xa4>)
 8001388:	f9b2 2000 	ldrsh.w	r2, [r2]
 800138c:	4293      	cmp	r3, r2
 800138e:	da21      	bge.n	80013d4 <ST7735_WriteString+0x8c>
                break;
            }

            if(*str == ' ') {
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b20      	cmp	r3, #32
 8001396:	d103      	bne.n	80013a0 <ST7735_WriteString+0x58>
                // skip spaces in the beginning of the new line
                str++;
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	3301      	adds	r3, #1
 800139c:	603b      	str	r3, [r7, #0]
                continue;
 800139e:	e014      	b.n	80013ca <ST7735_WriteString+0x82>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	781a      	ldrb	r2, [r3, #0]
 80013a4:	88b9      	ldrh	r1, [r7, #4]
 80013a6:	88f8      	ldrh	r0, [r7, #6]
 80013a8:	8c3b      	ldrh	r3, [r7, #32]
 80013aa:	9302      	str	r3, [sp, #8]
 80013ac:	8bbb      	ldrh	r3, [r7, #28]
 80013ae:	9301      	str	r3, [sp, #4]
 80013b0:	69bb      	ldr	r3, [r7, #24]
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	f7ff ff4f 	bl	8001258 <ST7735_WriteChar>
        x += font.width;
 80013ba:	7d3b      	ldrb	r3, [r7, #20]
 80013bc:	b29a      	uxth	r2, r3
 80013be:	88fb      	ldrh	r3, [r7, #6]
 80013c0:	4413      	add	r3, r2
 80013c2:	80fb      	strh	r3, [r7, #6]
        str++;
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	3301      	adds	r3, #1
 80013c8:	603b      	str	r3, [r7, #0]
    while(*str) {
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1c7      	bne.n	8001362 <ST7735_WriteString+0x1a>
 80013d2:	e000      	b.n	80013d6 <ST7735_WriteString+0x8e>
                break;
 80013d4:	bf00      	nop
    }

    ST7735_Unselect();
 80013d6:	f7ff fdad 	bl	8000f34 <ST7735_Unselect>
}
 80013da:	bf00      	nop
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80013e4:	b002      	add	sp, #8
 80013e6:	4770      	bx	lr
 80013e8:	20000248 	.word	0x20000248
 80013ec:	2000024c 	.word	0x2000024c

080013f0 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 80013f0:	b590      	push	{r4, r7, lr}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4604      	mov	r4, r0
 80013f8:	4608      	mov	r0, r1
 80013fa:	4611      	mov	r1, r2
 80013fc:	461a      	mov	r2, r3
 80013fe:	4623      	mov	r3, r4
 8001400:	80fb      	strh	r3, [r7, #6]
 8001402:	4603      	mov	r3, r0
 8001404:	80bb      	strh	r3, [r7, #4]
 8001406:	460b      	mov	r3, r1
 8001408:	807b      	strh	r3, [r7, #2]
 800140a:	4613      	mov	r3, r2
 800140c:	803b      	strh	r3, [r7, #0]
    if((x >= _width) || (y >= _height)) return;
 800140e:	88fb      	ldrh	r3, [r7, #6]
 8001410:	4a37      	ldr	r2, [pc, #220]	; (80014f0 <ST7735_FillRectangle+0x100>)
 8001412:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001416:	4293      	cmp	r3, r2
 8001418:	da66      	bge.n	80014e8 <ST7735_FillRectangle+0xf8>
 800141a:	88bb      	ldrh	r3, [r7, #4]
 800141c:	4a35      	ldr	r2, [pc, #212]	; (80014f4 <ST7735_FillRectangle+0x104>)
 800141e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001422:	4293      	cmp	r3, r2
 8001424:	da60      	bge.n	80014e8 <ST7735_FillRectangle+0xf8>
    if((x + w - 1) >= _width) w = _width - x;
 8001426:	88fa      	ldrh	r2, [r7, #6]
 8001428:	887b      	ldrh	r3, [r7, #2]
 800142a:	4413      	add	r3, r2
 800142c:	4a30      	ldr	r2, [pc, #192]	; (80014f0 <ST7735_FillRectangle+0x100>)
 800142e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001432:	4293      	cmp	r3, r2
 8001434:	dd06      	ble.n	8001444 <ST7735_FillRectangle+0x54>
 8001436:	4b2e      	ldr	r3, [pc, #184]	; (80014f0 <ST7735_FillRectangle+0x100>)
 8001438:	f9b3 3000 	ldrsh.w	r3, [r3]
 800143c:	b29a      	uxth	r2, r3
 800143e:	88fb      	ldrh	r3, [r7, #6]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 8001444:	88ba      	ldrh	r2, [r7, #4]
 8001446:	883b      	ldrh	r3, [r7, #0]
 8001448:	4413      	add	r3, r2
 800144a:	4a2a      	ldr	r2, [pc, #168]	; (80014f4 <ST7735_FillRectangle+0x104>)
 800144c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001450:	4293      	cmp	r3, r2
 8001452:	dd06      	ble.n	8001462 <ST7735_FillRectangle+0x72>
 8001454:	4b27      	ldr	r3, [pc, #156]	; (80014f4 <ST7735_FillRectangle+0x104>)
 8001456:	f9b3 3000 	ldrsh.w	r3, [r3]
 800145a:	b29a      	uxth	r2, r3
 800145c:	88bb      	ldrh	r3, [r7, #4]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8001462:	f7ff fd5b 	bl	8000f1c <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001466:	88fb      	ldrh	r3, [r7, #6]
 8001468:	b2d8      	uxtb	r0, r3
 800146a:	88bb      	ldrh	r3, [r7, #4]
 800146c:	b2d9      	uxtb	r1, r3
 800146e:	88fb      	ldrh	r3, [r7, #6]
 8001470:	b2da      	uxtb	r2, r3
 8001472:	887b      	ldrh	r3, [r7, #2]
 8001474:	b2db      	uxtb	r3, r3
 8001476:	4413      	add	r3, r2
 8001478:	b2db      	uxtb	r3, r3
 800147a:	3b01      	subs	r3, #1
 800147c:	b2dc      	uxtb	r4, r3
 800147e:	88bb      	ldrh	r3, [r7, #4]
 8001480:	b2da      	uxtb	r2, r3
 8001482:	883b      	ldrh	r3, [r7, #0]
 8001484:	b2db      	uxtb	r3, r3
 8001486:	4413      	add	r3, r2
 8001488:	b2db      	uxtb	r3, r3
 800148a:	3b01      	subs	r3, #1
 800148c:	b2db      	uxtb	r3, r3
 800148e:	4622      	mov	r2, r4
 8001490:	f7ff fdee 	bl	8001070 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8001494:	8c3b      	ldrh	r3, [r7, #32]
 8001496:	0a1b      	lsrs	r3, r3, #8
 8001498:	b29b      	uxth	r3, r3
 800149a:	b2db      	uxtb	r3, r3
 800149c:	733b      	strb	r3, [r7, #12]
 800149e:	8c3b      	ldrh	r3, [r7, #32]
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 80014a4:	2201      	movs	r2, #1
 80014a6:	2140      	movs	r1, #64	; 0x40
 80014a8:	4813      	ldr	r0, [pc, #76]	; (80014f8 <ST7735_FillRectangle+0x108>)
 80014aa:	f001 ff29 	bl	8003300 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80014ae:	883b      	ldrh	r3, [r7, #0]
 80014b0:	80bb      	strh	r3, [r7, #4]
 80014b2:	e013      	b.n	80014dc <ST7735_FillRectangle+0xec>
        for(x = w; x > 0; x--) {
 80014b4:	887b      	ldrh	r3, [r7, #2]
 80014b6:	80fb      	strh	r3, [r7, #6]
 80014b8:	e00a      	b.n	80014d0 <ST7735_FillRectangle+0xe0>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80014ba:	f107 010c 	add.w	r1, r7, #12
 80014be:	f04f 33ff 	mov.w	r3, #4294967295
 80014c2:	2202      	movs	r2, #2
 80014c4:	480d      	ldr	r0, [pc, #52]	; (80014fc <ST7735_FillRectangle+0x10c>)
 80014c6:	f003 fbde 	bl	8004c86 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 80014ca:	88fb      	ldrh	r3, [r7, #6]
 80014cc:	3b01      	subs	r3, #1
 80014ce:	80fb      	strh	r3, [r7, #6]
 80014d0:	88fb      	ldrh	r3, [r7, #6]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1f1      	bne.n	80014ba <ST7735_FillRectangle+0xca>
    for(y = h; y > 0; y--) {
 80014d6:	88bb      	ldrh	r3, [r7, #4]
 80014d8:	3b01      	subs	r3, #1
 80014da:	80bb      	strh	r3, [r7, #4]
 80014dc:	88bb      	ldrh	r3, [r7, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1e8      	bne.n	80014b4 <ST7735_FillRectangle+0xc4>
        }
    }

    ST7735_Unselect();
 80014e2:	f7ff fd27 	bl	8000f34 <ST7735_Unselect>
 80014e6:	e000      	b.n	80014ea <ST7735_FillRectangle+0xfa>
    if((x >= _width) || (y >= _height)) return;
 80014e8:	bf00      	nop
}
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd90      	pop	{r4, r7, pc}
 80014f0:	20000248 	.word	0x20000248
 80014f4:	2000024c 	.word	0x2000024c
 80014f8:	40020400 	.word	0x40020400
 80014fc:	20000308 	.word	0x20000308

08001500 <bmp280_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint8_t len, const struct bmp280_dev *dev)
{
 8001500:	b590      	push	{r4, r7, lr}
 8001502:	b087      	sub	sp, #28
 8001504:	af00      	add	r7, sp, #0
 8001506:	60b9      	str	r1, [r7, #8]
 8001508:	607b      	str	r3, [r7, #4]
 800150a:	4603      	mov	r3, r0
 800150c:	73fb      	strb	r3, [r7, #15]
 800150e:	4613      	mov	r3, r2
 8001510:	73bb      	strb	r3, [r7, #14]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f000 fc90 	bl	8001e38 <null_ptr_check>
 8001518:	4603      	mov	r3, r0
 800151a:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BMP280_OK) && (reg_data != NULL))
 800151c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d11c      	bne.n	800155e <bmp280_get_regs+0x5e>
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d019      	beq.n	800155e <bmp280_get_regs+0x5e>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP280_SPI_INTF)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	789b      	ldrb	r3, [r3, #2]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d103      	bne.n	800153a <bmp280_get_regs+0x3a>
        {
            reg_addr = reg_addr | 0x80;
 8001532:	7bfb      	ldrb	r3, [r7, #15]
 8001534:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001538:	73fb      	strb	r3, [r7, #15]
        }
        rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	685c      	ldr	r4, [r3, #4]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	7858      	ldrb	r0, [r3, #1]
 8001542:	7bbb      	ldrb	r3, [r7, #14]
 8001544:	b29b      	uxth	r3, r3
 8001546:	7bf9      	ldrb	r1, [r7, #15]
 8001548:	68ba      	ldr	r2, [r7, #8]
 800154a:	47a0      	blx	r4
 800154c:	4603      	mov	r3, r0
 800154e:	75fb      	strb	r3, [r7, #23]

        /* Check for communication error and mask with an internal error code */
        if (rslt != BMP280_OK)
 8001550:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d004      	beq.n	8001562 <bmp280_get_regs+0x62>
        {
            rslt = BMP280_E_COMM_FAIL;
 8001558:	23fc      	movs	r3, #252	; 0xfc
 800155a:	75fb      	strb	r3, [r7, #23]
        if (rslt != BMP280_OK)
 800155c:	e001      	b.n	8001562 <bmp280_get_regs+0x62>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 800155e:	23ff      	movs	r3, #255	; 0xff
 8001560:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001562:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001566:	4618      	mov	r0, r3
 8001568:	371c      	adds	r7, #28
 800156a:	46bd      	mov	sp, r7
 800156c:	bd90      	pop	{r4, r7, pc}

0800156e <bmp280_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bmp280_dev *dev)
{
 800156e:	b590      	push	{r4, r7, lr}
 8001570:	b089      	sub	sp, #36	; 0x24
 8001572:	af00      	add	r7, sp, #0
 8001574:	60f8      	str	r0, [r7, #12]
 8001576:	60b9      	str	r1, [r7, #8]
 8001578:	603b      	str	r3, [r7, #0]
 800157a:	4613      	mov	r3, r2
 800157c:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint16_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > 4)
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	2b04      	cmp	r3, #4
 8001582:	d901      	bls.n	8001588 <bmp280_set_regs+0x1a>
    {
        len = 4;
 8001584:	2304      	movs	r3, #4
 8001586:	71fb      	strb	r3, [r7, #7]
    }
    rslt = null_ptr_check(dev);
 8001588:	6838      	ldr	r0, [r7, #0]
 800158a:	f000 fc55 	bl	8001e38 <null_ptr_check>
 800158e:	4603      	mov	r3, r0
 8001590:	77fb      	strb	r3, [r7, #31]
    if ((rslt == BMP280_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8001592:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d14d      	bne.n	8001636 <bmp280_set_regs+0xc8>
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d04a      	beq.n	8001636 <bmp280_set_regs+0xc8>
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d047      	beq.n	8001636 <bmp280_set_regs+0xc8>
    {
        if (len != 0)
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d041      	beq.n	8001630 <bmp280_set_regs+0xc2>
        {
            temp_buff[0] = reg_data[0];
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	743b      	strb	r3, [r7, #16]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP280_SPI_INTF)
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	789b      	ldrb	r3, [r3, #2]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d114      	bne.n	80015e4 <bmp280_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80015ba:	2300      	movs	r3, #0
 80015bc:	76fb      	strb	r3, [r7, #27]
 80015be:	e00d      	b.n	80015dc <bmp280_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80015c0:	7efb      	ldrb	r3, [r7, #27]
 80015c2:	68fa      	ldr	r2, [r7, #12]
 80015c4:	4413      	add	r3, r2
 80015c6:	781a      	ldrb	r2, [r3, #0]
 80015c8:	7efb      	ldrb	r3, [r7, #27]
 80015ca:	68f9      	ldr	r1, [r7, #12]
 80015cc:	440b      	add	r3, r1
 80015ce:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80015d2:	b2d2      	uxtb	r2, r2
 80015d4:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80015d6:	7efb      	ldrb	r3, [r7, #27]
 80015d8:	3301      	adds	r3, #1
 80015da:	76fb      	strb	r3, [r7, #27]
 80015dc:	7efa      	ldrb	r2, [r7, #27]
 80015de:	79fb      	ldrb	r3, [r7, #7]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d3ed      	bcc.n	80015c0 <bmp280_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 80015e4:	79fb      	ldrb	r3, [r7, #7]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d90d      	bls.n	8001606 <bmp280_set_regs+0x98>
            {
                /* Interleave register address w.r.t data for burst write*/
                interleave_data(reg_addr, temp_buff, reg_data, len);
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	f107 0110 	add.w	r1, r7, #16
 80015f0:	68ba      	ldr	r2, [r7, #8]
 80015f2:	68f8      	ldr	r0, [r7, #12]
 80015f4:	f000 fc40 	bl	8001e78 <interleave_data>
                temp_len = ((len * 2) - 1);
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	b29b      	uxth	r3, r3
 8001600:	3b01      	subs	r3, #1
 8001602:	83bb      	strh	r3, [r7, #28]
 8001604:	e001      	b.n	800160a <bmp280_set_regs+0x9c>
            }
            else
            {
                temp_len = len;
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	83bb      	strh	r3, [r7, #28]
            }
            rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	689c      	ldr	r4, [r3, #8]
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	7858      	ldrb	r0, [r3, #1]
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	7819      	ldrb	r1, [r3, #0]
 8001616:	8bbb      	ldrh	r3, [r7, #28]
 8001618:	f107 0210 	add.w	r2, r7, #16
 800161c:	47a0      	blx	r4
 800161e:	4603      	mov	r3, r0
 8001620:	77fb      	strb	r3, [r7, #31]

            /* Check for communication error and mask with an internal error code */
            if (rslt != BMP280_OK)
 8001622:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d008      	beq.n	800163c <bmp280_set_regs+0xce>
            {
                rslt = BMP280_E_COMM_FAIL;
 800162a:	23fc      	movs	r3, #252	; 0xfc
 800162c:	77fb      	strb	r3, [r7, #31]
        if (len != 0)
 800162e:	e005      	b.n	800163c <bmp280_set_regs+0xce>
            }
        }
        else
        {
            rslt = BMP280_E_INVALID_LEN;
 8001630:	23fd      	movs	r3, #253	; 0xfd
 8001632:	77fb      	strb	r3, [r7, #31]
        if (len != 0)
 8001634:	e002      	b.n	800163c <bmp280_set_regs+0xce>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 8001636:	23ff      	movs	r3, #255	; 0xff
 8001638:	77fb      	strb	r3, [r7, #31]
 800163a:	e000      	b.n	800163e <bmp280_set_regs+0xd0>
        if (len != 0)
 800163c:	bf00      	nop
    }

    return rslt;
 800163e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001642:	4618      	mov	r0, r3
 8001644:	3724      	adds	r7, #36	; 0x24
 8001646:	46bd      	mov	sp, r7
 8001648:	bd90      	pop	{r4, r7, pc}

0800164a <bmp280_soft_reset>:

/*!
 * @brief This API triggers the soft reset of the sensor.
 */
int8_t bmp280_soft_reset(const struct bmp280_dev *dev)
{
 800164a:	b580      	push	{r7, lr}
 800164c:	b084      	sub	sp, #16
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP280_SOFT_RESET_ADDR;
 8001652:	23e0      	movs	r3, #224	; 0xe0
 8001654:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP280_SOFT_RESET_CMD;
 8001656:	23b6      	movs	r3, #182	; 0xb6
 8001658:	737b      	strb	r3, [r7, #13]

    rslt = null_ptr_check(dev);
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f000 fbec 	bl	8001e38 <null_ptr_check>
 8001660:	4603      	mov	r3, r0
 8001662:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMP280_OK)
 8001664:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d10d      	bne.n	8001688 <bmp280_soft_reset+0x3e>
    {
        rslt = bmp280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 800166c:	f107 010d 	add.w	r1, r7, #13
 8001670:	f107 000e 	add.w	r0, r7, #14
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2201      	movs	r2, #1
 8001678:	f7ff ff79 	bl	800156e <bmp280_set_regs>
 800167c:	4603      	mov	r3, r0
 800167e:	73fb      	strb	r3, [r7, #15]

        /* As per the datasheet, startup time is 2 ms. */
        dev->delay_ms(2);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	2002      	movs	r0, #2
 8001686:	4798      	blx	r3
    }

    return rslt;
 8001688:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800168c:	4618      	mov	r0, r3
 800168e:	3710      	adds	r7, #16
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <bmp280_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp280_init(struct bmp280_dev *dev)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* Maximum number of tries before timeout */
    uint8_t try_count = 5;
 800169c:	2305      	movs	r3, #5
 800169e:	73bb      	strb	r3, [r7, #14]

    rslt = null_ptr_check(dev);
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f000 fbc9 	bl	8001e38 <null_ptr_check>
 80016a6:	4603      	mov	r3, r0
 80016a8:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMP280_OK)
 80016aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d150      	bne.n	8001754 <bmp280_init+0xc0>
    {
        while (try_count)
 80016b2:	e02d      	b.n	8001710 <bmp280_init+0x7c>
        {
            rslt = bmp280_get_regs(BMP280_CHIP_ID_ADDR, &dev->chip_id, 1, dev);
 80016b4:	6879      	ldr	r1, [r7, #4]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2201      	movs	r2, #1
 80016ba:	20d0      	movs	r0, #208	; 0xd0
 80016bc:	f7ff ff20 	bl	8001500 <bmp280_get_regs>
 80016c0:	4603      	mov	r3, r0
 80016c2:	73fb      	strb	r3, [r7, #15]

            /* Check for chip id validity */
            if ((rslt == BMP280_OK) &&
 80016c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d11a      	bne.n	8001702 <bmp280_init+0x6e>
                (dev->chip_id == BMP280_CHIP_ID1 || dev->chip_id == BMP280_CHIP_ID2 || dev->chip_id == BMP280_CHIP_ID3))
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	781b      	ldrb	r3, [r3, #0]
            if ((rslt == BMP280_OK) &&
 80016d0:	2b56      	cmp	r3, #86	; 0x56
 80016d2:	d007      	beq.n	80016e4 <bmp280_init+0x50>
                (dev->chip_id == BMP280_CHIP_ID1 || dev->chip_id == BMP280_CHIP_ID2 || dev->chip_id == BMP280_CHIP_ID3))
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	2b57      	cmp	r3, #87	; 0x57
 80016da:	d003      	beq.n	80016e4 <bmp280_init+0x50>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b58      	cmp	r3, #88	; 0x58
 80016e2:	d10e      	bne.n	8001702 <bmp280_init+0x6e>
            {
                rslt = bmp280_soft_reset(dev);
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f7ff ffb0 	bl	800164a <bmp280_soft_reset>
 80016ea:	4603      	mov	r3, r0
 80016ec:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP280_OK)
 80016ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d110      	bne.n	8001718 <bmp280_init+0x84>
                {
                    rslt = get_calib_param(dev);
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f000 fbea 	bl	8001ed0 <get_calib_param>
 80016fc:	4603      	mov	r3, r0
 80016fe:	73fb      	strb	r3, [r7, #15]
                }
                break;
 8001700:	e00a      	b.n	8001718 <bmp280_init+0x84>
            }

            /* Wait for 10 ms */
            dev->delay_ms(10);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	200a      	movs	r0, #10
 8001708:	4798      	blx	r3
            --try_count;
 800170a:	7bbb      	ldrb	r3, [r7, #14]
 800170c:	3b01      	subs	r3, #1
 800170e:	73bb      	strb	r3, [r7, #14]
        while (try_count)
 8001710:	7bbb      	ldrb	r3, [r7, #14]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1ce      	bne.n	80016b4 <bmp280_init+0x20>
 8001716:	e000      	b.n	800171a <bmp280_init+0x86>
                break;
 8001718:	bf00      	nop
        }

        /* Chip id check failed, and timed out */
        if (!try_count)
 800171a:	7bbb      	ldrb	r3, [r7, #14]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d101      	bne.n	8001724 <bmp280_init+0x90>
        {
            rslt = BMP280_E_DEV_NOT_FOUND;
 8001720:	23fe      	movs	r3, #254	; 0xfe
 8001722:	73fb      	strb	r3, [r7, #15]
        }
        if (rslt == BMP280_OK)
 8001724:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d113      	bne.n	8001754 <bmp280_init+0xc0>
        {
            /* Set values to default */
            dev->conf.filter = BMP280_FILTER_OFF;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2200      	movs	r2, #0
 8001730:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
            dev->conf.os_pres = BMP280_OS_NONE;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2200      	movs	r2, #0
 8001738:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
            dev->conf.os_temp = BMP280_OS_NONE;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2200      	movs	r2, #0
 8001740:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
            dev->conf.odr = BMP280_ODR_0_5_MS;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2200      	movs	r2, #0
 8001748:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
            dev->conf.spi3w_en = BMP280_SPI3_WIRE_DISABLE;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        }
    }

    return rslt;
 8001754:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001758:	4618      	mov	r0, r3
 800175a:	3710      	adds	r7, #16
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <bmp280_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp280_get_config(struct bmp280_config *conf, struct bmp280_dev *dev)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800176a:	2300      	movs	r3, #0
 800176c:	81bb      	strh	r3, [r7, #12]

    rslt = null_ptr_check(dev);
 800176e:	6838      	ldr	r0, [r7, #0]
 8001770:	f000 fb62 	bl	8001e38 <null_ptr_check>
 8001774:	4603      	mov	r3, r0
 8001776:	73fb      	strb	r3, [r7, #15]
    if ((rslt == BMP280_OK) && (conf != NULL))
 8001778:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d137      	bne.n	80017f0 <bmp280_get_config+0x90>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d034      	beq.n	80017f0 <bmp280_get_config+0x90>
    {
        rslt = bmp280_get_regs(BMP280_CTRL_MEAS_ADDR, temp, 2, dev);
 8001786:	f107 010c 	add.w	r1, r7, #12
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	2202      	movs	r2, #2
 800178e:	20f4      	movs	r0, #244	; 0xf4
 8001790:	f7ff feb6 	bl	8001500 <bmp280_get_regs>
 8001794:	4603      	mov	r3, r0
 8001796:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMP280_OK)
 8001798:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d129      	bne.n	80017f4 <bmp280_get_config+0x94>
        {
            conf->os_temp = BMP280_GET_BITS(BMP280_OS_TEMP, temp[0]);
 80017a0:	7b3b      	ldrb	r3, [r7, #12]
 80017a2:	095b      	lsrs	r3, r3, #5
 80017a4:	b2da      	uxtb	r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP280_GET_BITS(BMP280_OS_PRES, temp[0]);
 80017aa:	7b3b      	ldrb	r3, [r7, #12]
 80017ac:	109b      	asrs	r3, r3, #2
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	f003 0307 	and.w	r3, r3, #7
 80017b4:	b2da      	uxtb	r2, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP280_GET_BITS(BMP280_STANDBY_DURN, temp[1]);
 80017ba:	7b7b      	ldrb	r3, [r7, #13]
 80017bc:	095b      	lsrs	r3, r3, #5
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP280_GET_BITS(BMP280_FILTER, temp[1]);
 80017c4:	7b7b      	ldrb	r3, [r7, #13]
 80017c6:	109b      	asrs	r3, r3, #2
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	f003 0307 	and.w	r3, r3, #7
 80017ce:	b2da      	uxtb	r2, r3
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	70da      	strb	r2, [r3, #3]
            conf->spi3w_en = BMP280_GET_BITS_POS_0(BMP280_SPI3_ENABLE, temp[1]);
 80017d4:	7b7b      	ldrb	r3, [r7, #13]
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	b2da      	uxtb	r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	711a      	strb	r2, [r3, #4]
            dev->conf = *conf;
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	332c      	adds	r3, #44	; 0x2c
 80017e6:	6810      	ldr	r0, [r2, #0]
 80017e8:	6018      	str	r0, [r3, #0]
 80017ea:	7912      	ldrb	r2, [r2, #4]
 80017ec:	711a      	strb	r2, [r3, #4]
        if (rslt == BMP280_OK)
 80017ee:	e001      	b.n	80017f4 <bmp280_get_config+0x94>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 80017f0:	23ff      	movs	r3, #255	; 0xff
 80017f2:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80017f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3710      	adds	r7, #16
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <bmp280_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the temperature and pressure over-sampling configuration,
 * power mode configuration, sleep duration and IIR filter coefficient.
 */
int8_t bmp280_set_config(const struct bmp280_config *conf, struct bmp280_dev *dev)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP280_SLEEP_MODE, conf, dev);
 800180a:	683a      	ldr	r2, [r7, #0]
 800180c:	6879      	ldr	r1, [r7, #4]
 800180e:	2000      	movs	r0, #0
 8001810:	f000 fbfc 	bl	800200c <conf_sensor>
 8001814:	4603      	mov	r3, r0
}
 8001816:	4618      	mov	r0, r3
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <bmp280_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp280_set_power_mode(uint8_t mode, struct bmp280_dev *dev)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b084      	sub	sp, #16
 8001822:	af00      	add	r7, sp, #0
 8001824:	4603      	mov	r3, r0
 8001826:	6039      	str	r1, [r7, #0]
 8001828:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800182a:	6838      	ldr	r0, [r7, #0]
 800182c:	f000 fb04 	bl	8001e38 <null_ptr_check>
 8001830:	4603      	mov	r3, r0
 8001832:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMP280_OK)
 8001834:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d109      	bne.n	8001850 <bmp280_set_power_mode+0x32>
    {
        rslt = conf_sensor(mode, &dev->conf, dev);
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	4618      	mov	r0, r3
 8001848:	f000 fbe0 	bl	800200c <conf_sensor>
 800184c:	4603      	mov	r3, r0
 800184e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001850:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001854:	4618      	mov	r0, r3
 8001856:	3710      	adds	r7, #16
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}

0800185c <bmp280_get_uncomp_data>:
/*!
 * @brief This API reads the temperature and pressure data registers.
 * It gives the raw temperature and pressure data .
 */
int8_t bmp280_get_uncomp_data(struct bmp280_uncomp_data *uncomp_data, const struct bmp280_dev *dev)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[6] = { 0 };
 8001866:	2300      	movs	r3, #0
 8001868:	60bb      	str	r3, [r7, #8]
 800186a:	2300      	movs	r3, #0
 800186c:	81bb      	strh	r3, [r7, #12]

    rslt = null_ptr_check(dev);
 800186e:	6838      	ldr	r0, [r7, #0]
 8001870:	f000 fae2 	bl	8001e38 <null_ptr_check>
 8001874:	4603      	mov	r3, r0
 8001876:	73fb      	strb	r3, [r7, #15]
    if ((rslt == BMP280_OK) && (uncomp_data != NULL))
 8001878:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d133      	bne.n	80018e8 <bmp280_get_uncomp_data+0x8c>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d030      	beq.n	80018e8 <bmp280_get_uncomp_data+0x8c>
    {
        rslt = bmp280_get_regs(BMP280_PRES_MSB_ADDR, temp, 6, dev);
 8001886:	f107 0108 	add.w	r1, r7, #8
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	2206      	movs	r2, #6
 800188e:	20f7      	movs	r0, #247	; 0xf7
 8001890:	f7ff fe36 	bl	8001500 <bmp280_get_regs>
 8001894:	4603      	mov	r3, r0
 8001896:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMP280_OK)
 8001898:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d120      	bne.n	80018e2 <bmp280_get_uncomp_data+0x86>
        {
            uncomp_data->uncomp_press =
                (int32_t) ((((uint32_t) (temp[0])) << 12) | (((uint32_t) (temp[1])) << 4) | ((uint32_t) temp[2] >> 4));
 80018a0:	7a3b      	ldrb	r3, [r7, #8]
 80018a2:	031a      	lsls	r2, r3, #12
 80018a4:	7a7b      	ldrb	r3, [r7, #9]
 80018a6:	011b      	lsls	r3, r3, #4
 80018a8:	4313      	orrs	r3, r2
 80018aa:	7aba      	ldrb	r2, [r7, #10]
 80018ac:	0912      	lsrs	r2, r2, #4
 80018ae:	b2d2      	uxtb	r2, r2
 80018b0:	431a      	orrs	r2, r3
            uncomp_data->uncomp_press =
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	605a      	str	r2, [r3, #4]
            uncomp_data->uncomp_temp =
                (int32_t) ((((int32_t) (temp[3])) << 12) | (((int32_t) (temp[4])) << 4) | (((int32_t) (temp[5])) >> 4));
 80018b6:	7afb      	ldrb	r3, [r7, #11]
 80018b8:	031a      	lsls	r2, r3, #12
 80018ba:	7b3b      	ldrb	r3, [r7, #12]
 80018bc:	011b      	lsls	r3, r3, #4
 80018be:	4313      	orrs	r3, r2
 80018c0:	7b7a      	ldrb	r2, [r7, #13]
 80018c2:	0912      	lsrs	r2, r2, #4
 80018c4:	b2d2      	uxtb	r2, r2
 80018c6:	431a      	orrs	r2, r3
            uncomp_data->uncomp_temp =
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	601a      	str	r2, [r3, #0]
            rslt = st_check_boundaries((int32_t)uncomp_data->uncomp_temp, (int32_t)uncomp_data->uncomp_press);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	4619      	mov	r1, r3
 80018d6:	4610      	mov	r0, r2
 80018d8:	f000 fc4e 	bl	8002178 <st_check_boundaries>
 80018dc:	4603      	mov	r3, r0
 80018de:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMP280_OK)
 80018e0:	e004      	b.n	80018ec <bmp280_get_uncomp_data+0x90>
        }
        else
        {
            rslt = BMP280_E_UNCOMP_DATA_CALC;
 80018e2:	23f3      	movs	r3, #243	; 0xf3
 80018e4:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMP280_OK)
 80018e6:	e001      	b.n	80018ec <bmp280_get_uncomp_data+0x90>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 80018e8:	23ff      	movs	r3, #255	; 0xff
 80018ea:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80018ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3710      	adds	r7, #16
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <bmp280_get_comp_temp_double>:
/*!
 * @brief This API is used to get the compensated temperature from
 * uncompensated temperature. This API uses double floating precision.
 */
int8_t bmp280_get_comp_temp_double(double *temperature, int32_t uncomp_temp, struct bmp280_dev *dev)
{
 80018f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018fc:	b08a      	sub	sp, #40	; 0x28
 80018fe:	af00      	add	r7, sp, #0
 8001900:	60f8      	str	r0, [r7, #12]
 8001902:	60b9      	str	r1, [r7, #8]
 8001904:	607a      	str	r2, [r7, #4]
    double var1, var2;
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f000 fa96 	bl	8001e38 <null_ptr_check>
 800190c:	4603      	mov	r3, r0
 800190e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (rslt == BMP280_OK)
 8001912:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001916:	2b00      	cmp	r3, #0
 8001918:	f040 80ac 	bne.w	8001a74 <bmp280_get_comp_temp_double+0x17c>
    {
        var1 = (((double) uncomp_temp) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 800191c:	68b8      	ldr	r0, [r7, #8]
 800191e:	f7fe fe09 	bl	8000534 <__aeabi_i2d>
 8001922:	f04f 0200 	mov.w	r2, #0
 8001926:	4b5c      	ldr	r3, [pc, #368]	; (8001a98 <bmp280_get_comp_temp_double+0x1a0>)
 8001928:	f7fe ff98 	bl	800085c <__aeabi_ddiv>
 800192c:	4602      	mov	r2, r0
 800192e:	460b      	mov	r3, r1
 8001930:	4614      	mov	r4, r2
 8001932:	461d      	mov	r5, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	8a1b      	ldrh	r3, [r3, #16]
 8001938:	4618      	mov	r0, r3
 800193a:	f7fe fdeb 	bl	8000514 <__aeabi_ui2d>
 800193e:	f04f 0200 	mov.w	r2, #0
 8001942:	4b56      	ldr	r3, [pc, #344]	; (8001a9c <bmp280_get_comp_temp_double+0x1a4>)
 8001944:	f7fe ff8a 	bl	800085c <__aeabi_ddiv>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4620      	mov	r0, r4
 800194e:	4629      	mov	r1, r5
 8001950:	f7fe fca2 	bl	8000298 <__aeabi_dsub>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	4614      	mov	r4, r2
 800195a:	461d      	mov	r5, r3
               ((double) dev->calib_param.dig_t2);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001962:	4618      	mov	r0, r3
 8001964:	f7fe fde6 	bl	8000534 <__aeabi_i2d>
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
        var1 = (((double) uncomp_temp) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 800196c:	4620      	mov	r0, r4
 800196e:	4629      	mov	r1, r5
 8001970:	f7fe fe4a 	bl	8000608 <__aeabi_dmul>
 8001974:	4602      	mov	r2, r0
 8001976:	460b      	mov	r3, r1
 8001978:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 =
            ((((double) uncomp_temp) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 800197c:	68b8      	ldr	r0, [r7, #8]
 800197e:	f7fe fdd9 	bl	8000534 <__aeabi_i2d>
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 800198a:	f7fe ff67 	bl	800085c <__aeabi_ddiv>
 800198e:	4602      	mov	r2, r0
 8001990:	460b      	mov	r3, r1
 8001992:	4614      	mov	r4, r2
 8001994:	461d      	mov	r5, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	8a1b      	ldrh	r3, [r3, #16]
 800199a:	4618      	mov	r0, r3
 800199c:	f7fe fdba 	bl	8000514 <__aeabi_ui2d>
 80019a0:	f04f 0200 	mov.w	r2, #0
 80019a4:	4b3e      	ldr	r3, [pc, #248]	; (8001aa0 <bmp280_get_comp_temp_double+0x1a8>)
 80019a6:	f7fe ff59 	bl	800085c <__aeabi_ddiv>
 80019aa:	4602      	mov	r2, r0
 80019ac:	460b      	mov	r3, r1
 80019ae:	4620      	mov	r0, r4
 80019b0:	4629      	mov	r1, r5
 80019b2:	f7fe fc71 	bl	8000298 <__aeabi_dsub>
 80019b6:	4602      	mov	r2, r0
 80019b8:	460b      	mov	r3, r1
 80019ba:	4614      	mov	r4, r2
 80019bc:	461d      	mov	r5, r3
             (((double) uncomp_temp) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 80019be:	68b8      	ldr	r0, [r7, #8]
 80019c0:	f7fe fdb8 	bl	8000534 <__aeabi_i2d>
 80019c4:	f04f 0200 	mov.w	r2, #0
 80019c8:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 80019cc:	f7fe ff46 	bl	800085c <__aeabi_ddiv>
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	4690      	mov	r8, r2
 80019d6:	4699      	mov	r9, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	8a1b      	ldrh	r3, [r3, #16]
 80019dc:	4618      	mov	r0, r3
 80019de:	f7fe fd99 	bl	8000514 <__aeabi_ui2d>
 80019e2:	f04f 0200 	mov.w	r2, #0
 80019e6:	4b2e      	ldr	r3, [pc, #184]	; (8001aa0 <bmp280_get_comp_temp_double+0x1a8>)
 80019e8:	f7fe ff38 	bl	800085c <__aeabi_ddiv>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4640      	mov	r0, r8
 80019f2:	4649      	mov	r1, r9
 80019f4:	f7fe fc50 	bl	8000298 <__aeabi_dsub>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
            ((((double) uncomp_temp) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80019fc:	4620      	mov	r0, r4
 80019fe:	4629      	mov	r1, r5
 8001a00:	f7fe fe02 	bl	8000608 <__aeabi_dmul>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4614      	mov	r4, r2
 8001a0a:	461d      	mov	r5, r3
            ((double) dev->calib_param.dig_t3);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe fd8e 	bl	8000534 <__aeabi_i2d>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
        var2 =
 8001a1c:	4620      	mov	r0, r4
 8001a1e:	4629      	mov	r1, r5
 8001a20:	f7fe fdf2 	bl	8000608 <__aeabi_dmul>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	e9c7 2304 	strd	r2, r3, [r7, #16]
        dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8001a2c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a30:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a34:	f7fe fc32 	bl	800029c <__adddf3>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	4610      	mov	r0, r2
 8001a3e:	4619      	mov	r1, r3
 8001a40:	f7ff f892 	bl	8000b68 <__aeabi_d2iz>
 8001a44:	4602      	mov	r2, r0
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	629a      	str	r2, [r3, #40]	; 0x28
        *temperature = ((var1 + var2) / 5120.0);
 8001a4a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a4e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a52:	f7fe fc23 	bl	800029c <__adddf3>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	f04f 0200 	mov.w	r2, #0
 8001a62:	4b10      	ldr	r3, [pc, #64]	; (8001aa4 <bmp280_get_comp_temp_double+0x1ac>)
 8001a64:	f7fe fefa 	bl	800085c <__aeabi_ddiv>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	68f9      	ldr	r1, [r7, #12]
 8001a6e:	e9c1 2300 	strd	r2, r3, [r1]
 8001a72:	e009      	b.n	8001a88 <bmp280_get_comp_temp_double+0x190>
    }
    else
    {
        *temperature = 0;
 8001a74:	68f9      	ldr	r1, [r7, #12]
 8001a76:	f04f 0200 	mov.w	r2, #0
 8001a7a:	f04f 0300 	mov.w	r3, #0
 8001a7e:	e9c1 2300 	strd	r2, r3, [r1]
        rslt = BMP280_E_DOUBLE_COMP_TEMP;
 8001a82:	23ef      	movs	r3, #239	; 0xef
 8001a84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return rslt;
 8001a88:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3728      	adds	r7, #40	; 0x28
 8001a90:	46bd      	mov	sp, r7
 8001a92:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a96:	bf00      	nop
 8001a98:	40d00000 	.word	0x40d00000
 8001a9c:	40900000 	.word	0x40900000
 8001aa0:	40c00000 	.word	0x40c00000
 8001aa4:	40b40000 	.word	0x40b40000

08001aa8 <bmp280_get_comp_pres_double>:
/*!
 * @brief This API is used to get the compensated pressure from
 * uncompensated pressure. This API uses double floating precision.
 */
int8_t bmp280_get_comp_pres_double(double *pressure, uint32_t uncomp_pres, const struct bmp280_dev *dev)
{
 8001aa8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001aac:	b08a      	sub	sp, #40	; 0x28
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	60f8      	str	r0, [r7, #12]
 8001ab2:	60b9      	str	r1, [r7, #8]
 8001ab4:	607a      	str	r2, [r7, #4]
    double var1, var2;
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f000 f9be 	bl	8001e38 <null_ptr_check>
 8001abc:	4603      	mov	r3, r0
 8001abe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (rslt == BMP280_OK)
 8001ac2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	f040 8197 	bne.w	8001dfa <bmp280_get_comp_pres_double+0x352>
    {
        var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7fe fd2f 	bl	8000534 <__aeabi_i2d>
 8001ad6:	f04f 0200 	mov.w	r2, #0
 8001ada:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ade:	f7fe febd 	bl	800085c <__aeabi_ddiv>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	4610      	mov	r0, r2
 8001ae8:	4619      	mov	r1, r3
 8001aea:	f04f 0200 	mov.w	r2, #0
 8001aee:	4bc8      	ldr	r3, [pc, #800]	; (8001e10 <bmp280_get_comp_pres_double+0x368>)
 8001af0:	f7fe fbd2 	bl	8000298 <__aeabi_dsub>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001afc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b00:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b04:	f7fe fd80 	bl	8000608 <__aeabi_dmul>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	4614      	mov	r4, r2
 8001b0e:	461d      	mov	r5, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7fe fd0c 	bl	8000534 <__aeabi_i2d>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	460b      	mov	r3, r1
 8001b20:	4620      	mov	r0, r4
 8001b22:	4629      	mov	r1, r5
 8001b24:	f7fe fd70 	bl	8000608 <__aeabi_dmul>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	4610      	mov	r0, r2
 8001b2e:	4619      	mov	r1, r3
 8001b30:	f04f 0200 	mov.w	r2, #0
 8001b34:	4bb7      	ldr	r3, [pc, #732]	; (8001e14 <bmp280_get_comp_pres_double+0x36c>)
 8001b36:	f7fe fe91 	bl	800085c <__aeabi_ddiv>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	e9c7 2304 	strd	r2, r3, [r7, #16]
        var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7fe fcf3 	bl	8000534 <__aeabi_i2d>
 8001b4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b52:	f7fe fd59 	bl	8000608 <__aeabi_dmul>
 8001b56:	4602      	mov	r2, r0
 8001b58:	460b      	mov	r3, r1
 8001b5a:	4610      	mov	r0, r2
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	f7fe fb9b 	bl	800029c <__adddf3>
 8001b66:	4602      	mov	r2, r0
 8001b68:	460b      	mov	r3, r1
 8001b6a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b6e:	f7fe fb95 	bl	800029c <__adddf3>
 8001b72:	4602      	mov	r2, r0
 8001b74:	460b      	mov	r3, r1
 8001b76:	e9c7 2304 	strd	r2, r3, [r7, #16]
        var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001b7a:	f04f 0200 	mov.w	r2, #0
 8001b7e:	4ba6      	ldr	r3, [pc, #664]	; (8001e18 <bmp280_get_comp_pres_double+0x370>)
 8001b80:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b84:	f7fe fe6a 	bl	800085c <__aeabi_ddiv>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	4614      	mov	r4, r2
 8001b8e:	461d      	mov	r5, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7fe fccc 	bl	8000534 <__aeabi_i2d>
 8001b9c:	f04f 0200 	mov.w	r2, #0
 8001ba0:	4b9e      	ldr	r3, [pc, #632]	; (8001e1c <bmp280_get_comp_pres_double+0x374>)
 8001ba2:	f7fe fd31 	bl	8000608 <__aeabi_dmul>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	460b      	mov	r3, r1
 8001baa:	4620      	mov	r0, r4
 8001bac:	4629      	mov	r1, r5
 8001bae:	f7fe fb75 	bl	800029c <__adddf3>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	e9c7 2304 	strd	r2, r3, [r7, #16]
        var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7fe fcb7 	bl	8000534 <__aeabi_i2d>
 8001bc6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bca:	f7fe fd1d 	bl	8000608 <__aeabi_dmul>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	4610      	mov	r0, r2
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bda:	f7fe fd15 	bl	8000608 <__aeabi_dmul>
 8001bde:	4602      	mov	r2, r0
 8001be0:	460b      	mov	r3, r1
 8001be2:	4610      	mov	r0, r2
 8001be4:	4619      	mov	r1, r3
 8001be6:	f04f 0200 	mov.w	r2, #0
 8001bea:	4b8d      	ldr	r3, [pc, #564]	; (8001e20 <bmp280_get_comp_pres_double+0x378>)
 8001bec:	f7fe fe36 	bl	800085c <__aeabi_ddiv>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	4614      	mov	r4, r2
 8001bf6:	461d      	mov	r5, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7fe fc98 	bl	8000534 <__aeabi_i2d>
 8001c04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c08:	f7fe fcfe 	bl	8000608 <__aeabi_dmul>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	460b      	mov	r3, r1
 8001c10:	4620      	mov	r0, r4
 8001c12:	4629      	mov	r1, r5
 8001c14:	f7fe fb42 	bl	800029c <__adddf3>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	4610      	mov	r0, r2
 8001c1e:	4619      	mov	r1, r3
 8001c20:	f04f 0200 	mov.w	r2, #0
 8001c24:	4b7e      	ldr	r3, [pc, #504]	; (8001e20 <bmp280_get_comp_pres_double+0x378>)
 8001c26:	f7fe fe19 	bl	800085c <__aeabi_ddiv>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	e9c7 2306 	strd	r2, r3, [r7, #24]
               524288.0;
        var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001c32:	f04f 0200 	mov.w	r2, #0
 8001c36:	4b77      	ldr	r3, [pc, #476]	; (8001e14 <bmp280_get_comp_pres_double+0x36c>)
 8001c38:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c3c:	f7fe fe0e 	bl	800085c <__aeabi_ddiv>
 8001c40:	4602      	mov	r2, r0
 8001c42:	460b      	mov	r3, r1
 8001c44:	4610      	mov	r0, r2
 8001c46:	4619      	mov	r1, r3
 8001c48:	f04f 0200 	mov.w	r2, #0
 8001c4c:	4b75      	ldr	r3, [pc, #468]	; (8001e24 <bmp280_get_comp_pres_double+0x37c>)
 8001c4e:	f7fe fb25 	bl	800029c <__adddf3>
 8001c52:	4602      	mov	r2, r0
 8001c54:	460b      	mov	r3, r1
 8001c56:	4614      	mov	r4, r2
 8001c58:	461d      	mov	r5, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	8adb      	ldrh	r3, [r3, #22]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7fe fc58 	bl	8000514 <__aeabi_ui2d>
 8001c64:	4602      	mov	r2, r0
 8001c66:	460b      	mov	r3, r1
 8001c68:	4620      	mov	r0, r4
 8001c6a:	4629      	mov	r1, r5
 8001c6c:	f7fe fccc 	bl	8000608 <__aeabi_dmul>
 8001c70:	4602      	mov	r2, r0
 8001c72:	460b      	mov	r3, r1
 8001c74:	e9c7 2306 	strd	r2, r3, [r7, #24]

        *pressure = 1048576.0 - (double)uncomp_pres;
 8001c78:	68b8      	ldr	r0, [r7, #8]
 8001c7a:	f7fe fc4b 	bl	8000514 <__aeabi_ui2d>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	460b      	mov	r3, r1
 8001c82:	f04f 0000 	mov.w	r0, #0
 8001c86:	4968      	ldr	r1, [pc, #416]	; (8001e28 <bmp280_get_comp_pres_double+0x380>)
 8001c88:	f7fe fb06 	bl	8000298 <__aeabi_dsub>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	68f9      	ldr	r1, [r7, #12]
 8001c92:	e9c1 2300 	strd	r2, r3, [r1]
        if (var1 < 0 || var1 > 0)
 8001c96:	f04f 0200 	mov.w	r2, #0
 8001c9a:	f04f 0300 	mov.w	r3, #0
 8001c9e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ca2:	f7fe ff23 	bl	8000aec <__aeabi_dcmplt>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d10b      	bne.n	8001cc4 <bmp280_get_comp_pres_double+0x21c>
 8001cac:	f04f 0200 	mov.w	r2, #0
 8001cb0:	f04f 0300 	mov.w	r3, #0
 8001cb4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cb8:	f7fe ff36 	bl	8000b28 <__aeabi_dcmpgt>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	f000 8091 	beq.w	8001de6 <bmp280_get_comp_pres_double+0x33e>
        {
            *pressure = (*pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001cca:	f04f 0200 	mov.w	r2, #0
 8001cce:	4b57      	ldr	r3, [pc, #348]	; (8001e2c <bmp280_get_comp_pres_double+0x384>)
 8001cd0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cd4:	f7fe fdc2 	bl	800085c <__aeabi_ddiv>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	460b      	mov	r3, r1
 8001cdc:	4620      	mov	r0, r4
 8001cde:	4629      	mov	r1, r5
 8001ce0:	f7fe fada 	bl	8000298 <__aeabi_dsub>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	4610      	mov	r0, r2
 8001cea:	4619      	mov	r1, r3
 8001cec:	a346      	add	r3, pc, #280	; (adr r3, 8001e08 <bmp280_get_comp_pres_double+0x360>)
 8001cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cf2:	f7fe fc89 	bl	8000608 <__aeabi_dmul>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	4610      	mov	r0, r2
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d02:	f7fe fdab 	bl	800085c <__aeabi_ddiv>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	68f9      	ldr	r1, [r7, #12]
 8001d0c:	e9c1 2300 	strd	r2, r3, [r1]
            var1 = ((double)dev->calib_param.dig_p9) * (*pressure) * (*pressure) / 2147483648.0;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7fe fc0c 	bl	8000534 <__aeabi_i2d>
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d22:	f7fe fc71 	bl	8000608 <__aeabi_dmul>
 8001d26:	4602      	mov	r2, r0
 8001d28:	460b      	mov	r3, r1
 8001d2a:	4610      	mov	r0, r2
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d34:	f7fe fc68 	bl	8000608 <__aeabi_dmul>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	4610      	mov	r0, r2
 8001d3e:	4619      	mov	r1, r3
 8001d40:	f04f 0200 	mov.w	r2, #0
 8001d44:	4b3a      	ldr	r3, [pc, #232]	; (8001e30 <bmp280_get_comp_pres_double+0x388>)
 8001d46:	f7fe fd89 	bl	800085c <__aeabi_ddiv>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	e9c7 2306 	strd	r2, r3, [r7, #24]
            var2 = (*pressure) * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7fe fbe8 	bl	8000534 <__aeabi_i2d>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	4620      	mov	r0, r4
 8001d6a:	4629      	mov	r1, r5
 8001d6c:	f7fe fc4c 	bl	8000608 <__aeabi_dmul>
 8001d70:	4602      	mov	r2, r0
 8001d72:	460b      	mov	r3, r1
 8001d74:	4610      	mov	r0, r2
 8001d76:	4619      	mov	r1, r3
 8001d78:	f04f 0200 	mov.w	r2, #0
 8001d7c:	4b25      	ldr	r3, [pc, #148]	; (8001e14 <bmp280_get_comp_pres_double+0x36c>)
 8001d7e:	f7fe fd6d 	bl	800085c <__aeabi_ddiv>
 8001d82:	4602      	mov	r2, r0
 8001d84:	460b      	mov	r3, r1
 8001d86:	e9c7 2304 	strd	r2, r3, [r7, #16]
            *pressure = *pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001d90:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001d94:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d98:	f7fe fa80 	bl	800029c <__adddf3>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	4690      	mov	r8, r2
 8001da2:	4699      	mov	r9, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7fe fbc2 	bl	8000534 <__aeabi_i2d>
 8001db0:	4602      	mov	r2, r0
 8001db2:	460b      	mov	r3, r1
 8001db4:	4640      	mov	r0, r8
 8001db6:	4649      	mov	r1, r9
 8001db8:	f7fe fa70 	bl	800029c <__adddf3>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	4610      	mov	r0, r2
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	f04f 0200 	mov.w	r2, #0
 8001dc8:	4b1a      	ldr	r3, [pc, #104]	; (8001e34 <bmp280_get_comp_pres_double+0x38c>)
 8001dca:	f7fe fd47 	bl	800085c <__aeabi_ddiv>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	4620      	mov	r0, r4
 8001dd4:	4629      	mov	r1, r5
 8001dd6:	f7fe fa61 	bl	800029c <__adddf3>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	460b      	mov	r3, r1
 8001dde:	68f9      	ldr	r1, [r7, #12]
 8001de0:	e9c1 2300 	strd	r2, r3, [r1]
 8001de4:	e009      	b.n	8001dfa <bmp280_get_comp_pres_double+0x352>
        }
        else
        {
            *pressure = 0;
 8001de6:	68f9      	ldr	r1, [r7, #12]
 8001de8:	f04f 0200 	mov.w	r2, #0
 8001dec:	f04f 0300 	mov.w	r3, #0
 8001df0:	e9c1 2300 	strd	r2, r3, [r1]
            rslt = BMP280_E_DOUBLE_COMP_PRESS;
 8001df4:	23ee      	movs	r3, #238	; 0xee
 8001df6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    return rslt;
 8001dfa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3728      	adds	r7, #40	; 0x28
 8001e02:	46bd      	mov	sp, r7
 8001e04:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001e08:	00000000 	.word	0x00000000
 8001e0c:	40b86a00 	.word	0x40b86a00
 8001e10:	40ef4000 	.word	0x40ef4000
 8001e14:	40e00000 	.word	0x40e00000
 8001e18:	40100000 	.word	0x40100000
 8001e1c:	40f00000 	.word	0x40f00000
 8001e20:	41200000 	.word	0x41200000
 8001e24:	3ff00000 	.word	0x3ff00000
 8001e28:	41300000 	.word	0x41300000
 8001e2c:	40b00000 	.word	0x40b00000
 8001e30:	41e00000 	.word	0x41e00000
 8001e34:	40300000 	.word	0x40300000

08001e38 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp280_dev *dev)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL))
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d00b      	beq.n	8001e5e <null_ptr_check+0x26>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d007      	beq.n	8001e5e <null_ptr_check+0x26>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d003      	beq.n	8001e5e <null_ptr_check+0x26>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	68db      	ldr	r3, [r3, #12]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d102      	bne.n	8001e64 <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP280_E_NULL_PTR;
 8001e5e:	23ff      	movs	r3, #255	; 0xff
 8001e60:	73fb      	strb	r3, [r7, #15]
 8001e62:	e001      	b.n	8001e68 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP280_OK;
 8001e64:	2300      	movs	r3, #0
 8001e66:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001e68:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3714      	adds	r7, #20
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b087      	sub	sp, #28
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
 8001e84:	70fb      	strb	r3, [r7, #3]
    uint8_t index;

    for (index = 1; index < len; index++)
 8001e86:	2301      	movs	r3, #1
 8001e88:	75fb      	strb	r3, [r7, #23]
 8001e8a:	e016      	b.n	8001eba <interleave_data+0x42>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001e8c:	7dfb      	ldrb	r3, [r7, #23]
 8001e8e:	68fa      	ldr	r2, [r7, #12]
 8001e90:	441a      	add	r2, r3
 8001e92:	7dfb      	ldrb	r3, [r7, #23]
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	3b01      	subs	r3, #1
 8001e98:	68b9      	ldr	r1, [r7, #8]
 8001e9a:	440b      	add	r3, r1
 8001e9c:	7812      	ldrb	r2, [r2, #0]
 8001e9e:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001ea0:	7dfb      	ldrb	r3, [r7, #23]
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	441a      	add	r2, r3
 8001ea6:	7dfb      	ldrb	r3, [r7, #23]
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	4619      	mov	r1, r3
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	440b      	add	r3, r1
 8001eb0:	7812      	ldrb	r2, [r2, #0]
 8001eb2:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8001eb4:	7dfb      	ldrb	r3, [r7, #23]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	75fb      	strb	r3, [r7, #23]
 8001eba:	7dfa      	ldrb	r2, [r7, #23]
 8001ebc:	78fb      	ldrb	r3, [r7, #3]
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d3e4      	bcc.n	8001e8c <interleave_data+0x14>
    }
}
 8001ec2:	bf00      	nop
 8001ec4:	bf00      	nop
 8001ec6:	371c      	adds	r7, #28
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp280_dev *dev)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b08a      	sub	sp, #40	; 0x28
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP280_CALIB_DATA_SIZE] = { 0 };
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	f107 0310 	add.w	r3, r7, #16
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	605a      	str	r2, [r3, #4]
 8001ee6:	609a      	str	r2, [r3, #8]
 8001ee8:	60da      	str	r2, [r3, #12]
 8001eea:	611a      	str	r2, [r3, #16]

    rslt = null_ptr_check(dev);
 8001eec:	6878      	ldr	r0, [r7, #4]
 8001eee:	f7ff ffa3 	bl	8001e38 <null_ptr_check>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (rslt == BMP280_OK)
 8001ef8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d17f      	bne.n	8002000 <get_calib_param+0x130>
    {
        rslt = bmp280_get_regs(BMP280_DIG_T1_LSB_ADDR, temp, BMP280_CALIB_DATA_SIZE, dev);
 8001f00:	f107 010c 	add.w	r1, r7, #12
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2218      	movs	r2, #24
 8001f08:	2088      	movs	r0, #136	; 0x88
 8001f0a:	f7ff faf9 	bl	8001500 <bmp280_get_regs>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (rslt == BMP280_OK)
 8001f14:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d171      	bne.n	8002000 <get_calib_param+0x130>
        {
            dev->calib_param.dig_t1 =
                (uint16_t) (((uint16_t) temp[BMP280_DIG_T1_MSB_POS] << 8) | ((uint16_t) temp[BMP280_DIG_T1_LSB_POS]));
 8001f1c:	7b7b      	ldrb	r3, [r7, #13]
 8001f1e:	021b      	lsls	r3, r3, #8
 8001f20:	b21a      	sxth	r2, r3
 8001f22:	7b3b      	ldrb	r3, [r7, #12]
 8001f24:	b21b      	sxth	r3, r3
 8001f26:	4313      	orrs	r3, r2
 8001f28:	b21b      	sxth	r3, r3
 8001f2a:	b29a      	uxth	r2, r3
            dev->calib_param.dig_t1 =
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	821a      	strh	r2, [r3, #16]
            dev->calib_param.dig_t2 =
                (int16_t) (((int16_t) temp[BMP280_DIG_T2_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_T2_LSB_POS]));
 8001f30:	7bfb      	ldrb	r3, [r7, #15]
 8001f32:	021b      	lsls	r3, r3, #8
 8001f34:	b21a      	sxth	r2, r3
 8001f36:	7bbb      	ldrb	r3, [r7, #14]
 8001f38:	b21b      	sxth	r3, r3
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	b21a      	sxth	r2, r3
            dev->calib_param.dig_t2 =
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	825a      	strh	r2, [r3, #18]
            dev->calib_param.dig_t3 =
                (int16_t) (((int16_t) temp[BMP280_DIG_T3_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_T3_LSB_POS]));
 8001f42:	7c7b      	ldrb	r3, [r7, #17]
 8001f44:	021b      	lsls	r3, r3, #8
 8001f46:	b21a      	sxth	r2, r3
 8001f48:	7c3b      	ldrb	r3, [r7, #16]
 8001f4a:	b21b      	sxth	r3, r3
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	b21a      	sxth	r2, r3
            dev->calib_param.dig_t3 =
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	829a      	strh	r2, [r3, #20]
            dev->calib_param.dig_p1 =
                (uint16_t) (((uint16_t) temp[BMP280_DIG_P1_MSB_POS] << 8) | ((uint16_t) temp[BMP280_DIG_P1_LSB_POS]));
 8001f54:	7cfb      	ldrb	r3, [r7, #19]
 8001f56:	021b      	lsls	r3, r3, #8
 8001f58:	b21a      	sxth	r2, r3
 8001f5a:	7cbb      	ldrb	r3, [r7, #18]
 8001f5c:	b21b      	sxth	r3, r3
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	b21b      	sxth	r3, r3
 8001f62:	b29a      	uxth	r2, r3
            dev->calib_param.dig_p1 =
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	82da      	strh	r2, [r3, #22]
            dev->calib_param.dig_p2 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P2_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P2_LSB_POS]));
 8001f68:	7d7b      	ldrb	r3, [r7, #21]
 8001f6a:	021b      	lsls	r3, r3, #8
 8001f6c:	b21a      	sxth	r2, r3
 8001f6e:	7d3b      	ldrb	r3, [r7, #20]
 8001f70:	b21b      	sxth	r3, r3
 8001f72:	4313      	orrs	r3, r2
 8001f74:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p2 =
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	831a      	strh	r2, [r3, #24]
            dev->calib_param.dig_p3 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P3_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P3_LSB_POS]));
 8001f7a:	7dfb      	ldrb	r3, [r7, #23]
 8001f7c:	021b      	lsls	r3, r3, #8
 8001f7e:	b21a      	sxth	r2, r3
 8001f80:	7dbb      	ldrb	r3, [r7, #22]
 8001f82:	b21b      	sxth	r3, r3
 8001f84:	4313      	orrs	r3, r2
 8001f86:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p3 =
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	835a      	strh	r2, [r3, #26]
            dev->calib_param.dig_p4 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P4_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P4_LSB_POS]));
 8001f8c:	7e7b      	ldrb	r3, [r7, #25]
 8001f8e:	021b      	lsls	r3, r3, #8
 8001f90:	b21a      	sxth	r2, r3
 8001f92:	7e3b      	ldrb	r3, [r7, #24]
 8001f94:	b21b      	sxth	r3, r3
 8001f96:	4313      	orrs	r3, r2
 8001f98:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p4 =
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	839a      	strh	r2, [r3, #28]
            dev->calib_param.dig_p5 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P5_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P5_LSB_POS]));
 8001f9e:	7efb      	ldrb	r3, [r7, #27]
 8001fa0:	021b      	lsls	r3, r3, #8
 8001fa2:	b21a      	sxth	r2, r3
 8001fa4:	7ebb      	ldrb	r3, [r7, #26]
 8001fa6:	b21b      	sxth	r3, r3
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p5 =
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	83da      	strh	r2, [r3, #30]
            dev->calib_param.dig_p6 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P6_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P6_LSB_POS]));
 8001fb0:	7f7b      	ldrb	r3, [r7, #29]
 8001fb2:	021b      	lsls	r3, r3, #8
 8001fb4:	b21a      	sxth	r2, r3
 8001fb6:	7f3b      	ldrb	r3, [r7, #28]
 8001fb8:	b21b      	sxth	r3, r3
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p6 =
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	841a      	strh	r2, [r3, #32]
            dev->calib_param.dig_p7 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P7_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P7_LSB_POS]));
 8001fc2:	7ffb      	ldrb	r3, [r7, #31]
 8001fc4:	021b      	lsls	r3, r3, #8
 8001fc6:	b21a      	sxth	r2, r3
 8001fc8:	7fbb      	ldrb	r3, [r7, #30]
 8001fca:	b21b      	sxth	r3, r3
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p7 =
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	845a      	strh	r2, [r3, #34]	; 0x22
            dev->calib_param.dig_p8 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P8_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P8_LSB_POS]));
 8001fd4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001fd8:	021b      	lsls	r3, r3, #8
 8001fda:	b21a      	sxth	r2, r3
 8001fdc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fe0:	b21b      	sxth	r3, r3
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p8 =
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	849a      	strh	r2, [r3, #36]	; 0x24
            dev->calib_param.dig_p9 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P9_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P9_LSB_POS]));
 8001fea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001fee:	021b      	lsls	r3, r3, #8
 8001ff0:	b21a      	sxth	r2, r3
 8001ff2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001ff6:	b21b      	sxth	r3, r3
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p9 =
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	84da      	strh	r2, [r3, #38]	; 0x26
        }
    }

    return rslt;
 8002000:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8002004:	4618      	mov	r0, r3
 8002006:	3728      	adds	r7, #40	; 0x28
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp280_config *conf, struct bmp280_dev *dev)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b086      	sub	sp, #24
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
 8002018:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800201a:	2300      	movs	r3, #0
 800201c:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP280_CTRL_MEAS_ADDR, BMP280_CONFIG_ADDR };
 800201e:	f24f 53f4 	movw	r3, #62964	; 0xf5f4
 8002022:	823b      	strh	r3, [r7, #16]

    rslt = null_ptr_check(dev);
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f7ff ff07 	bl	8001e38 <null_ptr_check>
 800202a:	4603      	mov	r3, r0
 800202c:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BMP280_OK) && (conf != NULL))
 800202e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002032:	2b00      	cmp	r3, #0
 8002034:	f040 8095 	bne.w	8002162 <conf_sensor+0x156>
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	2b00      	cmp	r3, #0
 800203c:	f000 8091 	beq.w	8002162 <conf_sensor+0x156>
    {
        rslt = bmp280_get_regs(BMP280_CTRL_MEAS_ADDR, temp, 2, dev);
 8002040:	f107 0114 	add.w	r1, r7, #20
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2202      	movs	r2, #2
 8002048:	20f4      	movs	r0, #244	; 0xf4
 800204a:	f7ff fa59 	bl	8001500 <bmp280_get_regs>
 800204e:	4603      	mov	r3, r0
 8002050:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP280_OK)
 8002052:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002056:	2b00      	cmp	r3, #0
 8002058:	f040 8086 	bne.w	8002168 <conf_sensor+0x15c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp280_soft_reset(dev);
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f7ff faf4 	bl	800164a <bmp280_soft_reset>
 8002062:	4603      	mov	r3, r0
 8002064:	75fb      	strb	r3, [r7, #23]
            if (rslt == BMP280_OK)
 8002066:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d17c      	bne.n	8002168 <conf_sensor+0x15c>
            {
                temp[0] = BMP280_SET_BITS(temp[0], BMP280_OS_TEMP, conf->os_temp);
 800206e:	7d3b      	ldrb	r3, [r7, #20]
 8002070:	b25b      	sxtb	r3, r3
 8002072:	f003 031f 	and.w	r3, r3, #31
 8002076:	b25a      	sxtb	r2, r3
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	015b      	lsls	r3, r3, #5
 800207e:	b25b      	sxtb	r3, r3
 8002080:	4313      	orrs	r3, r2
 8002082:	b25b      	sxtb	r3, r3
 8002084:	b2db      	uxtb	r3, r3
 8002086:	753b      	strb	r3, [r7, #20]
                temp[0] = BMP280_SET_BITS(temp[0], BMP280_OS_PRES, conf->os_pres);
 8002088:	7d3b      	ldrb	r3, [r7, #20]
 800208a:	b25b      	sxtb	r3, r3
 800208c:	f023 031c 	bic.w	r3, r3, #28
 8002090:	b25a      	sxtb	r2, r3
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	785b      	ldrb	r3, [r3, #1]
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	b25b      	sxtb	r3, r3
 800209a:	f003 031c 	and.w	r3, r3, #28
 800209e:	b25b      	sxtb	r3, r3
 80020a0:	4313      	orrs	r3, r2
 80020a2:	b25b      	sxtb	r3, r3
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	753b      	strb	r3, [r7, #20]
                temp[1] = BMP280_SET_BITS(temp[1], BMP280_STANDBY_DURN, conf->odr);
 80020a8:	7d7b      	ldrb	r3, [r7, #21]
 80020aa:	b25b      	sxtb	r3, r3
 80020ac:	f003 031f 	and.w	r3, r3, #31
 80020b0:	b25a      	sxtb	r2, r3
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	789b      	ldrb	r3, [r3, #2]
 80020b6:	015b      	lsls	r3, r3, #5
 80020b8:	b25b      	sxtb	r3, r3
 80020ba:	4313      	orrs	r3, r2
 80020bc:	b25b      	sxtb	r3, r3
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP280_SET_BITS(temp[1], BMP280_FILTER, conf->filter);
 80020c2:	7d7b      	ldrb	r3, [r7, #21]
 80020c4:	b25b      	sxtb	r3, r3
 80020c6:	f023 031c 	bic.w	r3, r3, #28
 80020ca:	b25a      	sxtb	r2, r3
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	78db      	ldrb	r3, [r3, #3]
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	b25b      	sxtb	r3, r3
 80020d4:	f003 031c 	and.w	r3, r3, #28
 80020d8:	b25b      	sxtb	r3, r3
 80020da:	4313      	orrs	r3, r2
 80020dc:	b25b      	sxtb	r3, r3
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP280_SET_BITS_POS_0(temp[1], BMP280_SPI3_ENABLE, conf->spi3w_en);
 80020e2:	7d7b      	ldrb	r3, [r7, #21]
 80020e4:	b25b      	sxtb	r3, r3
 80020e6:	f023 0301 	bic.w	r3, r3, #1
 80020ea:	b25a      	sxtb	r2, r3
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	791b      	ldrb	r3, [r3, #4]
 80020f0:	b25b      	sxtb	r3, r3
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	b25b      	sxtb	r3, r3
 80020f8:	4313      	orrs	r3, r2
 80020fa:	b25b      	sxtb	r3, r3
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	757b      	strb	r3, [r7, #21]
                rslt = bmp280_set_regs(reg_addr, temp, 2, dev);
 8002100:	f107 0114 	add.w	r1, r7, #20
 8002104:	f107 0010 	add.w	r0, r7, #16
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2202      	movs	r2, #2
 800210c:	f7ff fa2f 	bl	800156e <bmp280_set_regs>
 8002110:	4603      	mov	r3, r0
 8002112:	75fb      	strb	r3, [r7, #23]
                if (rslt == BMP280_OK)
 8002114:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d125      	bne.n	8002168 <conf_sensor+0x15c>
                {
                    dev->conf = *conf;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68ba      	ldr	r2, [r7, #8]
 8002120:	332c      	adds	r3, #44	; 0x2c
 8002122:	6810      	ldr	r0, [r2, #0]
 8002124:	6018      	str	r0, [r3, #0]
 8002126:	7912      	ldrb	r2, [r2, #4]
 8002128:	711a      	strb	r2, [r3, #4]
                    if (mode != BMP280_SLEEP_MODE)
 800212a:	7bfb      	ldrb	r3, [r7, #15]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d01b      	beq.n	8002168 <conf_sensor+0x15c>
                    {
                        /* Write only the power mode register in a separate write */
                        temp[0] = BMP280_SET_BITS_POS_0(temp[0], BMP280_POWER_MODE, mode);
 8002130:	7d3b      	ldrb	r3, [r7, #20]
 8002132:	b25b      	sxtb	r3, r3
 8002134:	f023 0303 	bic.w	r3, r3, #3
 8002138:	b25a      	sxtb	r2, r3
 800213a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	b25b      	sxtb	r3, r3
 8002144:	4313      	orrs	r3, r2
 8002146:	b25b      	sxtb	r3, r3
 8002148:	b2db      	uxtb	r3, r3
 800214a:	753b      	strb	r3, [r7, #20]
                        rslt = bmp280_set_regs(reg_addr, temp, 1, dev);
 800214c:	f107 0114 	add.w	r1, r7, #20
 8002150:	f107 0010 	add.w	r0, r7, #16
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2201      	movs	r2, #1
 8002158:	f7ff fa09 	bl	800156e <bmp280_set_regs>
 800215c:	4603      	mov	r3, r0
 800215e:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP280_OK)
 8002160:	e002      	b.n	8002168 <conf_sensor+0x15c>
            }
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 8002162:	23ff      	movs	r3, #255	; 0xff
 8002164:	75fb      	strb	r3, [r7, #23]
 8002166:	e000      	b.n	800216a <conf_sensor+0x15e>
        if (rslt == BMP280_OK)
 8002168:	bf00      	nop
    }

    return rslt;
 800216a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800216e:	4618      	mov	r0, r3
 8002170:	3718      	adds	r7, #24
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
	...

08002178 <st_check_boundaries>:

/*!
 * @This internal API checks whether the uncompensated temperature and pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	73fb      	strb	r3, [r7, #15]

    /* check UT and UP for valid range */
    if ((utemperature <= BMP280_ST_ADC_T_MIN || utemperature >= BMP280_ST_ADC_T_MAX) &&
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2b00      	cmp	r3, #0
 800218a:	dd03      	ble.n	8002194 <st_check_boundaries+0x1c>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	4a15      	ldr	r2, [pc, #84]	; (80021e4 <st_check_boundaries+0x6c>)
 8002190:	4293      	cmp	r3, r2
 8002192:	dd09      	ble.n	80021a8 <st_check_boundaries+0x30>
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	2b00      	cmp	r3, #0
 8002198:	dd03      	ble.n	80021a2 <st_check_boundaries+0x2a>
        (upressure <= BMP280_ST_ADC_P_MIN || upressure >= BMP280_ST_ADC_P_MAX))
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	4a11      	ldr	r2, [pc, #68]	; (80021e4 <st_check_boundaries+0x6c>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	dd02      	ble.n	80021a8 <st_check_boundaries+0x30>
    {
        rslt = BMP280_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 80021a2:	23f4      	movs	r3, #244	; 0xf4
 80021a4:	73fb      	strb	r3, [r7, #15]
 80021a6:	e015      	b.n	80021d4 <st_check_boundaries+0x5c>
    }
    else if (utemperature <= BMP280_ST_ADC_T_MIN || utemperature >= BMP280_ST_ADC_T_MAX)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	dd03      	ble.n	80021b6 <st_check_boundaries+0x3e>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a0c      	ldr	r2, [pc, #48]	; (80021e4 <st_check_boundaries+0x6c>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	dd02      	ble.n	80021bc <st_check_boundaries+0x44>
    {
        rslt = BMP280_E_UNCOMP_TEMP_RANGE;
 80021b6:	23f6      	movs	r3, #246	; 0xf6
 80021b8:	73fb      	strb	r3, [r7, #15]
 80021ba:	e00b      	b.n	80021d4 <st_check_boundaries+0x5c>
    }
    else if (upressure <= BMP280_ST_ADC_P_MIN || upressure >= BMP280_ST_ADC_P_MAX)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	dd03      	ble.n	80021ca <st_check_boundaries+0x52>
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	4a07      	ldr	r2, [pc, #28]	; (80021e4 <st_check_boundaries+0x6c>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	dd02      	ble.n	80021d0 <st_check_boundaries+0x58>
    {
        rslt = BMP280_E_UNCOMP_PRES_RANGE;
 80021ca:	23f5      	movs	r3, #245	; 0xf5
 80021cc:	73fb      	strb	r3, [r7, #15]
 80021ce:	e001      	b.n	80021d4 <st_check_boundaries+0x5c>
    }
    else
    {
        rslt = BMP280_OK;
 80021d0:	2300      	movs	r3, #0
 80021d2:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80021d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3714      	adds	r7, #20
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr
 80021e4:	000fffef 	.word	0x000fffef

080021e8 <BMP280_init>:
#include <bmp280_read.h>


struct bmp280_dev bmp;

int8_t BMP280_init(void) {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
	int8_t rslt;
    struct bmp280_config conf;

    /* Map the delay function pointer with the function responsible for implementing the delay */
    bmp.delay_ms = delay_ms;
 80021ee:	4b1b      	ldr	r3, [pc, #108]	; (800225c <BMP280_init+0x74>)
 80021f0:	4a1b      	ldr	r2, [pc, #108]	; (8002260 <BMP280_init+0x78>)
 80021f2:	60da      	str	r2, [r3, #12]

    /* Assign device I2C address based on the status of SDO pin (GND for PRIMARY(0x76) & VDD for SECONDARY(0x77)) */
    bmp.dev_id = (BMP280_I2C_ADDR_PRIM<<1);
 80021f4:	4b19      	ldr	r3, [pc, #100]	; (800225c <BMP280_init+0x74>)
 80021f6:	22ec      	movs	r2, #236	; 0xec
 80021f8:	705a      	strb	r2, [r3, #1]

    /* Select the interface mode as I2C */
    bmp.intf = BMP280_I2C_INTF;
 80021fa:	4b18      	ldr	r3, [pc, #96]	; (800225c <BMP280_init+0x74>)
 80021fc:	2201      	movs	r2, #1
 80021fe:	709a      	strb	r2, [r3, #2]

    /* Map the I2C read & write function pointer with the functions responsible for I2C bus transfer */
    bmp.read = i2c_reg_read;
 8002200:	4b16      	ldr	r3, [pc, #88]	; (800225c <BMP280_init+0x74>)
 8002202:	4a18      	ldr	r2, [pc, #96]	; (8002264 <BMP280_init+0x7c>)
 8002204:	605a      	str	r2, [r3, #4]
    bmp.write = i2c_reg_write;
 8002206:	4b15      	ldr	r3, [pc, #84]	; (800225c <BMP280_init+0x74>)
 8002208:	4a17      	ldr	r2, [pc, #92]	; (8002268 <BMP280_init+0x80>)
 800220a:	609a      	str	r2, [r3, #8]
     * bmp.dev_id = 0;
     * bmp.read = spi_reg_read;
     * bmp.write = spi_reg_write;
     * bmp.intf = BMP280_SPI_INTF;
     */
    rslt = bmp280_init(&bmp);
 800220c:	4813      	ldr	r0, [pc, #76]	; (800225c <BMP280_init+0x74>)
 800220e:	f7ff fa41 	bl	8001694 <bmp280_init>
 8002212:	4603      	mov	r3, r0
 8002214:	71fb      	strb	r3, [r7, #7]


    /* Always read the current settings before writing, especially when
     * all the configuration is not modified
     */
    rslt = bmp280_get_config(&conf, &bmp);
 8002216:	463b      	mov	r3, r7
 8002218:	4910      	ldr	r1, [pc, #64]	; (800225c <BMP280_init+0x74>)
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff faa0 	bl	8001760 <bmp280_get_config>
 8002220:	4603      	mov	r3, r0
 8002222:	71fb      	strb	r3, [r7, #7]


    /* configuring the temperature oversampling, filter coefficient and output data rate */
    /* Overwrite the desired settings */
    conf.filter = BMP280_FILTER_COEFF_2;
 8002224:	2301      	movs	r3, #1
 8002226:	70fb      	strb	r3, [r7, #3]

    /* Pressure oversampling set at 4x */
    conf.os_pres = BMP280_OS_4X;
 8002228:	2303      	movs	r3, #3
 800222a:	707b      	strb	r3, [r7, #1]

    /* Temperature oversampling set at 4x */
    conf.os_temp = BMP280_OS_4X;
 800222c:	2303      	movs	r3, #3
 800222e:	703b      	strb	r3, [r7, #0]

    /* Setting the output data rate as 1HZ(1000ms) */
    conf.odr = BMP280_ODR_1000_MS;
 8002230:	2305      	movs	r3, #5
 8002232:	70bb      	strb	r3, [r7, #2]
    rslt = bmp280_set_config(&conf, &bmp);
 8002234:	463b      	mov	r3, r7
 8002236:	4909      	ldr	r1, [pc, #36]	; (800225c <BMP280_init+0x74>)
 8002238:	4618      	mov	r0, r3
 800223a:	f7ff fae1 	bl	8001800 <bmp280_set_config>
 800223e:	4603      	mov	r3, r0
 8002240:	71fb      	strb	r3, [r7, #7]


    /* Always set the power mode after setting the configuration */
    rslt = bmp280_set_power_mode(BMP280_NORMAL_MODE, &bmp);
 8002242:	4906      	ldr	r1, [pc, #24]	; (800225c <BMP280_init+0x74>)
 8002244:	2003      	movs	r0, #3
 8002246:	f7ff faea 	bl	800181e <bmp280_set_power_mode>
 800224a:	4603      	mov	r3, r0
 800224c:	71fb      	strb	r3, [r7, #7]


    return rslt;
 800224e:	f997 3007 	ldrsb.w	r3, [r7, #7]

}
 8002252:	4618      	mov	r0, r3
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	20000250 	.word	0x20000250
 8002260:	0800232d 	.word	0x0800232d
 8002264:	08002385 	.word	0x08002385
 8002268:	08002345 	.word	0x08002345

0800226c <BMP280_TempRead>:

int BMP280_TempRead(double *temperature) {
 800226c:	b580      	push	{r7, lr}
 800226e:	b088      	sub	sp, #32
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
	 int8_t errGet = 0;
 8002274:	2300      	movs	r3, #0
 8002276:	77fb      	strb	r3, [r7, #31]
	 int8_t errComp = 0;
 8002278:	2300      	movs	r3, #0
 800227a:	77bb      	strb	r3, [r7, #30]
     struct bmp280_uncomp_data ucomp_data;
     double temp;
	 /* Pobranie danych z czujnika */
     if(errGet = bmp280_get_uncomp_data(&ucomp_data, &bmp) != BMP280_OK) {
 800227c:	f107 0314 	add.w	r3, r7, #20
 8002280:	4918      	ldr	r1, [pc, #96]	; (80022e4 <BMP280_TempRead+0x78>)
 8002282:	4618      	mov	r0, r3
 8002284:	f7ff faea 	bl	800185c <bmp280_get_uncomp_data>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	bf14      	ite	ne
 800228e:	2301      	movne	r3, #1
 8002290:	2300      	moveq	r3, #0
 8002292:	b2db      	uxtb	r3, r3
 8002294:	77fb      	strb	r3, [r7, #31]
 8002296:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d002      	beq.n	80022a4 <BMP280_TempRead+0x38>
    	 return errGet;
 800229e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80022a2:	e01b      	b.n	80022dc <BMP280_TempRead+0x70>
     }

     /* Konwersja na liczby zmiennoprzecinkowe */
      if(errComp = bmp280_get_comp_temp_double(&temp, ucomp_data.uncomp_temp, &bmp) != BMP280_OK){
 80022a4:	6979      	ldr	r1, [r7, #20]
 80022a6:	f107 0308 	add.w	r3, r7, #8
 80022aa:	4a0e      	ldr	r2, [pc, #56]	; (80022e4 <BMP280_TempRead+0x78>)
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7ff fb23 	bl	80018f8 <bmp280_get_comp_temp_double>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	bf14      	ite	ne
 80022b8:	2301      	movne	r3, #1
 80022ba:	2300      	moveq	r3, #0
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	77bb      	strb	r3, [r7, #30]
 80022c0:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d002      	beq.n	80022ce <BMP280_TempRead+0x62>
    	  return errComp;
 80022c8:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80022cc:	e006      	b.n	80022dc <BMP280_TempRead+0x70>
      }

     /* Wyswietlenie wartosci */
     *temperature = temp;
 80022ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022d2:	6879      	ldr	r1, [r7, #4]
 80022d4:	e9c1 2300 	strd	r2, r3, [r1]
     return errComp;
 80022d8:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3720      	adds	r7, #32
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20000250 	.word	0x20000250

080022e8 <BMP280_PressRead>:

int BMP280_PressRead(double *pressure) {
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b088      	sub	sp, #32
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
     struct bmp280_uncomp_data ucomp_data;

     double pres;

	 /* Pobranie danych z czujnika */
     rslt = bmp280_get_uncomp_data(&ucomp_data, &bmp);
 80022f0:	f107 0314 	add.w	r3, r7, #20
 80022f4:	490c      	ldr	r1, [pc, #48]	; (8002328 <BMP280_PressRead+0x40>)
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7ff fab0 	bl	800185c <bmp280_get_uncomp_data>
 80022fc:	4603      	mov	r3, r0
 80022fe:	77fb      	strb	r3, [r7, #31]

     /* Konwersja na liczby zmiennoprzecinkowe */
     rslt = bmp280_get_comp_pres_double(&pres, ucomp_data.uncomp_press, &bmp);
 8002300:	69b9      	ldr	r1, [r7, #24]
 8002302:	f107 0308 	add.w	r3, r7, #8
 8002306:	4a08      	ldr	r2, [pc, #32]	; (8002328 <BMP280_PressRead+0x40>)
 8002308:	4618      	mov	r0, r3
 800230a:	f7ff fbcd 	bl	8001aa8 <bmp280_get_comp_pres_double>
 800230e:	4603      	mov	r3, r0
 8002310:	77fb      	strb	r3, [r7, #31]

     /* Wyswietlenie wartosci */
     *pressure = pres;
 8002312:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002316:	6879      	ldr	r1, [r7, #4]
 8002318:	e9c1 2300 	strd	r2, r3, [r1]

     return rslt;
 800231c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8002320:	4618      	mov	r0, r3
 8002322:	3720      	adds	r7, #32
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	20000250 	.word	0x20000250

0800232c <delay_ms>:
 *  @param[in] period_ms  : the required wait time in milliseconds.
 *  @return void.
 *
 */
void delay_ms(uint32_t period_ms)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
    /* Implement the delay routine according to the target machine */
	HAL_Delay(period_ms);
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f000 fd55 	bl	8002de4 <HAL_Delay>
}
 800233a:	bf00      	nop
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
	...

08002344 <i2c_reg_write>:
 *  @retval 0 -> Success
 *  @retval >0 -> Failure Info
 *
 */
int8_t i2c_reg_write(uint8_t i2c_addr, uint8_t reg_addr, uint8_t *reg_data, uint16_t length)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b086      	sub	sp, #24
 8002348:	af04      	add	r7, sp, #16
 800234a:	603a      	str	r2, [r7, #0]
 800234c:	461a      	mov	r2, r3
 800234e:	4603      	mov	r3, r0
 8002350:	71fb      	strb	r3, [r7, #7]
 8002352:	460b      	mov	r3, r1
 8002354:	71bb      	strb	r3, [r7, #6]
 8002356:	4613      	mov	r3, r2
 8002358:	80bb      	strh	r3, [r7, #4]

    /* Implement the I2C write routine according to the target machine. */
	HAL_I2C_Mem_Write(&hi2c1, i2c_addr, reg_addr, 1, reg_data, length, 100);
 800235a:	79fb      	ldrb	r3, [r7, #7]
 800235c:	b299      	uxth	r1, r3
 800235e:	79bb      	ldrb	r3, [r7, #6]
 8002360:	b29a      	uxth	r2, r3
 8002362:	2364      	movs	r3, #100	; 0x64
 8002364:	9302      	str	r3, [sp, #8]
 8002366:	88bb      	ldrh	r3, [r7, #4]
 8002368:	9301      	str	r3, [sp, #4]
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	9300      	str	r3, [sp, #0]
 800236e:	2301      	movs	r3, #1
 8002370:	4803      	ldr	r0, [pc, #12]	; (8002380 <i2c_reg_write+0x3c>)
 8002372:	f001 f923 	bl	80035bc <HAL_I2C_Mem_Write>
    return 0;
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	20000284 	.word	0x20000284

08002384 <i2c_reg_read>:
 *  @retval 0 -> Success
 *  @retval >0 -> Failure Info
 *
 */
int8_t i2c_reg_read(uint8_t i2c_addr, uint8_t reg_addr, uint8_t *reg_data, uint16_t length)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af04      	add	r7, sp, #16
 800238a:	603a      	str	r2, [r7, #0]
 800238c:	461a      	mov	r2, r3
 800238e:	4603      	mov	r3, r0
 8002390:	71fb      	strb	r3, [r7, #7]
 8002392:	460b      	mov	r3, r1
 8002394:	71bb      	strb	r3, [r7, #6]
 8002396:	4613      	mov	r3, r2
 8002398:	80bb      	strh	r3, [r7, #4]

    /* Implement the I2C read routine according to the target machine. */
	HAL_I2C_Mem_Read(&hi2c1, i2c_addr, reg_addr, 1, reg_data, length, 100);
 800239a:	79fb      	ldrb	r3, [r7, #7]
 800239c:	b299      	uxth	r1, r3
 800239e:	79bb      	ldrb	r3, [r7, #6]
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	2364      	movs	r3, #100	; 0x64
 80023a4:	9302      	str	r3, [sp, #8]
 80023a6:	88bb      	ldrh	r3, [r7, #4]
 80023a8:	9301      	str	r3, [sp, #4]
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	9300      	str	r3, [sp, #0]
 80023ae:	2301      	movs	r3, #1
 80023b0:	4803      	ldr	r0, [pc, #12]	; (80023c0 <i2c_reg_read+0x3c>)
 80023b2:	f001 f9fd 	bl	80037b0 <HAL_I2C_Mem_Read>
    return 0;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	20000284 	.word	0x20000284

080023c4 <MX_GPIO_Init>:
        * EXTI
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b08a      	sub	sp, #40	; 0x28
 80023c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ca:	f107 0314 	add.w	r3, r7, #20
 80023ce:	2200      	movs	r2, #0
 80023d0:	601a      	str	r2, [r3, #0]
 80023d2:	605a      	str	r2, [r3, #4]
 80023d4:	609a      	str	r2, [r3, #8]
 80023d6:	60da      	str	r2, [r3, #12]
 80023d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023da:	2300      	movs	r3, #0
 80023dc:	613b      	str	r3, [r7, #16]
 80023de:	4b3e      	ldr	r3, [pc, #248]	; (80024d8 <MX_GPIO_Init+0x114>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	4a3d      	ldr	r2, [pc, #244]	; (80024d8 <MX_GPIO_Init+0x114>)
 80023e4:	f043 0304 	orr.w	r3, r3, #4
 80023e8:	6313      	str	r3, [r2, #48]	; 0x30
 80023ea:	4b3b      	ldr	r3, [pc, #236]	; (80024d8 <MX_GPIO_Init+0x114>)
 80023ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ee:	f003 0304 	and.w	r3, r3, #4
 80023f2:	613b      	str	r3, [r7, #16]
 80023f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023f6:	2300      	movs	r3, #0
 80023f8:	60fb      	str	r3, [r7, #12]
 80023fa:	4b37      	ldr	r3, [pc, #220]	; (80024d8 <MX_GPIO_Init+0x114>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	4a36      	ldr	r2, [pc, #216]	; (80024d8 <MX_GPIO_Init+0x114>)
 8002400:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002404:	6313      	str	r3, [r2, #48]	; 0x30
 8002406:	4b34      	ldr	r3, [pc, #208]	; (80024d8 <MX_GPIO_Init+0x114>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002412:	2300      	movs	r3, #0
 8002414:	60bb      	str	r3, [r7, #8]
 8002416:	4b30      	ldr	r3, [pc, #192]	; (80024d8 <MX_GPIO_Init+0x114>)
 8002418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241a:	4a2f      	ldr	r2, [pc, #188]	; (80024d8 <MX_GPIO_Init+0x114>)
 800241c:	f043 0301 	orr.w	r3, r3, #1
 8002420:	6313      	str	r3, [r2, #48]	; 0x30
 8002422:	4b2d      	ldr	r3, [pc, #180]	; (80024d8 <MX_GPIO_Init+0x114>)
 8002424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002426:	f003 0301 	and.w	r3, r3, #1
 800242a:	60bb      	str	r3, [r7, #8]
 800242c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	607b      	str	r3, [r7, #4]
 8002432:	4b29      	ldr	r3, [pc, #164]	; (80024d8 <MX_GPIO_Init+0x114>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002436:	4a28      	ldr	r2, [pc, #160]	; (80024d8 <MX_GPIO_Init+0x114>)
 8002438:	f043 0302 	orr.w	r3, r3, #2
 800243c:	6313      	str	r3, [r2, #48]	; 0x30
 800243e:	4b26      	ldr	r3, [pc, #152]	; (80024d8 <MX_GPIO_Init+0x114>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	607b      	str	r3, [r7, #4]
 8002448:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LCD_CS_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 800244a:	2200      	movs	r2, #0
 800244c:	21e0      	movs	r1, #224	; 0xe0
 800244e:	4823      	ldr	r0, [pc, #140]	; (80024dc <MX_GPIO_Init+0x118>)
 8002450:	f000 ff56 	bl	8003300 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 8002454:	2200      	movs	r2, #0
 8002456:	2140      	movs	r1, #64	; 0x40
 8002458:	4821      	ldr	r0, [pc, #132]	; (80024e0 <MX_GPIO_Init+0x11c>)
 800245a:	f000 ff51 	bl	8003300 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800245e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002462:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002464:	4b1f      	ldr	r3, [pc, #124]	; (80024e4 <MX_GPIO_Init+0x120>)
 8002466:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002468:	2300      	movs	r3, #0
 800246a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800246c:	f107 0314 	add.w	r3, r7, #20
 8002470:	4619      	mov	r1, r3
 8002472:	481d      	ldr	r0, [pc, #116]	; (80024e8 <MX_GPIO_Init+0x124>)
 8002474:	f000 fdc0 	bl	8002ff8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002478:	230c      	movs	r3, #12
 800247a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247c:	2302      	movs	r3, #2
 800247e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002480:	2300      	movs	r3, #0
 8002482:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002484:	2300      	movs	r3, #0
 8002486:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002488:	2307      	movs	r3, #7
 800248a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800248c:	f107 0314 	add.w	r3, r7, #20
 8002490:	4619      	mov	r1, r3
 8002492:	4812      	ldr	r0, [pc, #72]	; (80024dc <MX_GPIO_Init+0x118>)
 8002494:	f000 fdb0 	bl	8002ff8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|LCD_CS_Pin|LCD_RST_Pin;
 8002498:	23e0      	movs	r3, #224	; 0xe0
 800249a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800249c:	2301      	movs	r3, #1
 800249e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a0:	2300      	movs	r3, #0
 80024a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a4:	2300      	movs	r3, #0
 80024a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a8:	f107 0314 	add.w	r3, r7, #20
 80024ac:	4619      	mov	r1, r3
 80024ae:	480b      	ldr	r0, [pc, #44]	; (80024dc <MX_GPIO_Init+0x118>)
 80024b0:	f000 fda2 	bl	8002ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 80024b4:	2340      	movs	r3, #64	; 0x40
 80024b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024b8:	2301      	movs	r3, #1
 80024ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024bc:	2300      	movs	r3, #0
 80024be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c0:	2300      	movs	r3, #0
 80024c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 80024c4:	f107 0314 	add.w	r3, r7, #20
 80024c8:	4619      	mov	r1, r3
 80024ca:	4805      	ldr	r0, [pc, #20]	; (80024e0 <MX_GPIO_Init+0x11c>)
 80024cc:	f000 fd94 	bl	8002ff8 <HAL_GPIO_Init>

}
 80024d0:	bf00      	nop
 80024d2:	3728      	adds	r7, #40	; 0x28
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	40023800 	.word	0x40023800
 80024dc:	40020000 	.word	0x40020000
 80024e0:	40020400 	.word	0x40020400
 80024e4:	10210000 	.word	0x10210000
 80024e8:	40020800 	.word	0x40020800

080024ec <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80024f0:	4b12      	ldr	r3, [pc, #72]	; (800253c <MX_I2C1_Init+0x50>)
 80024f2:	4a13      	ldr	r2, [pc, #76]	; (8002540 <MX_I2C1_Init+0x54>)
 80024f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80024f6:	4b11      	ldr	r3, [pc, #68]	; (800253c <MX_I2C1_Init+0x50>)
 80024f8:	4a12      	ldr	r2, [pc, #72]	; (8002544 <MX_I2C1_Init+0x58>)
 80024fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80024fc:	4b0f      	ldr	r3, [pc, #60]	; (800253c <MX_I2C1_Init+0x50>)
 80024fe:	2200      	movs	r2, #0
 8002500:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002502:	4b0e      	ldr	r3, [pc, #56]	; (800253c <MX_I2C1_Init+0x50>)
 8002504:	2200      	movs	r2, #0
 8002506:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002508:	4b0c      	ldr	r3, [pc, #48]	; (800253c <MX_I2C1_Init+0x50>)
 800250a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800250e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002510:	4b0a      	ldr	r3, [pc, #40]	; (800253c <MX_I2C1_Init+0x50>)
 8002512:	2200      	movs	r2, #0
 8002514:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002516:	4b09      	ldr	r3, [pc, #36]	; (800253c <MX_I2C1_Init+0x50>)
 8002518:	2200      	movs	r2, #0
 800251a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800251c:	4b07      	ldr	r3, [pc, #28]	; (800253c <MX_I2C1_Init+0x50>)
 800251e:	2200      	movs	r2, #0
 8002520:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002522:	4b06      	ldr	r3, [pc, #24]	; (800253c <MX_I2C1_Init+0x50>)
 8002524:	2200      	movs	r2, #0
 8002526:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002528:	4804      	ldr	r0, [pc, #16]	; (800253c <MX_I2C1_Init+0x50>)
 800252a:	f000 ff03 	bl	8003334 <HAL_I2C_Init>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002534:	f000 f922 	bl	800277c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002538:	bf00      	nop
 800253a:	bd80      	pop	{r7, pc}
 800253c:	20000284 	.word	0x20000284
 8002540:	40005400 	.word	0x40005400
 8002544:	000186a0 	.word	0x000186a0

08002548 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b08a      	sub	sp, #40	; 0x28
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002550:	f107 0314 	add.w	r3, r7, #20
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a19      	ldr	r2, [pc, #100]	; (80025cc <HAL_I2C_MspInit+0x84>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d12c      	bne.n	80025c4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	613b      	str	r3, [r7, #16]
 800256e:	4b18      	ldr	r3, [pc, #96]	; (80025d0 <HAL_I2C_MspInit+0x88>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002572:	4a17      	ldr	r2, [pc, #92]	; (80025d0 <HAL_I2C_MspInit+0x88>)
 8002574:	f043 0302 	orr.w	r3, r3, #2
 8002578:	6313      	str	r3, [r2, #48]	; 0x30
 800257a:	4b15      	ldr	r3, [pc, #84]	; (80025d0 <HAL_I2C_MspInit+0x88>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	613b      	str	r3, [r7, #16]
 8002584:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002586:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800258a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800258c:	2312      	movs	r3, #18
 800258e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002590:	2301      	movs	r3, #1
 8002592:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002594:	2303      	movs	r3, #3
 8002596:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002598:	2304      	movs	r3, #4
 800259a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800259c:	f107 0314 	add.w	r3, r7, #20
 80025a0:	4619      	mov	r1, r3
 80025a2:	480c      	ldr	r0, [pc, #48]	; (80025d4 <HAL_I2C_MspInit+0x8c>)
 80025a4:	f000 fd28 	bl	8002ff8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80025a8:	2300      	movs	r3, #0
 80025aa:	60fb      	str	r3, [r7, #12]
 80025ac:	4b08      	ldr	r3, [pc, #32]	; (80025d0 <HAL_I2C_MspInit+0x88>)
 80025ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b0:	4a07      	ldr	r2, [pc, #28]	; (80025d0 <HAL_I2C_MspInit+0x88>)
 80025b2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80025b6:	6413      	str	r3, [r2, #64]	; 0x40
 80025b8:	4b05      	ldr	r3, [pc, #20]	; (80025d0 <HAL_I2C_MspInit+0x88>)
 80025ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025c0:	60fb      	str	r3, [r7, #12]
 80025c2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80025c4:	bf00      	nop
 80025c6:	3728      	adds	r7, #40	; 0x28
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	40005400 	.word	0x40005400
 80025d0:	40023800 	.word	0x40023800
 80025d4:	40020400 	.word	0x40020400

080025d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025dc:	f000 fb90 	bl	8002d00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025e0:	f000 f862 	bl	80026a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025e4:	f7ff feee 	bl	80023c4 <MX_GPIO_Init>
  MX_SPI2_Init();
 80025e8:	f000 f998 	bl	800291c <MX_SPI2_Init>
  MX_I2C1_Init();
 80025ec:	f7ff ff7e 	bl	80024ec <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  BMP280_init();
 80025f0:	f7ff fdfa 	bl	80021e8 <BMP280_init>

  ST7735_Init(0);
 80025f4:	2000      	movs	r0, #0
 80025f6:	f7fe fd83 	bl	8001100 <ST7735_Init>
  fillScreen(BLACK);
 80025fa:	2000      	movs	r0, #0
 80025fc:	f7fe fc74 	bl	8000ee8 <fillScreen>
  ST7735_SetRotation(3);
 8002600:	2003      	movs	r0, #3
 8002602:	f7fe fda9 	bl	8001158 <ST7735_SetRotation>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	if((errTemp = BMP280_TempRead(&temp)) == BMP280_OK && (errPres = BMP280_PressRead(&pres)) == BMP280_OK){
 8002606:	4823      	ldr	r0, [pc, #140]	; (8002694 <main+0xbc>)
 8002608:	f7ff fe30 	bl	800226c <BMP280_TempRead>
 800260c:	4603      	mov	r3, r0
 800260e:	4a22      	ldr	r2, [pc, #136]	; (8002698 <main+0xc0>)
 8002610:	6013      	str	r3, [r2, #0]
 8002612:	4b21      	ldr	r3, [pc, #132]	; (8002698 <main+0xc0>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d128      	bne.n	800266c <main+0x94>
 800261a:	4820      	ldr	r0, [pc, #128]	; (800269c <main+0xc4>)
 800261c:	f7ff fe64 	bl	80022e8 <BMP280_PressRead>
 8002620:	4603      	mov	r3, r0
 8002622:	4a1f      	ldr	r2, [pc, #124]	; (80026a0 <main+0xc8>)
 8002624:	6013      	str	r3, [r2, #0]
 8002626:	4b1e      	ldr	r3, [pc, #120]	; (80026a0 <main+0xc8>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d11e      	bne.n	800266c <main+0x94>
	  		if(refreshScreen == 0){
 800262e:	4b1d      	ldr	r3, [pc, #116]	; (80026a4 <main+0xcc>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d105      	bne.n	8002642 <main+0x6a>
	  			refreshScreen = 2;
 8002636:	4b1b      	ldr	r3, [pc, #108]	; (80026a4 <main+0xcc>)
 8002638:	2202      	movs	r2, #2
 800263a:	601a      	str	r2, [r3, #0]
	  			fillScreen(BLACK);
 800263c:	2000      	movs	r0, #0
 800263e:	f7fe fc53 	bl	8000ee8 <fillScreen>
	  		}
	  		writeMenu();
 8002642:	f000 f8e9 	bl	8002818 <writeMenu>
	  		writeTemp(temp);
 8002646:	4b13      	ldr	r3, [pc, #76]	; (8002694 <main+0xbc>)
 8002648:	ed93 7b00 	vldr	d7, [r3]
 800264c:	eeb0 0a47 	vmov.f32	s0, s14
 8002650:	eef0 0a67 	vmov.f32	s1, s15
 8002654:	f000 f898 	bl	8002788 <writeTemp>
	  		writePress(pres);
 8002658:	4b10      	ldr	r3, [pc, #64]	; (800269c <main+0xc4>)
 800265a:	ed93 7b00 	vldr	d7, [r3]
 800265e:	eeb0 0a47 	vmov.f32	s0, s14
 8002662:	eef0 0a67 	vmov.f32	s1, s15
 8002666:	f000 f8b3 	bl	80027d0 <writePress>
 800266a:	e011      	b.n	8002690 <main+0xb8>
	  	} else {
	  		if(refreshScreen == 2){
 800266c:	4b0d      	ldr	r3, [pc, #52]	; (80026a4 <main+0xcc>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2b02      	cmp	r3, #2
 8002672:	d105      	bne.n	8002680 <main+0xa8>
	  			refreshScreen = 0;
 8002674:	4b0b      	ldr	r3, [pc, #44]	; (80026a4 <main+0xcc>)
 8002676:	2200      	movs	r2, #0
 8002678:	601a      	str	r2, [r3, #0]
	  			fillScreen(BLACK);
 800267a:	2000      	movs	r0, #0
 800267c:	f7fe fc34 	bl	8000ee8 <fillScreen>
	  		}
	  		errMenu(errTemp, errPres);
 8002680:	4b05      	ldr	r3, [pc, #20]	; (8002698 <main+0xc0>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a06      	ldr	r2, [pc, #24]	; (80026a0 <main+0xc8>)
 8002686:	6812      	ldr	r2, [r2, #0]
 8002688:	4611      	mov	r1, r2
 800268a:	4618      	mov	r0, r3
 800268c:	f000 f8ec 	bl	8002868 <errMenu>
	  	if((errTemp = BMP280_TempRead(&temp)) == BMP280_OK && (errPres = BMP280_PressRead(&pres)) == BMP280_OK){
 8002690:	e7b9      	b.n	8002606 <main+0x2e>
 8002692:	bf00      	nop
 8002694:	20000220 	.word	0x20000220
 8002698:	20000214 	.word	0x20000214
 800269c:	20000228 	.word	0x20000228
 80026a0:	20000218 	.word	0x20000218
 80026a4:	20000230 	.word	0x20000230

080026a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b094      	sub	sp, #80	; 0x50
 80026ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026ae:	f107 0320 	add.w	r3, r7, #32
 80026b2:	2230      	movs	r2, #48	; 0x30
 80026b4:	2100      	movs	r1, #0
 80026b6:	4618      	mov	r0, r3
 80026b8:	f002 fd16 	bl	80050e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026bc:	f107 030c 	add.w	r3, r7, #12
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]
 80026c4:	605a      	str	r2, [r3, #4]
 80026c6:	609a      	str	r2, [r3, #8]
 80026c8:	60da      	str	r2, [r3, #12]
 80026ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80026cc:	2300      	movs	r3, #0
 80026ce:	60bb      	str	r3, [r7, #8]
 80026d0:	4b28      	ldr	r3, [pc, #160]	; (8002774 <SystemClock_Config+0xcc>)
 80026d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d4:	4a27      	ldr	r2, [pc, #156]	; (8002774 <SystemClock_Config+0xcc>)
 80026d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026da:	6413      	str	r3, [r2, #64]	; 0x40
 80026dc:	4b25      	ldr	r3, [pc, #148]	; (8002774 <SystemClock_Config+0xcc>)
 80026de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026e4:	60bb      	str	r3, [r7, #8]
 80026e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80026e8:	2300      	movs	r3, #0
 80026ea:	607b      	str	r3, [r7, #4]
 80026ec:	4b22      	ldr	r3, [pc, #136]	; (8002778 <SystemClock_Config+0xd0>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80026f4:	4a20      	ldr	r2, [pc, #128]	; (8002778 <SystemClock_Config+0xd0>)
 80026f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026fa:	6013      	str	r3, [r2, #0]
 80026fc:	4b1e      	ldr	r3, [pc, #120]	; (8002778 <SystemClock_Config+0xd0>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002704:	607b      	str	r3, [r7, #4]
 8002706:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002708:	2302      	movs	r3, #2
 800270a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800270c:	2301      	movs	r3, #1
 800270e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002710:	2310      	movs	r3, #16
 8002712:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002714:	2302      	movs	r3, #2
 8002716:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002718:	2300      	movs	r3, #0
 800271a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800271c:	2308      	movs	r3, #8
 800271e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8002720:	2354      	movs	r3, #84	; 0x54
 8002722:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002724:	2302      	movs	r3, #2
 8002726:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002728:	2307      	movs	r3, #7
 800272a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800272c:	f107 0320 	add.w	r3, r7, #32
 8002730:	4618      	mov	r0, r3
 8002732:	f001 fdbf 	bl	80042b4 <HAL_RCC_OscConfig>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800273c:	f000 f81e 	bl	800277c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002740:	230f      	movs	r3, #15
 8002742:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002744:	2302      	movs	r3, #2
 8002746:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002748:	2300      	movs	r3, #0
 800274a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800274c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002750:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002752:	2300      	movs	r3, #0
 8002754:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002756:	f107 030c 	add.w	r3, r7, #12
 800275a:	2102      	movs	r1, #2
 800275c:	4618      	mov	r0, r3
 800275e:	f002 f821 	bl	80047a4 <HAL_RCC_ClockConfig>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002768:	f000 f808 	bl	800277c <Error_Handler>
  }
}
 800276c:	bf00      	nop
 800276e:	3750      	adds	r7, #80	; 0x50
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	40023800 	.word	0x40023800
 8002778:	40007000 	.word	0x40007000

0800277c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002780:	b672      	cpsid	i
}
 8002782:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002784:	e7fe      	b.n	8002784 <Error_Handler+0x8>
	...

08002788 <writeTemp>:
char TEMP_BUF[MAX_BUF_SIZE];
char PRES_BUF[MAX_BUF_SIZE];
char ERR_TEMP_BUF[MAX_BUF_SIZE];
char ERR_PRES_BUF[MAX_BUF_SIZE];

void writeTemp(double temperature){
 8002788:	b580      	push	{r7, lr}
 800278a:	b086      	sub	sp, #24
 800278c:	af04      	add	r7, sp, #16
 800278e:	ed87 0b00 	vstr	d0, [r7]
	sprintf(TEMP_BUF, "%.2f", temperature);
 8002792:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002796:	490b      	ldr	r1, [pc, #44]	; (80027c4 <writeTemp+0x3c>)
 8002798:	480b      	ldr	r0, [pc, #44]	; (80027c8 <writeTemp+0x40>)
 800279a:	f003 f917 	bl	80059cc <siprintf>
	ST7735_WriteString(50, 16, TEMP_BUF, Font_11x18, GREEN, BLACK);
 800279e:	4b0b      	ldr	r3, [pc, #44]	; (80027cc <writeTemp+0x44>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	9202      	str	r2, [sp, #8]
 80027a4:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80027a8:	9201      	str	r2, [sp, #4]
 80027aa:	685a      	ldr	r2, [r3, #4]
 80027ac:	9200      	str	r2, [sp, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a05      	ldr	r2, [pc, #20]	; (80027c8 <writeTemp+0x40>)
 80027b2:	2110      	movs	r1, #16
 80027b4:	2032      	movs	r0, #50	; 0x32
 80027b6:	f7fe fdc7 	bl	8001348 <ST7735_WriteString>
}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	08007e40 	.word	0x08007e40
 80027c8:	200002f0 	.word	0x200002f0
 80027cc:	20000008 	.word	0x20000008

080027d0 <writePress>:

void writePress(double pressure){
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af04      	add	r7, sp, #16
 80027d6:	ed87 0b00 	vstr	d0, [r7]
    sprintf(PRES_BUF, "%.2f", pressure);
 80027da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80027de:	490b      	ldr	r1, [pc, #44]	; (800280c <writePress+0x3c>)
 80027e0:	480b      	ldr	r0, [pc, #44]	; (8002810 <writePress+0x40>)
 80027e2:	f003 f8f3 	bl	80059cc <siprintf>
    ST7735_WriteString(25, 46, PRES_BUF, Font_11x18, GREEN, BLACK);
 80027e6:	4b0b      	ldr	r3, [pc, #44]	; (8002814 <writePress+0x44>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	9202      	str	r2, [sp, #8]
 80027ec:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80027f0:	9201      	str	r2, [sp, #4]
 80027f2:	685a      	ldr	r2, [r3, #4]
 80027f4:	9200      	str	r2, [sp, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a05      	ldr	r2, [pc, #20]	; (8002810 <writePress+0x40>)
 80027fa:	212e      	movs	r1, #46	; 0x2e
 80027fc:	2019      	movs	r0, #25
 80027fe:	f7fe fda3 	bl	8001348 <ST7735_WriteString>
}
 8002802:	bf00      	nop
 8002804:	3708      	adds	r7, #8
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	08007e40 	.word	0x08007e40
 8002810:	200002e4 	.word	0x200002e4
 8002814:	20000008 	.word	0x20000008

08002818 <writeMenu>:

void writeMenu(void){
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af04      	add	r7, sp, #16
	ST7735_WriteString(5, 5, "Temperatura [st. C]", Font_7x10, YELLOW,BLACK);
 800281e:	4b0f      	ldr	r3, [pc, #60]	; (800285c <writeMenu+0x44>)
 8002820:	2200      	movs	r2, #0
 8002822:	9202      	str	r2, [sp, #8]
 8002824:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002828:	9201      	str	r2, [sp, #4]
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	9200      	str	r2, [sp, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a0b      	ldr	r2, [pc, #44]	; (8002860 <writeMenu+0x48>)
 8002832:	2105      	movs	r1, #5
 8002834:	2005      	movs	r0, #5
 8002836:	f7fe fd87 	bl	8001348 <ST7735_WriteString>
	ST7735_WriteString(5, 35, "Cisnienie [Pa]", Font_7x10, YELLOW,BLACK);
 800283a:	4b08      	ldr	r3, [pc, #32]	; (800285c <writeMenu+0x44>)
 800283c:	2200      	movs	r2, #0
 800283e:	9202      	str	r2, [sp, #8]
 8002840:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002844:	9201      	str	r2, [sp, #4]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	9200      	str	r2, [sp, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a05      	ldr	r2, [pc, #20]	; (8002864 <writeMenu+0x4c>)
 800284e:	2123      	movs	r1, #35	; 0x23
 8002850:	2005      	movs	r0, #5
 8002852:	f7fe fd79 	bl	8001348 <ST7735_WriteString>
}
 8002856:	bf00      	nop
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}
 800285c:	20000000 	.word	0x20000000
 8002860:	08007e48 	.word	0x08007e48
 8002864:	08007e5c 	.word	0x08007e5c

08002868 <errMenu>:

void errMenu(int errTemp, int errPres){
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af04      	add	r7, sp, #16
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
	sprintf(ERR_TEMP_BUF, "%d", errTemp);
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	4922      	ldr	r1, [pc, #136]	; (8002900 <errMenu+0x98>)
 8002876:	4823      	ldr	r0, [pc, #140]	; (8002904 <errMenu+0x9c>)
 8002878:	f003 f8a8 	bl	80059cc <siprintf>
	sprintf(ERR_PRES_BUF, "%d", errPres);
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	4920      	ldr	r1, [pc, #128]	; (8002900 <errMenu+0x98>)
 8002880:	4821      	ldr	r0, [pc, #132]	; (8002908 <errMenu+0xa0>)
 8002882:	f003 f8a3 	bl	80059cc <siprintf>
	ST7735_WriteString(0, 10, "Blad odczytu czujnika BMP280 - kody bledow:", Font_7x10, YELLOW,BLACK);
 8002886:	4b21      	ldr	r3, [pc, #132]	; (800290c <errMenu+0xa4>)
 8002888:	2200      	movs	r2, #0
 800288a:	9202      	str	r2, [sp, #8]
 800288c:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002890:	9201      	str	r2, [sp, #4]
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	9200      	str	r2, [sp, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a1d      	ldr	r2, [pc, #116]	; (8002910 <errMenu+0xa8>)
 800289a:	210a      	movs	r1, #10
 800289c:	2000      	movs	r0, #0
 800289e:	f7fe fd53 	bl	8001348 <ST7735_WriteString>

	ST7735_WriteString(65, 30, ERR_TEMP_BUF, Font_16x26, RED, BLACK);
 80028a2:	4b1c      	ldr	r3, [pc, #112]	; (8002914 <errMenu+0xac>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	9202      	str	r2, [sp, #8]
 80028a8:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80028ac:	9201      	str	r2, [sp, #4]
 80028ae:	685a      	ldr	r2, [r3, #4]
 80028b0:	9200      	str	r2, [sp, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a13      	ldr	r2, [pc, #76]	; (8002904 <errMenu+0x9c>)
 80028b6:	211e      	movs	r1, #30
 80028b8:	2041      	movs	r0, #65	; 0x41
 80028ba:	f7fe fd45 	bl	8001348 <ST7735_WriteString>
    ST7735_WriteString(65, 56, ERR_PRES_BUF, Font_16x26, RED, BLACK);
 80028be:	4b15      	ldr	r3, [pc, #84]	; (8002914 <errMenu+0xac>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	9202      	str	r2, [sp, #8]
 80028c4:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80028c8:	9201      	str	r2, [sp, #4]
 80028ca:	685a      	ldr	r2, [r3, #4]
 80028cc:	9200      	str	r2, [sp, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a0d      	ldr	r2, [pc, #52]	; (8002908 <errMenu+0xa0>)
 80028d2:	2138      	movs	r1, #56	; 0x38
 80028d4:	2041      	movs	r0, #65	; 0x41
 80028d6:	f7fe fd37 	bl	8001348 <ST7735_WriteString>
	ST7735_WriteString(0, 80, "Sprawdz czujnik oraz  zresetuj urzadzenie", Font_7x10, YELLOW,BLACK);
 80028da:	4b0c      	ldr	r3, [pc, #48]	; (800290c <errMenu+0xa4>)
 80028dc:	2200      	movs	r2, #0
 80028de:	9202      	str	r2, [sp, #8]
 80028e0:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80028e4:	9201      	str	r2, [sp, #4]
 80028e6:	685a      	ldr	r2, [r3, #4]
 80028e8:	9200      	str	r2, [sp, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a0a      	ldr	r2, [pc, #40]	; (8002918 <errMenu+0xb0>)
 80028ee:	2150      	movs	r1, #80	; 0x50
 80028f0:	2000      	movs	r0, #0
 80028f2:	f7fe fd29 	bl	8001348 <ST7735_WriteString>

}
 80028f6:	bf00      	nop
 80028f8:	3708      	adds	r7, #8
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	08007e6c 	.word	0x08007e6c
 8002904:	200002d8 	.word	0x200002d8
 8002908:	200002fc 	.word	0x200002fc
 800290c:	20000000 	.word	0x20000000
 8002910:	08007e70 	.word	0x08007e70
 8002914:	20000010 	.word	0x20000010
 8002918:	08007e9c 	.word	0x08007e9c

0800291c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002920:	4b17      	ldr	r3, [pc, #92]	; (8002980 <MX_SPI2_Init+0x64>)
 8002922:	4a18      	ldr	r2, [pc, #96]	; (8002984 <MX_SPI2_Init+0x68>)
 8002924:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002926:	4b16      	ldr	r3, [pc, #88]	; (8002980 <MX_SPI2_Init+0x64>)
 8002928:	f44f 7282 	mov.w	r2, #260	; 0x104
 800292c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800292e:	4b14      	ldr	r3, [pc, #80]	; (8002980 <MX_SPI2_Init+0x64>)
 8002930:	2200      	movs	r2, #0
 8002932:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002934:	4b12      	ldr	r3, [pc, #72]	; (8002980 <MX_SPI2_Init+0x64>)
 8002936:	2200      	movs	r2, #0
 8002938:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800293a:	4b11      	ldr	r3, [pc, #68]	; (8002980 <MX_SPI2_Init+0x64>)
 800293c:	2200      	movs	r2, #0
 800293e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002940:	4b0f      	ldr	r3, [pc, #60]	; (8002980 <MX_SPI2_Init+0x64>)
 8002942:	2200      	movs	r2, #0
 8002944:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002946:	4b0e      	ldr	r3, [pc, #56]	; (8002980 <MX_SPI2_Init+0x64>)
 8002948:	f44f 7200 	mov.w	r2, #512	; 0x200
 800294c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800294e:	4b0c      	ldr	r3, [pc, #48]	; (8002980 <MX_SPI2_Init+0x64>)
 8002950:	2210      	movs	r2, #16
 8002952:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002954:	4b0a      	ldr	r3, [pc, #40]	; (8002980 <MX_SPI2_Init+0x64>)
 8002956:	2200      	movs	r2, #0
 8002958:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800295a:	4b09      	ldr	r3, [pc, #36]	; (8002980 <MX_SPI2_Init+0x64>)
 800295c:	2200      	movs	r2, #0
 800295e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002960:	4b07      	ldr	r3, [pc, #28]	; (8002980 <MX_SPI2_Init+0x64>)
 8002962:	2200      	movs	r2, #0
 8002964:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002966:	4b06      	ldr	r3, [pc, #24]	; (8002980 <MX_SPI2_Init+0x64>)
 8002968:	220a      	movs	r2, #10
 800296a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800296c:	4804      	ldr	r0, [pc, #16]	; (8002980 <MX_SPI2_Init+0x64>)
 800296e:	f002 f901 	bl	8004b74 <HAL_SPI_Init>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d001      	beq.n	800297c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002978:	f7ff ff00 	bl	800277c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800297c:	bf00      	nop
 800297e:	bd80      	pop	{r7, pc}
 8002980:	20000308 	.word	0x20000308
 8002984:	40003800 	.word	0x40003800

08002988 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b08a      	sub	sp, #40	; 0x28
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002990:	f107 0314 	add.w	r3, r7, #20
 8002994:	2200      	movs	r2, #0
 8002996:	601a      	str	r2, [r3, #0]
 8002998:	605a      	str	r2, [r3, #4]
 800299a:	609a      	str	r2, [r3, #8]
 800299c:	60da      	str	r2, [r3, #12]
 800299e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a28      	ldr	r2, [pc, #160]	; (8002a48 <HAL_SPI_MspInit+0xc0>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d14a      	bne.n	8002a40 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80029aa:	2300      	movs	r3, #0
 80029ac:	613b      	str	r3, [r7, #16]
 80029ae:	4b27      	ldr	r3, [pc, #156]	; (8002a4c <HAL_SPI_MspInit+0xc4>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	4a26      	ldr	r2, [pc, #152]	; (8002a4c <HAL_SPI_MspInit+0xc4>)
 80029b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029b8:	6413      	str	r3, [r2, #64]	; 0x40
 80029ba:	4b24      	ldr	r3, [pc, #144]	; (8002a4c <HAL_SPI_MspInit+0xc4>)
 80029bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029c2:	613b      	str	r3, [r7, #16]
 80029c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029c6:	2300      	movs	r3, #0
 80029c8:	60fb      	str	r3, [r7, #12]
 80029ca:	4b20      	ldr	r3, [pc, #128]	; (8002a4c <HAL_SPI_MspInit+0xc4>)
 80029cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ce:	4a1f      	ldr	r2, [pc, #124]	; (8002a4c <HAL_SPI_MspInit+0xc4>)
 80029d0:	f043 0304 	orr.w	r3, r3, #4
 80029d4:	6313      	str	r3, [r2, #48]	; 0x30
 80029d6:	4b1d      	ldr	r3, [pc, #116]	; (8002a4c <HAL_SPI_MspInit+0xc4>)
 80029d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029da:	f003 0304 	and.w	r3, r3, #4
 80029de:	60fb      	str	r3, [r7, #12]
 80029e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029e2:	2300      	movs	r3, #0
 80029e4:	60bb      	str	r3, [r7, #8]
 80029e6:	4b19      	ldr	r3, [pc, #100]	; (8002a4c <HAL_SPI_MspInit+0xc4>)
 80029e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ea:	4a18      	ldr	r2, [pc, #96]	; (8002a4c <HAL_SPI_MspInit+0xc4>)
 80029ec:	f043 0302 	orr.w	r3, r3, #2
 80029f0:	6313      	str	r3, [r2, #48]	; 0x30
 80029f2:	4b16      	ldr	r3, [pc, #88]	; (8002a4c <HAL_SPI_MspInit+0xc4>)
 80029f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	60bb      	str	r3, [r7, #8]
 80029fc:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80029fe:	2308      	movs	r3, #8
 8002a00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a02:	2302      	movs	r3, #2
 8002a04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a06:	2300      	movs	r3, #0
 8002a08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a0e:	2305      	movs	r3, #5
 8002a10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a12:	f107 0314 	add.w	r3, r7, #20
 8002a16:	4619      	mov	r1, r3
 8002a18:	480d      	ldr	r0, [pc, #52]	; (8002a50 <HAL_SPI_MspInit+0xc8>)
 8002a1a:	f000 faed 	bl	8002ff8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002a1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a24:	2302      	movs	r3, #2
 8002a26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a30:	2305      	movs	r3, #5
 8002a32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a34:	f107 0314 	add.w	r3, r7, #20
 8002a38:	4619      	mov	r1, r3
 8002a3a:	4806      	ldr	r0, [pc, #24]	; (8002a54 <HAL_SPI_MspInit+0xcc>)
 8002a3c:	f000 fadc 	bl	8002ff8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002a40:	bf00      	nop
 8002a42:	3728      	adds	r7, #40	; 0x28
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	40003800 	.word	0x40003800
 8002a4c:	40023800 	.word	0x40023800
 8002a50:	40020800 	.word	0x40020800
 8002a54:	40020400 	.word	0x40020400

08002a58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	607b      	str	r3, [r7, #4]
 8002a62:	4b10      	ldr	r3, [pc, #64]	; (8002aa4 <HAL_MspInit+0x4c>)
 8002a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a66:	4a0f      	ldr	r2, [pc, #60]	; (8002aa4 <HAL_MspInit+0x4c>)
 8002a68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a6e:	4b0d      	ldr	r3, [pc, #52]	; (8002aa4 <HAL_MspInit+0x4c>)
 8002a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a76:	607b      	str	r3, [r7, #4]
 8002a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	603b      	str	r3, [r7, #0]
 8002a7e:	4b09      	ldr	r3, [pc, #36]	; (8002aa4 <HAL_MspInit+0x4c>)
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	4a08      	ldr	r2, [pc, #32]	; (8002aa4 <HAL_MspInit+0x4c>)
 8002a84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a88:	6413      	str	r3, [r2, #64]	; 0x40
 8002a8a:	4b06      	ldr	r3, [pc, #24]	; (8002aa4 <HAL_MspInit+0x4c>)
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a92:	603b      	str	r3, [r7, #0]
 8002a94:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002a96:	2007      	movs	r0, #7
 8002a98:	f000 fa7a 	bl	8002f90 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a9c:	bf00      	nop
 8002a9e:	3708      	adds	r7, #8
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	40023800 	.word	0x40023800

08002aa8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002aac:	e7fe      	b.n	8002aac <NMI_Handler+0x4>

08002aae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ab2:	e7fe      	b.n	8002ab2 <HardFault_Handler+0x4>

08002ab4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ab8:	e7fe      	b.n	8002ab8 <MemManage_Handler+0x4>

08002aba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002aba:	b480      	push	{r7}
 8002abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002abe:	e7fe      	b.n	8002abe <BusFault_Handler+0x4>

08002ac0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ac4:	e7fe      	b.n	8002ac4 <UsageFault_Handler+0x4>

08002ac6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002aca:	bf00      	nop
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ad8:	bf00      	nop
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr

08002ae2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ae6:	bf00      	nop
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002af4:	f000 f956 	bl	8002da4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002af8:	bf00      	nop
 8002afa:	bd80      	pop	{r7, pc}

08002afc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
	return 1;
 8002b00:	2301      	movs	r3, #1
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <_kill>:

int _kill(int pid, int sig)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002b16:	f002 fabd 	bl	8005094 <__errno>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2216      	movs	r2, #22
 8002b1e:	601a      	str	r2, [r3, #0]
	return -1;
 8002b20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <_exit>:

void _exit (int status)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002b34:	f04f 31ff 	mov.w	r1, #4294967295
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f7ff ffe7 	bl	8002b0c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002b3e:	e7fe      	b.n	8002b3e <_exit+0x12>

08002b40 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b086      	sub	sp, #24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	617b      	str	r3, [r7, #20]
 8002b50:	e00a      	b.n	8002b68 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002b52:	f3af 8000 	nop.w
 8002b56:	4601      	mov	r1, r0
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	1c5a      	adds	r2, r3, #1
 8002b5c:	60ba      	str	r2, [r7, #8]
 8002b5e:	b2ca      	uxtb	r2, r1
 8002b60:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	3301      	adds	r3, #1
 8002b66:	617b      	str	r3, [r7, #20]
 8002b68:	697a      	ldr	r2, [r7, #20]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	dbf0      	blt.n	8002b52 <_read+0x12>
	}

return len;
 8002b70:	687b      	ldr	r3, [r7, #4]
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3718      	adds	r7, #24
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}

08002b7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b7a:	b580      	push	{r7, lr}
 8002b7c:	b086      	sub	sp, #24
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	60f8      	str	r0, [r7, #12]
 8002b82:	60b9      	str	r1, [r7, #8]
 8002b84:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b86:	2300      	movs	r3, #0
 8002b88:	617b      	str	r3, [r7, #20]
 8002b8a:	e009      	b.n	8002ba0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	1c5a      	adds	r2, r3, #1
 8002b90:	60ba      	str	r2, [r7, #8]
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	617b      	str	r3, [r7, #20]
 8002ba0:	697a      	ldr	r2, [r7, #20]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	dbf1      	blt.n	8002b8c <_write+0x12>
	}
	return len;
 8002ba8:	687b      	ldr	r3, [r7, #4]
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3718      	adds	r7, #24
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <_close>:

int _close(int file)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	b083      	sub	sp, #12
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
	return -1;
 8002bba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr

08002bca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002bca:	b480      	push	{r7}
 8002bcc:	b083      	sub	sp, #12
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
 8002bd2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002bda:	605a      	str	r2, [r3, #4]
	return 0;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	370c      	adds	r7, #12
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr

08002bea <_isatty>:

int _isatty(int file)
{
 8002bea:	b480      	push	{r7}
 8002bec:	b083      	sub	sp, #12
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	6078      	str	r0, [r7, #4]
	return 1;
 8002bf2:	2301      	movs	r3, #1
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b085      	sub	sp, #20
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	60b9      	str	r1, [r7, #8]
 8002c0a:	607a      	str	r2, [r7, #4]
	return 0;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3714      	adds	r7, #20
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
	...

08002c1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c24:	4a14      	ldr	r2, [pc, #80]	; (8002c78 <_sbrk+0x5c>)
 8002c26:	4b15      	ldr	r3, [pc, #84]	; (8002c7c <_sbrk+0x60>)
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c30:	4b13      	ldr	r3, [pc, #76]	; (8002c80 <_sbrk+0x64>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d102      	bne.n	8002c3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c38:	4b11      	ldr	r3, [pc, #68]	; (8002c80 <_sbrk+0x64>)
 8002c3a:	4a12      	ldr	r2, [pc, #72]	; (8002c84 <_sbrk+0x68>)
 8002c3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c3e:	4b10      	ldr	r3, [pc, #64]	; (8002c80 <_sbrk+0x64>)
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4413      	add	r3, r2
 8002c46:	693a      	ldr	r2, [r7, #16]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d207      	bcs.n	8002c5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c4c:	f002 fa22 	bl	8005094 <__errno>
 8002c50:	4603      	mov	r3, r0
 8002c52:	220c      	movs	r2, #12
 8002c54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c56:	f04f 33ff 	mov.w	r3, #4294967295
 8002c5a:	e009      	b.n	8002c70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c5c:	4b08      	ldr	r3, [pc, #32]	; (8002c80 <_sbrk+0x64>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c62:	4b07      	ldr	r3, [pc, #28]	; (8002c80 <_sbrk+0x64>)
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4413      	add	r3, r2
 8002c6a:	4a05      	ldr	r2, [pc, #20]	; (8002c80 <_sbrk+0x64>)
 8002c6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3718      	adds	r7, #24
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	20018000 	.word	0x20018000
 8002c7c:	00000400 	.word	0x00000400
 8002c80:	20000234 	.word	0x20000234
 8002c84:	20000378 	.word	0x20000378

08002c88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c8c:	4b06      	ldr	r3, [pc, #24]	; (8002ca8 <SystemInit+0x20>)
 8002c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c92:	4a05      	ldr	r2, [pc, #20]	; (8002ca8 <SystemInit+0x20>)
 8002c94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c9c:	bf00      	nop
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	e000ed00 	.word	0xe000ed00

08002cac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002cac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ce4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002cb0:	480d      	ldr	r0, [pc, #52]	; (8002ce8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002cb2:	490e      	ldr	r1, [pc, #56]	; (8002cec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002cb4:	4a0e      	ldr	r2, [pc, #56]	; (8002cf0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002cb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cb8:	e002      	b.n	8002cc0 <LoopCopyDataInit>

08002cba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cbe:	3304      	adds	r3, #4

08002cc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cc4:	d3f9      	bcc.n	8002cba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cc6:	4a0b      	ldr	r2, [pc, #44]	; (8002cf4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002cc8:	4c0b      	ldr	r4, [pc, #44]	; (8002cf8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002cca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ccc:	e001      	b.n	8002cd2 <LoopFillZerobss>

08002cce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002cd0:	3204      	adds	r2, #4

08002cd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cd4:	d3fb      	bcc.n	8002cce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002cd6:	f7ff ffd7 	bl	8002c88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002cda:	f002 f9e1 	bl	80050a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cde:	f7ff fc7b 	bl	80025d8 <main>
  bx  lr    
 8002ce2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002ce4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002ce8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cec:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8002cf0:	0800ab5c 	.word	0x0800ab5c
  ldr r2, =_sbss
 8002cf4:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002cf8:	20000374 	.word	0x20000374

08002cfc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002cfc:	e7fe      	b.n	8002cfc <ADC_IRQHandler>
	...

08002d00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d04:	4b0e      	ldr	r3, [pc, #56]	; (8002d40 <HAL_Init+0x40>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a0d      	ldr	r2, [pc, #52]	; (8002d40 <HAL_Init+0x40>)
 8002d0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d10:	4b0b      	ldr	r3, [pc, #44]	; (8002d40 <HAL_Init+0x40>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a0a      	ldr	r2, [pc, #40]	; (8002d40 <HAL_Init+0x40>)
 8002d16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d1c:	4b08      	ldr	r3, [pc, #32]	; (8002d40 <HAL_Init+0x40>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a07      	ldr	r2, [pc, #28]	; (8002d40 <HAL_Init+0x40>)
 8002d22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d28:	2003      	movs	r0, #3
 8002d2a:	f000 f931 	bl	8002f90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d2e:	2000      	movs	r0, #0
 8002d30:	f000 f808 	bl	8002d44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d34:	f7ff fe90 	bl	8002a58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	40023c00 	.word	0x40023c00

08002d44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d4c:	4b12      	ldr	r3, [pc, #72]	; (8002d98 <HAL_InitTick+0x54>)
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	4b12      	ldr	r3, [pc, #72]	; (8002d9c <HAL_InitTick+0x58>)
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	4619      	mov	r1, r3
 8002d56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d62:	4618      	mov	r0, r3
 8002d64:	f000 f93b 	bl	8002fde <HAL_SYSTICK_Config>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e00e      	b.n	8002d90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2b0f      	cmp	r3, #15
 8002d76:	d80a      	bhi.n	8002d8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d78:	2200      	movs	r2, #0
 8002d7a:	6879      	ldr	r1, [r7, #4]
 8002d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d80:	f000 f911 	bl	8002fa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d84:	4a06      	ldr	r2, [pc, #24]	; (8002da0 <HAL_InitTick+0x5c>)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	e000      	b.n	8002d90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3708      	adds	r7, #8
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	20000018 	.word	0x20000018
 8002d9c:	20000020 	.word	0x20000020
 8002da0:	2000001c 	.word	0x2000001c

08002da4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002da8:	4b06      	ldr	r3, [pc, #24]	; (8002dc4 <HAL_IncTick+0x20>)
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	461a      	mov	r2, r3
 8002dae:	4b06      	ldr	r3, [pc, #24]	; (8002dc8 <HAL_IncTick+0x24>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4413      	add	r3, r2
 8002db4:	4a04      	ldr	r2, [pc, #16]	; (8002dc8 <HAL_IncTick+0x24>)
 8002db6:	6013      	str	r3, [r2, #0]
}
 8002db8:	bf00      	nop
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	20000020 	.word	0x20000020
 8002dc8:	20000360 	.word	0x20000360

08002dcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  return uwTick;
 8002dd0:	4b03      	ldr	r3, [pc, #12]	; (8002de0 <HAL_GetTick+0x14>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	20000360 	.word	0x20000360

08002de4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002dec:	f7ff ffee 	bl	8002dcc <HAL_GetTick>
 8002df0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dfc:	d005      	beq.n	8002e0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002dfe:	4b0a      	ldr	r3, [pc, #40]	; (8002e28 <HAL_Delay+0x44>)
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	461a      	mov	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	4413      	add	r3, r2
 8002e08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e0a:	bf00      	nop
 8002e0c:	f7ff ffde 	bl	8002dcc <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	68fa      	ldr	r2, [r7, #12]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d8f7      	bhi.n	8002e0c <HAL_Delay+0x28>
  {
  }
}
 8002e1c:	bf00      	nop
 8002e1e:	bf00      	nop
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	20000020 	.word	0x20000020

08002e2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f003 0307 	and.w	r3, r3, #7
 8002e3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e3c:	4b0c      	ldr	r3, [pc, #48]	; (8002e70 <__NVIC_SetPriorityGrouping+0x44>)
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e42:	68ba      	ldr	r2, [r7, #8]
 8002e44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e48:	4013      	ands	r3, r2
 8002e4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e5e:	4a04      	ldr	r2, [pc, #16]	; (8002e70 <__NVIC_SetPriorityGrouping+0x44>)
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	60d3      	str	r3, [r2, #12]
}
 8002e64:	bf00      	nop
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	e000ed00 	.word	0xe000ed00

08002e74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e78:	4b04      	ldr	r3, [pc, #16]	; (8002e8c <__NVIC_GetPriorityGrouping+0x18>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	0a1b      	lsrs	r3, r3, #8
 8002e7e:	f003 0307 	and.w	r3, r3, #7
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr
 8002e8c:	e000ed00 	.word	0xe000ed00

08002e90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4603      	mov	r3, r0
 8002e98:	6039      	str	r1, [r7, #0]
 8002e9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	db0a      	blt.n	8002eba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	b2da      	uxtb	r2, r3
 8002ea8:	490c      	ldr	r1, [pc, #48]	; (8002edc <__NVIC_SetPriority+0x4c>)
 8002eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eae:	0112      	lsls	r2, r2, #4
 8002eb0:	b2d2      	uxtb	r2, r2
 8002eb2:	440b      	add	r3, r1
 8002eb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002eb8:	e00a      	b.n	8002ed0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	b2da      	uxtb	r2, r3
 8002ebe:	4908      	ldr	r1, [pc, #32]	; (8002ee0 <__NVIC_SetPriority+0x50>)
 8002ec0:	79fb      	ldrb	r3, [r7, #7]
 8002ec2:	f003 030f 	and.w	r3, r3, #15
 8002ec6:	3b04      	subs	r3, #4
 8002ec8:	0112      	lsls	r2, r2, #4
 8002eca:	b2d2      	uxtb	r2, r2
 8002ecc:	440b      	add	r3, r1
 8002ece:	761a      	strb	r2, [r3, #24]
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr
 8002edc:	e000e100 	.word	0xe000e100
 8002ee0:	e000ed00 	.word	0xe000ed00

08002ee4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b089      	sub	sp, #36	; 0x24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	60b9      	str	r1, [r7, #8]
 8002eee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f003 0307 	and.w	r3, r3, #7
 8002ef6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	f1c3 0307 	rsb	r3, r3, #7
 8002efe:	2b04      	cmp	r3, #4
 8002f00:	bf28      	it	cs
 8002f02:	2304      	movcs	r3, #4
 8002f04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	3304      	adds	r3, #4
 8002f0a:	2b06      	cmp	r3, #6
 8002f0c:	d902      	bls.n	8002f14 <NVIC_EncodePriority+0x30>
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	3b03      	subs	r3, #3
 8002f12:	e000      	b.n	8002f16 <NVIC_EncodePriority+0x32>
 8002f14:	2300      	movs	r3, #0
 8002f16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f18:	f04f 32ff 	mov.w	r2, #4294967295
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f22:	43da      	mvns	r2, r3
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	401a      	ands	r2, r3
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f2c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	fa01 f303 	lsl.w	r3, r1, r3
 8002f36:	43d9      	mvns	r1, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f3c:	4313      	orrs	r3, r2
         );
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3724      	adds	r7, #36	; 0x24
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
	...

08002f4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	3b01      	subs	r3, #1
 8002f58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f5c:	d301      	bcc.n	8002f62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e00f      	b.n	8002f82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f62:	4a0a      	ldr	r2, [pc, #40]	; (8002f8c <SysTick_Config+0x40>)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	3b01      	subs	r3, #1
 8002f68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f6a:	210f      	movs	r1, #15
 8002f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f70:	f7ff ff8e 	bl	8002e90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f74:	4b05      	ldr	r3, [pc, #20]	; (8002f8c <SysTick_Config+0x40>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f7a:	4b04      	ldr	r3, [pc, #16]	; (8002f8c <SysTick_Config+0x40>)
 8002f7c:	2207      	movs	r2, #7
 8002f7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3708      	adds	r7, #8
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	e000e010 	.word	0xe000e010

08002f90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f7ff ff47 	bl	8002e2c <__NVIC_SetPriorityGrouping>
}
 8002f9e:	bf00      	nop
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}

08002fa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	b086      	sub	sp, #24
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	4603      	mov	r3, r0
 8002fae:	60b9      	str	r1, [r7, #8]
 8002fb0:	607a      	str	r2, [r7, #4]
 8002fb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fb8:	f7ff ff5c 	bl	8002e74 <__NVIC_GetPriorityGrouping>
 8002fbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	68b9      	ldr	r1, [r7, #8]
 8002fc2:	6978      	ldr	r0, [r7, #20]
 8002fc4:	f7ff ff8e 	bl	8002ee4 <NVIC_EncodePriority>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fce:	4611      	mov	r1, r2
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff ff5d 	bl	8002e90 <__NVIC_SetPriority>
}
 8002fd6:	bf00      	nop
 8002fd8:	3718      	adds	r7, #24
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}

08002fde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fde:	b580      	push	{r7, lr}
 8002fe0:	b082      	sub	sp, #8
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f7ff ffb0 	bl	8002f4c <SysTick_Config>
 8002fec:	4603      	mov	r3, r0
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3708      	adds	r7, #8
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
	...

08002ff8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b089      	sub	sp, #36	; 0x24
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003002:	2300      	movs	r3, #0
 8003004:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003006:	2300      	movs	r3, #0
 8003008:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800300a:	2300      	movs	r3, #0
 800300c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800300e:	2300      	movs	r3, #0
 8003010:	61fb      	str	r3, [r7, #28]
 8003012:	e159      	b.n	80032c8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003014:	2201      	movs	r2, #1
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	fa02 f303 	lsl.w	r3, r2, r3
 800301c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	697a      	ldr	r2, [r7, #20]
 8003024:	4013      	ands	r3, r2
 8003026:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003028:	693a      	ldr	r2, [r7, #16]
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	429a      	cmp	r2, r3
 800302e:	f040 8148 	bne.w	80032c2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f003 0303 	and.w	r3, r3, #3
 800303a:	2b01      	cmp	r3, #1
 800303c:	d005      	beq.n	800304a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003046:	2b02      	cmp	r3, #2
 8003048:	d130      	bne.n	80030ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	2203      	movs	r2, #3
 8003056:	fa02 f303 	lsl.w	r3, r2, r3
 800305a:	43db      	mvns	r3, r3
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	4013      	ands	r3, r2
 8003060:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	68da      	ldr	r2, [r3, #12]
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	005b      	lsls	r3, r3, #1
 800306a:	fa02 f303 	lsl.w	r3, r2, r3
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	4313      	orrs	r3, r2
 8003072:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	69ba      	ldr	r2, [r7, #24]
 8003078:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003080:	2201      	movs	r2, #1
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	43db      	mvns	r3, r3
 800308a:	69ba      	ldr	r2, [r7, #24]
 800308c:	4013      	ands	r3, r2
 800308e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	091b      	lsrs	r3, r3, #4
 8003096:	f003 0201 	and.w	r2, r3, #1
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	69ba      	ldr	r2, [r7, #24]
 80030aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f003 0303 	and.w	r3, r3, #3
 80030b4:	2b03      	cmp	r3, #3
 80030b6:	d017      	beq.n	80030e8 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	005b      	lsls	r3, r3, #1
 80030c2:	2203      	movs	r2, #3
 80030c4:	fa02 f303 	lsl.w	r3, r2, r3
 80030c8:	43db      	mvns	r3, r3
 80030ca:	69ba      	ldr	r2, [r7, #24]
 80030cc:	4013      	ands	r3, r2
 80030ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	fa02 f303 	lsl.w	r3, r2, r3
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	4313      	orrs	r3, r2
 80030e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f003 0303 	and.w	r3, r3, #3
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d123      	bne.n	800313c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	08da      	lsrs	r2, r3, #3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	3208      	adds	r2, #8
 80030fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003100:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	f003 0307 	and.w	r3, r3, #7
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	220f      	movs	r2, #15
 800310c:	fa02 f303 	lsl.w	r3, r2, r3
 8003110:	43db      	mvns	r3, r3
 8003112:	69ba      	ldr	r2, [r7, #24]
 8003114:	4013      	ands	r3, r2
 8003116:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	691a      	ldr	r2, [r3, #16]
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	f003 0307 	and.w	r3, r3, #7
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	fa02 f303 	lsl.w	r3, r2, r3
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	4313      	orrs	r3, r2
 800312c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	08da      	lsrs	r2, r3, #3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	3208      	adds	r2, #8
 8003136:	69b9      	ldr	r1, [r7, #24]
 8003138:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	005b      	lsls	r3, r3, #1
 8003146:	2203      	movs	r2, #3
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	43db      	mvns	r3, r3
 800314e:	69ba      	ldr	r2, [r7, #24]
 8003150:	4013      	ands	r3, r2
 8003152:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f003 0203 	and.w	r2, r3, #3
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	005b      	lsls	r3, r3, #1
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	4313      	orrs	r3, r2
 8003168:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003178:	2b00      	cmp	r3, #0
 800317a:	f000 80a2 	beq.w	80032c2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800317e:	2300      	movs	r3, #0
 8003180:	60fb      	str	r3, [r7, #12]
 8003182:	4b57      	ldr	r3, [pc, #348]	; (80032e0 <HAL_GPIO_Init+0x2e8>)
 8003184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003186:	4a56      	ldr	r2, [pc, #344]	; (80032e0 <HAL_GPIO_Init+0x2e8>)
 8003188:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800318c:	6453      	str	r3, [r2, #68]	; 0x44
 800318e:	4b54      	ldr	r3, [pc, #336]	; (80032e0 <HAL_GPIO_Init+0x2e8>)
 8003190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003192:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003196:	60fb      	str	r3, [r7, #12]
 8003198:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800319a:	4a52      	ldr	r2, [pc, #328]	; (80032e4 <HAL_GPIO_Init+0x2ec>)
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	089b      	lsrs	r3, r3, #2
 80031a0:	3302      	adds	r3, #2
 80031a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	f003 0303 	and.w	r3, r3, #3
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	220f      	movs	r2, #15
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	43db      	mvns	r3, r3
 80031b8:	69ba      	ldr	r2, [r7, #24]
 80031ba:	4013      	ands	r3, r2
 80031bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a49      	ldr	r2, [pc, #292]	; (80032e8 <HAL_GPIO_Init+0x2f0>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d019      	beq.n	80031fa <HAL_GPIO_Init+0x202>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a48      	ldr	r2, [pc, #288]	; (80032ec <HAL_GPIO_Init+0x2f4>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d013      	beq.n	80031f6 <HAL_GPIO_Init+0x1fe>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a47      	ldr	r2, [pc, #284]	; (80032f0 <HAL_GPIO_Init+0x2f8>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d00d      	beq.n	80031f2 <HAL_GPIO_Init+0x1fa>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a46      	ldr	r2, [pc, #280]	; (80032f4 <HAL_GPIO_Init+0x2fc>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d007      	beq.n	80031ee <HAL_GPIO_Init+0x1f6>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a45      	ldr	r2, [pc, #276]	; (80032f8 <HAL_GPIO_Init+0x300>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d101      	bne.n	80031ea <HAL_GPIO_Init+0x1f2>
 80031e6:	2304      	movs	r3, #4
 80031e8:	e008      	b.n	80031fc <HAL_GPIO_Init+0x204>
 80031ea:	2307      	movs	r3, #7
 80031ec:	e006      	b.n	80031fc <HAL_GPIO_Init+0x204>
 80031ee:	2303      	movs	r3, #3
 80031f0:	e004      	b.n	80031fc <HAL_GPIO_Init+0x204>
 80031f2:	2302      	movs	r3, #2
 80031f4:	e002      	b.n	80031fc <HAL_GPIO_Init+0x204>
 80031f6:	2301      	movs	r3, #1
 80031f8:	e000      	b.n	80031fc <HAL_GPIO_Init+0x204>
 80031fa:	2300      	movs	r3, #0
 80031fc:	69fa      	ldr	r2, [r7, #28]
 80031fe:	f002 0203 	and.w	r2, r2, #3
 8003202:	0092      	lsls	r2, r2, #2
 8003204:	4093      	lsls	r3, r2
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	4313      	orrs	r3, r2
 800320a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800320c:	4935      	ldr	r1, [pc, #212]	; (80032e4 <HAL_GPIO_Init+0x2ec>)
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	089b      	lsrs	r3, r3, #2
 8003212:	3302      	adds	r3, #2
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800321a:	4b38      	ldr	r3, [pc, #224]	; (80032fc <HAL_GPIO_Init+0x304>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	43db      	mvns	r3, r3
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	4013      	ands	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d003      	beq.n	800323e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	4313      	orrs	r3, r2
 800323c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800323e:	4a2f      	ldr	r2, [pc, #188]	; (80032fc <HAL_GPIO_Init+0x304>)
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003244:	4b2d      	ldr	r3, [pc, #180]	; (80032fc <HAL_GPIO_Init+0x304>)
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	43db      	mvns	r3, r3
 800324e:	69ba      	ldr	r2, [r7, #24]
 8003250:	4013      	ands	r3, r2
 8003252:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d003      	beq.n	8003268 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	4313      	orrs	r3, r2
 8003266:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003268:	4a24      	ldr	r2, [pc, #144]	; (80032fc <HAL_GPIO_Init+0x304>)
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800326e:	4b23      	ldr	r3, [pc, #140]	; (80032fc <HAL_GPIO_Init+0x304>)
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	43db      	mvns	r3, r3
 8003278:	69ba      	ldr	r2, [r7, #24]
 800327a:	4013      	ands	r3, r2
 800327c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d003      	beq.n	8003292 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800328a:	69ba      	ldr	r2, [r7, #24]
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	4313      	orrs	r3, r2
 8003290:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003292:	4a1a      	ldr	r2, [pc, #104]	; (80032fc <HAL_GPIO_Init+0x304>)
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003298:	4b18      	ldr	r3, [pc, #96]	; (80032fc <HAL_GPIO_Init+0x304>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	43db      	mvns	r3, r3
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	4013      	ands	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d003      	beq.n	80032bc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80032b4:	69ba      	ldr	r2, [r7, #24]
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032bc:	4a0f      	ldr	r2, [pc, #60]	; (80032fc <HAL_GPIO_Init+0x304>)
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	3301      	adds	r3, #1
 80032c6:	61fb      	str	r3, [r7, #28]
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	2b0f      	cmp	r3, #15
 80032cc:	f67f aea2 	bls.w	8003014 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80032d0:	bf00      	nop
 80032d2:	bf00      	nop
 80032d4:	3724      	adds	r7, #36	; 0x24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop
 80032e0:	40023800 	.word	0x40023800
 80032e4:	40013800 	.word	0x40013800
 80032e8:	40020000 	.word	0x40020000
 80032ec:	40020400 	.word	0x40020400
 80032f0:	40020800 	.word	0x40020800
 80032f4:	40020c00 	.word	0x40020c00
 80032f8:	40021000 	.word	0x40021000
 80032fc:	40013c00 	.word	0x40013c00

08003300 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	460b      	mov	r3, r1
 800330a:	807b      	strh	r3, [r7, #2]
 800330c:	4613      	mov	r3, r2
 800330e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003310:	787b      	ldrb	r3, [r7, #1]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003316:	887a      	ldrh	r2, [r7, #2]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800331c:	e003      	b.n	8003326 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800331e:	887b      	ldrh	r3, [r7, #2]
 8003320:	041a      	lsls	r2, r3, #16
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	619a      	str	r2, [r3, #24]
}
 8003326:	bf00      	nop
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
	...

08003334 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d101      	bne.n	8003346 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e12b      	b.n	800359e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	d106      	bne.n	8003360 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7ff f8f4 	bl	8002548 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2224      	movs	r2, #36	; 0x24
 8003364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f022 0201 	bic.w	r2, r2, #1
 8003376:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003386:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003396:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003398:	f001 fbd8 	bl	8004b4c <HAL_RCC_GetPCLK1Freq>
 800339c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	4a81      	ldr	r2, [pc, #516]	; (80035a8 <HAL_I2C_Init+0x274>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d807      	bhi.n	80033b8 <HAL_I2C_Init+0x84>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	4a80      	ldr	r2, [pc, #512]	; (80035ac <HAL_I2C_Init+0x278>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	bf94      	ite	ls
 80033b0:	2301      	movls	r3, #1
 80033b2:	2300      	movhi	r3, #0
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	e006      	b.n	80033c6 <HAL_I2C_Init+0x92>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	4a7d      	ldr	r2, [pc, #500]	; (80035b0 <HAL_I2C_Init+0x27c>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	bf94      	ite	ls
 80033c0:	2301      	movls	r3, #1
 80033c2:	2300      	movhi	r3, #0
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e0e7      	b.n	800359e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	4a78      	ldr	r2, [pc, #480]	; (80035b4 <HAL_I2C_Init+0x280>)
 80033d2:	fba2 2303 	umull	r2, r3, r2, r3
 80033d6:	0c9b      	lsrs	r3, r3, #18
 80033d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	430a      	orrs	r2, r1
 80033ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	6a1b      	ldr	r3, [r3, #32]
 80033f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	4a6a      	ldr	r2, [pc, #424]	; (80035a8 <HAL_I2C_Init+0x274>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d802      	bhi.n	8003408 <HAL_I2C_Init+0xd4>
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	3301      	adds	r3, #1
 8003406:	e009      	b.n	800341c <HAL_I2C_Init+0xe8>
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800340e:	fb02 f303 	mul.w	r3, r2, r3
 8003412:	4a69      	ldr	r2, [pc, #420]	; (80035b8 <HAL_I2C_Init+0x284>)
 8003414:	fba2 2303 	umull	r2, r3, r2, r3
 8003418:	099b      	lsrs	r3, r3, #6
 800341a:	3301      	adds	r3, #1
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	6812      	ldr	r2, [r2, #0]
 8003420:	430b      	orrs	r3, r1
 8003422:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	69db      	ldr	r3, [r3, #28]
 800342a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800342e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	495c      	ldr	r1, [pc, #368]	; (80035a8 <HAL_I2C_Init+0x274>)
 8003438:	428b      	cmp	r3, r1
 800343a:	d819      	bhi.n	8003470 <HAL_I2C_Init+0x13c>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	1e59      	subs	r1, r3, #1
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	005b      	lsls	r3, r3, #1
 8003446:	fbb1 f3f3 	udiv	r3, r1, r3
 800344a:	1c59      	adds	r1, r3, #1
 800344c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003450:	400b      	ands	r3, r1
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00a      	beq.n	800346c <HAL_I2C_Init+0x138>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	1e59      	subs	r1, r3, #1
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	005b      	lsls	r3, r3, #1
 8003460:	fbb1 f3f3 	udiv	r3, r1, r3
 8003464:	3301      	adds	r3, #1
 8003466:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800346a:	e051      	b.n	8003510 <HAL_I2C_Init+0x1dc>
 800346c:	2304      	movs	r3, #4
 800346e:	e04f      	b.n	8003510 <HAL_I2C_Init+0x1dc>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d111      	bne.n	800349c <HAL_I2C_Init+0x168>
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	1e58      	subs	r0, r3, #1
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6859      	ldr	r1, [r3, #4]
 8003480:	460b      	mov	r3, r1
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	440b      	add	r3, r1
 8003486:	fbb0 f3f3 	udiv	r3, r0, r3
 800348a:	3301      	adds	r3, #1
 800348c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003490:	2b00      	cmp	r3, #0
 8003492:	bf0c      	ite	eq
 8003494:	2301      	moveq	r3, #1
 8003496:	2300      	movne	r3, #0
 8003498:	b2db      	uxtb	r3, r3
 800349a:	e012      	b.n	80034c2 <HAL_I2C_Init+0x18e>
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	1e58      	subs	r0, r3, #1
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6859      	ldr	r1, [r3, #4]
 80034a4:	460b      	mov	r3, r1
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	440b      	add	r3, r1
 80034aa:	0099      	lsls	r1, r3, #2
 80034ac:	440b      	add	r3, r1
 80034ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80034b2:	3301      	adds	r3, #1
 80034b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	bf0c      	ite	eq
 80034bc:	2301      	moveq	r3, #1
 80034be:	2300      	movne	r3, #0
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d001      	beq.n	80034ca <HAL_I2C_Init+0x196>
 80034c6:	2301      	movs	r3, #1
 80034c8:	e022      	b.n	8003510 <HAL_I2C_Init+0x1dc>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d10e      	bne.n	80034f0 <HAL_I2C_Init+0x1bc>
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	1e58      	subs	r0, r3, #1
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6859      	ldr	r1, [r3, #4]
 80034da:	460b      	mov	r3, r1
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	440b      	add	r3, r1
 80034e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80034e4:	3301      	adds	r3, #1
 80034e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034ee:	e00f      	b.n	8003510 <HAL_I2C_Init+0x1dc>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	1e58      	subs	r0, r3, #1
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6859      	ldr	r1, [r3, #4]
 80034f8:	460b      	mov	r3, r1
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	440b      	add	r3, r1
 80034fe:	0099      	lsls	r1, r3, #2
 8003500:	440b      	add	r3, r1
 8003502:	fbb0 f3f3 	udiv	r3, r0, r3
 8003506:	3301      	adds	r3, #1
 8003508:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800350c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003510:	6879      	ldr	r1, [r7, #4]
 8003512:	6809      	ldr	r1, [r1, #0]
 8003514:	4313      	orrs	r3, r2
 8003516:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69da      	ldr	r2, [r3, #28]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a1b      	ldr	r3, [r3, #32]
 800352a:	431a      	orrs	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	430a      	orrs	r2, r1
 8003532:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800353e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	6911      	ldr	r1, [r2, #16]
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	68d2      	ldr	r2, [r2, #12]
 800354a:	4311      	orrs	r1, r2
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	6812      	ldr	r2, [r2, #0]
 8003550:	430b      	orrs	r3, r1
 8003552:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	695a      	ldr	r2, [r3, #20]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	431a      	orrs	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	430a      	orrs	r2, r1
 800356e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f042 0201 	orr.w	r2, r2, #1
 800357e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2220      	movs	r2, #32
 800358a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	000186a0 	.word	0x000186a0
 80035ac:	001e847f 	.word	0x001e847f
 80035b0:	003d08ff 	.word	0x003d08ff
 80035b4:	431bde83 	.word	0x431bde83
 80035b8:	10624dd3 	.word	0x10624dd3

080035bc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b088      	sub	sp, #32
 80035c0:	af02      	add	r7, sp, #8
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	4608      	mov	r0, r1
 80035c6:	4611      	mov	r1, r2
 80035c8:	461a      	mov	r2, r3
 80035ca:	4603      	mov	r3, r0
 80035cc:	817b      	strh	r3, [r7, #10]
 80035ce:	460b      	mov	r3, r1
 80035d0:	813b      	strh	r3, [r7, #8]
 80035d2:	4613      	mov	r3, r2
 80035d4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035d6:	f7ff fbf9 	bl	8002dcc <HAL_GetTick>
 80035da:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	2b20      	cmp	r3, #32
 80035e6:	f040 80d9 	bne.w	800379c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	9300      	str	r3, [sp, #0]
 80035ee:	2319      	movs	r3, #25
 80035f0:	2201      	movs	r2, #1
 80035f2:	496d      	ldr	r1, [pc, #436]	; (80037a8 <HAL_I2C_Mem_Write+0x1ec>)
 80035f4:	68f8      	ldr	r0, [r7, #12]
 80035f6:	f000 fc7f 	bl	8003ef8 <I2C_WaitOnFlagUntilTimeout>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d001      	beq.n	8003604 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003600:	2302      	movs	r3, #2
 8003602:	e0cc      	b.n	800379e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800360a:	2b01      	cmp	r3, #1
 800360c:	d101      	bne.n	8003612 <HAL_I2C_Mem_Write+0x56>
 800360e:	2302      	movs	r3, #2
 8003610:	e0c5      	b.n	800379e <HAL_I2C_Mem_Write+0x1e2>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0301 	and.w	r3, r3, #1
 8003624:	2b01      	cmp	r3, #1
 8003626:	d007      	beq.n	8003638 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f042 0201 	orr.w	r2, r2, #1
 8003636:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003646:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2221      	movs	r2, #33	; 0x21
 800364c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2240      	movs	r2, #64	; 0x40
 8003654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2200      	movs	r2, #0
 800365c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	6a3a      	ldr	r2, [r7, #32]
 8003662:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003668:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800366e:	b29a      	uxth	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	4a4d      	ldr	r2, [pc, #308]	; (80037ac <HAL_I2C_Mem_Write+0x1f0>)
 8003678:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800367a:	88f8      	ldrh	r0, [r7, #6]
 800367c:	893a      	ldrh	r2, [r7, #8]
 800367e:	8979      	ldrh	r1, [r7, #10]
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	9301      	str	r3, [sp, #4]
 8003684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003686:	9300      	str	r3, [sp, #0]
 8003688:	4603      	mov	r3, r0
 800368a:	68f8      	ldr	r0, [r7, #12]
 800368c:	f000 fab6 	bl	8003bfc <I2C_RequestMemoryWrite>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d052      	beq.n	800373c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e081      	b.n	800379e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800369a:	697a      	ldr	r2, [r7, #20]
 800369c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800369e:	68f8      	ldr	r0, [r7, #12]
 80036a0:	f000 fd00 	bl	80040a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d00d      	beq.n	80036c6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ae:	2b04      	cmp	r3, #4
 80036b0:	d107      	bne.n	80036c2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e06b      	b.n	800379e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ca:	781a      	ldrb	r2, [r3, #0]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d6:	1c5a      	adds	r2, r3, #1
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e0:	3b01      	subs	r3, #1
 80036e2:	b29a      	uxth	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	3b01      	subs	r3, #1
 80036f0:	b29a      	uxth	r2, r3
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	695b      	ldr	r3, [r3, #20]
 80036fc:	f003 0304 	and.w	r3, r3, #4
 8003700:	2b04      	cmp	r3, #4
 8003702:	d11b      	bne.n	800373c <HAL_I2C_Mem_Write+0x180>
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003708:	2b00      	cmp	r3, #0
 800370a:	d017      	beq.n	800373c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003710:	781a      	ldrb	r2, [r3, #0]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371c:	1c5a      	adds	r2, r3, #1
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003726:	3b01      	subs	r3, #1
 8003728:	b29a      	uxth	r2, r3
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003732:	b29b      	uxth	r3, r3
 8003734:	3b01      	subs	r3, #1
 8003736:	b29a      	uxth	r2, r3
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003740:	2b00      	cmp	r3, #0
 8003742:	d1aa      	bne.n	800369a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003744:	697a      	ldr	r2, [r7, #20]
 8003746:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003748:	68f8      	ldr	r0, [r7, #12]
 800374a:	f000 fcec 	bl	8004126 <I2C_WaitOnBTFFlagUntilTimeout>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d00d      	beq.n	8003770 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003758:	2b04      	cmp	r3, #4
 800375a:	d107      	bne.n	800376c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800376a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e016      	b.n	800379e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800377e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2220      	movs	r2, #32
 8003784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003798:	2300      	movs	r3, #0
 800379a:	e000      	b.n	800379e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800379c:	2302      	movs	r3, #2
  }
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3718      	adds	r7, #24
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	00100002 	.word	0x00100002
 80037ac:	ffff0000 	.word	0xffff0000

080037b0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b08c      	sub	sp, #48	; 0x30
 80037b4:	af02      	add	r7, sp, #8
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	4608      	mov	r0, r1
 80037ba:	4611      	mov	r1, r2
 80037bc:	461a      	mov	r2, r3
 80037be:	4603      	mov	r3, r0
 80037c0:	817b      	strh	r3, [r7, #10]
 80037c2:	460b      	mov	r3, r1
 80037c4:	813b      	strh	r3, [r7, #8]
 80037c6:	4613      	mov	r3, r2
 80037c8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037ca:	f7ff faff 	bl	8002dcc <HAL_GetTick>
 80037ce:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	2b20      	cmp	r3, #32
 80037da:	f040 8208 	bne.w	8003bee <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e0:	9300      	str	r3, [sp, #0]
 80037e2:	2319      	movs	r3, #25
 80037e4:	2201      	movs	r2, #1
 80037e6:	497b      	ldr	r1, [pc, #492]	; (80039d4 <HAL_I2C_Mem_Read+0x224>)
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	f000 fb85 	bl	8003ef8 <I2C_WaitOnFlagUntilTimeout>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80037f4:	2302      	movs	r3, #2
 80037f6:	e1fb      	b.n	8003bf0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d101      	bne.n	8003806 <HAL_I2C_Mem_Read+0x56>
 8003802:	2302      	movs	r3, #2
 8003804:	e1f4      	b.n	8003bf0 <HAL_I2C_Mem_Read+0x440>
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2201      	movs	r2, #1
 800380a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0301 	and.w	r3, r3, #1
 8003818:	2b01      	cmp	r3, #1
 800381a:	d007      	beq.n	800382c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f042 0201 	orr.w	r2, r2, #1
 800382a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800383a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2222      	movs	r2, #34	; 0x22
 8003840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2240      	movs	r2, #64	; 0x40
 8003848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2200      	movs	r2, #0
 8003850:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003856:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800385c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003862:	b29a      	uxth	r2, r3
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	4a5b      	ldr	r2, [pc, #364]	; (80039d8 <HAL_I2C_Mem_Read+0x228>)
 800386c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800386e:	88f8      	ldrh	r0, [r7, #6]
 8003870:	893a      	ldrh	r2, [r7, #8]
 8003872:	8979      	ldrh	r1, [r7, #10]
 8003874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003876:	9301      	str	r3, [sp, #4]
 8003878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800387a:	9300      	str	r3, [sp, #0]
 800387c:	4603      	mov	r3, r0
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f000 fa52 	bl	8003d28 <I2C_RequestMemoryRead>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e1b0      	b.n	8003bf0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003892:	2b00      	cmp	r3, #0
 8003894:	d113      	bne.n	80038be <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003896:	2300      	movs	r3, #0
 8003898:	623b      	str	r3, [r7, #32]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	695b      	ldr	r3, [r3, #20]
 80038a0:	623b      	str	r3, [r7, #32]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	623b      	str	r3, [r7, #32]
 80038aa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038ba:	601a      	str	r2, [r3, #0]
 80038bc:	e184      	b.n	8003bc8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d11b      	bne.n	80038fe <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038d6:	2300      	movs	r3, #0
 80038d8:	61fb      	str	r3, [r7, #28]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	61fb      	str	r3, [r7, #28]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	61fb      	str	r3, [r7, #28]
 80038ea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038fa:	601a      	str	r2, [r3, #0]
 80038fc:	e164      	b.n	8003bc8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003902:	2b02      	cmp	r3, #2
 8003904:	d11b      	bne.n	800393e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003914:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003924:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003926:	2300      	movs	r3, #0
 8003928:	61bb      	str	r3, [r7, #24]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	695b      	ldr	r3, [r3, #20]
 8003930:	61bb      	str	r3, [r7, #24]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	61bb      	str	r3, [r7, #24]
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	e144      	b.n	8003bc8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800393e:	2300      	movs	r3, #0
 8003940:	617b      	str	r3, [r7, #20]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	617b      	str	r3, [r7, #20]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	699b      	ldr	r3, [r3, #24]
 8003950:	617b      	str	r3, [r7, #20]
 8003952:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003954:	e138      	b.n	8003bc8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800395a:	2b03      	cmp	r3, #3
 800395c:	f200 80f1 	bhi.w	8003b42 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003964:	2b01      	cmp	r3, #1
 8003966:	d123      	bne.n	80039b0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003968:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800396a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800396c:	68f8      	ldr	r0, [r7, #12]
 800396e:	f000 fc1b 	bl	80041a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d001      	beq.n	800397c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e139      	b.n	8003bf0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003986:	b2d2      	uxtb	r2, r2
 8003988:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398e:	1c5a      	adds	r2, r3, #1
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003998:	3b01      	subs	r3, #1
 800399a:	b29a      	uxth	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	3b01      	subs	r3, #1
 80039a8:	b29a      	uxth	r2, r3
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	855a      	strh	r2, [r3, #42]	; 0x2a
 80039ae:	e10b      	b.n	8003bc8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d14e      	bne.n	8003a56 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ba:	9300      	str	r3, [sp, #0]
 80039bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039be:	2200      	movs	r2, #0
 80039c0:	4906      	ldr	r1, [pc, #24]	; (80039dc <HAL_I2C_Mem_Read+0x22c>)
 80039c2:	68f8      	ldr	r0, [r7, #12]
 80039c4:	f000 fa98 	bl	8003ef8 <I2C_WaitOnFlagUntilTimeout>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d008      	beq.n	80039e0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e10e      	b.n	8003bf0 <HAL_I2C_Mem_Read+0x440>
 80039d2:	bf00      	nop
 80039d4:	00100002 	.word	0x00100002
 80039d8:	ffff0000 	.word	0xffff0000
 80039dc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	691a      	ldr	r2, [r3, #16]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fa:	b2d2      	uxtb	r2, r2
 80039fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a02:	1c5a      	adds	r2, r3, #1
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a0c:	3b01      	subs	r3, #1
 8003a0e:	b29a      	uxth	r2, r3
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	b29a      	uxth	r2, r3
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	691a      	ldr	r2, [r3, #16]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2c:	b2d2      	uxtb	r2, r2
 8003a2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a34:	1c5a      	adds	r2, r3, #1
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a3e:	3b01      	subs	r3, #1
 8003a40:	b29a      	uxth	r2, r3
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	3b01      	subs	r3, #1
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a54:	e0b8      	b.n	8003bc8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a58:	9300      	str	r3, [sp, #0]
 8003a5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	4966      	ldr	r1, [pc, #408]	; (8003bf8 <HAL_I2C_Mem_Read+0x448>)
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f000 fa49 	bl	8003ef8 <I2C_WaitOnFlagUntilTimeout>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e0bf      	b.n	8003bf0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	691a      	ldr	r2, [r3, #16]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8a:	b2d2      	uxtb	r2, r2
 8003a8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a92:	1c5a      	adds	r2, r3, #1
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a9c:	3b01      	subs	r3, #1
 8003a9e:	b29a      	uxth	r2, r3
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	b29a      	uxth	r2, r3
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ab8:	2200      	movs	r2, #0
 8003aba:	494f      	ldr	r1, [pc, #316]	; (8003bf8 <HAL_I2C_Mem_Read+0x448>)
 8003abc:	68f8      	ldr	r0, [r7, #12]
 8003abe:	f000 fa1b 	bl	8003ef8 <I2C_WaitOnFlagUntilTimeout>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d001      	beq.n	8003acc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e091      	b.n	8003bf0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ada:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	691a      	ldr	r2, [r3, #16]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae6:	b2d2      	uxtb	r2, r2
 8003ae8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aee:	1c5a      	adds	r2, r3, #1
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003af8:	3b01      	subs	r3, #1
 8003afa:	b29a      	uxth	r2, r3
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	3b01      	subs	r3, #1
 8003b08:	b29a      	uxth	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	691a      	ldr	r2, [r3, #16]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b18:	b2d2      	uxtb	r2, r2
 8003b1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b20:	1c5a      	adds	r2, r3, #1
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b2a:	3b01      	subs	r3, #1
 8003b2c:	b29a      	uxth	r2, r3
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	b29a      	uxth	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003b40:	e042      	b.n	8003bc8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b44:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b46:	68f8      	ldr	r0, [r7, #12]
 8003b48:	f000 fb2e 	bl	80041a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e04c      	b.n	8003bf0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	691a      	ldr	r2, [r3, #16]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b60:	b2d2      	uxtb	r2, r2
 8003b62:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b68:	1c5a      	adds	r2, r3, #1
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b72:	3b01      	subs	r3, #1
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	3b01      	subs	r3, #1
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	f003 0304 	and.w	r3, r3, #4
 8003b92:	2b04      	cmp	r3, #4
 8003b94:	d118      	bne.n	8003bc8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	691a      	ldr	r2, [r3, #16]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba0:	b2d2      	uxtb	r2, r2
 8003ba2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba8:	1c5a      	adds	r2, r3, #1
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb2:	3b01      	subs	r3, #1
 8003bb4:	b29a      	uxth	r2, r3
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	3b01      	subs	r3, #1
 8003bc2:	b29a      	uxth	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f47f aec2 	bne.w	8003956 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2220      	movs	r2, #32
 8003bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003bea:	2300      	movs	r3, #0
 8003bec:	e000      	b.n	8003bf0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003bee:	2302      	movs	r3, #2
  }
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3728      	adds	r7, #40	; 0x28
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	00010004 	.word	0x00010004

08003bfc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b088      	sub	sp, #32
 8003c00:	af02      	add	r7, sp, #8
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	4608      	mov	r0, r1
 8003c06:	4611      	mov	r1, r2
 8003c08:	461a      	mov	r2, r3
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	817b      	strh	r3, [r7, #10]
 8003c0e:	460b      	mov	r3, r1
 8003c10:	813b      	strh	r3, [r7, #8]
 8003c12:	4613      	mov	r3, r2
 8003c14:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c24:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c28:	9300      	str	r3, [sp, #0]
 8003c2a:	6a3b      	ldr	r3, [r7, #32]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	f000 f960 	bl	8003ef8 <I2C_WaitOnFlagUntilTimeout>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00d      	beq.n	8003c5a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c4c:	d103      	bne.n	8003c56 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c54:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e05f      	b.n	8003d1a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c5a:	897b      	ldrh	r3, [r7, #10]
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	461a      	mov	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003c68:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6c:	6a3a      	ldr	r2, [r7, #32]
 8003c6e:	492d      	ldr	r1, [pc, #180]	; (8003d24 <I2C_RequestMemoryWrite+0x128>)
 8003c70:	68f8      	ldr	r0, [r7, #12]
 8003c72:	f000 f998 	bl	8003fa6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d001      	beq.n	8003c80 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e04c      	b.n	8003d1a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c80:	2300      	movs	r3, #0
 8003c82:	617b      	str	r3, [r7, #20]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	695b      	ldr	r3, [r3, #20]
 8003c8a:	617b      	str	r3, [r7, #20]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	699b      	ldr	r3, [r3, #24]
 8003c92:	617b      	str	r3, [r7, #20]
 8003c94:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c98:	6a39      	ldr	r1, [r7, #32]
 8003c9a:	68f8      	ldr	r0, [r7, #12]
 8003c9c:	f000 fa02 	bl	80040a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d00d      	beq.n	8003cc2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003caa:	2b04      	cmp	r3, #4
 8003cac:	d107      	bne.n	8003cbe <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cbc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e02b      	b.n	8003d1a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003cc2:	88fb      	ldrh	r3, [r7, #6]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d105      	bne.n	8003cd4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003cc8:	893b      	ldrh	r3, [r7, #8]
 8003cca:	b2da      	uxtb	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	611a      	str	r2, [r3, #16]
 8003cd2:	e021      	b.n	8003d18 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003cd4:	893b      	ldrh	r3, [r7, #8]
 8003cd6:	0a1b      	lsrs	r3, r3, #8
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	b2da      	uxtb	r2, r3
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ce2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ce4:	6a39      	ldr	r1, [r7, #32]
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	f000 f9dc 	bl	80040a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00d      	beq.n	8003d0e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf6:	2b04      	cmp	r3, #4
 8003cf8:	d107      	bne.n	8003d0a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d08:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e005      	b.n	8003d1a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d0e:	893b      	ldrh	r3, [r7, #8]
 8003d10:	b2da      	uxtb	r2, r3
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003d18:	2300      	movs	r3, #0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3718      	adds	r7, #24
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
 8003d22:	bf00      	nop
 8003d24:	00010002 	.word	0x00010002

08003d28 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b088      	sub	sp, #32
 8003d2c:	af02      	add	r7, sp, #8
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	4608      	mov	r0, r1
 8003d32:	4611      	mov	r1, r2
 8003d34:	461a      	mov	r2, r3
 8003d36:	4603      	mov	r3, r0
 8003d38:	817b      	strh	r3, [r7, #10]
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	813b      	strh	r3, [r7, #8]
 8003d3e:	4613      	mov	r3, r2
 8003d40:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003d50:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d60:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d64:	9300      	str	r3, [sp, #0]
 8003d66:	6a3b      	ldr	r3, [r7, #32]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f000 f8c2 	bl	8003ef8 <I2C_WaitOnFlagUntilTimeout>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00d      	beq.n	8003d96 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d88:	d103      	bne.n	8003d92 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d90:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e0aa      	b.n	8003eec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d96:	897b      	ldrh	r3, [r7, #10]
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003da4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da8:	6a3a      	ldr	r2, [r7, #32]
 8003daa:	4952      	ldr	r1, [pc, #328]	; (8003ef4 <I2C_RequestMemoryRead+0x1cc>)
 8003dac:	68f8      	ldr	r0, [r7, #12]
 8003dae:	f000 f8fa 	bl	8003fa6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d001      	beq.n	8003dbc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e097      	b.n	8003eec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	617b      	str	r3, [r7, #20]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	617b      	str	r3, [r7, #20]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	617b      	str	r3, [r7, #20]
 8003dd0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dd4:	6a39      	ldr	r1, [r7, #32]
 8003dd6:	68f8      	ldr	r0, [r7, #12]
 8003dd8:	f000 f964 	bl	80040a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00d      	beq.n	8003dfe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de6:	2b04      	cmp	r3, #4
 8003de8:	d107      	bne.n	8003dfa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003df8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e076      	b.n	8003eec <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003dfe:	88fb      	ldrh	r3, [r7, #6]
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d105      	bne.n	8003e10 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e04:	893b      	ldrh	r3, [r7, #8]
 8003e06:	b2da      	uxtb	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	611a      	str	r2, [r3, #16]
 8003e0e:	e021      	b.n	8003e54 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e10:	893b      	ldrh	r3, [r7, #8]
 8003e12:	0a1b      	lsrs	r3, r3, #8
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	b2da      	uxtb	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e20:	6a39      	ldr	r1, [r7, #32]
 8003e22:	68f8      	ldr	r0, [r7, #12]
 8003e24:	f000 f93e 	bl	80040a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00d      	beq.n	8003e4a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e32:	2b04      	cmp	r3, #4
 8003e34:	d107      	bne.n	8003e46 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e44:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e050      	b.n	8003eec <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e4a:	893b      	ldrh	r3, [r7, #8]
 8003e4c:	b2da      	uxtb	r2, r3
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e56:	6a39      	ldr	r1, [r7, #32]
 8003e58:	68f8      	ldr	r0, [r7, #12]
 8003e5a:	f000 f923 	bl	80040a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00d      	beq.n	8003e80 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e68:	2b04      	cmp	r3, #4
 8003e6a:	d107      	bne.n	8003e7c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e7a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e035      	b.n	8003eec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e8e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e92:	9300      	str	r3, [sp, #0]
 8003e94:	6a3b      	ldr	r3, [r7, #32]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003e9c:	68f8      	ldr	r0, [r7, #12]
 8003e9e:	f000 f82b 	bl	8003ef8 <I2C_WaitOnFlagUntilTimeout>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d00d      	beq.n	8003ec4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eb6:	d103      	bne.n	8003ec0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ebe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e013      	b.n	8003eec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003ec4:	897b      	ldrh	r3, [r7, #10]
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	f043 0301 	orr.w	r3, r3, #1
 8003ecc:	b2da      	uxtb	r2, r3
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed6:	6a3a      	ldr	r2, [r7, #32]
 8003ed8:	4906      	ldr	r1, [pc, #24]	; (8003ef4 <I2C_RequestMemoryRead+0x1cc>)
 8003eda:	68f8      	ldr	r0, [r7, #12]
 8003edc:	f000 f863 	bl	8003fa6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d001      	beq.n	8003eea <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e000      	b.n	8003eec <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3718      	adds	r7, #24
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	00010002 	.word	0x00010002

08003ef8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b084      	sub	sp, #16
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	60b9      	str	r1, [r7, #8]
 8003f02:	603b      	str	r3, [r7, #0]
 8003f04:	4613      	mov	r3, r2
 8003f06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f08:	e025      	b.n	8003f56 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f10:	d021      	beq.n	8003f56 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f12:	f7fe ff5b 	bl	8002dcc <HAL_GetTick>
 8003f16:	4602      	mov	r2, r0
 8003f18:	69bb      	ldr	r3, [r7, #24]
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d302      	bcc.n	8003f28 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d116      	bne.n	8003f56 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2220      	movs	r2, #32
 8003f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f42:	f043 0220 	orr.w	r2, r3, #32
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e023      	b.n	8003f9e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	0c1b      	lsrs	r3, r3, #16
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d10d      	bne.n	8003f7c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	695b      	ldr	r3, [r3, #20]
 8003f66:	43da      	mvns	r2, r3
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	bf0c      	ite	eq
 8003f72:	2301      	moveq	r3, #1
 8003f74:	2300      	movne	r3, #0
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	461a      	mov	r2, r3
 8003f7a:	e00c      	b.n	8003f96 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	43da      	mvns	r2, r3
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	4013      	ands	r3, r2
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	bf0c      	ite	eq
 8003f8e:	2301      	moveq	r3, #1
 8003f90:	2300      	movne	r3, #0
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	461a      	mov	r2, r3
 8003f96:	79fb      	ldrb	r3, [r7, #7]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d0b6      	beq.n	8003f0a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3710      	adds	r7, #16
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}

08003fa6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003fa6:	b580      	push	{r7, lr}
 8003fa8:	b084      	sub	sp, #16
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	60f8      	str	r0, [r7, #12]
 8003fae:	60b9      	str	r1, [r7, #8]
 8003fb0:	607a      	str	r2, [r7, #4]
 8003fb2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003fb4:	e051      	b.n	800405a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	695b      	ldr	r3, [r3, #20]
 8003fbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fc4:	d123      	bne.n	800400e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fd4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003fde:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2220      	movs	r2, #32
 8003fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffa:	f043 0204 	orr.w	r2, r3, #4
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e046      	b.n	800409c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004014:	d021      	beq.n	800405a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004016:	f7fe fed9 	bl	8002dcc <HAL_GetTick>
 800401a:	4602      	mov	r2, r0
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	1ad3      	subs	r3, r2, r3
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	429a      	cmp	r2, r3
 8004024:	d302      	bcc.n	800402c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d116      	bne.n	800405a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2220      	movs	r2, #32
 8004036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004046:	f043 0220 	orr.w	r2, r3, #32
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e020      	b.n	800409c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	0c1b      	lsrs	r3, r3, #16
 800405e:	b2db      	uxtb	r3, r3
 8004060:	2b01      	cmp	r3, #1
 8004062:	d10c      	bne.n	800407e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	43da      	mvns	r2, r3
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	4013      	ands	r3, r2
 8004070:	b29b      	uxth	r3, r3
 8004072:	2b00      	cmp	r3, #0
 8004074:	bf14      	ite	ne
 8004076:	2301      	movne	r3, #1
 8004078:	2300      	moveq	r3, #0
 800407a:	b2db      	uxtb	r3, r3
 800407c:	e00b      	b.n	8004096 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	43da      	mvns	r2, r3
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	4013      	ands	r3, r2
 800408a:	b29b      	uxth	r3, r3
 800408c:	2b00      	cmp	r3, #0
 800408e:	bf14      	ite	ne
 8004090:	2301      	movne	r3, #1
 8004092:	2300      	moveq	r3, #0
 8004094:	b2db      	uxtb	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d18d      	bne.n	8003fb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	3710      	adds	r7, #16
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040b0:	e02d      	b.n	800410e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040b2:	68f8      	ldr	r0, [r7, #12]
 80040b4:	f000 f8ce 	bl	8004254 <I2C_IsAcknowledgeFailed>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d001      	beq.n	80040c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e02d      	b.n	800411e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040c8:	d021      	beq.n	800410e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040ca:	f7fe fe7f 	bl	8002dcc <HAL_GetTick>
 80040ce:	4602      	mov	r2, r0
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	68ba      	ldr	r2, [r7, #8]
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d302      	bcc.n	80040e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d116      	bne.n	800410e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2200      	movs	r2, #0
 80040e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2220      	movs	r2, #32
 80040ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fa:	f043 0220 	orr.w	r2, r3, #32
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e007      	b.n	800411e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004118:	2b80      	cmp	r3, #128	; 0x80
 800411a:	d1ca      	bne.n	80040b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	3710      	adds	r7, #16
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}

08004126 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004126:	b580      	push	{r7, lr}
 8004128:	b084      	sub	sp, #16
 800412a:	af00      	add	r7, sp, #0
 800412c:	60f8      	str	r0, [r7, #12]
 800412e:	60b9      	str	r1, [r7, #8]
 8004130:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004132:	e02d      	b.n	8004190 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004134:	68f8      	ldr	r0, [r7, #12]
 8004136:	f000 f88d 	bl	8004254 <I2C_IsAcknowledgeFailed>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e02d      	b.n	80041a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800414a:	d021      	beq.n	8004190 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800414c:	f7fe fe3e 	bl	8002dcc <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	68ba      	ldr	r2, [r7, #8]
 8004158:	429a      	cmp	r2, r3
 800415a:	d302      	bcc.n	8004162 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d116      	bne.n	8004190 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2200      	movs	r2, #0
 8004166:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2220      	movs	r2, #32
 800416c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417c:	f043 0220 	orr.w	r2, r3, #32
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e007      	b.n	80041a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	695b      	ldr	r3, [r3, #20]
 8004196:	f003 0304 	and.w	r3, r3, #4
 800419a:	2b04      	cmp	r3, #4
 800419c:	d1ca      	bne.n	8004134 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800419e:	2300      	movs	r3, #0
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3710      	adds	r7, #16
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041b4:	e042      	b.n	800423c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	695b      	ldr	r3, [r3, #20]
 80041bc:	f003 0310 	and.w	r3, r3, #16
 80041c0:	2b10      	cmp	r3, #16
 80041c2:	d119      	bne.n	80041f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f06f 0210 	mvn.w	r2, #16
 80041cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2200      	movs	r2, #0
 80041d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2220      	movs	r2, #32
 80041d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e029      	b.n	800424c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041f8:	f7fe fde8 	bl	8002dcc <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	68ba      	ldr	r2, [r7, #8]
 8004204:	429a      	cmp	r2, r3
 8004206:	d302      	bcc.n	800420e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d116      	bne.n	800423c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2220      	movs	r2, #32
 8004218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004228:	f043 0220 	orr.w	r2, r3, #32
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e007      	b.n	800424c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004246:	2b40      	cmp	r3, #64	; 0x40
 8004248:	d1b5      	bne.n	80041b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3710      	adds	r7, #16
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004266:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800426a:	d11b      	bne.n	80042a4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004274:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2220      	movs	r2, #32
 8004280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004290:	f043 0204 	orr.w	r2, r3, #4
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e000      	b.n	80042a6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	370c      	adds	r7, #12
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr
	...

080042b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b086      	sub	sp, #24
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d101      	bne.n	80042c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e264      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d075      	beq.n	80043be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042d2:	4ba3      	ldr	r3, [pc, #652]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	f003 030c 	and.w	r3, r3, #12
 80042da:	2b04      	cmp	r3, #4
 80042dc:	d00c      	beq.n	80042f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042de:	4ba0      	ldr	r3, [pc, #640]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042e6:	2b08      	cmp	r3, #8
 80042e8:	d112      	bne.n	8004310 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042ea:	4b9d      	ldr	r3, [pc, #628]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042f6:	d10b      	bne.n	8004310 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042f8:	4b99      	ldr	r3, [pc, #612]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004300:	2b00      	cmp	r3, #0
 8004302:	d05b      	beq.n	80043bc <HAL_RCC_OscConfig+0x108>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d157      	bne.n	80043bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e23f      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004318:	d106      	bne.n	8004328 <HAL_RCC_OscConfig+0x74>
 800431a:	4b91      	ldr	r3, [pc, #580]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a90      	ldr	r2, [pc, #576]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004320:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004324:	6013      	str	r3, [r2, #0]
 8004326:	e01d      	b.n	8004364 <HAL_RCC_OscConfig+0xb0>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004330:	d10c      	bne.n	800434c <HAL_RCC_OscConfig+0x98>
 8004332:	4b8b      	ldr	r3, [pc, #556]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a8a      	ldr	r2, [pc, #552]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004338:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800433c:	6013      	str	r3, [r2, #0]
 800433e:	4b88      	ldr	r3, [pc, #544]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a87      	ldr	r2, [pc, #540]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004344:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004348:	6013      	str	r3, [r2, #0]
 800434a:	e00b      	b.n	8004364 <HAL_RCC_OscConfig+0xb0>
 800434c:	4b84      	ldr	r3, [pc, #528]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a83      	ldr	r2, [pc, #524]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004352:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004356:	6013      	str	r3, [r2, #0]
 8004358:	4b81      	ldr	r3, [pc, #516]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a80      	ldr	r2, [pc, #512]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 800435e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004362:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d013      	beq.n	8004394 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800436c:	f7fe fd2e 	bl	8002dcc <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004372:	e008      	b.n	8004386 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004374:	f7fe fd2a 	bl	8002dcc <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	2b64      	cmp	r3, #100	; 0x64
 8004380:	d901      	bls.n	8004386 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e204      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004386:	4b76      	ldr	r3, [pc, #472]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d0f0      	beq.n	8004374 <HAL_RCC_OscConfig+0xc0>
 8004392:	e014      	b.n	80043be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004394:	f7fe fd1a 	bl	8002dcc <HAL_GetTick>
 8004398:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800439a:	e008      	b.n	80043ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800439c:	f7fe fd16 	bl	8002dcc <HAL_GetTick>
 80043a0:	4602      	mov	r2, r0
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	2b64      	cmp	r3, #100	; 0x64
 80043a8:	d901      	bls.n	80043ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e1f0      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043ae:	4b6c      	ldr	r3, [pc, #432]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1f0      	bne.n	800439c <HAL_RCC_OscConfig+0xe8>
 80043ba:	e000      	b.n	80043be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d063      	beq.n	8004492 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043ca:	4b65      	ldr	r3, [pc, #404]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	f003 030c 	and.w	r3, r3, #12
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00b      	beq.n	80043ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043d6:	4b62      	ldr	r3, [pc, #392]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043de:	2b08      	cmp	r3, #8
 80043e0:	d11c      	bne.n	800441c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043e2:	4b5f      	ldr	r3, [pc, #380]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d116      	bne.n	800441c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043ee:	4b5c      	ldr	r3, [pc, #368]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0302 	and.w	r3, r3, #2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d005      	beq.n	8004406 <HAL_RCC_OscConfig+0x152>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d001      	beq.n	8004406 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e1c4      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004406:	4b56      	ldr	r3, [pc, #344]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	691b      	ldr	r3, [r3, #16]
 8004412:	00db      	lsls	r3, r3, #3
 8004414:	4952      	ldr	r1, [pc, #328]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004416:	4313      	orrs	r3, r2
 8004418:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800441a:	e03a      	b.n	8004492 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d020      	beq.n	8004466 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004424:	4b4f      	ldr	r3, [pc, #316]	; (8004564 <HAL_RCC_OscConfig+0x2b0>)
 8004426:	2201      	movs	r2, #1
 8004428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800442a:	f7fe fccf 	bl	8002dcc <HAL_GetTick>
 800442e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004430:	e008      	b.n	8004444 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004432:	f7fe fccb 	bl	8002dcc <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e1a5      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004444:	4b46      	ldr	r3, [pc, #280]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0f0      	beq.n	8004432 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004450:	4b43      	ldr	r3, [pc, #268]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	691b      	ldr	r3, [r3, #16]
 800445c:	00db      	lsls	r3, r3, #3
 800445e:	4940      	ldr	r1, [pc, #256]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004460:	4313      	orrs	r3, r2
 8004462:	600b      	str	r3, [r1, #0]
 8004464:	e015      	b.n	8004492 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004466:	4b3f      	ldr	r3, [pc, #252]	; (8004564 <HAL_RCC_OscConfig+0x2b0>)
 8004468:	2200      	movs	r2, #0
 800446a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446c:	f7fe fcae 	bl	8002dcc <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004474:	f7fe fcaa 	bl	8002dcc <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b02      	cmp	r3, #2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e184      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004486:	4b36      	ldr	r3, [pc, #216]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1f0      	bne.n	8004474 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0308 	and.w	r3, r3, #8
 800449a:	2b00      	cmp	r3, #0
 800449c:	d030      	beq.n	8004500 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d016      	beq.n	80044d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044a6:	4b30      	ldr	r3, [pc, #192]	; (8004568 <HAL_RCC_OscConfig+0x2b4>)
 80044a8:	2201      	movs	r2, #1
 80044aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044ac:	f7fe fc8e 	bl	8002dcc <HAL_GetTick>
 80044b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044b2:	e008      	b.n	80044c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044b4:	f7fe fc8a 	bl	8002dcc <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e164      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044c6:	4b26      	ldr	r3, [pc, #152]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 80044c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044ca:	f003 0302 	and.w	r3, r3, #2
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d0f0      	beq.n	80044b4 <HAL_RCC_OscConfig+0x200>
 80044d2:	e015      	b.n	8004500 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044d4:	4b24      	ldr	r3, [pc, #144]	; (8004568 <HAL_RCC_OscConfig+0x2b4>)
 80044d6:	2200      	movs	r2, #0
 80044d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044da:	f7fe fc77 	bl	8002dcc <HAL_GetTick>
 80044de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044e0:	e008      	b.n	80044f4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044e2:	f7fe fc73 	bl	8002dcc <HAL_GetTick>
 80044e6:	4602      	mov	r2, r0
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	1ad3      	subs	r3, r2, r3
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d901      	bls.n	80044f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	e14d      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044f4:	4b1a      	ldr	r3, [pc, #104]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 80044f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044f8:	f003 0302 	and.w	r3, r3, #2
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d1f0      	bne.n	80044e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 0304 	and.w	r3, r3, #4
 8004508:	2b00      	cmp	r3, #0
 800450a:	f000 80a0 	beq.w	800464e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800450e:	2300      	movs	r3, #0
 8004510:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004512:	4b13      	ldr	r3, [pc, #76]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d10f      	bne.n	800453e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800451e:	2300      	movs	r3, #0
 8004520:	60bb      	str	r3, [r7, #8]
 8004522:	4b0f      	ldr	r3, [pc, #60]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004526:	4a0e      	ldr	r2, [pc, #56]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800452c:	6413      	str	r3, [r2, #64]	; 0x40
 800452e:	4b0c      	ldr	r3, [pc, #48]	; (8004560 <HAL_RCC_OscConfig+0x2ac>)
 8004530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004536:	60bb      	str	r3, [r7, #8]
 8004538:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800453a:	2301      	movs	r3, #1
 800453c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800453e:	4b0b      	ldr	r3, [pc, #44]	; (800456c <HAL_RCC_OscConfig+0x2b8>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004546:	2b00      	cmp	r3, #0
 8004548:	d121      	bne.n	800458e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800454a:	4b08      	ldr	r3, [pc, #32]	; (800456c <HAL_RCC_OscConfig+0x2b8>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a07      	ldr	r2, [pc, #28]	; (800456c <HAL_RCC_OscConfig+0x2b8>)
 8004550:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004554:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004556:	f7fe fc39 	bl	8002dcc <HAL_GetTick>
 800455a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800455c:	e011      	b.n	8004582 <HAL_RCC_OscConfig+0x2ce>
 800455e:	bf00      	nop
 8004560:	40023800 	.word	0x40023800
 8004564:	42470000 	.word	0x42470000
 8004568:	42470e80 	.word	0x42470e80
 800456c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004570:	f7fe fc2c 	bl	8002dcc <HAL_GetTick>
 8004574:	4602      	mov	r2, r0
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	2b02      	cmp	r3, #2
 800457c:	d901      	bls.n	8004582 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	e106      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004582:	4b85      	ldr	r3, [pc, #532]	; (8004798 <HAL_RCC_OscConfig+0x4e4>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800458a:	2b00      	cmp	r3, #0
 800458c:	d0f0      	beq.n	8004570 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	2b01      	cmp	r3, #1
 8004594:	d106      	bne.n	80045a4 <HAL_RCC_OscConfig+0x2f0>
 8004596:	4b81      	ldr	r3, [pc, #516]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 8004598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800459a:	4a80      	ldr	r2, [pc, #512]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 800459c:	f043 0301 	orr.w	r3, r3, #1
 80045a0:	6713      	str	r3, [r2, #112]	; 0x70
 80045a2:	e01c      	b.n	80045de <HAL_RCC_OscConfig+0x32a>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	2b05      	cmp	r3, #5
 80045aa:	d10c      	bne.n	80045c6 <HAL_RCC_OscConfig+0x312>
 80045ac:	4b7b      	ldr	r3, [pc, #492]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 80045ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045b0:	4a7a      	ldr	r2, [pc, #488]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 80045b2:	f043 0304 	orr.w	r3, r3, #4
 80045b6:	6713      	str	r3, [r2, #112]	; 0x70
 80045b8:	4b78      	ldr	r3, [pc, #480]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 80045ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045bc:	4a77      	ldr	r2, [pc, #476]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 80045be:	f043 0301 	orr.w	r3, r3, #1
 80045c2:	6713      	str	r3, [r2, #112]	; 0x70
 80045c4:	e00b      	b.n	80045de <HAL_RCC_OscConfig+0x32a>
 80045c6:	4b75      	ldr	r3, [pc, #468]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 80045c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ca:	4a74      	ldr	r2, [pc, #464]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 80045cc:	f023 0301 	bic.w	r3, r3, #1
 80045d0:	6713      	str	r3, [r2, #112]	; 0x70
 80045d2:	4b72      	ldr	r3, [pc, #456]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 80045d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045d6:	4a71      	ldr	r2, [pc, #452]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 80045d8:	f023 0304 	bic.w	r3, r3, #4
 80045dc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d015      	beq.n	8004612 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045e6:	f7fe fbf1 	bl	8002dcc <HAL_GetTick>
 80045ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ec:	e00a      	b.n	8004604 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045ee:	f7fe fbed 	bl	8002dcc <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d901      	bls.n	8004604 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004600:	2303      	movs	r3, #3
 8004602:	e0c5      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004604:	4b65      	ldr	r3, [pc, #404]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 8004606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004608:	f003 0302 	and.w	r3, r3, #2
 800460c:	2b00      	cmp	r3, #0
 800460e:	d0ee      	beq.n	80045ee <HAL_RCC_OscConfig+0x33a>
 8004610:	e014      	b.n	800463c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004612:	f7fe fbdb 	bl	8002dcc <HAL_GetTick>
 8004616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004618:	e00a      	b.n	8004630 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800461a:	f7fe fbd7 	bl	8002dcc <HAL_GetTick>
 800461e:	4602      	mov	r2, r0
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	1ad3      	subs	r3, r2, r3
 8004624:	f241 3288 	movw	r2, #5000	; 0x1388
 8004628:	4293      	cmp	r3, r2
 800462a:	d901      	bls.n	8004630 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800462c:	2303      	movs	r3, #3
 800462e:	e0af      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004630:	4b5a      	ldr	r3, [pc, #360]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 8004632:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	2b00      	cmp	r3, #0
 800463a:	d1ee      	bne.n	800461a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800463c:	7dfb      	ldrb	r3, [r7, #23]
 800463e:	2b01      	cmp	r3, #1
 8004640:	d105      	bne.n	800464e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004642:	4b56      	ldr	r3, [pc, #344]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 8004644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004646:	4a55      	ldr	r2, [pc, #340]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 8004648:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800464c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	2b00      	cmp	r3, #0
 8004654:	f000 809b 	beq.w	800478e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004658:	4b50      	ldr	r3, [pc, #320]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f003 030c 	and.w	r3, r3, #12
 8004660:	2b08      	cmp	r3, #8
 8004662:	d05c      	beq.n	800471e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	699b      	ldr	r3, [r3, #24]
 8004668:	2b02      	cmp	r3, #2
 800466a:	d141      	bne.n	80046f0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800466c:	4b4c      	ldr	r3, [pc, #304]	; (80047a0 <HAL_RCC_OscConfig+0x4ec>)
 800466e:	2200      	movs	r2, #0
 8004670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004672:	f7fe fbab 	bl	8002dcc <HAL_GetTick>
 8004676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004678:	e008      	b.n	800468c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800467a:	f7fe fba7 	bl	8002dcc <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	2b02      	cmp	r3, #2
 8004686:	d901      	bls.n	800468c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004688:	2303      	movs	r3, #3
 800468a:	e081      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800468c:	4b43      	ldr	r3, [pc, #268]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d1f0      	bne.n	800467a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	69da      	ldr	r2, [r3, #28]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a1b      	ldr	r3, [r3, #32]
 80046a0:	431a      	orrs	r2, r3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a6:	019b      	lsls	r3, r3, #6
 80046a8:	431a      	orrs	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ae:	085b      	lsrs	r3, r3, #1
 80046b0:	3b01      	subs	r3, #1
 80046b2:	041b      	lsls	r3, r3, #16
 80046b4:	431a      	orrs	r2, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ba:	061b      	lsls	r3, r3, #24
 80046bc:	4937      	ldr	r1, [pc, #220]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046c2:	4b37      	ldr	r3, [pc, #220]	; (80047a0 <HAL_RCC_OscConfig+0x4ec>)
 80046c4:	2201      	movs	r2, #1
 80046c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c8:	f7fe fb80 	bl	8002dcc <HAL_GetTick>
 80046cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046ce:	e008      	b.n	80046e2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046d0:	f7fe fb7c 	bl	8002dcc <HAL_GetTick>
 80046d4:	4602      	mov	r2, r0
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	2b02      	cmp	r3, #2
 80046dc:	d901      	bls.n	80046e2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	e056      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046e2:	4b2e      	ldr	r3, [pc, #184]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d0f0      	beq.n	80046d0 <HAL_RCC_OscConfig+0x41c>
 80046ee:	e04e      	b.n	800478e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046f0:	4b2b      	ldr	r3, [pc, #172]	; (80047a0 <HAL_RCC_OscConfig+0x4ec>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046f6:	f7fe fb69 	bl	8002dcc <HAL_GetTick>
 80046fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046fc:	e008      	b.n	8004710 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046fe:	f7fe fb65 	bl	8002dcc <HAL_GetTick>
 8004702:	4602      	mov	r2, r0
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	1ad3      	subs	r3, r2, r3
 8004708:	2b02      	cmp	r3, #2
 800470a:	d901      	bls.n	8004710 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800470c:	2303      	movs	r3, #3
 800470e:	e03f      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004710:	4b22      	ldr	r3, [pc, #136]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1f0      	bne.n	80046fe <HAL_RCC_OscConfig+0x44a>
 800471c:	e037      	b.n	800478e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	2b01      	cmp	r3, #1
 8004724:	d101      	bne.n	800472a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e032      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800472a:	4b1c      	ldr	r3, [pc, #112]	; (800479c <HAL_RCC_OscConfig+0x4e8>)
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d028      	beq.n	800478a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004742:	429a      	cmp	r2, r3
 8004744:	d121      	bne.n	800478a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004750:	429a      	cmp	r2, r3
 8004752:	d11a      	bne.n	800478a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004754:	68fa      	ldr	r2, [r7, #12]
 8004756:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800475a:	4013      	ands	r3, r2
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004760:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004762:	4293      	cmp	r3, r2
 8004764:	d111      	bne.n	800478a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004770:	085b      	lsrs	r3, r3, #1
 8004772:	3b01      	subs	r3, #1
 8004774:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004776:	429a      	cmp	r2, r3
 8004778:	d107      	bne.n	800478a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004784:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004786:	429a      	cmp	r2, r3
 8004788:	d001      	beq.n	800478e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e000      	b.n	8004790 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	3718      	adds	r7, #24
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}
 8004798:	40007000 	.word	0x40007000
 800479c:	40023800 	.word	0x40023800
 80047a0:	42470060 	.word	0x42470060

080047a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d101      	bne.n	80047b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e0cc      	b.n	8004952 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047b8:	4b68      	ldr	r3, [pc, #416]	; (800495c <HAL_RCC_ClockConfig+0x1b8>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0307 	and.w	r3, r3, #7
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d90c      	bls.n	80047e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047c6:	4b65      	ldr	r3, [pc, #404]	; (800495c <HAL_RCC_ClockConfig+0x1b8>)
 80047c8:	683a      	ldr	r2, [r7, #0]
 80047ca:	b2d2      	uxtb	r2, r2
 80047cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ce:	4b63      	ldr	r3, [pc, #396]	; (800495c <HAL_RCC_ClockConfig+0x1b8>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0307 	and.w	r3, r3, #7
 80047d6:	683a      	ldr	r2, [r7, #0]
 80047d8:	429a      	cmp	r2, r3
 80047da:	d001      	beq.n	80047e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e0b8      	b.n	8004952 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f003 0302 	and.w	r3, r3, #2
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d020      	beq.n	800482e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0304 	and.w	r3, r3, #4
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d005      	beq.n	8004804 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047f8:	4b59      	ldr	r3, [pc, #356]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	4a58      	ldr	r2, [pc, #352]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 80047fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004802:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0308 	and.w	r3, r3, #8
 800480c:	2b00      	cmp	r3, #0
 800480e:	d005      	beq.n	800481c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004810:	4b53      	ldr	r3, [pc, #332]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	4a52      	ldr	r2, [pc, #328]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 8004816:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800481a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800481c:	4b50      	ldr	r3, [pc, #320]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	494d      	ldr	r1, [pc, #308]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 800482a:	4313      	orrs	r3, r2
 800482c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0301 	and.w	r3, r3, #1
 8004836:	2b00      	cmp	r3, #0
 8004838:	d044      	beq.n	80048c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	2b01      	cmp	r3, #1
 8004840:	d107      	bne.n	8004852 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004842:	4b47      	ldr	r3, [pc, #284]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d119      	bne.n	8004882 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e07f      	b.n	8004952 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	2b02      	cmp	r3, #2
 8004858:	d003      	beq.n	8004862 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800485e:	2b03      	cmp	r3, #3
 8004860:	d107      	bne.n	8004872 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004862:	4b3f      	ldr	r3, [pc, #252]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d109      	bne.n	8004882 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e06f      	b.n	8004952 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004872:	4b3b      	ldr	r3, [pc, #236]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0302 	and.w	r3, r3, #2
 800487a:	2b00      	cmp	r3, #0
 800487c:	d101      	bne.n	8004882 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e067      	b.n	8004952 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004882:	4b37      	ldr	r3, [pc, #220]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f023 0203 	bic.w	r2, r3, #3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	4934      	ldr	r1, [pc, #208]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 8004890:	4313      	orrs	r3, r2
 8004892:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004894:	f7fe fa9a 	bl	8002dcc <HAL_GetTick>
 8004898:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800489a:	e00a      	b.n	80048b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800489c:	f7fe fa96 	bl	8002dcc <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d901      	bls.n	80048b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e04f      	b.n	8004952 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048b2:	4b2b      	ldr	r3, [pc, #172]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f003 020c 	and.w	r2, r3, #12
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d1eb      	bne.n	800489c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048c4:	4b25      	ldr	r3, [pc, #148]	; (800495c <HAL_RCC_ClockConfig+0x1b8>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0307 	and.w	r3, r3, #7
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d20c      	bcs.n	80048ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048d2:	4b22      	ldr	r3, [pc, #136]	; (800495c <HAL_RCC_ClockConfig+0x1b8>)
 80048d4:	683a      	ldr	r2, [r7, #0]
 80048d6:	b2d2      	uxtb	r2, r2
 80048d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048da:	4b20      	ldr	r3, [pc, #128]	; (800495c <HAL_RCC_ClockConfig+0x1b8>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0307 	and.w	r3, r3, #7
 80048e2:	683a      	ldr	r2, [r7, #0]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d001      	beq.n	80048ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e032      	b.n	8004952 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0304 	and.w	r3, r3, #4
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d008      	beq.n	800490a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048f8:	4b19      	ldr	r3, [pc, #100]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	4916      	ldr	r1, [pc, #88]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 8004906:	4313      	orrs	r3, r2
 8004908:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0308 	and.w	r3, r3, #8
 8004912:	2b00      	cmp	r3, #0
 8004914:	d009      	beq.n	800492a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004916:	4b12      	ldr	r3, [pc, #72]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	00db      	lsls	r3, r3, #3
 8004924:	490e      	ldr	r1, [pc, #56]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 8004926:	4313      	orrs	r3, r2
 8004928:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800492a:	f000 f821 	bl	8004970 <HAL_RCC_GetSysClockFreq>
 800492e:	4602      	mov	r2, r0
 8004930:	4b0b      	ldr	r3, [pc, #44]	; (8004960 <HAL_RCC_ClockConfig+0x1bc>)
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	091b      	lsrs	r3, r3, #4
 8004936:	f003 030f 	and.w	r3, r3, #15
 800493a:	490a      	ldr	r1, [pc, #40]	; (8004964 <HAL_RCC_ClockConfig+0x1c0>)
 800493c:	5ccb      	ldrb	r3, [r1, r3]
 800493e:	fa22 f303 	lsr.w	r3, r2, r3
 8004942:	4a09      	ldr	r2, [pc, #36]	; (8004968 <HAL_RCC_ClockConfig+0x1c4>)
 8004944:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004946:	4b09      	ldr	r3, [pc, #36]	; (800496c <HAL_RCC_ClockConfig+0x1c8>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4618      	mov	r0, r3
 800494c:	f7fe f9fa 	bl	8002d44 <HAL_InitTick>

  return HAL_OK;
 8004950:	2300      	movs	r3, #0
}
 8004952:	4618      	mov	r0, r3
 8004954:	3710      	adds	r7, #16
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	40023c00 	.word	0x40023c00
 8004960:	40023800 	.word	0x40023800
 8004964:	0800a750 	.word	0x0800a750
 8004968:	20000018 	.word	0x20000018
 800496c:	2000001c 	.word	0x2000001c

08004970 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004970:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004974:	b084      	sub	sp, #16
 8004976:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004978:	2300      	movs	r3, #0
 800497a:	607b      	str	r3, [r7, #4]
 800497c:	2300      	movs	r3, #0
 800497e:	60fb      	str	r3, [r7, #12]
 8004980:	2300      	movs	r3, #0
 8004982:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004984:	2300      	movs	r3, #0
 8004986:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004988:	4b67      	ldr	r3, [pc, #412]	; (8004b28 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	f003 030c 	and.w	r3, r3, #12
 8004990:	2b08      	cmp	r3, #8
 8004992:	d00d      	beq.n	80049b0 <HAL_RCC_GetSysClockFreq+0x40>
 8004994:	2b08      	cmp	r3, #8
 8004996:	f200 80bd 	bhi.w	8004b14 <HAL_RCC_GetSysClockFreq+0x1a4>
 800499a:	2b00      	cmp	r3, #0
 800499c:	d002      	beq.n	80049a4 <HAL_RCC_GetSysClockFreq+0x34>
 800499e:	2b04      	cmp	r3, #4
 80049a0:	d003      	beq.n	80049aa <HAL_RCC_GetSysClockFreq+0x3a>
 80049a2:	e0b7      	b.n	8004b14 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049a4:	4b61      	ldr	r3, [pc, #388]	; (8004b2c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80049a6:	60bb      	str	r3, [r7, #8]
       break;
 80049a8:	e0b7      	b.n	8004b1a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049aa:	4b61      	ldr	r3, [pc, #388]	; (8004b30 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80049ac:	60bb      	str	r3, [r7, #8]
      break;
 80049ae:	e0b4      	b.n	8004b1a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049b0:	4b5d      	ldr	r3, [pc, #372]	; (8004b28 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80049b8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049ba:	4b5b      	ldr	r3, [pc, #364]	; (8004b28 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d04d      	beq.n	8004a62 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049c6:	4b58      	ldr	r3, [pc, #352]	; (8004b28 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	099b      	lsrs	r3, r3, #6
 80049cc:	461a      	mov	r2, r3
 80049ce:	f04f 0300 	mov.w	r3, #0
 80049d2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80049d6:	f04f 0100 	mov.w	r1, #0
 80049da:	ea02 0800 	and.w	r8, r2, r0
 80049de:	ea03 0901 	and.w	r9, r3, r1
 80049e2:	4640      	mov	r0, r8
 80049e4:	4649      	mov	r1, r9
 80049e6:	f04f 0200 	mov.w	r2, #0
 80049ea:	f04f 0300 	mov.w	r3, #0
 80049ee:	014b      	lsls	r3, r1, #5
 80049f0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80049f4:	0142      	lsls	r2, r0, #5
 80049f6:	4610      	mov	r0, r2
 80049f8:	4619      	mov	r1, r3
 80049fa:	ebb0 0008 	subs.w	r0, r0, r8
 80049fe:	eb61 0109 	sbc.w	r1, r1, r9
 8004a02:	f04f 0200 	mov.w	r2, #0
 8004a06:	f04f 0300 	mov.w	r3, #0
 8004a0a:	018b      	lsls	r3, r1, #6
 8004a0c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004a10:	0182      	lsls	r2, r0, #6
 8004a12:	1a12      	subs	r2, r2, r0
 8004a14:	eb63 0301 	sbc.w	r3, r3, r1
 8004a18:	f04f 0000 	mov.w	r0, #0
 8004a1c:	f04f 0100 	mov.w	r1, #0
 8004a20:	00d9      	lsls	r1, r3, #3
 8004a22:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a26:	00d0      	lsls	r0, r2, #3
 8004a28:	4602      	mov	r2, r0
 8004a2a:	460b      	mov	r3, r1
 8004a2c:	eb12 0208 	adds.w	r2, r2, r8
 8004a30:	eb43 0309 	adc.w	r3, r3, r9
 8004a34:	f04f 0000 	mov.w	r0, #0
 8004a38:	f04f 0100 	mov.w	r1, #0
 8004a3c:	0259      	lsls	r1, r3, #9
 8004a3e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004a42:	0250      	lsls	r0, r2, #9
 8004a44:	4602      	mov	r2, r0
 8004a46:	460b      	mov	r3, r1
 8004a48:	4610      	mov	r0, r2
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	461a      	mov	r2, r3
 8004a50:	f04f 0300 	mov.w	r3, #0
 8004a54:	f7fc f8b0 	bl	8000bb8 <__aeabi_uldivmod>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	460b      	mov	r3, r1
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	60fb      	str	r3, [r7, #12]
 8004a60:	e04a      	b.n	8004af8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a62:	4b31      	ldr	r3, [pc, #196]	; (8004b28 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	099b      	lsrs	r3, r3, #6
 8004a68:	461a      	mov	r2, r3
 8004a6a:	f04f 0300 	mov.w	r3, #0
 8004a6e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004a72:	f04f 0100 	mov.w	r1, #0
 8004a76:	ea02 0400 	and.w	r4, r2, r0
 8004a7a:	ea03 0501 	and.w	r5, r3, r1
 8004a7e:	4620      	mov	r0, r4
 8004a80:	4629      	mov	r1, r5
 8004a82:	f04f 0200 	mov.w	r2, #0
 8004a86:	f04f 0300 	mov.w	r3, #0
 8004a8a:	014b      	lsls	r3, r1, #5
 8004a8c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004a90:	0142      	lsls	r2, r0, #5
 8004a92:	4610      	mov	r0, r2
 8004a94:	4619      	mov	r1, r3
 8004a96:	1b00      	subs	r0, r0, r4
 8004a98:	eb61 0105 	sbc.w	r1, r1, r5
 8004a9c:	f04f 0200 	mov.w	r2, #0
 8004aa0:	f04f 0300 	mov.w	r3, #0
 8004aa4:	018b      	lsls	r3, r1, #6
 8004aa6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004aaa:	0182      	lsls	r2, r0, #6
 8004aac:	1a12      	subs	r2, r2, r0
 8004aae:	eb63 0301 	sbc.w	r3, r3, r1
 8004ab2:	f04f 0000 	mov.w	r0, #0
 8004ab6:	f04f 0100 	mov.w	r1, #0
 8004aba:	00d9      	lsls	r1, r3, #3
 8004abc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004ac0:	00d0      	lsls	r0, r2, #3
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	1912      	adds	r2, r2, r4
 8004ac8:	eb45 0303 	adc.w	r3, r5, r3
 8004acc:	f04f 0000 	mov.w	r0, #0
 8004ad0:	f04f 0100 	mov.w	r1, #0
 8004ad4:	0299      	lsls	r1, r3, #10
 8004ad6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004ada:	0290      	lsls	r0, r2, #10
 8004adc:	4602      	mov	r2, r0
 8004ade:	460b      	mov	r3, r1
 8004ae0:	4610      	mov	r0, r2
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	f04f 0300 	mov.w	r3, #0
 8004aec:	f7fc f864 	bl	8000bb8 <__aeabi_uldivmod>
 8004af0:	4602      	mov	r2, r0
 8004af2:	460b      	mov	r3, r1
 8004af4:	4613      	mov	r3, r2
 8004af6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004af8:	4b0b      	ldr	r3, [pc, #44]	; (8004b28 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	0c1b      	lsrs	r3, r3, #16
 8004afe:	f003 0303 	and.w	r3, r3, #3
 8004b02:	3301      	adds	r3, #1
 8004b04:	005b      	lsls	r3, r3, #1
 8004b06:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b10:	60bb      	str	r3, [r7, #8]
      break;
 8004b12:	e002      	b.n	8004b1a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b14:	4b05      	ldr	r3, [pc, #20]	; (8004b2c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004b16:	60bb      	str	r3, [r7, #8]
      break;
 8004b18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b1a:	68bb      	ldr	r3, [r7, #8]
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004b26:	bf00      	nop
 8004b28:	40023800 	.word	0x40023800
 8004b2c:	00f42400 	.word	0x00f42400
 8004b30:	007a1200 	.word	0x007a1200

08004b34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b34:	b480      	push	{r7}
 8004b36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b38:	4b03      	ldr	r3, [pc, #12]	; (8004b48 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	20000018 	.word	0x20000018

08004b4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004b50:	f7ff fff0 	bl	8004b34 <HAL_RCC_GetHCLKFreq>
 8004b54:	4602      	mov	r2, r0
 8004b56:	4b05      	ldr	r3, [pc, #20]	; (8004b6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	0a9b      	lsrs	r3, r3, #10
 8004b5c:	f003 0307 	and.w	r3, r3, #7
 8004b60:	4903      	ldr	r1, [pc, #12]	; (8004b70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b62:	5ccb      	ldrb	r3, [r1, r3]
 8004b64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40023800 	.word	0x40023800
 8004b70:	0800a760 	.word	0x0800a760

08004b74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d101      	bne.n	8004b86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e07b      	b.n	8004c7e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d108      	bne.n	8004ba0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b96:	d009      	beq.n	8004bac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	61da      	str	r2, [r3, #28]
 8004b9e:	e005      	b.n	8004bac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d106      	bne.n	8004bcc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f7fd fede 	bl	8002988 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2202      	movs	r2, #2
 8004bd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004be2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004bf4:	431a      	orrs	r2, r3
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004bfe:	431a      	orrs	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	431a      	orrs	r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	f003 0301 	and.w	r3, r3, #1
 8004c12:	431a      	orrs	r2, r3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	699b      	ldr	r3, [r3, #24]
 8004c18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c1c:	431a      	orrs	r2, r3
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	69db      	ldr	r3, [r3, #28]
 8004c22:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c26:	431a      	orrs	r2, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6a1b      	ldr	r3, [r3, #32]
 8004c2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c30:	ea42 0103 	orr.w	r1, r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c38:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	430a      	orrs	r2, r1
 8004c42:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	699b      	ldr	r3, [r3, #24]
 8004c48:	0c1b      	lsrs	r3, r3, #16
 8004c4a:	f003 0104 	and.w	r1, r3, #4
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c52:	f003 0210 	and.w	r2, r3, #16
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	430a      	orrs	r2, r1
 8004c5c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	69da      	ldr	r2, [r3, #28]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c6c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004c7c:	2300      	movs	r3, #0
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3708      	adds	r7, #8
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}

08004c86 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c86:	b580      	push	{r7, lr}
 8004c88:	b088      	sub	sp, #32
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	60f8      	str	r0, [r7, #12]
 8004c8e:	60b9      	str	r1, [r7, #8]
 8004c90:	603b      	str	r3, [r7, #0]
 8004c92:	4613      	mov	r3, r2
 8004c94:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004c96:	2300      	movs	r3, #0
 8004c98:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d101      	bne.n	8004ca8 <HAL_SPI_Transmit+0x22>
 8004ca4:	2302      	movs	r3, #2
 8004ca6:	e126      	b.n	8004ef6 <HAL_SPI_Transmit+0x270>
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004cb0:	f7fe f88c 	bl	8002dcc <HAL_GetTick>
 8004cb4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004cb6:	88fb      	ldrh	r3, [r7, #6]
 8004cb8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d002      	beq.n	8004ccc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004cc6:	2302      	movs	r3, #2
 8004cc8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004cca:	e10b      	b.n	8004ee4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d002      	beq.n	8004cd8 <HAL_SPI_Transmit+0x52>
 8004cd2:	88fb      	ldrh	r3, [r7, #6]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d102      	bne.n	8004cde <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004cdc:	e102      	b.n	8004ee4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2203      	movs	r2, #3
 8004ce2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	68ba      	ldr	r2, [r7, #8]
 8004cf0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	88fa      	ldrh	r2, [r7, #6]
 8004cf6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	88fa      	ldrh	r2, [r7, #6]
 8004cfc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2200      	movs	r2, #0
 8004d08:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d24:	d10f      	bne.n	8004d46 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d34:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d44:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d50:	2b40      	cmp	r3, #64	; 0x40
 8004d52:	d007      	beq.n	8004d64 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d6c:	d14b      	bne.n	8004e06 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d002      	beq.n	8004d7c <HAL_SPI_Transmit+0xf6>
 8004d76:	8afb      	ldrh	r3, [r7, #22]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d13e      	bne.n	8004dfa <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d80:	881a      	ldrh	r2, [r3, #0]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d8c:	1c9a      	adds	r2, r3, #2
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	b29a      	uxth	r2, r3
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004da0:	e02b      	b.n	8004dfa <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d112      	bne.n	8004dd6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db4:	881a      	ldrh	r2, [r3, #0]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc0:	1c9a      	adds	r2, r3, #2
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	3b01      	subs	r3, #1
 8004dce:	b29a      	uxth	r2, r3
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	86da      	strh	r2, [r3, #54]	; 0x36
 8004dd4:	e011      	b.n	8004dfa <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dd6:	f7fd fff9 	bl	8002dcc <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	683a      	ldr	r2, [r7, #0]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d803      	bhi.n	8004dee <HAL_SPI_Transmit+0x168>
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dec:	d102      	bne.n	8004df4 <HAL_SPI_Transmit+0x16e>
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d102      	bne.n	8004dfa <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004df4:	2303      	movs	r3, #3
 8004df6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004df8:	e074      	b.n	8004ee4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d1ce      	bne.n	8004da2 <HAL_SPI_Transmit+0x11c>
 8004e04:	e04c      	b.n	8004ea0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d002      	beq.n	8004e14 <HAL_SPI_Transmit+0x18e>
 8004e0e:	8afb      	ldrh	r3, [r7, #22]
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d140      	bne.n	8004e96 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	330c      	adds	r3, #12
 8004e1e:	7812      	ldrb	r2, [r2, #0]
 8004e20:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e26:	1c5a      	adds	r2, r3, #1
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	3b01      	subs	r3, #1
 8004e34:	b29a      	uxth	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004e3a:	e02c      	b.n	8004e96 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d113      	bne.n	8004e72 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	330c      	adds	r3, #12
 8004e54:	7812      	ldrb	r2, [r2, #0]
 8004e56:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e5c:	1c5a      	adds	r2, r3, #1
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	3b01      	subs	r3, #1
 8004e6a:	b29a      	uxth	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004e70:	e011      	b.n	8004e96 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e72:	f7fd ffab 	bl	8002dcc <HAL_GetTick>
 8004e76:	4602      	mov	r2, r0
 8004e78:	69bb      	ldr	r3, [r7, #24]
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	683a      	ldr	r2, [r7, #0]
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	d803      	bhi.n	8004e8a <HAL_SPI_Transmit+0x204>
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e88:	d102      	bne.n	8004e90 <HAL_SPI_Transmit+0x20a>
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d102      	bne.n	8004e96 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004e90:	2303      	movs	r3, #3
 8004e92:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004e94:	e026      	b.n	8004ee4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d1cd      	bne.n	8004e3c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ea0:	69ba      	ldr	r2, [r7, #24]
 8004ea2:	6839      	ldr	r1, [r7, #0]
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f000 f8b3 	bl	8005010 <SPI_EndRxTxTransaction>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d002      	beq.n	8004eb6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2220      	movs	r2, #32
 8004eb4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d10a      	bne.n	8004ed4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	613b      	str	r3, [r7, #16]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	613b      	str	r3, [r7, #16]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	613b      	str	r3, [r7, #16]
 8004ed2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d002      	beq.n	8004ee2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	77fb      	strb	r3, [r7, #31]
 8004ee0:	e000      	b.n	8004ee4 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004ee2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ef4:	7ffb      	ldrb	r3, [r7, #31]
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3720      	adds	r7, #32
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
	...

08004f00 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b088      	sub	sp, #32
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	603b      	str	r3, [r7, #0]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f10:	f7fd ff5c 	bl	8002dcc <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f18:	1a9b      	subs	r3, r3, r2
 8004f1a:	683a      	ldr	r2, [r7, #0]
 8004f1c:	4413      	add	r3, r2
 8004f1e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f20:	f7fd ff54 	bl	8002dcc <HAL_GetTick>
 8004f24:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f26:	4b39      	ldr	r3, [pc, #228]	; (800500c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	015b      	lsls	r3, r3, #5
 8004f2c:	0d1b      	lsrs	r3, r3, #20
 8004f2e:	69fa      	ldr	r2, [r7, #28]
 8004f30:	fb02 f303 	mul.w	r3, r2, r3
 8004f34:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f36:	e054      	b.n	8004fe2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f3e:	d050      	beq.n	8004fe2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f40:	f7fd ff44 	bl	8002dcc <HAL_GetTick>
 8004f44:	4602      	mov	r2, r0
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	1ad3      	subs	r3, r2, r3
 8004f4a:	69fa      	ldr	r2, [r7, #28]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d902      	bls.n	8004f56 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f50:	69fb      	ldr	r3, [r7, #28]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d13d      	bne.n	8004fd2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	685a      	ldr	r2, [r3, #4]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004f64:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f6e:	d111      	bne.n	8004f94 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f78:	d004      	beq.n	8004f84 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f82:	d107      	bne.n	8004f94 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f92:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f9c:	d10f      	bne.n	8004fbe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004fac:	601a      	str	r2, [r3, #0]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004fbc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e017      	b.n	8005002 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d101      	bne.n	8004fdc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	3b01      	subs	r3, #1
 8004fe0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	689a      	ldr	r2, [r3, #8]
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	4013      	ands	r3, r2
 8004fec:	68ba      	ldr	r2, [r7, #8]
 8004fee:	429a      	cmp	r2, r3
 8004ff0:	bf0c      	ite	eq
 8004ff2:	2301      	moveq	r3, #1
 8004ff4:	2300      	movne	r3, #0
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	79fb      	ldrb	r3, [r7, #7]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d19b      	bne.n	8004f38 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005000:	2300      	movs	r3, #0
}
 8005002:	4618      	mov	r0, r3
 8005004:	3720      	adds	r7, #32
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	20000018 	.word	0x20000018

08005010 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b088      	sub	sp, #32
 8005014:	af02      	add	r7, sp, #8
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800501c:	4b1b      	ldr	r3, [pc, #108]	; (800508c <SPI_EndRxTxTransaction+0x7c>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a1b      	ldr	r2, [pc, #108]	; (8005090 <SPI_EndRxTxTransaction+0x80>)
 8005022:	fba2 2303 	umull	r2, r3, r2, r3
 8005026:	0d5b      	lsrs	r3, r3, #21
 8005028:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800502c:	fb02 f303 	mul.w	r3, r2, r3
 8005030:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800503a:	d112      	bne.n	8005062 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	9300      	str	r3, [sp, #0]
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	2200      	movs	r2, #0
 8005044:	2180      	movs	r1, #128	; 0x80
 8005046:	68f8      	ldr	r0, [r7, #12]
 8005048:	f7ff ff5a 	bl	8004f00 <SPI_WaitFlagStateUntilTimeout>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d016      	beq.n	8005080 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005056:	f043 0220 	orr.w	r2, r3, #32
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e00f      	b.n	8005082 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00a      	beq.n	800507e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	3b01      	subs	r3, #1
 800506c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005078:	2b80      	cmp	r3, #128	; 0x80
 800507a:	d0f2      	beq.n	8005062 <SPI_EndRxTxTransaction+0x52>
 800507c:	e000      	b.n	8005080 <SPI_EndRxTxTransaction+0x70>
        break;
 800507e:	bf00      	nop
  }

  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3718      	adds	r7, #24
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	20000018 	.word	0x20000018
 8005090:	165e9f81 	.word	0x165e9f81

08005094 <__errno>:
 8005094:	4b01      	ldr	r3, [pc, #4]	; (800509c <__errno+0x8>)
 8005096:	6818      	ldr	r0, [r3, #0]
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	20000024 	.word	0x20000024

080050a0 <__libc_init_array>:
 80050a0:	b570      	push	{r4, r5, r6, lr}
 80050a2:	4d0d      	ldr	r5, [pc, #52]	; (80050d8 <__libc_init_array+0x38>)
 80050a4:	4c0d      	ldr	r4, [pc, #52]	; (80050dc <__libc_init_array+0x3c>)
 80050a6:	1b64      	subs	r4, r4, r5
 80050a8:	10a4      	asrs	r4, r4, #2
 80050aa:	2600      	movs	r6, #0
 80050ac:	42a6      	cmp	r6, r4
 80050ae:	d109      	bne.n	80050c4 <__libc_init_array+0x24>
 80050b0:	4d0b      	ldr	r5, [pc, #44]	; (80050e0 <__libc_init_array+0x40>)
 80050b2:	4c0c      	ldr	r4, [pc, #48]	; (80050e4 <__libc_init_array+0x44>)
 80050b4:	f002 feb6 	bl	8007e24 <_init>
 80050b8:	1b64      	subs	r4, r4, r5
 80050ba:	10a4      	asrs	r4, r4, #2
 80050bc:	2600      	movs	r6, #0
 80050be:	42a6      	cmp	r6, r4
 80050c0:	d105      	bne.n	80050ce <__libc_init_array+0x2e>
 80050c2:	bd70      	pop	{r4, r5, r6, pc}
 80050c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80050c8:	4798      	blx	r3
 80050ca:	3601      	adds	r6, #1
 80050cc:	e7ee      	b.n	80050ac <__libc_init_array+0xc>
 80050ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80050d2:	4798      	blx	r3
 80050d4:	3601      	adds	r6, #1
 80050d6:	e7f2      	b.n	80050be <__libc_init_array+0x1e>
 80050d8:	0800ab54 	.word	0x0800ab54
 80050dc:	0800ab54 	.word	0x0800ab54
 80050e0:	0800ab54 	.word	0x0800ab54
 80050e4:	0800ab58 	.word	0x0800ab58

080050e8 <memset>:
 80050e8:	4402      	add	r2, r0
 80050ea:	4603      	mov	r3, r0
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d100      	bne.n	80050f2 <memset+0xa>
 80050f0:	4770      	bx	lr
 80050f2:	f803 1b01 	strb.w	r1, [r3], #1
 80050f6:	e7f9      	b.n	80050ec <memset+0x4>

080050f8 <__cvt>:
 80050f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050fc:	ec55 4b10 	vmov	r4, r5, d0
 8005100:	2d00      	cmp	r5, #0
 8005102:	460e      	mov	r6, r1
 8005104:	4619      	mov	r1, r3
 8005106:	462b      	mov	r3, r5
 8005108:	bfbb      	ittet	lt
 800510a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800510e:	461d      	movlt	r5, r3
 8005110:	2300      	movge	r3, #0
 8005112:	232d      	movlt	r3, #45	; 0x2d
 8005114:	700b      	strb	r3, [r1, #0]
 8005116:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005118:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800511c:	4691      	mov	r9, r2
 800511e:	f023 0820 	bic.w	r8, r3, #32
 8005122:	bfbc      	itt	lt
 8005124:	4622      	movlt	r2, r4
 8005126:	4614      	movlt	r4, r2
 8005128:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800512c:	d005      	beq.n	800513a <__cvt+0x42>
 800512e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005132:	d100      	bne.n	8005136 <__cvt+0x3e>
 8005134:	3601      	adds	r6, #1
 8005136:	2102      	movs	r1, #2
 8005138:	e000      	b.n	800513c <__cvt+0x44>
 800513a:	2103      	movs	r1, #3
 800513c:	ab03      	add	r3, sp, #12
 800513e:	9301      	str	r3, [sp, #4]
 8005140:	ab02      	add	r3, sp, #8
 8005142:	9300      	str	r3, [sp, #0]
 8005144:	ec45 4b10 	vmov	d0, r4, r5
 8005148:	4653      	mov	r3, sl
 800514a:	4632      	mov	r2, r6
 800514c:	f000 fcec 	bl	8005b28 <_dtoa_r>
 8005150:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005154:	4607      	mov	r7, r0
 8005156:	d102      	bne.n	800515e <__cvt+0x66>
 8005158:	f019 0f01 	tst.w	r9, #1
 800515c:	d022      	beq.n	80051a4 <__cvt+0xac>
 800515e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005162:	eb07 0906 	add.w	r9, r7, r6
 8005166:	d110      	bne.n	800518a <__cvt+0x92>
 8005168:	783b      	ldrb	r3, [r7, #0]
 800516a:	2b30      	cmp	r3, #48	; 0x30
 800516c:	d10a      	bne.n	8005184 <__cvt+0x8c>
 800516e:	2200      	movs	r2, #0
 8005170:	2300      	movs	r3, #0
 8005172:	4620      	mov	r0, r4
 8005174:	4629      	mov	r1, r5
 8005176:	f7fb fcaf 	bl	8000ad8 <__aeabi_dcmpeq>
 800517a:	b918      	cbnz	r0, 8005184 <__cvt+0x8c>
 800517c:	f1c6 0601 	rsb	r6, r6, #1
 8005180:	f8ca 6000 	str.w	r6, [sl]
 8005184:	f8da 3000 	ldr.w	r3, [sl]
 8005188:	4499      	add	r9, r3
 800518a:	2200      	movs	r2, #0
 800518c:	2300      	movs	r3, #0
 800518e:	4620      	mov	r0, r4
 8005190:	4629      	mov	r1, r5
 8005192:	f7fb fca1 	bl	8000ad8 <__aeabi_dcmpeq>
 8005196:	b108      	cbz	r0, 800519c <__cvt+0xa4>
 8005198:	f8cd 900c 	str.w	r9, [sp, #12]
 800519c:	2230      	movs	r2, #48	; 0x30
 800519e:	9b03      	ldr	r3, [sp, #12]
 80051a0:	454b      	cmp	r3, r9
 80051a2:	d307      	bcc.n	80051b4 <__cvt+0xbc>
 80051a4:	9b03      	ldr	r3, [sp, #12]
 80051a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80051a8:	1bdb      	subs	r3, r3, r7
 80051aa:	4638      	mov	r0, r7
 80051ac:	6013      	str	r3, [r2, #0]
 80051ae:	b004      	add	sp, #16
 80051b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051b4:	1c59      	adds	r1, r3, #1
 80051b6:	9103      	str	r1, [sp, #12]
 80051b8:	701a      	strb	r2, [r3, #0]
 80051ba:	e7f0      	b.n	800519e <__cvt+0xa6>

080051bc <__exponent>:
 80051bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051be:	4603      	mov	r3, r0
 80051c0:	2900      	cmp	r1, #0
 80051c2:	bfb8      	it	lt
 80051c4:	4249      	neglt	r1, r1
 80051c6:	f803 2b02 	strb.w	r2, [r3], #2
 80051ca:	bfb4      	ite	lt
 80051cc:	222d      	movlt	r2, #45	; 0x2d
 80051ce:	222b      	movge	r2, #43	; 0x2b
 80051d0:	2909      	cmp	r1, #9
 80051d2:	7042      	strb	r2, [r0, #1]
 80051d4:	dd2a      	ble.n	800522c <__exponent+0x70>
 80051d6:	f10d 0407 	add.w	r4, sp, #7
 80051da:	46a4      	mov	ip, r4
 80051dc:	270a      	movs	r7, #10
 80051de:	46a6      	mov	lr, r4
 80051e0:	460a      	mov	r2, r1
 80051e2:	fb91 f6f7 	sdiv	r6, r1, r7
 80051e6:	fb07 1516 	mls	r5, r7, r6, r1
 80051ea:	3530      	adds	r5, #48	; 0x30
 80051ec:	2a63      	cmp	r2, #99	; 0x63
 80051ee:	f104 34ff 	add.w	r4, r4, #4294967295
 80051f2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80051f6:	4631      	mov	r1, r6
 80051f8:	dcf1      	bgt.n	80051de <__exponent+0x22>
 80051fa:	3130      	adds	r1, #48	; 0x30
 80051fc:	f1ae 0502 	sub.w	r5, lr, #2
 8005200:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005204:	1c44      	adds	r4, r0, #1
 8005206:	4629      	mov	r1, r5
 8005208:	4561      	cmp	r1, ip
 800520a:	d30a      	bcc.n	8005222 <__exponent+0x66>
 800520c:	f10d 0209 	add.w	r2, sp, #9
 8005210:	eba2 020e 	sub.w	r2, r2, lr
 8005214:	4565      	cmp	r5, ip
 8005216:	bf88      	it	hi
 8005218:	2200      	movhi	r2, #0
 800521a:	4413      	add	r3, r2
 800521c:	1a18      	subs	r0, r3, r0
 800521e:	b003      	add	sp, #12
 8005220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005222:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005226:	f804 2f01 	strb.w	r2, [r4, #1]!
 800522a:	e7ed      	b.n	8005208 <__exponent+0x4c>
 800522c:	2330      	movs	r3, #48	; 0x30
 800522e:	3130      	adds	r1, #48	; 0x30
 8005230:	7083      	strb	r3, [r0, #2]
 8005232:	70c1      	strb	r1, [r0, #3]
 8005234:	1d03      	adds	r3, r0, #4
 8005236:	e7f1      	b.n	800521c <__exponent+0x60>

08005238 <_printf_float>:
 8005238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800523c:	ed2d 8b02 	vpush	{d8}
 8005240:	b08d      	sub	sp, #52	; 0x34
 8005242:	460c      	mov	r4, r1
 8005244:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005248:	4616      	mov	r6, r2
 800524a:	461f      	mov	r7, r3
 800524c:	4605      	mov	r5, r0
 800524e:	f001 fa57 	bl	8006700 <_localeconv_r>
 8005252:	f8d0 a000 	ldr.w	sl, [r0]
 8005256:	4650      	mov	r0, sl
 8005258:	f7fa ffc2 	bl	80001e0 <strlen>
 800525c:	2300      	movs	r3, #0
 800525e:	930a      	str	r3, [sp, #40]	; 0x28
 8005260:	6823      	ldr	r3, [r4, #0]
 8005262:	9305      	str	r3, [sp, #20]
 8005264:	f8d8 3000 	ldr.w	r3, [r8]
 8005268:	f894 b018 	ldrb.w	fp, [r4, #24]
 800526c:	3307      	adds	r3, #7
 800526e:	f023 0307 	bic.w	r3, r3, #7
 8005272:	f103 0208 	add.w	r2, r3, #8
 8005276:	f8c8 2000 	str.w	r2, [r8]
 800527a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800527e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005282:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005286:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800528a:	9307      	str	r3, [sp, #28]
 800528c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005290:	ee08 0a10 	vmov	s16, r0
 8005294:	4b9f      	ldr	r3, [pc, #636]	; (8005514 <_printf_float+0x2dc>)
 8005296:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800529a:	f04f 32ff 	mov.w	r2, #4294967295
 800529e:	f7fb fc4d 	bl	8000b3c <__aeabi_dcmpun>
 80052a2:	bb88      	cbnz	r0, 8005308 <_printf_float+0xd0>
 80052a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80052a8:	4b9a      	ldr	r3, [pc, #616]	; (8005514 <_printf_float+0x2dc>)
 80052aa:	f04f 32ff 	mov.w	r2, #4294967295
 80052ae:	f7fb fc27 	bl	8000b00 <__aeabi_dcmple>
 80052b2:	bb48      	cbnz	r0, 8005308 <_printf_float+0xd0>
 80052b4:	2200      	movs	r2, #0
 80052b6:	2300      	movs	r3, #0
 80052b8:	4640      	mov	r0, r8
 80052ba:	4649      	mov	r1, r9
 80052bc:	f7fb fc16 	bl	8000aec <__aeabi_dcmplt>
 80052c0:	b110      	cbz	r0, 80052c8 <_printf_float+0x90>
 80052c2:	232d      	movs	r3, #45	; 0x2d
 80052c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052c8:	4b93      	ldr	r3, [pc, #588]	; (8005518 <_printf_float+0x2e0>)
 80052ca:	4894      	ldr	r0, [pc, #592]	; (800551c <_printf_float+0x2e4>)
 80052cc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80052d0:	bf94      	ite	ls
 80052d2:	4698      	movls	r8, r3
 80052d4:	4680      	movhi	r8, r0
 80052d6:	2303      	movs	r3, #3
 80052d8:	6123      	str	r3, [r4, #16]
 80052da:	9b05      	ldr	r3, [sp, #20]
 80052dc:	f023 0204 	bic.w	r2, r3, #4
 80052e0:	6022      	str	r2, [r4, #0]
 80052e2:	f04f 0900 	mov.w	r9, #0
 80052e6:	9700      	str	r7, [sp, #0]
 80052e8:	4633      	mov	r3, r6
 80052ea:	aa0b      	add	r2, sp, #44	; 0x2c
 80052ec:	4621      	mov	r1, r4
 80052ee:	4628      	mov	r0, r5
 80052f0:	f000 f9d8 	bl	80056a4 <_printf_common>
 80052f4:	3001      	adds	r0, #1
 80052f6:	f040 8090 	bne.w	800541a <_printf_float+0x1e2>
 80052fa:	f04f 30ff 	mov.w	r0, #4294967295
 80052fe:	b00d      	add	sp, #52	; 0x34
 8005300:	ecbd 8b02 	vpop	{d8}
 8005304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005308:	4642      	mov	r2, r8
 800530a:	464b      	mov	r3, r9
 800530c:	4640      	mov	r0, r8
 800530e:	4649      	mov	r1, r9
 8005310:	f7fb fc14 	bl	8000b3c <__aeabi_dcmpun>
 8005314:	b140      	cbz	r0, 8005328 <_printf_float+0xf0>
 8005316:	464b      	mov	r3, r9
 8005318:	2b00      	cmp	r3, #0
 800531a:	bfbc      	itt	lt
 800531c:	232d      	movlt	r3, #45	; 0x2d
 800531e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005322:	487f      	ldr	r0, [pc, #508]	; (8005520 <_printf_float+0x2e8>)
 8005324:	4b7f      	ldr	r3, [pc, #508]	; (8005524 <_printf_float+0x2ec>)
 8005326:	e7d1      	b.n	80052cc <_printf_float+0x94>
 8005328:	6863      	ldr	r3, [r4, #4]
 800532a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800532e:	9206      	str	r2, [sp, #24]
 8005330:	1c5a      	adds	r2, r3, #1
 8005332:	d13f      	bne.n	80053b4 <_printf_float+0x17c>
 8005334:	2306      	movs	r3, #6
 8005336:	6063      	str	r3, [r4, #4]
 8005338:	9b05      	ldr	r3, [sp, #20]
 800533a:	6861      	ldr	r1, [r4, #4]
 800533c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005340:	2300      	movs	r3, #0
 8005342:	9303      	str	r3, [sp, #12]
 8005344:	ab0a      	add	r3, sp, #40	; 0x28
 8005346:	e9cd b301 	strd	fp, r3, [sp, #4]
 800534a:	ab09      	add	r3, sp, #36	; 0x24
 800534c:	ec49 8b10 	vmov	d0, r8, r9
 8005350:	9300      	str	r3, [sp, #0]
 8005352:	6022      	str	r2, [r4, #0]
 8005354:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005358:	4628      	mov	r0, r5
 800535a:	f7ff fecd 	bl	80050f8 <__cvt>
 800535e:	9b06      	ldr	r3, [sp, #24]
 8005360:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005362:	2b47      	cmp	r3, #71	; 0x47
 8005364:	4680      	mov	r8, r0
 8005366:	d108      	bne.n	800537a <_printf_float+0x142>
 8005368:	1cc8      	adds	r0, r1, #3
 800536a:	db02      	blt.n	8005372 <_printf_float+0x13a>
 800536c:	6863      	ldr	r3, [r4, #4]
 800536e:	4299      	cmp	r1, r3
 8005370:	dd41      	ble.n	80053f6 <_printf_float+0x1be>
 8005372:	f1ab 0b02 	sub.w	fp, fp, #2
 8005376:	fa5f fb8b 	uxtb.w	fp, fp
 800537a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800537e:	d820      	bhi.n	80053c2 <_printf_float+0x18a>
 8005380:	3901      	subs	r1, #1
 8005382:	465a      	mov	r2, fp
 8005384:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005388:	9109      	str	r1, [sp, #36]	; 0x24
 800538a:	f7ff ff17 	bl	80051bc <__exponent>
 800538e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005390:	1813      	adds	r3, r2, r0
 8005392:	2a01      	cmp	r2, #1
 8005394:	4681      	mov	r9, r0
 8005396:	6123      	str	r3, [r4, #16]
 8005398:	dc02      	bgt.n	80053a0 <_printf_float+0x168>
 800539a:	6822      	ldr	r2, [r4, #0]
 800539c:	07d2      	lsls	r2, r2, #31
 800539e:	d501      	bpl.n	80053a4 <_printf_float+0x16c>
 80053a0:	3301      	adds	r3, #1
 80053a2:	6123      	str	r3, [r4, #16]
 80053a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d09c      	beq.n	80052e6 <_printf_float+0xae>
 80053ac:	232d      	movs	r3, #45	; 0x2d
 80053ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053b2:	e798      	b.n	80052e6 <_printf_float+0xae>
 80053b4:	9a06      	ldr	r2, [sp, #24]
 80053b6:	2a47      	cmp	r2, #71	; 0x47
 80053b8:	d1be      	bne.n	8005338 <_printf_float+0x100>
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d1bc      	bne.n	8005338 <_printf_float+0x100>
 80053be:	2301      	movs	r3, #1
 80053c0:	e7b9      	b.n	8005336 <_printf_float+0xfe>
 80053c2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80053c6:	d118      	bne.n	80053fa <_printf_float+0x1c2>
 80053c8:	2900      	cmp	r1, #0
 80053ca:	6863      	ldr	r3, [r4, #4]
 80053cc:	dd0b      	ble.n	80053e6 <_printf_float+0x1ae>
 80053ce:	6121      	str	r1, [r4, #16]
 80053d0:	b913      	cbnz	r3, 80053d8 <_printf_float+0x1a0>
 80053d2:	6822      	ldr	r2, [r4, #0]
 80053d4:	07d0      	lsls	r0, r2, #31
 80053d6:	d502      	bpl.n	80053de <_printf_float+0x1a6>
 80053d8:	3301      	adds	r3, #1
 80053da:	440b      	add	r3, r1
 80053dc:	6123      	str	r3, [r4, #16]
 80053de:	65a1      	str	r1, [r4, #88]	; 0x58
 80053e0:	f04f 0900 	mov.w	r9, #0
 80053e4:	e7de      	b.n	80053a4 <_printf_float+0x16c>
 80053e6:	b913      	cbnz	r3, 80053ee <_printf_float+0x1b6>
 80053e8:	6822      	ldr	r2, [r4, #0]
 80053ea:	07d2      	lsls	r2, r2, #31
 80053ec:	d501      	bpl.n	80053f2 <_printf_float+0x1ba>
 80053ee:	3302      	adds	r3, #2
 80053f0:	e7f4      	b.n	80053dc <_printf_float+0x1a4>
 80053f2:	2301      	movs	r3, #1
 80053f4:	e7f2      	b.n	80053dc <_printf_float+0x1a4>
 80053f6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80053fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053fc:	4299      	cmp	r1, r3
 80053fe:	db05      	blt.n	800540c <_printf_float+0x1d4>
 8005400:	6823      	ldr	r3, [r4, #0]
 8005402:	6121      	str	r1, [r4, #16]
 8005404:	07d8      	lsls	r0, r3, #31
 8005406:	d5ea      	bpl.n	80053de <_printf_float+0x1a6>
 8005408:	1c4b      	adds	r3, r1, #1
 800540a:	e7e7      	b.n	80053dc <_printf_float+0x1a4>
 800540c:	2900      	cmp	r1, #0
 800540e:	bfd4      	ite	le
 8005410:	f1c1 0202 	rsble	r2, r1, #2
 8005414:	2201      	movgt	r2, #1
 8005416:	4413      	add	r3, r2
 8005418:	e7e0      	b.n	80053dc <_printf_float+0x1a4>
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	055a      	lsls	r2, r3, #21
 800541e:	d407      	bmi.n	8005430 <_printf_float+0x1f8>
 8005420:	6923      	ldr	r3, [r4, #16]
 8005422:	4642      	mov	r2, r8
 8005424:	4631      	mov	r1, r6
 8005426:	4628      	mov	r0, r5
 8005428:	47b8      	blx	r7
 800542a:	3001      	adds	r0, #1
 800542c:	d12c      	bne.n	8005488 <_printf_float+0x250>
 800542e:	e764      	b.n	80052fa <_printf_float+0xc2>
 8005430:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005434:	f240 80e0 	bls.w	80055f8 <_printf_float+0x3c0>
 8005438:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800543c:	2200      	movs	r2, #0
 800543e:	2300      	movs	r3, #0
 8005440:	f7fb fb4a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005444:	2800      	cmp	r0, #0
 8005446:	d034      	beq.n	80054b2 <_printf_float+0x27a>
 8005448:	4a37      	ldr	r2, [pc, #220]	; (8005528 <_printf_float+0x2f0>)
 800544a:	2301      	movs	r3, #1
 800544c:	4631      	mov	r1, r6
 800544e:	4628      	mov	r0, r5
 8005450:	47b8      	blx	r7
 8005452:	3001      	adds	r0, #1
 8005454:	f43f af51 	beq.w	80052fa <_printf_float+0xc2>
 8005458:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800545c:	429a      	cmp	r2, r3
 800545e:	db02      	blt.n	8005466 <_printf_float+0x22e>
 8005460:	6823      	ldr	r3, [r4, #0]
 8005462:	07d8      	lsls	r0, r3, #31
 8005464:	d510      	bpl.n	8005488 <_printf_float+0x250>
 8005466:	ee18 3a10 	vmov	r3, s16
 800546a:	4652      	mov	r2, sl
 800546c:	4631      	mov	r1, r6
 800546e:	4628      	mov	r0, r5
 8005470:	47b8      	blx	r7
 8005472:	3001      	adds	r0, #1
 8005474:	f43f af41 	beq.w	80052fa <_printf_float+0xc2>
 8005478:	f04f 0800 	mov.w	r8, #0
 800547c:	f104 091a 	add.w	r9, r4, #26
 8005480:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005482:	3b01      	subs	r3, #1
 8005484:	4543      	cmp	r3, r8
 8005486:	dc09      	bgt.n	800549c <_printf_float+0x264>
 8005488:	6823      	ldr	r3, [r4, #0]
 800548a:	079b      	lsls	r3, r3, #30
 800548c:	f100 8105 	bmi.w	800569a <_printf_float+0x462>
 8005490:	68e0      	ldr	r0, [r4, #12]
 8005492:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005494:	4298      	cmp	r0, r3
 8005496:	bfb8      	it	lt
 8005498:	4618      	movlt	r0, r3
 800549a:	e730      	b.n	80052fe <_printf_float+0xc6>
 800549c:	2301      	movs	r3, #1
 800549e:	464a      	mov	r2, r9
 80054a0:	4631      	mov	r1, r6
 80054a2:	4628      	mov	r0, r5
 80054a4:	47b8      	blx	r7
 80054a6:	3001      	adds	r0, #1
 80054a8:	f43f af27 	beq.w	80052fa <_printf_float+0xc2>
 80054ac:	f108 0801 	add.w	r8, r8, #1
 80054b0:	e7e6      	b.n	8005480 <_printf_float+0x248>
 80054b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	dc39      	bgt.n	800552c <_printf_float+0x2f4>
 80054b8:	4a1b      	ldr	r2, [pc, #108]	; (8005528 <_printf_float+0x2f0>)
 80054ba:	2301      	movs	r3, #1
 80054bc:	4631      	mov	r1, r6
 80054be:	4628      	mov	r0, r5
 80054c0:	47b8      	blx	r7
 80054c2:	3001      	adds	r0, #1
 80054c4:	f43f af19 	beq.w	80052fa <_printf_float+0xc2>
 80054c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80054cc:	4313      	orrs	r3, r2
 80054ce:	d102      	bne.n	80054d6 <_printf_float+0x29e>
 80054d0:	6823      	ldr	r3, [r4, #0]
 80054d2:	07d9      	lsls	r1, r3, #31
 80054d4:	d5d8      	bpl.n	8005488 <_printf_float+0x250>
 80054d6:	ee18 3a10 	vmov	r3, s16
 80054da:	4652      	mov	r2, sl
 80054dc:	4631      	mov	r1, r6
 80054de:	4628      	mov	r0, r5
 80054e0:	47b8      	blx	r7
 80054e2:	3001      	adds	r0, #1
 80054e4:	f43f af09 	beq.w	80052fa <_printf_float+0xc2>
 80054e8:	f04f 0900 	mov.w	r9, #0
 80054ec:	f104 0a1a 	add.w	sl, r4, #26
 80054f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054f2:	425b      	negs	r3, r3
 80054f4:	454b      	cmp	r3, r9
 80054f6:	dc01      	bgt.n	80054fc <_printf_float+0x2c4>
 80054f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054fa:	e792      	b.n	8005422 <_printf_float+0x1ea>
 80054fc:	2301      	movs	r3, #1
 80054fe:	4652      	mov	r2, sl
 8005500:	4631      	mov	r1, r6
 8005502:	4628      	mov	r0, r5
 8005504:	47b8      	blx	r7
 8005506:	3001      	adds	r0, #1
 8005508:	f43f aef7 	beq.w	80052fa <_printf_float+0xc2>
 800550c:	f109 0901 	add.w	r9, r9, #1
 8005510:	e7ee      	b.n	80054f0 <_printf_float+0x2b8>
 8005512:	bf00      	nop
 8005514:	7fefffff 	.word	0x7fefffff
 8005518:	0800a76c 	.word	0x0800a76c
 800551c:	0800a770 	.word	0x0800a770
 8005520:	0800a778 	.word	0x0800a778
 8005524:	0800a774 	.word	0x0800a774
 8005528:	0800a77c 	.word	0x0800a77c
 800552c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800552e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005530:	429a      	cmp	r2, r3
 8005532:	bfa8      	it	ge
 8005534:	461a      	movge	r2, r3
 8005536:	2a00      	cmp	r2, #0
 8005538:	4691      	mov	r9, r2
 800553a:	dc37      	bgt.n	80055ac <_printf_float+0x374>
 800553c:	f04f 0b00 	mov.w	fp, #0
 8005540:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005544:	f104 021a 	add.w	r2, r4, #26
 8005548:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800554a:	9305      	str	r3, [sp, #20]
 800554c:	eba3 0309 	sub.w	r3, r3, r9
 8005550:	455b      	cmp	r3, fp
 8005552:	dc33      	bgt.n	80055bc <_printf_float+0x384>
 8005554:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005558:	429a      	cmp	r2, r3
 800555a:	db3b      	blt.n	80055d4 <_printf_float+0x39c>
 800555c:	6823      	ldr	r3, [r4, #0]
 800555e:	07da      	lsls	r2, r3, #31
 8005560:	d438      	bmi.n	80055d4 <_printf_float+0x39c>
 8005562:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005564:	9b05      	ldr	r3, [sp, #20]
 8005566:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005568:	1ad3      	subs	r3, r2, r3
 800556a:	eba2 0901 	sub.w	r9, r2, r1
 800556e:	4599      	cmp	r9, r3
 8005570:	bfa8      	it	ge
 8005572:	4699      	movge	r9, r3
 8005574:	f1b9 0f00 	cmp.w	r9, #0
 8005578:	dc35      	bgt.n	80055e6 <_printf_float+0x3ae>
 800557a:	f04f 0800 	mov.w	r8, #0
 800557e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005582:	f104 0a1a 	add.w	sl, r4, #26
 8005586:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800558a:	1a9b      	subs	r3, r3, r2
 800558c:	eba3 0309 	sub.w	r3, r3, r9
 8005590:	4543      	cmp	r3, r8
 8005592:	f77f af79 	ble.w	8005488 <_printf_float+0x250>
 8005596:	2301      	movs	r3, #1
 8005598:	4652      	mov	r2, sl
 800559a:	4631      	mov	r1, r6
 800559c:	4628      	mov	r0, r5
 800559e:	47b8      	blx	r7
 80055a0:	3001      	adds	r0, #1
 80055a2:	f43f aeaa 	beq.w	80052fa <_printf_float+0xc2>
 80055a6:	f108 0801 	add.w	r8, r8, #1
 80055aa:	e7ec      	b.n	8005586 <_printf_float+0x34e>
 80055ac:	4613      	mov	r3, r2
 80055ae:	4631      	mov	r1, r6
 80055b0:	4642      	mov	r2, r8
 80055b2:	4628      	mov	r0, r5
 80055b4:	47b8      	blx	r7
 80055b6:	3001      	adds	r0, #1
 80055b8:	d1c0      	bne.n	800553c <_printf_float+0x304>
 80055ba:	e69e      	b.n	80052fa <_printf_float+0xc2>
 80055bc:	2301      	movs	r3, #1
 80055be:	4631      	mov	r1, r6
 80055c0:	4628      	mov	r0, r5
 80055c2:	9205      	str	r2, [sp, #20]
 80055c4:	47b8      	blx	r7
 80055c6:	3001      	adds	r0, #1
 80055c8:	f43f ae97 	beq.w	80052fa <_printf_float+0xc2>
 80055cc:	9a05      	ldr	r2, [sp, #20]
 80055ce:	f10b 0b01 	add.w	fp, fp, #1
 80055d2:	e7b9      	b.n	8005548 <_printf_float+0x310>
 80055d4:	ee18 3a10 	vmov	r3, s16
 80055d8:	4652      	mov	r2, sl
 80055da:	4631      	mov	r1, r6
 80055dc:	4628      	mov	r0, r5
 80055de:	47b8      	blx	r7
 80055e0:	3001      	adds	r0, #1
 80055e2:	d1be      	bne.n	8005562 <_printf_float+0x32a>
 80055e4:	e689      	b.n	80052fa <_printf_float+0xc2>
 80055e6:	9a05      	ldr	r2, [sp, #20]
 80055e8:	464b      	mov	r3, r9
 80055ea:	4442      	add	r2, r8
 80055ec:	4631      	mov	r1, r6
 80055ee:	4628      	mov	r0, r5
 80055f0:	47b8      	blx	r7
 80055f2:	3001      	adds	r0, #1
 80055f4:	d1c1      	bne.n	800557a <_printf_float+0x342>
 80055f6:	e680      	b.n	80052fa <_printf_float+0xc2>
 80055f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055fa:	2a01      	cmp	r2, #1
 80055fc:	dc01      	bgt.n	8005602 <_printf_float+0x3ca>
 80055fe:	07db      	lsls	r3, r3, #31
 8005600:	d538      	bpl.n	8005674 <_printf_float+0x43c>
 8005602:	2301      	movs	r3, #1
 8005604:	4642      	mov	r2, r8
 8005606:	4631      	mov	r1, r6
 8005608:	4628      	mov	r0, r5
 800560a:	47b8      	blx	r7
 800560c:	3001      	adds	r0, #1
 800560e:	f43f ae74 	beq.w	80052fa <_printf_float+0xc2>
 8005612:	ee18 3a10 	vmov	r3, s16
 8005616:	4652      	mov	r2, sl
 8005618:	4631      	mov	r1, r6
 800561a:	4628      	mov	r0, r5
 800561c:	47b8      	blx	r7
 800561e:	3001      	adds	r0, #1
 8005620:	f43f ae6b 	beq.w	80052fa <_printf_float+0xc2>
 8005624:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005628:	2200      	movs	r2, #0
 800562a:	2300      	movs	r3, #0
 800562c:	f7fb fa54 	bl	8000ad8 <__aeabi_dcmpeq>
 8005630:	b9d8      	cbnz	r0, 800566a <_printf_float+0x432>
 8005632:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005634:	f108 0201 	add.w	r2, r8, #1
 8005638:	3b01      	subs	r3, #1
 800563a:	4631      	mov	r1, r6
 800563c:	4628      	mov	r0, r5
 800563e:	47b8      	blx	r7
 8005640:	3001      	adds	r0, #1
 8005642:	d10e      	bne.n	8005662 <_printf_float+0x42a>
 8005644:	e659      	b.n	80052fa <_printf_float+0xc2>
 8005646:	2301      	movs	r3, #1
 8005648:	4652      	mov	r2, sl
 800564a:	4631      	mov	r1, r6
 800564c:	4628      	mov	r0, r5
 800564e:	47b8      	blx	r7
 8005650:	3001      	adds	r0, #1
 8005652:	f43f ae52 	beq.w	80052fa <_printf_float+0xc2>
 8005656:	f108 0801 	add.w	r8, r8, #1
 800565a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800565c:	3b01      	subs	r3, #1
 800565e:	4543      	cmp	r3, r8
 8005660:	dcf1      	bgt.n	8005646 <_printf_float+0x40e>
 8005662:	464b      	mov	r3, r9
 8005664:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005668:	e6dc      	b.n	8005424 <_printf_float+0x1ec>
 800566a:	f04f 0800 	mov.w	r8, #0
 800566e:	f104 0a1a 	add.w	sl, r4, #26
 8005672:	e7f2      	b.n	800565a <_printf_float+0x422>
 8005674:	2301      	movs	r3, #1
 8005676:	4642      	mov	r2, r8
 8005678:	e7df      	b.n	800563a <_printf_float+0x402>
 800567a:	2301      	movs	r3, #1
 800567c:	464a      	mov	r2, r9
 800567e:	4631      	mov	r1, r6
 8005680:	4628      	mov	r0, r5
 8005682:	47b8      	blx	r7
 8005684:	3001      	adds	r0, #1
 8005686:	f43f ae38 	beq.w	80052fa <_printf_float+0xc2>
 800568a:	f108 0801 	add.w	r8, r8, #1
 800568e:	68e3      	ldr	r3, [r4, #12]
 8005690:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005692:	1a5b      	subs	r3, r3, r1
 8005694:	4543      	cmp	r3, r8
 8005696:	dcf0      	bgt.n	800567a <_printf_float+0x442>
 8005698:	e6fa      	b.n	8005490 <_printf_float+0x258>
 800569a:	f04f 0800 	mov.w	r8, #0
 800569e:	f104 0919 	add.w	r9, r4, #25
 80056a2:	e7f4      	b.n	800568e <_printf_float+0x456>

080056a4 <_printf_common>:
 80056a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056a8:	4616      	mov	r6, r2
 80056aa:	4699      	mov	r9, r3
 80056ac:	688a      	ldr	r2, [r1, #8]
 80056ae:	690b      	ldr	r3, [r1, #16]
 80056b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80056b4:	4293      	cmp	r3, r2
 80056b6:	bfb8      	it	lt
 80056b8:	4613      	movlt	r3, r2
 80056ba:	6033      	str	r3, [r6, #0]
 80056bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80056c0:	4607      	mov	r7, r0
 80056c2:	460c      	mov	r4, r1
 80056c4:	b10a      	cbz	r2, 80056ca <_printf_common+0x26>
 80056c6:	3301      	adds	r3, #1
 80056c8:	6033      	str	r3, [r6, #0]
 80056ca:	6823      	ldr	r3, [r4, #0]
 80056cc:	0699      	lsls	r1, r3, #26
 80056ce:	bf42      	ittt	mi
 80056d0:	6833      	ldrmi	r3, [r6, #0]
 80056d2:	3302      	addmi	r3, #2
 80056d4:	6033      	strmi	r3, [r6, #0]
 80056d6:	6825      	ldr	r5, [r4, #0]
 80056d8:	f015 0506 	ands.w	r5, r5, #6
 80056dc:	d106      	bne.n	80056ec <_printf_common+0x48>
 80056de:	f104 0a19 	add.w	sl, r4, #25
 80056e2:	68e3      	ldr	r3, [r4, #12]
 80056e4:	6832      	ldr	r2, [r6, #0]
 80056e6:	1a9b      	subs	r3, r3, r2
 80056e8:	42ab      	cmp	r3, r5
 80056ea:	dc26      	bgt.n	800573a <_printf_common+0x96>
 80056ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80056f0:	1e13      	subs	r3, r2, #0
 80056f2:	6822      	ldr	r2, [r4, #0]
 80056f4:	bf18      	it	ne
 80056f6:	2301      	movne	r3, #1
 80056f8:	0692      	lsls	r2, r2, #26
 80056fa:	d42b      	bmi.n	8005754 <_printf_common+0xb0>
 80056fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005700:	4649      	mov	r1, r9
 8005702:	4638      	mov	r0, r7
 8005704:	47c0      	blx	r8
 8005706:	3001      	adds	r0, #1
 8005708:	d01e      	beq.n	8005748 <_printf_common+0xa4>
 800570a:	6823      	ldr	r3, [r4, #0]
 800570c:	68e5      	ldr	r5, [r4, #12]
 800570e:	6832      	ldr	r2, [r6, #0]
 8005710:	f003 0306 	and.w	r3, r3, #6
 8005714:	2b04      	cmp	r3, #4
 8005716:	bf08      	it	eq
 8005718:	1aad      	subeq	r5, r5, r2
 800571a:	68a3      	ldr	r3, [r4, #8]
 800571c:	6922      	ldr	r2, [r4, #16]
 800571e:	bf0c      	ite	eq
 8005720:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005724:	2500      	movne	r5, #0
 8005726:	4293      	cmp	r3, r2
 8005728:	bfc4      	itt	gt
 800572a:	1a9b      	subgt	r3, r3, r2
 800572c:	18ed      	addgt	r5, r5, r3
 800572e:	2600      	movs	r6, #0
 8005730:	341a      	adds	r4, #26
 8005732:	42b5      	cmp	r5, r6
 8005734:	d11a      	bne.n	800576c <_printf_common+0xc8>
 8005736:	2000      	movs	r0, #0
 8005738:	e008      	b.n	800574c <_printf_common+0xa8>
 800573a:	2301      	movs	r3, #1
 800573c:	4652      	mov	r2, sl
 800573e:	4649      	mov	r1, r9
 8005740:	4638      	mov	r0, r7
 8005742:	47c0      	blx	r8
 8005744:	3001      	adds	r0, #1
 8005746:	d103      	bne.n	8005750 <_printf_common+0xac>
 8005748:	f04f 30ff 	mov.w	r0, #4294967295
 800574c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005750:	3501      	adds	r5, #1
 8005752:	e7c6      	b.n	80056e2 <_printf_common+0x3e>
 8005754:	18e1      	adds	r1, r4, r3
 8005756:	1c5a      	adds	r2, r3, #1
 8005758:	2030      	movs	r0, #48	; 0x30
 800575a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800575e:	4422      	add	r2, r4
 8005760:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005764:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005768:	3302      	adds	r3, #2
 800576a:	e7c7      	b.n	80056fc <_printf_common+0x58>
 800576c:	2301      	movs	r3, #1
 800576e:	4622      	mov	r2, r4
 8005770:	4649      	mov	r1, r9
 8005772:	4638      	mov	r0, r7
 8005774:	47c0      	blx	r8
 8005776:	3001      	adds	r0, #1
 8005778:	d0e6      	beq.n	8005748 <_printf_common+0xa4>
 800577a:	3601      	adds	r6, #1
 800577c:	e7d9      	b.n	8005732 <_printf_common+0x8e>
	...

08005780 <_printf_i>:
 8005780:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005784:	460c      	mov	r4, r1
 8005786:	4691      	mov	r9, r2
 8005788:	7e27      	ldrb	r7, [r4, #24]
 800578a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800578c:	2f78      	cmp	r7, #120	; 0x78
 800578e:	4680      	mov	r8, r0
 8005790:	469a      	mov	sl, r3
 8005792:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005796:	d807      	bhi.n	80057a8 <_printf_i+0x28>
 8005798:	2f62      	cmp	r7, #98	; 0x62
 800579a:	d80a      	bhi.n	80057b2 <_printf_i+0x32>
 800579c:	2f00      	cmp	r7, #0
 800579e:	f000 80d8 	beq.w	8005952 <_printf_i+0x1d2>
 80057a2:	2f58      	cmp	r7, #88	; 0x58
 80057a4:	f000 80a3 	beq.w	80058ee <_printf_i+0x16e>
 80057a8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80057ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80057b0:	e03a      	b.n	8005828 <_printf_i+0xa8>
 80057b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80057b6:	2b15      	cmp	r3, #21
 80057b8:	d8f6      	bhi.n	80057a8 <_printf_i+0x28>
 80057ba:	a001      	add	r0, pc, #4	; (adr r0, 80057c0 <_printf_i+0x40>)
 80057bc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80057c0:	08005819 	.word	0x08005819
 80057c4:	0800582d 	.word	0x0800582d
 80057c8:	080057a9 	.word	0x080057a9
 80057cc:	080057a9 	.word	0x080057a9
 80057d0:	080057a9 	.word	0x080057a9
 80057d4:	080057a9 	.word	0x080057a9
 80057d8:	0800582d 	.word	0x0800582d
 80057dc:	080057a9 	.word	0x080057a9
 80057e0:	080057a9 	.word	0x080057a9
 80057e4:	080057a9 	.word	0x080057a9
 80057e8:	080057a9 	.word	0x080057a9
 80057ec:	08005939 	.word	0x08005939
 80057f0:	0800585d 	.word	0x0800585d
 80057f4:	0800591b 	.word	0x0800591b
 80057f8:	080057a9 	.word	0x080057a9
 80057fc:	080057a9 	.word	0x080057a9
 8005800:	0800595b 	.word	0x0800595b
 8005804:	080057a9 	.word	0x080057a9
 8005808:	0800585d 	.word	0x0800585d
 800580c:	080057a9 	.word	0x080057a9
 8005810:	080057a9 	.word	0x080057a9
 8005814:	08005923 	.word	0x08005923
 8005818:	680b      	ldr	r3, [r1, #0]
 800581a:	1d1a      	adds	r2, r3, #4
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	600a      	str	r2, [r1, #0]
 8005820:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005824:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005828:	2301      	movs	r3, #1
 800582a:	e0a3      	b.n	8005974 <_printf_i+0x1f4>
 800582c:	6825      	ldr	r5, [r4, #0]
 800582e:	6808      	ldr	r0, [r1, #0]
 8005830:	062e      	lsls	r6, r5, #24
 8005832:	f100 0304 	add.w	r3, r0, #4
 8005836:	d50a      	bpl.n	800584e <_printf_i+0xce>
 8005838:	6805      	ldr	r5, [r0, #0]
 800583a:	600b      	str	r3, [r1, #0]
 800583c:	2d00      	cmp	r5, #0
 800583e:	da03      	bge.n	8005848 <_printf_i+0xc8>
 8005840:	232d      	movs	r3, #45	; 0x2d
 8005842:	426d      	negs	r5, r5
 8005844:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005848:	485e      	ldr	r0, [pc, #376]	; (80059c4 <_printf_i+0x244>)
 800584a:	230a      	movs	r3, #10
 800584c:	e019      	b.n	8005882 <_printf_i+0x102>
 800584e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005852:	6805      	ldr	r5, [r0, #0]
 8005854:	600b      	str	r3, [r1, #0]
 8005856:	bf18      	it	ne
 8005858:	b22d      	sxthne	r5, r5
 800585a:	e7ef      	b.n	800583c <_printf_i+0xbc>
 800585c:	680b      	ldr	r3, [r1, #0]
 800585e:	6825      	ldr	r5, [r4, #0]
 8005860:	1d18      	adds	r0, r3, #4
 8005862:	6008      	str	r0, [r1, #0]
 8005864:	0628      	lsls	r0, r5, #24
 8005866:	d501      	bpl.n	800586c <_printf_i+0xec>
 8005868:	681d      	ldr	r5, [r3, #0]
 800586a:	e002      	b.n	8005872 <_printf_i+0xf2>
 800586c:	0669      	lsls	r1, r5, #25
 800586e:	d5fb      	bpl.n	8005868 <_printf_i+0xe8>
 8005870:	881d      	ldrh	r5, [r3, #0]
 8005872:	4854      	ldr	r0, [pc, #336]	; (80059c4 <_printf_i+0x244>)
 8005874:	2f6f      	cmp	r7, #111	; 0x6f
 8005876:	bf0c      	ite	eq
 8005878:	2308      	moveq	r3, #8
 800587a:	230a      	movne	r3, #10
 800587c:	2100      	movs	r1, #0
 800587e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005882:	6866      	ldr	r6, [r4, #4]
 8005884:	60a6      	str	r6, [r4, #8]
 8005886:	2e00      	cmp	r6, #0
 8005888:	bfa2      	ittt	ge
 800588a:	6821      	ldrge	r1, [r4, #0]
 800588c:	f021 0104 	bicge.w	r1, r1, #4
 8005890:	6021      	strge	r1, [r4, #0]
 8005892:	b90d      	cbnz	r5, 8005898 <_printf_i+0x118>
 8005894:	2e00      	cmp	r6, #0
 8005896:	d04d      	beq.n	8005934 <_printf_i+0x1b4>
 8005898:	4616      	mov	r6, r2
 800589a:	fbb5 f1f3 	udiv	r1, r5, r3
 800589e:	fb03 5711 	mls	r7, r3, r1, r5
 80058a2:	5dc7      	ldrb	r7, [r0, r7]
 80058a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80058a8:	462f      	mov	r7, r5
 80058aa:	42bb      	cmp	r3, r7
 80058ac:	460d      	mov	r5, r1
 80058ae:	d9f4      	bls.n	800589a <_printf_i+0x11a>
 80058b0:	2b08      	cmp	r3, #8
 80058b2:	d10b      	bne.n	80058cc <_printf_i+0x14c>
 80058b4:	6823      	ldr	r3, [r4, #0]
 80058b6:	07df      	lsls	r7, r3, #31
 80058b8:	d508      	bpl.n	80058cc <_printf_i+0x14c>
 80058ba:	6923      	ldr	r3, [r4, #16]
 80058bc:	6861      	ldr	r1, [r4, #4]
 80058be:	4299      	cmp	r1, r3
 80058c0:	bfde      	ittt	le
 80058c2:	2330      	movle	r3, #48	; 0x30
 80058c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80058c8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80058cc:	1b92      	subs	r2, r2, r6
 80058ce:	6122      	str	r2, [r4, #16]
 80058d0:	f8cd a000 	str.w	sl, [sp]
 80058d4:	464b      	mov	r3, r9
 80058d6:	aa03      	add	r2, sp, #12
 80058d8:	4621      	mov	r1, r4
 80058da:	4640      	mov	r0, r8
 80058dc:	f7ff fee2 	bl	80056a4 <_printf_common>
 80058e0:	3001      	adds	r0, #1
 80058e2:	d14c      	bne.n	800597e <_printf_i+0x1fe>
 80058e4:	f04f 30ff 	mov.w	r0, #4294967295
 80058e8:	b004      	add	sp, #16
 80058ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058ee:	4835      	ldr	r0, [pc, #212]	; (80059c4 <_printf_i+0x244>)
 80058f0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80058f4:	6823      	ldr	r3, [r4, #0]
 80058f6:	680e      	ldr	r6, [r1, #0]
 80058f8:	061f      	lsls	r7, r3, #24
 80058fa:	f856 5b04 	ldr.w	r5, [r6], #4
 80058fe:	600e      	str	r6, [r1, #0]
 8005900:	d514      	bpl.n	800592c <_printf_i+0x1ac>
 8005902:	07d9      	lsls	r1, r3, #31
 8005904:	bf44      	itt	mi
 8005906:	f043 0320 	orrmi.w	r3, r3, #32
 800590a:	6023      	strmi	r3, [r4, #0]
 800590c:	b91d      	cbnz	r5, 8005916 <_printf_i+0x196>
 800590e:	6823      	ldr	r3, [r4, #0]
 8005910:	f023 0320 	bic.w	r3, r3, #32
 8005914:	6023      	str	r3, [r4, #0]
 8005916:	2310      	movs	r3, #16
 8005918:	e7b0      	b.n	800587c <_printf_i+0xfc>
 800591a:	6823      	ldr	r3, [r4, #0]
 800591c:	f043 0320 	orr.w	r3, r3, #32
 8005920:	6023      	str	r3, [r4, #0]
 8005922:	2378      	movs	r3, #120	; 0x78
 8005924:	4828      	ldr	r0, [pc, #160]	; (80059c8 <_printf_i+0x248>)
 8005926:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800592a:	e7e3      	b.n	80058f4 <_printf_i+0x174>
 800592c:	065e      	lsls	r6, r3, #25
 800592e:	bf48      	it	mi
 8005930:	b2ad      	uxthmi	r5, r5
 8005932:	e7e6      	b.n	8005902 <_printf_i+0x182>
 8005934:	4616      	mov	r6, r2
 8005936:	e7bb      	b.n	80058b0 <_printf_i+0x130>
 8005938:	680b      	ldr	r3, [r1, #0]
 800593a:	6826      	ldr	r6, [r4, #0]
 800593c:	6960      	ldr	r0, [r4, #20]
 800593e:	1d1d      	adds	r5, r3, #4
 8005940:	600d      	str	r5, [r1, #0]
 8005942:	0635      	lsls	r5, r6, #24
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	d501      	bpl.n	800594c <_printf_i+0x1cc>
 8005948:	6018      	str	r0, [r3, #0]
 800594a:	e002      	b.n	8005952 <_printf_i+0x1d2>
 800594c:	0671      	lsls	r1, r6, #25
 800594e:	d5fb      	bpl.n	8005948 <_printf_i+0x1c8>
 8005950:	8018      	strh	r0, [r3, #0]
 8005952:	2300      	movs	r3, #0
 8005954:	6123      	str	r3, [r4, #16]
 8005956:	4616      	mov	r6, r2
 8005958:	e7ba      	b.n	80058d0 <_printf_i+0x150>
 800595a:	680b      	ldr	r3, [r1, #0]
 800595c:	1d1a      	adds	r2, r3, #4
 800595e:	600a      	str	r2, [r1, #0]
 8005960:	681e      	ldr	r6, [r3, #0]
 8005962:	6862      	ldr	r2, [r4, #4]
 8005964:	2100      	movs	r1, #0
 8005966:	4630      	mov	r0, r6
 8005968:	f7fa fc42 	bl	80001f0 <memchr>
 800596c:	b108      	cbz	r0, 8005972 <_printf_i+0x1f2>
 800596e:	1b80      	subs	r0, r0, r6
 8005970:	6060      	str	r0, [r4, #4]
 8005972:	6863      	ldr	r3, [r4, #4]
 8005974:	6123      	str	r3, [r4, #16]
 8005976:	2300      	movs	r3, #0
 8005978:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800597c:	e7a8      	b.n	80058d0 <_printf_i+0x150>
 800597e:	6923      	ldr	r3, [r4, #16]
 8005980:	4632      	mov	r2, r6
 8005982:	4649      	mov	r1, r9
 8005984:	4640      	mov	r0, r8
 8005986:	47d0      	blx	sl
 8005988:	3001      	adds	r0, #1
 800598a:	d0ab      	beq.n	80058e4 <_printf_i+0x164>
 800598c:	6823      	ldr	r3, [r4, #0]
 800598e:	079b      	lsls	r3, r3, #30
 8005990:	d413      	bmi.n	80059ba <_printf_i+0x23a>
 8005992:	68e0      	ldr	r0, [r4, #12]
 8005994:	9b03      	ldr	r3, [sp, #12]
 8005996:	4298      	cmp	r0, r3
 8005998:	bfb8      	it	lt
 800599a:	4618      	movlt	r0, r3
 800599c:	e7a4      	b.n	80058e8 <_printf_i+0x168>
 800599e:	2301      	movs	r3, #1
 80059a0:	4632      	mov	r2, r6
 80059a2:	4649      	mov	r1, r9
 80059a4:	4640      	mov	r0, r8
 80059a6:	47d0      	blx	sl
 80059a8:	3001      	adds	r0, #1
 80059aa:	d09b      	beq.n	80058e4 <_printf_i+0x164>
 80059ac:	3501      	adds	r5, #1
 80059ae:	68e3      	ldr	r3, [r4, #12]
 80059b0:	9903      	ldr	r1, [sp, #12]
 80059b2:	1a5b      	subs	r3, r3, r1
 80059b4:	42ab      	cmp	r3, r5
 80059b6:	dcf2      	bgt.n	800599e <_printf_i+0x21e>
 80059b8:	e7eb      	b.n	8005992 <_printf_i+0x212>
 80059ba:	2500      	movs	r5, #0
 80059bc:	f104 0619 	add.w	r6, r4, #25
 80059c0:	e7f5      	b.n	80059ae <_printf_i+0x22e>
 80059c2:	bf00      	nop
 80059c4:	0800a77e 	.word	0x0800a77e
 80059c8:	0800a78f 	.word	0x0800a78f

080059cc <siprintf>:
 80059cc:	b40e      	push	{r1, r2, r3}
 80059ce:	b500      	push	{lr}
 80059d0:	b09c      	sub	sp, #112	; 0x70
 80059d2:	ab1d      	add	r3, sp, #116	; 0x74
 80059d4:	9002      	str	r0, [sp, #8]
 80059d6:	9006      	str	r0, [sp, #24]
 80059d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80059dc:	4809      	ldr	r0, [pc, #36]	; (8005a04 <siprintf+0x38>)
 80059de:	9107      	str	r1, [sp, #28]
 80059e0:	9104      	str	r1, [sp, #16]
 80059e2:	4909      	ldr	r1, [pc, #36]	; (8005a08 <siprintf+0x3c>)
 80059e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80059e8:	9105      	str	r1, [sp, #20]
 80059ea:	6800      	ldr	r0, [r0, #0]
 80059ec:	9301      	str	r3, [sp, #4]
 80059ee:	a902      	add	r1, sp, #8
 80059f0:	f001 fb34 	bl	800705c <_svfiprintf_r>
 80059f4:	9b02      	ldr	r3, [sp, #8]
 80059f6:	2200      	movs	r2, #0
 80059f8:	701a      	strb	r2, [r3, #0]
 80059fa:	b01c      	add	sp, #112	; 0x70
 80059fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a00:	b003      	add	sp, #12
 8005a02:	4770      	bx	lr
 8005a04:	20000024 	.word	0x20000024
 8005a08:	ffff0208 	.word	0xffff0208

08005a0c <quorem>:
 8005a0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a10:	6903      	ldr	r3, [r0, #16]
 8005a12:	690c      	ldr	r4, [r1, #16]
 8005a14:	42a3      	cmp	r3, r4
 8005a16:	4607      	mov	r7, r0
 8005a18:	f2c0 8081 	blt.w	8005b1e <quorem+0x112>
 8005a1c:	3c01      	subs	r4, #1
 8005a1e:	f101 0814 	add.w	r8, r1, #20
 8005a22:	f100 0514 	add.w	r5, r0, #20
 8005a26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a2a:	9301      	str	r3, [sp, #4]
 8005a2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005a30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a34:	3301      	adds	r3, #1
 8005a36:	429a      	cmp	r2, r3
 8005a38:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005a3c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005a40:	fbb2 f6f3 	udiv	r6, r2, r3
 8005a44:	d331      	bcc.n	8005aaa <quorem+0x9e>
 8005a46:	f04f 0e00 	mov.w	lr, #0
 8005a4a:	4640      	mov	r0, r8
 8005a4c:	46ac      	mov	ip, r5
 8005a4e:	46f2      	mov	sl, lr
 8005a50:	f850 2b04 	ldr.w	r2, [r0], #4
 8005a54:	b293      	uxth	r3, r2
 8005a56:	fb06 e303 	mla	r3, r6, r3, lr
 8005a5a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	ebaa 0303 	sub.w	r3, sl, r3
 8005a64:	0c12      	lsrs	r2, r2, #16
 8005a66:	f8dc a000 	ldr.w	sl, [ip]
 8005a6a:	fb06 e202 	mla	r2, r6, r2, lr
 8005a6e:	fa13 f38a 	uxtah	r3, r3, sl
 8005a72:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005a76:	fa1f fa82 	uxth.w	sl, r2
 8005a7a:	f8dc 2000 	ldr.w	r2, [ip]
 8005a7e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005a82:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a8c:	4581      	cmp	r9, r0
 8005a8e:	f84c 3b04 	str.w	r3, [ip], #4
 8005a92:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005a96:	d2db      	bcs.n	8005a50 <quorem+0x44>
 8005a98:	f855 300b 	ldr.w	r3, [r5, fp]
 8005a9c:	b92b      	cbnz	r3, 8005aaa <quorem+0x9e>
 8005a9e:	9b01      	ldr	r3, [sp, #4]
 8005aa0:	3b04      	subs	r3, #4
 8005aa2:	429d      	cmp	r5, r3
 8005aa4:	461a      	mov	r2, r3
 8005aa6:	d32e      	bcc.n	8005b06 <quorem+0xfa>
 8005aa8:	613c      	str	r4, [r7, #16]
 8005aaa:	4638      	mov	r0, r7
 8005aac:	f001 f8c0 	bl	8006c30 <__mcmp>
 8005ab0:	2800      	cmp	r0, #0
 8005ab2:	db24      	blt.n	8005afe <quorem+0xf2>
 8005ab4:	3601      	adds	r6, #1
 8005ab6:	4628      	mov	r0, r5
 8005ab8:	f04f 0c00 	mov.w	ip, #0
 8005abc:	f858 2b04 	ldr.w	r2, [r8], #4
 8005ac0:	f8d0 e000 	ldr.w	lr, [r0]
 8005ac4:	b293      	uxth	r3, r2
 8005ac6:	ebac 0303 	sub.w	r3, ip, r3
 8005aca:	0c12      	lsrs	r2, r2, #16
 8005acc:	fa13 f38e 	uxtah	r3, r3, lr
 8005ad0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005ad4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005ad8:	b29b      	uxth	r3, r3
 8005ada:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ade:	45c1      	cmp	r9, r8
 8005ae0:	f840 3b04 	str.w	r3, [r0], #4
 8005ae4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005ae8:	d2e8      	bcs.n	8005abc <quorem+0xb0>
 8005aea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005aee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005af2:	b922      	cbnz	r2, 8005afe <quorem+0xf2>
 8005af4:	3b04      	subs	r3, #4
 8005af6:	429d      	cmp	r5, r3
 8005af8:	461a      	mov	r2, r3
 8005afa:	d30a      	bcc.n	8005b12 <quorem+0x106>
 8005afc:	613c      	str	r4, [r7, #16]
 8005afe:	4630      	mov	r0, r6
 8005b00:	b003      	add	sp, #12
 8005b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b06:	6812      	ldr	r2, [r2, #0]
 8005b08:	3b04      	subs	r3, #4
 8005b0a:	2a00      	cmp	r2, #0
 8005b0c:	d1cc      	bne.n	8005aa8 <quorem+0x9c>
 8005b0e:	3c01      	subs	r4, #1
 8005b10:	e7c7      	b.n	8005aa2 <quorem+0x96>
 8005b12:	6812      	ldr	r2, [r2, #0]
 8005b14:	3b04      	subs	r3, #4
 8005b16:	2a00      	cmp	r2, #0
 8005b18:	d1f0      	bne.n	8005afc <quorem+0xf0>
 8005b1a:	3c01      	subs	r4, #1
 8005b1c:	e7eb      	b.n	8005af6 <quorem+0xea>
 8005b1e:	2000      	movs	r0, #0
 8005b20:	e7ee      	b.n	8005b00 <quorem+0xf4>
 8005b22:	0000      	movs	r0, r0
 8005b24:	0000      	movs	r0, r0
	...

08005b28 <_dtoa_r>:
 8005b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b2c:	ed2d 8b02 	vpush	{d8}
 8005b30:	ec57 6b10 	vmov	r6, r7, d0
 8005b34:	b095      	sub	sp, #84	; 0x54
 8005b36:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005b38:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005b3c:	9105      	str	r1, [sp, #20]
 8005b3e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005b42:	4604      	mov	r4, r0
 8005b44:	9209      	str	r2, [sp, #36]	; 0x24
 8005b46:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b48:	b975      	cbnz	r5, 8005b68 <_dtoa_r+0x40>
 8005b4a:	2010      	movs	r0, #16
 8005b4c:	f000 fddc 	bl	8006708 <malloc>
 8005b50:	4602      	mov	r2, r0
 8005b52:	6260      	str	r0, [r4, #36]	; 0x24
 8005b54:	b920      	cbnz	r0, 8005b60 <_dtoa_r+0x38>
 8005b56:	4bb2      	ldr	r3, [pc, #712]	; (8005e20 <_dtoa_r+0x2f8>)
 8005b58:	21ea      	movs	r1, #234	; 0xea
 8005b5a:	48b2      	ldr	r0, [pc, #712]	; (8005e24 <_dtoa_r+0x2fc>)
 8005b5c:	f001 fb8e 	bl	800727c <__assert_func>
 8005b60:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005b64:	6005      	str	r5, [r0, #0]
 8005b66:	60c5      	str	r5, [r0, #12]
 8005b68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b6a:	6819      	ldr	r1, [r3, #0]
 8005b6c:	b151      	cbz	r1, 8005b84 <_dtoa_r+0x5c>
 8005b6e:	685a      	ldr	r2, [r3, #4]
 8005b70:	604a      	str	r2, [r1, #4]
 8005b72:	2301      	movs	r3, #1
 8005b74:	4093      	lsls	r3, r2
 8005b76:	608b      	str	r3, [r1, #8]
 8005b78:	4620      	mov	r0, r4
 8005b7a:	f000 fe1b 	bl	80067b4 <_Bfree>
 8005b7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b80:	2200      	movs	r2, #0
 8005b82:	601a      	str	r2, [r3, #0]
 8005b84:	1e3b      	subs	r3, r7, #0
 8005b86:	bfb9      	ittee	lt
 8005b88:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005b8c:	9303      	strlt	r3, [sp, #12]
 8005b8e:	2300      	movge	r3, #0
 8005b90:	f8c8 3000 	strge.w	r3, [r8]
 8005b94:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005b98:	4ba3      	ldr	r3, [pc, #652]	; (8005e28 <_dtoa_r+0x300>)
 8005b9a:	bfbc      	itt	lt
 8005b9c:	2201      	movlt	r2, #1
 8005b9e:	f8c8 2000 	strlt.w	r2, [r8]
 8005ba2:	ea33 0309 	bics.w	r3, r3, r9
 8005ba6:	d11b      	bne.n	8005be0 <_dtoa_r+0xb8>
 8005ba8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005baa:	f242 730f 	movw	r3, #9999	; 0x270f
 8005bae:	6013      	str	r3, [r2, #0]
 8005bb0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005bb4:	4333      	orrs	r3, r6
 8005bb6:	f000 857a 	beq.w	80066ae <_dtoa_r+0xb86>
 8005bba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005bbc:	b963      	cbnz	r3, 8005bd8 <_dtoa_r+0xb0>
 8005bbe:	4b9b      	ldr	r3, [pc, #620]	; (8005e2c <_dtoa_r+0x304>)
 8005bc0:	e024      	b.n	8005c0c <_dtoa_r+0xe4>
 8005bc2:	4b9b      	ldr	r3, [pc, #620]	; (8005e30 <_dtoa_r+0x308>)
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	3308      	adds	r3, #8
 8005bc8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005bca:	6013      	str	r3, [r2, #0]
 8005bcc:	9800      	ldr	r0, [sp, #0]
 8005bce:	b015      	add	sp, #84	; 0x54
 8005bd0:	ecbd 8b02 	vpop	{d8}
 8005bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bd8:	4b94      	ldr	r3, [pc, #592]	; (8005e2c <_dtoa_r+0x304>)
 8005bda:	9300      	str	r3, [sp, #0]
 8005bdc:	3303      	adds	r3, #3
 8005bde:	e7f3      	b.n	8005bc8 <_dtoa_r+0xa0>
 8005be0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005be4:	2200      	movs	r2, #0
 8005be6:	ec51 0b17 	vmov	r0, r1, d7
 8005bea:	2300      	movs	r3, #0
 8005bec:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005bf0:	f7fa ff72 	bl	8000ad8 <__aeabi_dcmpeq>
 8005bf4:	4680      	mov	r8, r0
 8005bf6:	b158      	cbz	r0, 8005c10 <_dtoa_r+0xe8>
 8005bf8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	6013      	str	r3, [r2, #0]
 8005bfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	f000 8551 	beq.w	80066a8 <_dtoa_r+0xb80>
 8005c06:	488b      	ldr	r0, [pc, #556]	; (8005e34 <_dtoa_r+0x30c>)
 8005c08:	6018      	str	r0, [r3, #0]
 8005c0a:	1e43      	subs	r3, r0, #1
 8005c0c:	9300      	str	r3, [sp, #0]
 8005c0e:	e7dd      	b.n	8005bcc <_dtoa_r+0xa4>
 8005c10:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005c14:	aa12      	add	r2, sp, #72	; 0x48
 8005c16:	a913      	add	r1, sp, #76	; 0x4c
 8005c18:	4620      	mov	r0, r4
 8005c1a:	f001 f8ad 	bl	8006d78 <__d2b>
 8005c1e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005c22:	4683      	mov	fp, r0
 8005c24:	2d00      	cmp	r5, #0
 8005c26:	d07c      	beq.n	8005d22 <_dtoa_r+0x1fa>
 8005c28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c2a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005c2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c32:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005c36:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005c3a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005c3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005c42:	4b7d      	ldr	r3, [pc, #500]	; (8005e38 <_dtoa_r+0x310>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	4630      	mov	r0, r6
 8005c48:	4639      	mov	r1, r7
 8005c4a:	f7fa fb25 	bl	8000298 <__aeabi_dsub>
 8005c4e:	a36e      	add	r3, pc, #440	; (adr r3, 8005e08 <_dtoa_r+0x2e0>)
 8005c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c54:	f7fa fcd8 	bl	8000608 <__aeabi_dmul>
 8005c58:	a36d      	add	r3, pc, #436	; (adr r3, 8005e10 <_dtoa_r+0x2e8>)
 8005c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c5e:	f7fa fb1d 	bl	800029c <__adddf3>
 8005c62:	4606      	mov	r6, r0
 8005c64:	4628      	mov	r0, r5
 8005c66:	460f      	mov	r7, r1
 8005c68:	f7fa fc64 	bl	8000534 <__aeabi_i2d>
 8005c6c:	a36a      	add	r3, pc, #424	; (adr r3, 8005e18 <_dtoa_r+0x2f0>)
 8005c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c72:	f7fa fcc9 	bl	8000608 <__aeabi_dmul>
 8005c76:	4602      	mov	r2, r0
 8005c78:	460b      	mov	r3, r1
 8005c7a:	4630      	mov	r0, r6
 8005c7c:	4639      	mov	r1, r7
 8005c7e:	f7fa fb0d 	bl	800029c <__adddf3>
 8005c82:	4606      	mov	r6, r0
 8005c84:	460f      	mov	r7, r1
 8005c86:	f7fa ff6f 	bl	8000b68 <__aeabi_d2iz>
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	4682      	mov	sl, r0
 8005c8e:	2300      	movs	r3, #0
 8005c90:	4630      	mov	r0, r6
 8005c92:	4639      	mov	r1, r7
 8005c94:	f7fa ff2a 	bl	8000aec <__aeabi_dcmplt>
 8005c98:	b148      	cbz	r0, 8005cae <_dtoa_r+0x186>
 8005c9a:	4650      	mov	r0, sl
 8005c9c:	f7fa fc4a 	bl	8000534 <__aeabi_i2d>
 8005ca0:	4632      	mov	r2, r6
 8005ca2:	463b      	mov	r3, r7
 8005ca4:	f7fa ff18 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ca8:	b908      	cbnz	r0, 8005cae <_dtoa_r+0x186>
 8005caa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005cae:	f1ba 0f16 	cmp.w	sl, #22
 8005cb2:	d854      	bhi.n	8005d5e <_dtoa_r+0x236>
 8005cb4:	4b61      	ldr	r3, [pc, #388]	; (8005e3c <_dtoa_r+0x314>)
 8005cb6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cbe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005cc2:	f7fa ff13 	bl	8000aec <__aeabi_dcmplt>
 8005cc6:	2800      	cmp	r0, #0
 8005cc8:	d04b      	beq.n	8005d62 <_dtoa_r+0x23a>
 8005cca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005cce:	2300      	movs	r3, #0
 8005cd0:	930e      	str	r3, [sp, #56]	; 0x38
 8005cd2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005cd4:	1b5d      	subs	r5, r3, r5
 8005cd6:	1e6b      	subs	r3, r5, #1
 8005cd8:	9304      	str	r3, [sp, #16]
 8005cda:	bf43      	ittte	mi
 8005cdc:	2300      	movmi	r3, #0
 8005cde:	f1c5 0801 	rsbmi	r8, r5, #1
 8005ce2:	9304      	strmi	r3, [sp, #16]
 8005ce4:	f04f 0800 	movpl.w	r8, #0
 8005ce8:	f1ba 0f00 	cmp.w	sl, #0
 8005cec:	db3b      	blt.n	8005d66 <_dtoa_r+0x23e>
 8005cee:	9b04      	ldr	r3, [sp, #16]
 8005cf0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005cf4:	4453      	add	r3, sl
 8005cf6:	9304      	str	r3, [sp, #16]
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	9306      	str	r3, [sp, #24]
 8005cfc:	9b05      	ldr	r3, [sp, #20]
 8005cfe:	2b09      	cmp	r3, #9
 8005d00:	d869      	bhi.n	8005dd6 <_dtoa_r+0x2ae>
 8005d02:	2b05      	cmp	r3, #5
 8005d04:	bfc4      	itt	gt
 8005d06:	3b04      	subgt	r3, #4
 8005d08:	9305      	strgt	r3, [sp, #20]
 8005d0a:	9b05      	ldr	r3, [sp, #20]
 8005d0c:	f1a3 0302 	sub.w	r3, r3, #2
 8005d10:	bfcc      	ite	gt
 8005d12:	2500      	movgt	r5, #0
 8005d14:	2501      	movle	r5, #1
 8005d16:	2b03      	cmp	r3, #3
 8005d18:	d869      	bhi.n	8005dee <_dtoa_r+0x2c6>
 8005d1a:	e8df f003 	tbb	[pc, r3]
 8005d1e:	4e2c      	.short	0x4e2c
 8005d20:	5a4c      	.short	0x5a4c
 8005d22:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005d26:	441d      	add	r5, r3
 8005d28:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005d2c:	2b20      	cmp	r3, #32
 8005d2e:	bfc1      	itttt	gt
 8005d30:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005d34:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005d38:	fa09 f303 	lslgt.w	r3, r9, r3
 8005d3c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005d40:	bfda      	itte	le
 8005d42:	f1c3 0320 	rsble	r3, r3, #32
 8005d46:	fa06 f003 	lslle.w	r0, r6, r3
 8005d4a:	4318      	orrgt	r0, r3
 8005d4c:	f7fa fbe2 	bl	8000514 <__aeabi_ui2d>
 8005d50:	2301      	movs	r3, #1
 8005d52:	4606      	mov	r6, r0
 8005d54:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005d58:	3d01      	subs	r5, #1
 8005d5a:	9310      	str	r3, [sp, #64]	; 0x40
 8005d5c:	e771      	b.n	8005c42 <_dtoa_r+0x11a>
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e7b6      	b.n	8005cd0 <_dtoa_r+0x1a8>
 8005d62:	900e      	str	r0, [sp, #56]	; 0x38
 8005d64:	e7b5      	b.n	8005cd2 <_dtoa_r+0x1aa>
 8005d66:	f1ca 0300 	rsb	r3, sl, #0
 8005d6a:	9306      	str	r3, [sp, #24]
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	eba8 080a 	sub.w	r8, r8, sl
 8005d72:	930d      	str	r3, [sp, #52]	; 0x34
 8005d74:	e7c2      	b.n	8005cfc <_dtoa_r+0x1d4>
 8005d76:	2300      	movs	r3, #0
 8005d78:	9308      	str	r3, [sp, #32]
 8005d7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	dc39      	bgt.n	8005df4 <_dtoa_r+0x2cc>
 8005d80:	f04f 0901 	mov.w	r9, #1
 8005d84:	f8cd 9004 	str.w	r9, [sp, #4]
 8005d88:	464b      	mov	r3, r9
 8005d8a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005d8e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005d90:	2200      	movs	r2, #0
 8005d92:	6042      	str	r2, [r0, #4]
 8005d94:	2204      	movs	r2, #4
 8005d96:	f102 0614 	add.w	r6, r2, #20
 8005d9a:	429e      	cmp	r6, r3
 8005d9c:	6841      	ldr	r1, [r0, #4]
 8005d9e:	d92f      	bls.n	8005e00 <_dtoa_r+0x2d8>
 8005da0:	4620      	mov	r0, r4
 8005da2:	f000 fcc7 	bl	8006734 <_Balloc>
 8005da6:	9000      	str	r0, [sp, #0]
 8005da8:	2800      	cmp	r0, #0
 8005daa:	d14b      	bne.n	8005e44 <_dtoa_r+0x31c>
 8005dac:	4b24      	ldr	r3, [pc, #144]	; (8005e40 <_dtoa_r+0x318>)
 8005dae:	4602      	mov	r2, r0
 8005db0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005db4:	e6d1      	b.n	8005b5a <_dtoa_r+0x32>
 8005db6:	2301      	movs	r3, #1
 8005db8:	e7de      	b.n	8005d78 <_dtoa_r+0x250>
 8005dba:	2300      	movs	r3, #0
 8005dbc:	9308      	str	r3, [sp, #32]
 8005dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dc0:	eb0a 0903 	add.w	r9, sl, r3
 8005dc4:	f109 0301 	add.w	r3, r9, #1
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	9301      	str	r3, [sp, #4]
 8005dcc:	bfb8      	it	lt
 8005dce:	2301      	movlt	r3, #1
 8005dd0:	e7dd      	b.n	8005d8e <_dtoa_r+0x266>
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e7f2      	b.n	8005dbc <_dtoa_r+0x294>
 8005dd6:	2501      	movs	r5, #1
 8005dd8:	2300      	movs	r3, #0
 8005dda:	9305      	str	r3, [sp, #20]
 8005ddc:	9508      	str	r5, [sp, #32]
 8005dde:	f04f 39ff 	mov.w	r9, #4294967295
 8005de2:	2200      	movs	r2, #0
 8005de4:	f8cd 9004 	str.w	r9, [sp, #4]
 8005de8:	2312      	movs	r3, #18
 8005dea:	9209      	str	r2, [sp, #36]	; 0x24
 8005dec:	e7cf      	b.n	8005d8e <_dtoa_r+0x266>
 8005dee:	2301      	movs	r3, #1
 8005df0:	9308      	str	r3, [sp, #32]
 8005df2:	e7f4      	b.n	8005dde <_dtoa_r+0x2b6>
 8005df4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005df8:	f8cd 9004 	str.w	r9, [sp, #4]
 8005dfc:	464b      	mov	r3, r9
 8005dfe:	e7c6      	b.n	8005d8e <_dtoa_r+0x266>
 8005e00:	3101      	adds	r1, #1
 8005e02:	6041      	str	r1, [r0, #4]
 8005e04:	0052      	lsls	r2, r2, #1
 8005e06:	e7c6      	b.n	8005d96 <_dtoa_r+0x26e>
 8005e08:	636f4361 	.word	0x636f4361
 8005e0c:	3fd287a7 	.word	0x3fd287a7
 8005e10:	8b60c8b3 	.word	0x8b60c8b3
 8005e14:	3fc68a28 	.word	0x3fc68a28
 8005e18:	509f79fb 	.word	0x509f79fb
 8005e1c:	3fd34413 	.word	0x3fd34413
 8005e20:	0800a7ad 	.word	0x0800a7ad
 8005e24:	0800a7c4 	.word	0x0800a7c4
 8005e28:	7ff00000 	.word	0x7ff00000
 8005e2c:	0800a7a9 	.word	0x0800a7a9
 8005e30:	0800a7a0 	.word	0x0800a7a0
 8005e34:	0800a77d 	.word	0x0800a77d
 8005e38:	3ff80000 	.word	0x3ff80000
 8005e3c:	0800a8c0 	.word	0x0800a8c0
 8005e40:	0800a823 	.word	0x0800a823
 8005e44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e46:	9a00      	ldr	r2, [sp, #0]
 8005e48:	601a      	str	r2, [r3, #0]
 8005e4a:	9b01      	ldr	r3, [sp, #4]
 8005e4c:	2b0e      	cmp	r3, #14
 8005e4e:	f200 80ad 	bhi.w	8005fac <_dtoa_r+0x484>
 8005e52:	2d00      	cmp	r5, #0
 8005e54:	f000 80aa 	beq.w	8005fac <_dtoa_r+0x484>
 8005e58:	f1ba 0f00 	cmp.w	sl, #0
 8005e5c:	dd36      	ble.n	8005ecc <_dtoa_r+0x3a4>
 8005e5e:	4ac3      	ldr	r2, [pc, #780]	; (800616c <_dtoa_r+0x644>)
 8005e60:	f00a 030f 	and.w	r3, sl, #15
 8005e64:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005e68:	ed93 7b00 	vldr	d7, [r3]
 8005e6c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005e70:	ea4f 172a 	mov.w	r7, sl, asr #4
 8005e74:	eeb0 8a47 	vmov.f32	s16, s14
 8005e78:	eef0 8a67 	vmov.f32	s17, s15
 8005e7c:	d016      	beq.n	8005eac <_dtoa_r+0x384>
 8005e7e:	4bbc      	ldr	r3, [pc, #752]	; (8006170 <_dtoa_r+0x648>)
 8005e80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005e84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005e88:	f7fa fce8 	bl	800085c <__aeabi_ddiv>
 8005e8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e90:	f007 070f 	and.w	r7, r7, #15
 8005e94:	2503      	movs	r5, #3
 8005e96:	4eb6      	ldr	r6, [pc, #728]	; (8006170 <_dtoa_r+0x648>)
 8005e98:	b957      	cbnz	r7, 8005eb0 <_dtoa_r+0x388>
 8005e9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e9e:	ec53 2b18 	vmov	r2, r3, d8
 8005ea2:	f7fa fcdb 	bl	800085c <__aeabi_ddiv>
 8005ea6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005eaa:	e029      	b.n	8005f00 <_dtoa_r+0x3d8>
 8005eac:	2502      	movs	r5, #2
 8005eae:	e7f2      	b.n	8005e96 <_dtoa_r+0x36e>
 8005eb0:	07f9      	lsls	r1, r7, #31
 8005eb2:	d508      	bpl.n	8005ec6 <_dtoa_r+0x39e>
 8005eb4:	ec51 0b18 	vmov	r0, r1, d8
 8005eb8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005ebc:	f7fa fba4 	bl	8000608 <__aeabi_dmul>
 8005ec0:	ec41 0b18 	vmov	d8, r0, r1
 8005ec4:	3501      	adds	r5, #1
 8005ec6:	107f      	asrs	r7, r7, #1
 8005ec8:	3608      	adds	r6, #8
 8005eca:	e7e5      	b.n	8005e98 <_dtoa_r+0x370>
 8005ecc:	f000 80a6 	beq.w	800601c <_dtoa_r+0x4f4>
 8005ed0:	f1ca 0600 	rsb	r6, sl, #0
 8005ed4:	4ba5      	ldr	r3, [pc, #660]	; (800616c <_dtoa_r+0x644>)
 8005ed6:	4fa6      	ldr	r7, [pc, #664]	; (8006170 <_dtoa_r+0x648>)
 8005ed8:	f006 020f 	and.w	r2, r6, #15
 8005edc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005ee8:	f7fa fb8e 	bl	8000608 <__aeabi_dmul>
 8005eec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ef0:	1136      	asrs	r6, r6, #4
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	2502      	movs	r5, #2
 8005ef6:	2e00      	cmp	r6, #0
 8005ef8:	f040 8085 	bne.w	8006006 <_dtoa_r+0x4de>
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d1d2      	bne.n	8005ea6 <_dtoa_r+0x37e>
 8005f00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	f000 808c 	beq.w	8006020 <_dtoa_r+0x4f8>
 8005f08:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005f0c:	4b99      	ldr	r3, [pc, #612]	; (8006174 <_dtoa_r+0x64c>)
 8005f0e:	2200      	movs	r2, #0
 8005f10:	4630      	mov	r0, r6
 8005f12:	4639      	mov	r1, r7
 8005f14:	f7fa fdea 	bl	8000aec <__aeabi_dcmplt>
 8005f18:	2800      	cmp	r0, #0
 8005f1a:	f000 8081 	beq.w	8006020 <_dtoa_r+0x4f8>
 8005f1e:	9b01      	ldr	r3, [sp, #4]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d07d      	beq.n	8006020 <_dtoa_r+0x4f8>
 8005f24:	f1b9 0f00 	cmp.w	r9, #0
 8005f28:	dd3c      	ble.n	8005fa4 <_dtoa_r+0x47c>
 8005f2a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005f2e:	9307      	str	r3, [sp, #28]
 8005f30:	2200      	movs	r2, #0
 8005f32:	4b91      	ldr	r3, [pc, #580]	; (8006178 <_dtoa_r+0x650>)
 8005f34:	4630      	mov	r0, r6
 8005f36:	4639      	mov	r1, r7
 8005f38:	f7fa fb66 	bl	8000608 <__aeabi_dmul>
 8005f3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f40:	3501      	adds	r5, #1
 8005f42:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005f46:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005f4a:	4628      	mov	r0, r5
 8005f4c:	f7fa faf2 	bl	8000534 <__aeabi_i2d>
 8005f50:	4632      	mov	r2, r6
 8005f52:	463b      	mov	r3, r7
 8005f54:	f7fa fb58 	bl	8000608 <__aeabi_dmul>
 8005f58:	4b88      	ldr	r3, [pc, #544]	; (800617c <_dtoa_r+0x654>)
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f7fa f99e 	bl	800029c <__adddf3>
 8005f60:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005f64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f68:	9303      	str	r3, [sp, #12]
 8005f6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d15c      	bne.n	800602a <_dtoa_r+0x502>
 8005f70:	4b83      	ldr	r3, [pc, #524]	; (8006180 <_dtoa_r+0x658>)
 8005f72:	2200      	movs	r2, #0
 8005f74:	4630      	mov	r0, r6
 8005f76:	4639      	mov	r1, r7
 8005f78:	f7fa f98e 	bl	8000298 <__aeabi_dsub>
 8005f7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005f80:	4606      	mov	r6, r0
 8005f82:	460f      	mov	r7, r1
 8005f84:	f7fa fdd0 	bl	8000b28 <__aeabi_dcmpgt>
 8005f88:	2800      	cmp	r0, #0
 8005f8a:	f040 8296 	bne.w	80064ba <_dtoa_r+0x992>
 8005f8e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005f92:	4630      	mov	r0, r6
 8005f94:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f98:	4639      	mov	r1, r7
 8005f9a:	f7fa fda7 	bl	8000aec <__aeabi_dcmplt>
 8005f9e:	2800      	cmp	r0, #0
 8005fa0:	f040 8288 	bne.w	80064b4 <_dtoa_r+0x98c>
 8005fa4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005fa8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005fac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	f2c0 8158 	blt.w	8006264 <_dtoa_r+0x73c>
 8005fb4:	f1ba 0f0e 	cmp.w	sl, #14
 8005fb8:	f300 8154 	bgt.w	8006264 <_dtoa_r+0x73c>
 8005fbc:	4b6b      	ldr	r3, [pc, #428]	; (800616c <_dtoa_r+0x644>)
 8005fbe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005fc2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005fc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	f280 80e3 	bge.w	8006194 <_dtoa_r+0x66c>
 8005fce:	9b01      	ldr	r3, [sp, #4]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	f300 80df 	bgt.w	8006194 <_dtoa_r+0x66c>
 8005fd6:	f040 826d 	bne.w	80064b4 <_dtoa_r+0x98c>
 8005fda:	4b69      	ldr	r3, [pc, #420]	; (8006180 <_dtoa_r+0x658>)
 8005fdc:	2200      	movs	r2, #0
 8005fde:	4640      	mov	r0, r8
 8005fe0:	4649      	mov	r1, r9
 8005fe2:	f7fa fb11 	bl	8000608 <__aeabi_dmul>
 8005fe6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005fea:	f7fa fd93 	bl	8000b14 <__aeabi_dcmpge>
 8005fee:	9e01      	ldr	r6, [sp, #4]
 8005ff0:	4637      	mov	r7, r6
 8005ff2:	2800      	cmp	r0, #0
 8005ff4:	f040 8243 	bne.w	800647e <_dtoa_r+0x956>
 8005ff8:	9d00      	ldr	r5, [sp, #0]
 8005ffa:	2331      	movs	r3, #49	; 0x31
 8005ffc:	f805 3b01 	strb.w	r3, [r5], #1
 8006000:	f10a 0a01 	add.w	sl, sl, #1
 8006004:	e23f      	b.n	8006486 <_dtoa_r+0x95e>
 8006006:	07f2      	lsls	r2, r6, #31
 8006008:	d505      	bpl.n	8006016 <_dtoa_r+0x4ee>
 800600a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800600e:	f7fa fafb 	bl	8000608 <__aeabi_dmul>
 8006012:	3501      	adds	r5, #1
 8006014:	2301      	movs	r3, #1
 8006016:	1076      	asrs	r6, r6, #1
 8006018:	3708      	adds	r7, #8
 800601a:	e76c      	b.n	8005ef6 <_dtoa_r+0x3ce>
 800601c:	2502      	movs	r5, #2
 800601e:	e76f      	b.n	8005f00 <_dtoa_r+0x3d8>
 8006020:	9b01      	ldr	r3, [sp, #4]
 8006022:	f8cd a01c 	str.w	sl, [sp, #28]
 8006026:	930c      	str	r3, [sp, #48]	; 0x30
 8006028:	e78d      	b.n	8005f46 <_dtoa_r+0x41e>
 800602a:	9900      	ldr	r1, [sp, #0]
 800602c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800602e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006030:	4b4e      	ldr	r3, [pc, #312]	; (800616c <_dtoa_r+0x644>)
 8006032:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006036:	4401      	add	r1, r0
 8006038:	9102      	str	r1, [sp, #8]
 800603a:	9908      	ldr	r1, [sp, #32]
 800603c:	eeb0 8a47 	vmov.f32	s16, s14
 8006040:	eef0 8a67 	vmov.f32	s17, s15
 8006044:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006048:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800604c:	2900      	cmp	r1, #0
 800604e:	d045      	beq.n	80060dc <_dtoa_r+0x5b4>
 8006050:	494c      	ldr	r1, [pc, #304]	; (8006184 <_dtoa_r+0x65c>)
 8006052:	2000      	movs	r0, #0
 8006054:	f7fa fc02 	bl	800085c <__aeabi_ddiv>
 8006058:	ec53 2b18 	vmov	r2, r3, d8
 800605c:	f7fa f91c 	bl	8000298 <__aeabi_dsub>
 8006060:	9d00      	ldr	r5, [sp, #0]
 8006062:	ec41 0b18 	vmov	d8, r0, r1
 8006066:	4639      	mov	r1, r7
 8006068:	4630      	mov	r0, r6
 800606a:	f7fa fd7d 	bl	8000b68 <__aeabi_d2iz>
 800606e:	900c      	str	r0, [sp, #48]	; 0x30
 8006070:	f7fa fa60 	bl	8000534 <__aeabi_i2d>
 8006074:	4602      	mov	r2, r0
 8006076:	460b      	mov	r3, r1
 8006078:	4630      	mov	r0, r6
 800607a:	4639      	mov	r1, r7
 800607c:	f7fa f90c 	bl	8000298 <__aeabi_dsub>
 8006080:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006082:	3330      	adds	r3, #48	; 0x30
 8006084:	f805 3b01 	strb.w	r3, [r5], #1
 8006088:	ec53 2b18 	vmov	r2, r3, d8
 800608c:	4606      	mov	r6, r0
 800608e:	460f      	mov	r7, r1
 8006090:	f7fa fd2c 	bl	8000aec <__aeabi_dcmplt>
 8006094:	2800      	cmp	r0, #0
 8006096:	d165      	bne.n	8006164 <_dtoa_r+0x63c>
 8006098:	4632      	mov	r2, r6
 800609a:	463b      	mov	r3, r7
 800609c:	4935      	ldr	r1, [pc, #212]	; (8006174 <_dtoa_r+0x64c>)
 800609e:	2000      	movs	r0, #0
 80060a0:	f7fa f8fa 	bl	8000298 <__aeabi_dsub>
 80060a4:	ec53 2b18 	vmov	r2, r3, d8
 80060a8:	f7fa fd20 	bl	8000aec <__aeabi_dcmplt>
 80060ac:	2800      	cmp	r0, #0
 80060ae:	f040 80b9 	bne.w	8006224 <_dtoa_r+0x6fc>
 80060b2:	9b02      	ldr	r3, [sp, #8]
 80060b4:	429d      	cmp	r5, r3
 80060b6:	f43f af75 	beq.w	8005fa4 <_dtoa_r+0x47c>
 80060ba:	4b2f      	ldr	r3, [pc, #188]	; (8006178 <_dtoa_r+0x650>)
 80060bc:	ec51 0b18 	vmov	r0, r1, d8
 80060c0:	2200      	movs	r2, #0
 80060c2:	f7fa faa1 	bl	8000608 <__aeabi_dmul>
 80060c6:	4b2c      	ldr	r3, [pc, #176]	; (8006178 <_dtoa_r+0x650>)
 80060c8:	ec41 0b18 	vmov	d8, r0, r1
 80060cc:	2200      	movs	r2, #0
 80060ce:	4630      	mov	r0, r6
 80060d0:	4639      	mov	r1, r7
 80060d2:	f7fa fa99 	bl	8000608 <__aeabi_dmul>
 80060d6:	4606      	mov	r6, r0
 80060d8:	460f      	mov	r7, r1
 80060da:	e7c4      	b.n	8006066 <_dtoa_r+0x53e>
 80060dc:	ec51 0b17 	vmov	r0, r1, d7
 80060e0:	f7fa fa92 	bl	8000608 <__aeabi_dmul>
 80060e4:	9b02      	ldr	r3, [sp, #8]
 80060e6:	9d00      	ldr	r5, [sp, #0]
 80060e8:	930c      	str	r3, [sp, #48]	; 0x30
 80060ea:	ec41 0b18 	vmov	d8, r0, r1
 80060ee:	4639      	mov	r1, r7
 80060f0:	4630      	mov	r0, r6
 80060f2:	f7fa fd39 	bl	8000b68 <__aeabi_d2iz>
 80060f6:	9011      	str	r0, [sp, #68]	; 0x44
 80060f8:	f7fa fa1c 	bl	8000534 <__aeabi_i2d>
 80060fc:	4602      	mov	r2, r0
 80060fe:	460b      	mov	r3, r1
 8006100:	4630      	mov	r0, r6
 8006102:	4639      	mov	r1, r7
 8006104:	f7fa f8c8 	bl	8000298 <__aeabi_dsub>
 8006108:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800610a:	3330      	adds	r3, #48	; 0x30
 800610c:	f805 3b01 	strb.w	r3, [r5], #1
 8006110:	9b02      	ldr	r3, [sp, #8]
 8006112:	429d      	cmp	r5, r3
 8006114:	4606      	mov	r6, r0
 8006116:	460f      	mov	r7, r1
 8006118:	f04f 0200 	mov.w	r2, #0
 800611c:	d134      	bne.n	8006188 <_dtoa_r+0x660>
 800611e:	4b19      	ldr	r3, [pc, #100]	; (8006184 <_dtoa_r+0x65c>)
 8006120:	ec51 0b18 	vmov	r0, r1, d8
 8006124:	f7fa f8ba 	bl	800029c <__adddf3>
 8006128:	4602      	mov	r2, r0
 800612a:	460b      	mov	r3, r1
 800612c:	4630      	mov	r0, r6
 800612e:	4639      	mov	r1, r7
 8006130:	f7fa fcfa 	bl	8000b28 <__aeabi_dcmpgt>
 8006134:	2800      	cmp	r0, #0
 8006136:	d175      	bne.n	8006224 <_dtoa_r+0x6fc>
 8006138:	ec53 2b18 	vmov	r2, r3, d8
 800613c:	4911      	ldr	r1, [pc, #68]	; (8006184 <_dtoa_r+0x65c>)
 800613e:	2000      	movs	r0, #0
 8006140:	f7fa f8aa 	bl	8000298 <__aeabi_dsub>
 8006144:	4602      	mov	r2, r0
 8006146:	460b      	mov	r3, r1
 8006148:	4630      	mov	r0, r6
 800614a:	4639      	mov	r1, r7
 800614c:	f7fa fcce 	bl	8000aec <__aeabi_dcmplt>
 8006150:	2800      	cmp	r0, #0
 8006152:	f43f af27 	beq.w	8005fa4 <_dtoa_r+0x47c>
 8006156:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006158:	1e6b      	subs	r3, r5, #1
 800615a:	930c      	str	r3, [sp, #48]	; 0x30
 800615c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006160:	2b30      	cmp	r3, #48	; 0x30
 8006162:	d0f8      	beq.n	8006156 <_dtoa_r+0x62e>
 8006164:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006168:	e04a      	b.n	8006200 <_dtoa_r+0x6d8>
 800616a:	bf00      	nop
 800616c:	0800a8c0 	.word	0x0800a8c0
 8006170:	0800a898 	.word	0x0800a898
 8006174:	3ff00000 	.word	0x3ff00000
 8006178:	40240000 	.word	0x40240000
 800617c:	401c0000 	.word	0x401c0000
 8006180:	40140000 	.word	0x40140000
 8006184:	3fe00000 	.word	0x3fe00000
 8006188:	4baf      	ldr	r3, [pc, #700]	; (8006448 <_dtoa_r+0x920>)
 800618a:	f7fa fa3d 	bl	8000608 <__aeabi_dmul>
 800618e:	4606      	mov	r6, r0
 8006190:	460f      	mov	r7, r1
 8006192:	e7ac      	b.n	80060ee <_dtoa_r+0x5c6>
 8006194:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006198:	9d00      	ldr	r5, [sp, #0]
 800619a:	4642      	mov	r2, r8
 800619c:	464b      	mov	r3, r9
 800619e:	4630      	mov	r0, r6
 80061a0:	4639      	mov	r1, r7
 80061a2:	f7fa fb5b 	bl	800085c <__aeabi_ddiv>
 80061a6:	f7fa fcdf 	bl	8000b68 <__aeabi_d2iz>
 80061aa:	9002      	str	r0, [sp, #8]
 80061ac:	f7fa f9c2 	bl	8000534 <__aeabi_i2d>
 80061b0:	4642      	mov	r2, r8
 80061b2:	464b      	mov	r3, r9
 80061b4:	f7fa fa28 	bl	8000608 <__aeabi_dmul>
 80061b8:	4602      	mov	r2, r0
 80061ba:	460b      	mov	r3, r1
 80061bc:	4630      	mov	r0, r6
 80061be:	4639      	mov	r1, r7
 80061c0:	f7fa f86a 	bl	8000298 <__aeabi_dsub>
 80061c4:	9e02      	ldr	r6, [sp, #8]
 80061c6:	9f01      	ldr	r7, [sp, #4]
 80061c8:	3630      	adds	r6, #48	; 0x30
 80061ca:	f805 6b01 	strb.w	r6, [r5], #1
 80061ce:	9e00      	ldr	r6, [sp, #0]
 80061d0:	1bae      	subs	r6, r5, r6
 80061d2:	42b7      	cmp	r7, r6
 80061d4:	4602      	mov	r2, r0
 80061d6:	460b      	mov	r3, r1
 80061d8:	d137      	bne.n	800624a <_dtoa_r+0x722>
 80061da:	f7fa f85f 	bl	800029c <__adddf3>
 80061de:	4642      	mov	r2, r8
 80061e0:	464b      	mov	r3, r9
 80061e2:	4606      	mov	r6, r0
 80061e4:	460f      	mov	r7, r1
 80061e6:	f7fa fc9f 	bl	8000b28 <__aeabi_dcmpgt>
 80061ea:	b9c8      	cbnz	r0, 8006220 <_dtoa_r+0x6f8>
 80061ec:	4642      	mov	r2, r8
 80061ee:	464b      	mov	r3, r9
 80061f0:	4630      	mov	r0, r6
 80061f2:	4639      	mov	r1, r7
 80061f4:	f7fa fc70 	bl	8000ad8 <__aeabi_dcmpeq>
 80061f8:	b110      	cbz	r0, 8006200 <_dtoa_r+0x6d8>
 80061fa:	9b02      	ldr	r3, [sp, #8]
 80061fc:	07d9      	lsls	r1, r3, #31
 80061fe:	d40f      	bmi.n	8006220 <_dtoa_r+0x6f8>
 8006200:	4620      	mov	r0, r4
 8006202:	4659      	mov	r1, fp
 8006204:	f000 fad6 	bl	80067b4 <_Bfree>
 8006208:	2300      	movs	r3, #0
 800620a:	702b      	strb	r3, [r5, #0]
 800620c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800620e:	f10a 0001 	add.w	r0, sl, #1
 8006212:	6018      	str	r0, [r3, #0]
 8006214:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006216:	2b00      	cmp	r3, #0
 8006218:	f43f acd8 	beq.w	8005bcc <_dtoa_r+0xa4>
 800621c:	601d      	str	r5, [r3, #0]
 800621e:	e4d5      	b.n	8005bcc <_dtoa_r+0xa4>
 8006220:	f8cd a01c 	str.w	sl, [sp, #28]
 8006224:	462b      	mov	r3, r5
 8006226:	461d      	mov	r5, r3
 8006228:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800622c:	2a39      	cmp	r2, #57	; 0x39
 800622e:	d108      	bne.n	8006242 <_dtoa_r+0x71a>
 8006230:	9a00      	ldr	r2, [sp, #0]
 8006232:	429a      	cmp	r2, r3
 8006234:	d1f7      	bne.n	8006226 <_dtoa_r+0x6fe>
 8006236:	9a07      	ldr	r2, [sp, #28]
 8006238:	9900      	ldr	r1, [sp, #0]
 800623a:	3201      	adds	r2, #1
 800623c:	9207      	str	r2, [sp, #28]
 800623e:	2230      	movs	r2, #48	; 0x30
 8006240:	700a      	strb	r2, [r1, #0]
 8006242:	781a      	ldrb	r2, [r3, #0]
 8006244:	3201      	adds	r2, #1
 8006246:	701a      	strb	r2, [r3, #0]
 8006248:	e78c      	b.n	8006164 <_dtoa_r+0x63c>
 800624a:	4b7f      	ldr	r3, [pc, #508]	; (8006448 <_dtoa_r+0x920>)
 800624c:	2200      	movs	r2, #0
 800624e:	f7fa f9db 	bl	8000608 <__aeabi_dmul>
 8006252:	2200      	movs	r2, #0
 8006254:	2300      	movs	r3, #0
 8006256:	4606      	mov	r6, r0
 8006258:	460f      	mov	r7, r1
 800625a:	f7fa fc3d 	bl	8000ad8 <__aeabi_dcmpeq>
 800625e:	2800      	cmp	r0, #0
 8006260:	d09b      	beq.n	800619a <_dtoa_r+0x672>
 8006262:	e7cd      	b.n	8006200 <_dtoa_r+0x6d8>
 8006264:	9a08      	ldr	r2, [sp, #32]
 8006266:	2a00      	cmp	r2, #0
 8006268:	f000 80c4 	beq.w	80063f4 <_dtoa_r+0x8cc>
 800626c:	9a05      	ldr	r2, [sp, #20]
 800626e:	2a01      	cmp	r2, #1
 8006270:	f300 80a8 	bgt.w	80063c4 <_dtoa_r+0x89c>
 8006274:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006276:	2a00      	cmp	r2, #0
 8006278:	f000 80a0 	beq.w	80063bc <_dtoa_r+0x894>
 800627c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006280:	9e06      	ldr	r6, [sp, #24]
 8006282:	4645      	mov	r5, r8
 8006284:	9a04      	ldr	r2, [sp, #16]
 8006286:	2101      	movs	r1, #1
 8006288:	441a      	add	r2, r3
 800628a:	4620      	mov	r0, r4
 800628c:	4498      	add	r8, r3
 800628e:	9204      	str	r2, [sp, #16]
 8006290:	f000 fb4c 	bl	800692c <__i2b>
 8006294:	4607      	mov	r7, r0
 8006296:	2d00      	cmp	r5, #0
 8006298:	dd0b      	ble.n	80062b2 <_dtoa_r+0x78a>
 800629a:	9b04      	ldr	r3, [sp, #16]
 800629c:	2b00      	cmp	r3, #0
 800629e:	dd08      	ble.n	80062b2 <_dtoa_r+0x78a>
 80062a0:	42ab      	cmp	r3, r5
 80062a2:	9a04      	ldr	r2, [sp, #16]
 80062a4:	bfa8      	it	ge
 80062a6:	462b      	movge	r3, r5
 80062a8:	eba8 0803 	sub.w	r8, r8, r3
 80062ac:	1aed      	subs	r5, r5, r3
 80062ae:	1ad3      	subs	r3, r2, r3
 80062b0:	9304      	str	r3, [sp, #16]
 80062b2:	9b06      	ldr	r3, [sp, #24]
 80062b4:	b1fb      	cbz	r3, 80062f6 <_dtoa_r+0x7ce>
 80062b6:	9b08      	ldr	r3, [sp, #32]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	f000 809f 	beq.w	80063fc <_dtoa_r+0x8d4>
 80062be:	2e00      	cmp	r6, #0
 80062c0:	dd11      	ble.n	80062e6 <_dtoa_r+0x7be>
 80062c2:	4639      	mov	r1, r7
 80062c4:	4632      	mov	r2, r6
 80062c6:	4620      	mov	r0, r4
 80062c8:	f000 fbec 	bl	8006aa4 <__pow5mult>
 80062cc:	465a      	mov	r2, fp
 80062ce:	4601      	mov	r1, r0
 80062d0:	4607      	mov	r7, r0
 80062d2:	4620      	mov	r0, r4
 80062d4:	f000 fb40 	bl	8006958 <__multiply>
 80062d8:	4659      	mov	r1, fp
 80062da:	9007      	str	r0, [sp, #28]
 80062dc:	4620      	mov	r0, r4
 80062de:	f000 fa69 	bl	80067b4 <_Bfree>
 80062e2:	9b07      	ldr	r3, [sp, #28]
 80062e4:	469b      	mov	fp, r3
 80062e6:	9b06      	ldr	r3, [sp, #24]
 80062e8:	1b9a      	subs	r2, r3, r6
 80062ea:	d004      	beq.n	80062f6 <_dtoa_r+0x7ce>
 80062ec:	4659      	mov	r1, fp
 80062ee:	4620      	mov	r0, r4
 80062f0:	f000 fbd8 	bl	8006aa4 <__pow5mult>
 80062f4:	4683      	mov	fp, r0
 80062f6:	2101      	movs	r1, #1
 80062f8:	4620      	mov	r0, r4
 80062fa:	f000 fb17 	bl	800692c <__i2b>
 80062fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006300:	2b00      	cmp	r3, #0
 8006302:	4606      	mov	r6, r0
 8006304:	dd7c      	ble.n	8006400 <_dtoa_r+0x8d8>
 8006306:	461a      	mov	r2, r3
 8006308:	4601      	mov	r1, r0
 800630a:	4620      	mov	r0, r4
 800630c:	f000 fbca 	bl	8006aa4 <__pow5mult>
 8006310:	9b05      	ldr	r3, [sp, #20]
 8006312:	2b01      	cmp	r3, #1
 8006314:	4606      	mov	r6, r0
 8006316:	dd76      	ble.n	8006406 <_dtoa_r+0x8de>
 8006318:	2300      	movs	r3, #0
 800631a:	9306      	str	r3, [sp, #24]
 800631c:	6933      	ldr	r3, [r6, #16]
 800631e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006322:	6918      	ldr	r0, [r3, #16]
 8006324:	f000 fab2 	bl	800688c <__hi0bits>
 8006328:	f1c0 0020 	rsb	r0, r0, #32
 800632c:	9b04      	ldr	r3, [sp, #16]
 800632e:	4418      	add	r0, r3
 8006330:	f010 001f 	ands.w	r0, r0, #31
 8006334:	f000 8086 	beq.w	8006444 <_dtoa_r+0x91c>
 8006338:	f1c0 0320 	rsb	r3, r0, #32
 800633c:	2b04      	cmp	r3, #4
 800633e:	dd7f      	ble.n	8006440 <_dtoa_r+0x918>
 8006340:	f1c0 001c 	rsb	r0, r0, #28
 8006344:	9b04      	ldr	r3, [sp, #16]
 8006346:	4403      	add	r3, r0
 8006348:	4480      	add	r8, r0
 800634a:	4405      	add	r5, r0
 800634c:	9304      	str	r3, [sp, #16]
 800634e:	f1b8 0f00 	cmp.w	r8, #0
 8006352:	dd05      	ble.n	8006360 <_dtoa_r+0x838>
 8006354:	4659      	mov	r1, fp
 8006356:	4642      	mov	r2, r8
 8006358:	4620      	mov	r0, r4
 800635a:	f000 fbfd 	bl	8006b58 <__lshift>
 800635e:	4683      	mov	fp, r0
 8006360:	9b04      	ldr	r3, [sp, #16]
 8006362:	2b00      	cmp	r3, #0
 8006364:	dd05      	ble.n	8006372 <_dtoa_r+0x84a>
 8006366:	4631      	mov	r1, r6
 8006368:	461a      	mov	r2, r3
 800636a:	4620      	mov	r0, r4
 800636c:	f000 fbf4 	bl	8006b58 <__lshift>
 8006370:	4606      	mov	r6, r0
 8006372:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006374:	2b00      	cmp	r3, #0
 8006376:	d069      	beq.n	800644c <_dtoa_r+0x924>
 8006378:	4631      	mov	r1, r6
 800637a:	4658      	mov	r0, fp
 800637c:	f000 fc58 	bl	8006c30 <__mcmp>
 8006380:	2800      	cmp	r0, #0
 8006382:	da63      	bge.n	800644c <_dtoa_r+0x924>
 8006384:	2300      	movs	r3, #0
 8006386:	4659      	mov	r1, fp
 8006388:	220a      	movs	r2, #10
 800638a:	4620      	mov	r0, r4
 800638c:	f000 fa34 	bl	80067f8 <__multadd>
 8006390:	9b08      	ldr	r3, [sp, #32]
 8006392:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006396:	4683      	mov	fp, r0
 8006398:	2b00      	cmp	r3, #0
 800639a:	f000 818f 	beq.w	80066bc <_dtoa_r+0xb94>
 800639e:	4639      	mov	r1, r7
 80063a0:	2300      	movs	r3, #0
 80063a2:	220a      	movs	r2, #10
 80063a4:	4620      	mov	r0, r4
 80063a6:	f000 fa27 	bl	80067f8 <__multadd>
 80063aa:	f1b9 0f00 	cmp.w	r9, #0
 80063ae:	4607      	mov	r7, r0
 80063b0:	f300 808e 	bgt.w	80064d0 <_dtoa_r+0x9a8>
 80063b4:	9b05      	ldr	r3, [sp, #20]
 80063b6:	2b02      	cmp	r3, #2
 80063b8:	dc50      	bgt.n	800645c <_dtoa_r+0x934>
 80063ba:	e089      	b.n	80064d0 <_dtoa_r+0x9a8>
 80063bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80063be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80063c2:	e75d      	b.n	8006280 <_dtoa_r+0x758>
 80063c4:	9b01      	ldr	r3, [sp, #4]
 80063c6:	1e5e      	subs	r6, r3, #1
 80063c8:	9b06      	ldr	r3, [sp, #24]
 80063ca:	42b3      	cmp	r3, r6
 80063cc:	bfbf      	itttt	lt
 80063ce:	9b06      	ldrlt	r3, [sp, #24]
 80063d0:	9606      	strlt	r6, [sp, #24]
 80063d2:	1af2      	sublt	r2, r6, r3
 80063d4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80063d6:	bfb6      	itet	lt
 80063d8:	189b      	addlt	r3, r3, r2
 80063da:	1b9e      	subge	r6, r3, r6
 80063dc:	930d      	strlt	r3, [sp, #52]	; 0x34
 80063de:	9b01      	ldr	r3, [sp, #4]
 80063e0:	bfb8      	it	lt
 80063e2:	2600      	movlt	r6, #0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	bfb5      	itete	lt
 80063e8:	eba8 0503 	sublt.w	r5, r8, r3
 80063ec:	9b01      	ldrge	r3, [sp, #4]
 80063ee:	2300      	movlt	r3, #0
 80063f0:	4645      	movge	r5, r8
 80063f2:	e747      	b.n	8006284 <_dtoa_r+0x75c>
 80063f4:	9e06      	ldr	r6, [sp, #24]
 80063f6:	9f08      	ldr	r7, [sp, #32]
 80063f8:	4645      	mov	r5, r8
 80063fa:	e74c      	b.n	8006296 <_dtoa_r+0x76e>
 80063fc:	9a06      	ldr	r2, [sp, #24]
 80063fe:	e775      	b.n	80062ec <_dtoa_r+0x7c4>
 8006400:	9b05      	ldr	r3, [sp, #20]
 8006402:	2b01      	cmp	r3, #1
 8006404:	dc18      	bgt.n	8006438 <_dtoa_r+0x910>
 8006406:	9b02      	ldr	r3, [sp, #8]
 8006408:	b9b3      	cbnz	r3, 8006438 <_dtoa_r+0x910>
 800640a:	9b03      	ldr	r3, [sp, #12]
 800640c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006410:	b9a3      	cbnz	r3, 800643c <_dtoa_r+0x914>
 8006412:	9b03      	ldr	r3, [sp, #12]
 8006414:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006418:	0d1b      	lsrs	r3, r3, #20
 800641a:	051b      	lsls	r3, r3, #20
 800641c:	b12b      	cbz	r3, 800642a <_dtoa_r+0x902>
 800641e:	9b04      	ldr	r3, [sp, #16]
 8006420:	3301      	adds	r3, #1
 8006422:	9304      	str	r3, [sp, #16]
 8006424:	f108 0801 	add.w	r8, r8, #1
 8006428:	2301      	movs	r3, #1
 800642a:	9306      	str	r3, [sp, #24]
 800642c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800642e:	2b00      	cmp	r3, #0
 8006430:	f47f af74 	bne.w	800631c <_dtoa_r+0x7f4>
 8006434:	2001      	movs	r0, #1
 8006436:	e779      	b.n	800632c <_dtoa_r+0x804>
 8006438:	2300      	movs	r3, #0
 800643a:	e7f6      	b.n	800642a <_dtoa_r+0x902>
 800643c:	9b02      	ldr	r3, [sp, #8]
 800643e:	e7f4      	b.n	800642a <_dtoa_r+0x902>
 8006440:	d085      	beq.n	800634e <_dtoa_r+0x826>
 8006442:	4618      	mov	r0, r3
 8006444:	301c      	adds	r0, #28
 8006446:	e77d      	b.n	8006344 <_dtoa_r+0x81c>
 8006448:	40240000 	.word	0x40240000
 800644c:	9b01      	ldr	r3, [sp, #4]
 800644e:	2b00      	cmp	r3, #0
 8006450:	dc38      	bgt.n	80064c4 <_dtoa_r+0x99c>
 8006452:	9b05      	ldr	r3, [sp, #20]
 8006454:	2b02      	cmp	r3, #2
 8006456:	dd35      	ble.n	80064c4 <_dtoa_r+0x99c>
 8006458:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800645c:	f1b9 0f00 	cmp.w	r9, #0
 8006460:	d10d      	bne.n	800647e <_dtoa_r+0x956>
 8006462:	4631      	mov	r1, r6
 8006464:	464b      	mov	r3, r9
 8006466:	2205      	movs	r2, #5
 8006468:	4620      	mov	r0, r4
 800646a:	f000 f9c5 	bl	80067f8 <__multadd>
 800646e:	4601      	mov	r1, r0
 8006470:	4606      	mov	r6, r0
 8006472:	4658      	mov	r0, fp
 8006474:	f000 fbdc 	bl	8006c30 <__mcmp>
 8006478:	2800      	cmp	r0, #0
 800647a:	f73f adbd 	bgt.w	8005ff8 <_dtoa_r+0x4d0>
 800647e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006480:	9d00      	ldr	r5, [sp, #0]
 8006482:	ea6f 0a03 	mvn.w	sl, r3
 8006486:	f04f 0800 	mov.w	r8, #0
 800648a:	4631      	mov	r1, r6
 800648c:	4620      	mov	r0, r4
 800648e:	f000 f991 	bl	80067b4 <_Bfree>
 8006492:	2f00      	cmp	r7, #0
 8006494:	f43f aeb4 	beq.w	8006200 <_dtoa_r+0x6d8>
 8006498:	f1b8 0f00 	cmp.w	r8, #0
 800649c:	d005      	beq.n	80064aa <_dtoa_r+0x982>
 800649e:	45b8      	cmp	r8, r7
 80064a0:	d003      	beq.n	80064aa <_dtoa_r+0x982>
 80064a2:	4641      	mov	r1, r8
 80064a4:	4620      	mov	r0, r4
 80064a6:	f000 f985 	bl	80067b4 <_Bfree>
 80064aa:	4639      	mov	r1, r7
 80064ac:	4620      	mov	r0, r4
 80064ae:	f000 f981 	bl	80067b4 <_Bfree>
 80064b2:	e6a5      	b.n	8006200 <_dtoa_r+0x6d8>
 80064b4:	2600      	movs	r6, #0
 80064b6:	4637      	mov	r7, r6
 80064b8:	e7e1      	b.n	800647e <_dtoa_r+0x956>
 80064ba:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80064bc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80064c0:	4637      	mov	r7, r6
 80064c2:	e599      	b.n	8005ff8 <_dtoa_r+0x4d0>
 80064c4:	9b08      	ldr	r3, [sp, #32]
 80064c6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	f000 80fd 	beq.w	80066ca <_dtoa_r+0xba2>
 80064d0:	2d00      	cmp	r5, #0
 80064d2:	dd05      	ble.n	80064e0 <_dtoa_r+0x9b8>
 80064d4:	4639      	mov	r1, r7
 80064d6:	462a      	mov	r2, r5
 80064d8:	4620      	mov	r0, r4
 80064da:	f000 fb3d 	bl	8006b58 <__lshift>
 80064de:	4607      	mov	r7, r0
 80064e0:	9b06      	ldr	r3, [sp, #24]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d05c      	beq.n	80065a0 <_dtoa_r+0xa78>
 80064e6:	6879      	ldr	r1, [r7, #4]
 80064e8:	4620      	mov	r0, r4
 80064ea:	f000 f923 	bl	8006734 <_Balloc>
 80064ee:	4605      	mov	r5, r0
 80064f0:	b928      	cbnz	r0, 80064fe <_dtoa_r+0x9d6>
 80064f2:	4b80      	ldr	r3, [pc, #512]	; (80066f4 <_dtoa_r+0xbcc>)
 80064f4:	4602      	mov	r2, r0
 80064f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80064fa:	f7ff bb2e 	b.w	8005b5a <_dtoa_r+0x32>
 80064fe:	693a      	ldr	r2, [r7, #16]
 8006500:	3202      	adds	r2, #2
 8006502:	0092      	lsls	r2, r2, #2
 8006504:	f107 010c 	add.w	r1, r7, #12
 8006508:	300c      	adds	r0, #12
 800650a:	f000 f905 	bl	8006718 <memcpy>
 800650e:	2201      	movs	r2, #1
 8006510:	4629      	mov	r1, r5
 8006512:	4620      	mov	r0, r4
 8006514:	f000 fb20 	bl	8006b58 <__lshift>
 8006518:	9b00      	ldr	r3, [sp, #0]
 800651a:	3301      	adds	r3, #1
 800651c:	9301      	str	r3, [sp, #4]
 800651e:	9b00      	ldr	r3, [sp, #0]
 8006520:	444b      	add	r3, r9
 8006522:	9307      	str	r3, [sp, #28]
 8006524:	9b02      	ldr	r3, [sp, #8]
 8006526:	f003 0301 	and.w	r3, r3, #1
 800652a:	46b8      	mov	r8, r7
 800652c:	9306      	str	r3, [sp, #24]
 800652e:	4607      	mov	r7, r0
 8006530:	9b01      	ldr	r3, [sp, #4]
 8006532:	4631      	mov	r1, r6
 8006534:	3b01      	subs	r3, #1
 8006536:	4658      	mov	r0, fp
 8006538:	9302      	str	r3, [sp, #8]
 800653a:	f7ff fa67 	bl	8005a0c <quorem>
 800653e:	4603      	mov	r3, r0
 8006540:	3330      	adds	r3, #48	; 0x30
 8006542:	9004      	str	r0, [sp, #16]
 8006544:	4641      	mov	r1, r8
 8006546:	4658      	mov	r0, fp
 8006548:	9308      	str	r3, [sp, #32]
 800654a:	f000 fb71 	bl	8006c30 <__mcmp>
 800654e:	463a      	mov	r2, r7
 8006550:	4681      	mov	r9, r0
 8006552:	4631      	mov	r1, r6
 8006554:	4620      	mov	r0, r4
 8006556:	f000 fb87 	bl	8006c68 <__mdiff>
 800655a:	68c2      	ldr	r2, [r0, #12]
 800655c:	9b08      	ldr	r3, [sp, #32]
 800655e:	4605      	mov	r5, r0
 8006560:	bb02      	cbnz	r2, 80065a4 <_dtoa_r+0xa7c>
 8006562:	4601      	mov	r1, r0
 8006564:	4658      	mov	r0, fp
 8006566:	f000 fb63 	bl	8006c30 <__mcmp>
 800656a:	9b08      	ldr	r3, [sp, #32]
 800656c:	4602      	mov	r2, r0
 800656e:	4629      	mov	r1, r5
 8006570:	4620      	mov	r0, r4
 8006572:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006576:	f000 f91d 	bl	80067b4 <_Bfree>
 800657a:	9b05      	ldr	r3, [sp, #20]
 800657c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800657e:	9d01      	ldr	r5, [sp, #4]
 8006580:	ea43 0102 	orr.w	r1, r3, r2
 8006584:	9b06      	ldr	r3, [sp, #24]
 8006586:	430b      	orrs	r3, r1
 8006588:	9b08      	ldr	r3, [sp, #32]
 800658a:	d10d      	bne.n	80065a8 <_dtoa_r+0xa80>
 800658c:	2b39      	cmp	r3, #57	; 0x39
 800658e:	d029      	beq.n	80065e4 <_dtoa_r+0xabc>
 8006590:	f1b9 0f00 	cmp.w	r9, #0
 8006594:	dd01      	ble.n	800659a <_dtoa_r+0xa72>
 8006596:	9b04      	ldr	r3, [sp, #16]
 8006598:	3331      	adds	r3, #49	; 0x31
 800659a:	9a02      	ldr	r2, [sp, #8]
 800659c:	7013      	strb	r3, [r2, #0]
 800659e:	e774      	b.n	800648a <_dtoa_r+0x962>
 80065a0:	4638      	mov	r0, r7
 80065a2:	e7b9      	b.n	8006518 <_dtoa_r+0x9f0>
 80065a4:	2201      	movs	r2, #1
 80065a6:	e7e2      	b.n	800656e <_dtoa_r+0xa46>
 80065a8:	f1b9 0f00 	cmp.w	r9, #0
 80065ac:	db06      	blt.n	80065bc <_dtoa_r+0xa94>
 80065ae:	9905      	ldr	r1, [sp, #20]
 80065b0:	ea41 0909 	orr.w	r9, r1, r9
 80065b4:	9906      	ldr	r1, [sp, #24]
 80065b6:	ea59 0101 	orrs.w	r1, r9, r1
 80065ba:	d120      	bne.n	80065fe <_dtoa_r+0xad6>
 80065bc:	2a00      	cmp	r2, #0
 80065be:	ddec      	ble.n	800659a <_dtoa_r+0xa72>
 80065c0:	4659      	mov	r1, fp
 80065c2:	2201      	movs	r2, #1
 80065c4:	4620      	mov	r0, r4
 80065c6:	9301      	str	r3, [sp, #4]
 80065c8:	f000 fac6 	bl	8006b58 <__lshift>
 80065cc:	4631      	mov	r1, r6
 80065ce:	4683      	mov	fp, r0
 80065d0:	f000 fb2e 	bl	8006c30 <__mcmp>
 80065d4:	2800      	cmp	r0, #0
 80065d6:	9b01      	ldr	r3, [sp, #4]
 80065d8:	dc02      	bgt.n	80065e0 <_dtoa_r+0xab8>
 80065da:	d1de      	bne.n	800659a <_dtoa_r+0xa72>
 80065dc:	07da      	lsls	r2, r3, #31
 80065de:	d5dc      	bpl.n	800659a <_dtoa_r+0xa72>
 80065e0:	2b39      	cmp	r3, #57	; 0x39
 80065e2:	d1d8      	bne.n	8006596 <_dtoa_r+0xa6e>
 80065e4:	9a02      	ldr	r2, [sp, #8]
 80065e6:	2339      	movs	r3, #57	; 0x39
 80065e8:	7013      	strb	r3, [r2, #0]
 80065ea:	462b      	mov	r3, r5
 80065ec:	461d      	mov	r5, r3
 80065ee:	3b01      	subs	r3, #1
 80065f0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80065f4:	2a39      	cmp	r2, #57	; 0x39
 80065f6:	d050      	beq.n	800669a <_dtoa_r+0xb72>
 80065f8:	3201      	adds	r2, #1
 80065fa:	701a      	strb	r2, [r3, #0]
 80065fc:	e745      	b.n	800648a <_dtoa_r+0x962>
 80065fe:	2a00      	cmp	r2, #0
 8006600:	dd03      	ble.n	800660a <_dtoa_r+0xae2>
 8006602:	2b39      	cmp	r3, #57	; 0x39
 8006604:	d0ee      	beq.n	80065e4 <_dtoa_r+0xabc>
 8006606:	3301      	adds	r3, #1
 8006608:	e7c7      	b.n	800659a <_dtoa_r+0xa72>
 800660a:	9a01      	ldr	r2, [sp, #4]
 800660c:	9907      	ldr	r1, [sp, #28]
 800660e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006612:	428a      	cmp	r2, r1
 8006614:	d02a      	beq.n	800666c <_dtoa_r+0xb44>
 8006616:	4659      	mov	r1, fp
 8006618:	2300      	movs	r3, #0
 800661a:	220a      	movs	r2, #10
 800661c:	4620      	mov	r0, r4
 800661e:	f000 f8eb 	bl	80067f8 <__multadd>
 8006622:	45b8      	cmp	r8, r7
 8006624:	4683      	mov	fp, r0
 8006626:	f04f 0300 	mov.w	r3, #0
 800662a:	f04f 020a 	mov.w	r2, #10
 800662e:	4641      	mov	r1, r8
 8006630:	4620      	mov	r0, r4
 8006632:	d107      	bne.n	8006644 <_dtoa_r+0xb1c>
 8006634:	f000 f8e0 	bl	80067f8 <__multadd>
 8006638:	4680      	mov	r8, r0
 800663a:	4607      	mov	r7, r0
 800663c:	9b01      	ldr	r3, [sp, #4]
 800663e:	3301      	adds	r3, #1
 8006640:	9301      	str	r3, [sp, #4]
 8006642:	e775      	b.n	8006530 <_dtoa_r+0xa08>
 8006644:	f000 f8d8 	bl	80067f8 <__multadd>
 8006648:	4639      	mov	r1, r7
 800664a:	4680      	mov	r8, r0
 800664c:	2300      	movs	r3, #0
 800664e:	220a      	movs	r2, #10
 8006650:	4620      	mov	r0, r4
 8006652:	f000 f8d1 	bl	80067f8 <__multadd>
 8006656:	4607      	mov	r7, r0
 8006658:	e7f0      	b.n	800663c <_dtoa_r+0xb14>
 800665a:	f1b9 0f00 	cmp.w	r9, #0
 800665e:	9a00      	ldr	r2, [sp, #0]
 8006660:	bfcc      	ite	gt
 8006662:	464d      	movgt	r5, r9
 8006664:	2501      	movle	r5, #1
 8006666:	4415      	add	r5, r2
 8006668:	f04f 0800 	mov.w	r8, #0
 800666c:	4659      	mov	r1, fp
 800666e:	2201      	movs	r2, #1
 8006670:	4620      	mov	r0, r4
 8006672:	9301      	str	r3, [sp, #4]
 8006674:	f000 fa70 	bl	8006b58 <__lshift>
 8006678:	4631      	mov	r1, r6
 800667a:	4683      	mov	fp, r0
 800667c:	f000 fad8 	bl	8006c30 <__mcmp>
 8006680:	2800      	cmp	r0, #0
 8006682:	dcb2      	bgt.n	80065ea <_dtoa_r+0xac2>
 8006684:	d102      	bne.n	800668c <_dtoa_r+0xb64>
 8006686:	9b01      	ldr	r3, [sp, #4]
 8006688:	07db      	lsls	r3, r3, #31
 800668a:	d4ae      	bmi.n	80065ea <_dtoa_r+0xac2>
 800668c:	462b      	mov	r3, r5
 800668e:	461d      	mov	r5, r3
 8006690:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006694:	2a30      	cmp	r2, #48	; 0x30
 8006696:	d0fa      	beq.n	800668e <_dtoa_r+0xb66>
 8006698:	e6f7      	b.n	800648a <_dtoa_r+0x962>
 800669a:	9a00      	ldr	r2, [sp, #0]
 800669c:	429a      	cmp	r2, r3
 800669e:	d1a5      	bne.n	80065ec <_dtoa_r+0xac4>
 80066a0:	f10a 0a01 	add.w	sl, sl, #1
 80066a4:	2331      	movs	r3, #49	; 0x31
 80066a6:	e779      	b.n	800659c <_dtoa_r+0xa74>
 80066a8:	4b13      	ldr	r3, [pc, #76]	; (80066f8 <_dtoa_r+0xbd0>)
 80066aa:	f7ff baaf 	b.w	8005c0c <_dtoa_r+0xe4>
 80066ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	f47f aa86 	bne.w	8005bc2 <_dtoa_r+0x9a>
 80066b6:	4b11      	ldr	r3, [pc, #68]	; (80066fc <_dtoa_r+0xbd4>)
 80066b8:	f7ff baa8 	b.w	8005c0c <_dtoa_r+0xe4>
 80066bc:	f1b9 0f00 	cmp.w	r9, #0
 80066c0:	dc03      	bgt.n	80066ca <_dtoa_r+0xba2>
 80066c2:	9b05      	ldr	r3, [sp, #20]
 80066c4:	2b02      	cmp	r3, #2
 80066c6:	f73f aec9 	bgt.w	800645c <_dtoa_r+0x934>
 80066ca:	9d00      	ldr	r5, [sp, #0]
 80066cc:	4631      	mov	r1, r6
 80066ce:	4658      	mov	r0, fp
 80066d0:	f7ff f99c 	bl	8005a0c <quorem>
 80066d4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80066d8:	f805 3b01 	strb.w	r3, [r5], #1
 80066dc:	9a00      	ldr	r2, [sp, #0]
 80066de:	1aaa      	subs	r2, r5, r2
 80066e0:	4591      	cmp	r9, r2
 80066e2:	ddba      	ble.n	800665a <_dtoa_r+0xb32>
 80066e4:	4659      	mov	r1, fp
 80066e6:	2300      	movs	r3, #0
 80066e8:	220a      	movs	r2, #10
 80066ea:	4620      	mov	r0, r4
 80066ec:	f000 f884 	bl	80067f8 <__multadd>
 80066f0:	4683      	mov	fp, r0
 80066f2:	e7eb      	b.n	80066cc <_dtoa_r+0xba4>
 80066f4:	0800a823 	.word	0x0800a823
 80066f8:	0800a77c 	.word	0x0800a77c
 80066fc:	0800a7a0 	.word	0x0800a7a0

08006700 <_localeconv_r>:
 8006700:	4800      	ldr	r0, [pc, #0]	; (8006704 <_localeconv_r+0x4>)
 8006702:	4770      	bx	lr
 8006704:	20000178 	.word	0x20000178

08006708 <malloc>:
 8006708:	4b02      	ldr	r3, [pc, #8]	; (8006714 <malloc+0xc>)
 800670a:	4601      	mov	r1, r0
 800670c:	6818      	ldr	r0, [r3, #0]
 800670e:	f000 bbef 	b.w	8006ef0 <_malloc_r>
 8006712:	bf00      	nop
 8006714:	20000024 	.word	0x20000024

08006718 <memcpy>:
 8006718:	440a      	add	r2, r1
 800671a:	4291      	cmp	r1, r2
 800671c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006720:	d100      	bne.n	8006724 <memcpy+0xc>
 8006722:	4770      	bx	lr
 8006724:	b510      	push	{r4, lr}
 8006726:	f811 4b01 	ldrb.w	r4, [r1], #1
 800672a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800672e:	4291      	cmp	r1, r2
 8006730:	d1f9      	bne.n	8006726 <memcpy+0xe>
 8006732:	bd10      	pop	{r4, pc}

08006734 <_Balloc>:
 8006734:	b570      	push	{r4, r5, r6, lr}
 8006736:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006738:	4604      	mov	r4, r0
 800673a:	460d      	mov	r5, r1
 800673c:	b976      	cbnz	r6, 800675c <_Balloc+0x28>
 800673e:	2010      	movs	r0, #16
 8006740:	f7ff ffe2 	bl	8006708 <malloc>
 8006744:	4602      	mov	r2, r0
 8006746:	6260      	str	r0, [r4, #36]	; 0x24
 8006748:	b920      	cbnz	r0, 8006754 <_Balloc+0x20>
 800674a:	4b18      	ldr	r3, [pc, #96]	; (80067ac <_Balloc+0x78>)
 800674c:	4818      	ldr	r0, [pc, #96]	; (80067b0 <_Balloc+0x7c>)
 800674e:	2166      	movs	r1, #102	; 0x66
 8006750:	f000 fd94 	bl	800727c <__assert_func>
 8006754:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006758:	6006      	str	r6, [r0, #0]
 800675a:	60c6      	str	r6, [r0, #12]
 800675c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800675e:	68f3      	ldr	r3, [r6, #12]
 8006760:	b183      	cbz	r3, 8006784 <_Balloc+0x50>
 8006762:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800676a:	b9b8      	cbnz	r0, 800679c <_Balloc+0x68>
 800676c:	2101      	movs	r1, #1
 800676e:	fa01 f605 	lsl.w	r6, r1, r5
 8006772:	1d72      	adds	r2, r6, #5
 8006774:	0092      	lsls	r2, r2, #2
 8006776:	4620      	mov	r0, r4
 8006778:	f000 fb5a 	bl	8006e30 <_calloc_r>
 800677c:	b160      	cbz	r0, 8006798 <_Balloc+0x64>
 800677e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006782:	e00e      	b.n	80067a2 <_Balloc+0x6e>
 8006784:	2221      	movs	r2, #33	; 0x21
 8006786:	2104      	movs	r1, #4
 8006788:	4620      	mov	r0, r4
 800678a:	f000 fb51 	bl	8006e30 <_calloc_r>
 800678e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006790:	60f0      	str	r0, [r6, #12]
 8006792:	68db      	ldr	r3, [r3, #12]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d1e4      	bne.n	8006762 <_Balloc+0x2e>
 8006798:	2000      	movs	r0, #0
 800679a:	bd70      	pop	{r4, r5, r6, pc}
 800679c:	6802      	ldr	r2, [r0, #0]
 800679e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80067a2:	2300      	movs	r3, #0
 80067a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80067a8:	e7f7      	b.n	800679a <_Balloc+0x66>
 80067aa:	bf00      	nop
 80067ac:	0800a7ad 	.word	0x0800a7ad
 80067b0:	0800a834 	.word	0x0800a834

080067b4 <_Bfree>:
 80067b4:	b570      	push	{r4, r5, r6, lr}
 80067b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80067b8:	4605      	mov	r5, r0
 80067ba:	460c      	mov	r4, r1
 80067bc:	b976      	cbnz	r6, 80067dc <_Bfree+0x28>
 80067be:	2010      	movs	r0, #16
 80067c0:	f7ff ffa2 	bl	8006708 <malloc>
 80067c4:	4602      	mov	r2, r0
 80067c6:	6268      	str	r0, [r5, #36]	; 0x24
 80067c8:	b920      	cbnz	r0, 80067d4 <_Bfree+0x20>
 80067ca:	4b09      	ldr	r3, [pc, #36]	; (80067f0 <_Bfree+0x3c>)
 80067cc:	4809      	ldr	r0, [pc, #36]	; (80067f4 <_Bfree+0x40>)
 80067ce:	218a      	movs	r1, #138	; 0x8a
 80067d0:	f000 fd54 	bl	800727c <__assert_func>
 80067d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80067d8:	6006      	str	r6, [r0, #0]
 80067da:	60c6      	str	r6, [r0, #12]
 80067dc:	b13c      	cbz	r4, 80067ee <_Bfree+0x3a>
 80067de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80067e0:	6862      	ldr	r2, [r4, #4]
 80067e2:	68db      	ldr	r3, [r3, #12]
 80067e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80067e8:	6021      	str	r1, [r4, #0]
 80067ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80067ee:	bd70      	pop	{r4, r5, r6, pc}
 80067f0:	0800a7ad 	.word	0x0800a7ad
 80067f4:	0800a834 	.word	0x0800a834

080067f8 <__multadd>:
 80067f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067fc:	690e      	ldr	r6, [r1, #16]
 80067fe:	4607      	mov	r7, r0
 8006800:	4698      	mov	r8, r3
 8006802:	460c      	mov	r4, r1
 8006804:	f101 0014 	add.w	r0, r1, #20
 8006808:	2300      	movs	r3, #0
 800680a:	6805      	ldr	r5, [r0, #0]
 800680c:	b2a9      	uxth	r1, r5
 800680e:	fb02 8101 	mla	r1, r2, r1, r8
 8006812:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006816:	0c2d      	lsrs	r5, r5, #16
 8006818:	fb02 c505 	mla	r5, r2, r5, ip
 800681c:	b289      	uxth	r1, r1
 800681e:	3301      	adds	r3, #1
 8006820:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006824:	429e      	cmp	r6, r3
 8006826:	f840 1b04 	str.w	r1, [r0], #4
 800682a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800682e:	dcec      	bgt.n	800680a <__multadd+0x12>
 8006830:	f1b8 0f00 	cmp.w	r8, #0
 8006834:	d022      	beq.n	800687c <__multadd+0x84>
 8006836:	68a3      	ldr	r3, [r4, #8]
 8006838:	42b3      	cmp	r3, r6
 800683a:	dc19      	bgt.n	8006870 <__multadd+0x78>
 800683c:	6861      	ldr	r1, [r4, #4]
 800683e:	4638      	mov	r0, r7
 8006840:	3101      	adds	r1, #1
 8006842:	f7ff ff77 	bl	8006734 <_Balloc>
 8006846:	4605      	mov	r5, r0
 8006848:	b928      	cbnz	r0, 8006856 <__multadd+0x5e>
 800684a:	4602      	mov	r2, r0
 800684c:	4b0d      	ldr	r3, [pc, #52]	; (8006884 <__multadd+0x8c>)
 800684e:	480e      	ldr	r0, [pc, #56]	; (8006888 <__multadd+0x90>)
 8006850:	21b5      	movs	r1, #181	; 0xb5
 8006852:	f000 fd13 	bl	800727c <__assert_func>
 8006856:	6922      	ldr	r2, [r4, #16]
 8006858:	3202      	adds	r2, #2
 800685a:	f104 010c 	add.w	r1, r4, #12
 800685e:	0092      	lsls	r2, r2, #2
 8006860:	300c      	adds	r0, #12
 8006862:	f7ff ff59 	bl	8006718 <memcpy>
 8006866:	4621      	mov	r1, r4
 8006868:	4638      	mov	r0, r7
 800686a:	f7ff ffa3 	bl	80067b4 <_Bfree>
 800686e:	462c      	mov	r4, r5
 8006870:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006874:	3601      	adds	r6, #1
 8006876:	f8c3 8014 	str.w	r8, [r3, #20]
 800687a:	6126      	str	r6, [r4, #16]
 800687c:	4620      	mov	r0, r4
 800687e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006882:	bf00      	nop
 8006884:	0800a823 	.word	0x0800a823
 8006888:	0800a834 	.word	0x0800a834

0800688c <__hi0bits>:
 800688c:	0c03      	lsrs	r3, r0, #16
 800688e:	041b      	lsls	r3, r3, #16
 8006890:	b9d3      	cbnz	r3, 80068c8 <__hi0bits+0x3c>
 8006892:	0400      	lsls	r0, r0, #16
 8006894:	2310      	movs	r3, #16
 8006896:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800689a:	bf04      	itt	eq
 800689c:	0200      	lsleq	r0, r0, #8
 800689e:	3308      	addeq	r3, #8
 80068a0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80068a4:	bf04      	itt	eq
 80068a6:	0100      	lsleq	r0, r0, #4
 80068a8:	3304      	addeq	r3, #4
 80068aa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80068ae:	bf04      	itt	eq
 80068b0:	0080      	lsleq	r0, r0, #2
 80068b2:	3302      	addeq	r3, #2
 80068b4:	2800      	cmp	r0, #0
 80068b6:	db05      	blt.n	80068c4 <__hi0bits+0x38>
 80068b8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80068bc:	f103 0301 	add.w	r3, r3, #1
 80068c0:	bf08      	it	eq
 80068c2:	2320      	moveq	r3, #32
 80068c4:	4618      	mov	r0, r3
 80068c6:	4770      	bx	lr
 80068c8:	2300      	movs	r3, #0
 80068ca:	e7e4      	b.n	8006896 <__hi0bits+0xa>

080068cc <__lo0bits>:
 80068cc:	6803      	ldr	r3, [r0, #0]
 80068ce:	f013 0207 	ands.w	r2, r3, #7
 80068d2:	4601      	mov	r1, r0
 80068d4:	d00b      	beq.n	80068ee <__lo0bits+0x22>
 80068d6:	07da      	lsls	r2, r3, #31
 80068d8:	d424      	bmi.n	8006924 <__lo0bits+0x58>
 80068da:	0798      	lsls	r0, r3, #30
 80068dc:	bf49      	itett	mi
 80068de:	085b      	lsrmi	r3, r3, #1
 80068e0:	089b      	lsrpl	r3, r3, #2
 80068e2:	2001      	movmi	r0, #1
 80068e4:	600b      	strmi	r3, [r1, #0]
 80068e6:	bf5c      	itt	pl
 80068e8:	600b      	strpl	r3, [r1, #0]
 80068ea:	2002      	movpl	r0, #2
 80068ec:	4770      	bx	lr
 80068ee:	b298      	uxth	r0, r3
 80068f0:	b9b0      	cbnz	r0, 8006920 <__lo0bits+0x54>
 80068f2:	0c1b      	lsrs	r3, r3, #16
 80068f4:	2010      	movs	r0, #16
 80068f6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80068fa:	bf04      	itt	eq
 80068fc:	0a1b      	lsreq	r3, r3, #8
 80068fe:	3008      	addeq	r0, #8
 8006900:	071a      	lsls	r2, r3, #28
 8006902:	bf04      	itt	eq
 8006904:	091b      	lsreq	r3, r3, #4
 8006906:	3004      	addeq	r0, #4
 8006908:	079a      	lsls	r2, r3, #30
 800690a:	bf04      	itt	eq
 800690c:	089b      	lsreq	r3, r3, #2
 800690e:	3002      	addeq	r0, #2
 8006910:	07da      	lsls	r2, r3, #31
 8006912:	d403      	bmi.n	800691c <__lo0bits+0x50>
 8006914:	085b      	lsrs	r3, r3, #1
 8006916:	f100 0001 	add.w	r0, r0, #1
 800691a:	d005      	beq.n	8006928 <__lo0bits+0x5c>
 800691c:	600b      	str	r3, [r1, #0]
 800691e:	4770      	bx	lr
 8006920:	4610      	mov	r0, r2
 8006922:	e7e8      	b.n	80068f6 <__lo0bits+0x2a>
 8006924:	2000      	movs	r0, #0
 8006926:	4770      	bx	lr
 8006928:	2020      	movs	r0, #32
 800692a:	4770      	bx	lr

0800692c <__i2b>:
 800692c:	b510      	push	{r4, lr}
 800692e:	460c      	mov	r4, r1
 8006930:	2101      	movs	r1, #1
 8006932:	f7ff feff 	bl	8006734 <_Balloc>
 8006936:	4602      	mov	r2, r0
 8006938:	b928      	cbnz	r0, 8006946 <__i2b+0x1a>
 800693a:	4b05      	ldr	r3, [pc, #20]	; (8006950 <__i2b+0x24>)
 800693c:	4805      	ldr	r0, [pc, #20]	; (8006954 <__i2b+0x28>)
 800693e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006942:	f000 fc9b 	bl	800727c <__assert_func>
 8006946:	2301      	movs	r3, #1
 8006948:	6144      	str	r4, [r0, #20]
 800694a:	6103      	str	r3, [r0, #16]
 800694c:	bd10      	pop	{r4, pc}
 800694e:	bf00      	nop
 8006950:	0800a823 	.word	0x0800a823
 8006954:	0800a834 	.word	0x0800a834

08006958 <__multiply>:
 8006958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800695c:	4614      	mov	r4, r2
 800695e:	690a      	ldr	r2, [r1, #16]
 8006960:	6923      	ldr	r3, [r4, #16]
 8006962:	429a      	cmp	r2, r3
 8006964:	bfb8      	it	lt
 8006966:	460b      	movlt	r3, r1
 8006968:	460d      	mov	r5, r1
 800696a:	bfbc      	itt	lt
 800696c:	4625      	movlt	r5, r4
 800696e:	461c      	movlt	r4, r3
 8006970:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006974:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006978:	68ab      	ldr	r3, [r5, #8]
 800697a:	6869      	ldr	r1, [r5, #4]
 800697c:	eb0a 0709 	add.w	r7, sl, r9
 8006980:	42bb      	cmp	r3, r7
 8006982:	b085      	sub	sp, #20
 8006984:	bfb8      	it	lt
 8006986:	3101      	addlt	r1, #1
 8006988:	f7ff fed4 	bl	8006734 <_Balloc>
 800698c:	b930      	cbnz	r0, 800699c <__multiply+0x44>
 800698e:	4602      	mov	r2, r0
 8006990:	4b42      	ldr	r3, [pc, #264]	; (8006a9c <__multiply+0x144>)
 8006992:	4843      	ldr	r0, [pc, #268]	; (8006aa0 <__multiply+0x148>)
 8006994:	f240 115d 	movw	r1, #349	; 0x15d
 8006998:	f000 fc70 	bl	800727c <__assert_func>
 800699c:	f100 0614 	add.w	r6, r0, #20
 80069a0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80069a4:	4633      	mov	r3, r6
 80069a6:	2200      	movs	r2, #0
 80069a8:	4543      	cmp	r3, r8
 80069aa:	d31e      	bcc.n	80069ea <__multiply+0x92>
 80069ac:	f105 0c14 	add.w	ip, r5, #20
 80069b0:	f104 0314 	add.w	r3, r4, #20
 80069b4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80069b8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80069bc:	9202      	str	r2, [sp, #8]
 80069be:	ebac 0205 	sub.w	r2, ip, r5
 80069c2:	3a15      	subs	r2, #21
 80069c4:	f022 0203 	bic.w	r2, r2, #3
 80069c8:	3204      	adds	r2, #4
 80069ca:	f105 0115 	add.w	r1, r5, #21
 80069ce:	458c      	cmp	ip, r1
 80069d0:	bf38      	it	cc
 80069d2:	2204      	movcc	r2, #4
 80069d4:	9201      	str	r2, [sp, #4]
 80069d6:	9a02      	ldr	r2, [sp, #8]
 80069d8:	9303      	str	r3, [sp, #12]
 80069da:	429a      	cmp	r2, r3
 80069dc:	d808      	bhi.n	80069f0 <__multiply+0x98>
 80069de:	2f00      	cmp	r7, #0
 80069e0:	dc55      	bgt.n	8006a8e <__multiply+0x136>
 80069e2:	6107      	str	r7, [r0, #16]
 80069e4:	b005      	add	sp, #20
 80069e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069ea:	f843 2b04 	str.w	r2, [r3], #4
 80069ee:	e7db      	b.n	80069a8 <__multiply+0x50>
 80069f0:	f8b3 a000 	ldrh.w	sl, [r3]
 80069f4:	f1ba 0f00 	cmp.w	sl, #0
 80069f8:	d020      	beq.n	8006a3c <__multiply+0xe4>
 80069fa:	f105 0e14 	add.w	lr, r5, #20
 80069fe:	46b1      	mov	r9, r6
 8006a00:	2200      	movs	r2, #0
 8006a02:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006a06:	f8d9 b000 	ldr.w	fp, [r9]
 8006a0a:	b2a1      	uxth	r1, r4
 8006a0c:	fa1f fb8b 	uxth.w	fp, fp
 8006a10:	fb0a b101 	mla	r1, sl, r1, fp
 8006a14:	4411      	add	r1, r2
 8006a16:	f8d9 2000 	ldr.w	r2, [r9]
 8006a1a:	0c24      	lsrs	r4, r4, #16
 8006a1c:	0c12      	lsrs	r2, r2, #16
 8006a1e:	fb0a 2404 	mla	r4, sl, r4, r2
 8006a22:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006a26:	b289      	uxth	r1, r1
 8006a28:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006a2c:	45f4      	cmp	ip, lr
 8006a2e:	f849 1b04 	str.w	r1, [r9], #4
 8006a32:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006a36:	d8e4      	bhi.n	8006a02 <__multiply+0xaa>
 8006a38:	9901      	ldr	r1, [sp, #4]
 8006a3a:	5072      	str	r2, [r6, r1]
 8006a3c:	9a03      	ldr	r2, [sp, #12]
 8006a3e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006a42:	3304      	adds	r3, #4
 8006a44:	f1b9 0f00 	cmp.w	r9, #0
 8006a48:	d01f      	beq.n	8006a8a <__multiply+0x132>
 8006a4a:	6834      	ldr	r4, [r6, #0]
 8006a4c:	f105 0114 	add.w	r1, r5, #20
 8006a50:	46b6      	mov	lr, r6
 8006a52:	f04f 0a00 	mov.w	sl, #0
 8006a56:	880a      	ldrh	r2, [r1, #0]
 8006a58:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006a5c:	fb09 b202 	mla	r2, r9, r2, fp
 8006a60:	4492      	add	sl, r2
 8006a62:	b2a4      	uxth	r4, r4
 8006a64:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006a68:	f84e 4b04 	str.w	r4, [lr], #4
 8006a6c:	f851 4b04 	ldr.w	r4, [r1], #4
 8006a70:	f8be 2000 	ldrh.w	r2, [lr]
 8006a74:	0c24      	lsrs	r4, r4, #16
 8006a76:	fb09 2404 	mla	r4, r9, r4, r2
 8006a7a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006a7e:	458c      	cmp	ip, r1
 8006a80:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006a84:	d8e7      	bhi.n	8006a56 <__multiply+0xfe>
 8006a86:	9a01      	ldr	r2, [sp, #4]
 8006a88:	50b4      	str	r4, [r6, r2]
 8006a8a:	3604      	adds	r6, #4
 8006a8c:	e7a3      	b.n	80069d6 <__multiply+0x7e>
 8006a8e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1a5      	bne.n	80069e2 <__multiply+0x8a>
 8006a96:	3f01      	subs	r7, #1
 8006a98:	e7a1      	b.n	80069de <__multiply+0x86>
 8006a9a:	bf00      	nop
 8006a9c:	0800a823 	.word	0x0800a823
 8006aa0:	0800a834 	.word	0x0800a834

08006aa4 <__pow5mult>:
 8006aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006aa8:	4615      	mov	r5, r2
 8006aaa:	f012 0203 	ands.w	r2, r2, #3
 8006aae:	4606      	mov	r6, r0
 8006ab0:	460f      	mov	r7, r1
 8006ab2:	d007      	beq.n	8006ac4 <__pow5mult+0x20>
 8006ab4:	4c25      	ldr	r4, [pc, #148]	; (8006b4c <__pow5mult+0xa8>)
 8006ab6:	3a01      	subs	r2, #1
 8006ab8:	2300      	movs	r3, #0
 8006aba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006abe:	f7ff fe9b 	bl	80067f8 <__multadd>
 8006ac2:	4607      	mov	r7, r0
 8006ac4:	10ad      	asrs	r5, r5, #2
 8006ac6:	d03d      	beq.n	8006b44 <__pow5mult+0xa0>
 8006ac8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006aca:	b97c      	cbnz	r4, 8006aec <__pow5mult+0x48>
 8006acc:	2010      	movs	r0, #16
 8006ace:	f7ff fe1b 	bl	8006708 <malloc>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	6270      	str	r0, [r6, #36]	; 0x24
 8006ad6:	b928      	cbnz	r0, 8006ae4 <__pow5mult+0x40>
 8006ad8:	4b1d      	ldr	r3, [pc, #116]	; (8006b50 <__pow5mult+0xac>)
 8006ada:	481e      	ldr	r0, [pc, #120]	; (8006b54 <__pow5mult+0xb0>)
 8006adc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006ae0:	f000 fbcc 	bl	800727c <__assert_func>
 8006ae4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006ae8:	6004      	str	r4, [r0, #0]
 8006aea:	60c4      	str	r4, [r0, #12]
 8006aec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006af0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006af4:	b94c      	cbnz	r4, 8006b0a <__pow5mult+0x66>
 8006af6:	f240 2171 	movw	r1, #625	; 0x271
 8006afa:	4630      	mov	r0, r6
 8006afc:	f7ff ff16 	bl	800692c <__i2b>
 8006b00:	2300      	movs	r3, #0
 8006b02:	f8c8 0008 	str.w	r0, [r8, #8]
 8006b06:	4604      	mov	r4, r0
 8006b08:	6003      	str	r3, [r0, #0]
 8006b0a:	f04f 0900 	mov.w	r9, #0
 8006b0e:	07eb      	lsls	r3, r5, #31
 8006b10:	d50a      	bpl.n	8006b28 <__pow5mult+0x84>
 8006b12:	4639      	mov	r1, r7
 8006b14:	4622      	mov	r2, r4
 8006b16:	4630      	mov	r0, r6
 8006b18:	f7ff ff1e 	bl	8006958 <__multiply>
 8006b1c:	4639      	mov	r1, r7
 8006b1e:	4680      	mov	r8, r0
 8006b20:	4630      	mov	r0, r6
 8006b22:	f7ff fe47 	bl	80067b4 <_Bfree>
 8006b26:	4647      	mov	r7, r8
 8006b28:	106d      	asrs	r5, r5, #1
 8006b2a:	d00b      	beq.n	8006b44 <__pow5mult+0xa0>
 8006b2c:	6820      	ldr	r0, [r4, #0]
 8006b2e:	b938      	cbnz	r0, 8006b40 <__pow5mult+0x9c>
 8006b30:	4622      	mov	r2, r4
 8006b32:	4621      	mov	r1, r4
 8006b34:	4630      	mov	r0, r6
 8006b36:	f7ff ff0f 	bl	8006958 <__multiply>
 8006b3a:	6020      	str	r0, [r4, #0]
 8006b3c:	f8c0 9000 	str.w	r9, [r0]
 8006b40:	4604      	mov	r4, r0
 8006b42:	e7e4      	b.n	8006b0e <__pow5mult+0x6a>
 8006b44:	4638      	mov	r0, r7
 8006b46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b4a:	bf00      	nop
 8006b4c:	0800a988 	.word	0x0800a988
 8006b50:	0800a7ad 	.word	0x0800a7ad
 8006b54:	0800a834 	.word	0x0800a834

08006b58 <__lshift>:
 8006b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b5c:	460c      	mov	r4, r1
 8006b5e:	6849      	ldr	r1, [r1, #4]
 8006b60:	6923      	ldr	r3, [r4, #16]
 8006b62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006b66:	68a3      	ldr	r3, [r4, #8]
 8006b68:	4607      	mov	r7, r0
 8006b6a:	4691      	mov	r9, r2
 8006b6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006b70:	f108 0601 	add.w	r6, r8, #1
 8006b74:	42b3      	cmp	r3, r6
 8006b76:	db0b      	blt.n	8006b90 <__lshift+0x38>
 8006b78:	4638      	mov	r0, r7
 8006b7a:	f7ff fddb 	bl	8006734 <_Balloc>
 8006b7e:	4605      	mov	r5, r0
 8006b80:	b948      	cbnz	r0, 8006b96 <__lshift+0x3e>
 8006b82:	4602      	mov	r2, r0
 8006b84:	4b28      	ldr	r3, [pc, #160]	; (8006c28 <__lshift+0xd0>)
 8006b86:	4829      	ldr	r0, [pc, #164]	; (8006c2c <__lshift+0xd4>)
 8006b88:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006b8c:	f000 fb76 	bl	800727c <__assert_func>
 8006b90:	3101      	adds	r1, #1
 8006b92:	005b      	lsls	r3, r3, #1
 8006b94:	e7ee      	b.n	8006b74 <__lshift+0x1c>
 8006b96:	2300      	movs	r3, #0
 8006b98:	f100 0114 	add.w	r1, r0, #20
 8006b9c:	f100 0210 	add.w	r2, r0, #16
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	4553      	cmp	r3, sl
 8006ba4:	db33      	blt.n	8006c0e <__lshift+0xb6>
 8006ba6:	6920      	ldr	r0, [r4, #16]
 8006ba8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006bac:	f104 0314 	add.w	r3, r4, #20
 8006bb0:	f019 091f 	ands.w	r9, r9, #31
 8006bb4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006bb8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006bbc:	d02b      	beq.n	8006c16 <__lshift+0xbe>
 8006bbe:	f1c9 0e20 	rsb	lr, r9, #32
 8006bc2:	468a      	mov	sl, r1
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	6818      	ldr	r0, [r3, #0]
 8006bc8:	fa00 f009 	lsl.w	r0, r0, r9
 8006bcc:	4302      	orrs	r2, r0
 8006bce:	f84a 2b04 	str.w	r2, [sl], #4
 8006bd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bd6:	459c      	cmp	ip, r3
 8006bd8:	fa22 f20e 	lsr.w	r2, r2, lr
 8006bdc:	d8f3      	bhi.n	8006bc6 <__lshift+0x6e>
 8006bde:	ebac 0304 	sub.w	r3, ip, r4
 8006be2:	3b15      	subs	r3, #21
 8006be4:	f023 0303 	bic.w	r3, r3, #3
 8006be8:	3304      	adds	r3, #4
 8006bea:	f104 0015 	add.w	r0, r4, #21
 8006bee:	4584      	cmp	ip, r0
 8006bf0:	bf38      	it	cc
 8006bf2:	2304      	movcc	r3, #4
 8006bf4:	50ca      	str	r2, [r1, r3]
 8006bf6:	b10a      	cbz	r2, 8006bfc <__lshift+0xa4>
 8006bf8:	f108 0602 	add.w	r6, r8, #2
 8006bfc:	3e01      	subs	r6, #1
 8006bfe:	4638      	mov	r0, r7
 8006c00:	612e      	str	r6, [r5, #16]
 8006c02:	4621      	mov	r1, r4
 8006c04:	f7ff fdd6 	bl	80067b4 <_Bfree>
 8006c08:	4628      	mov	r0, r5
 8006c0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c0e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006c12:	3301      	adds	r3, #1
 8006c14:	e7c5      	b.n	8006ba2 <__lshift+0x4a>
 8006c16:	3904      	subs	r1, #4
 8006c18:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c1c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006c20:	459c      	cmp	ip, r3
 8006c22:	d8f9      	bhi.n	8006c18 <__lshift+0xc0>
 8006c24:	e7ea      	b.n	8006bfc <__lshift+0xa4>
 8006c26:	bf00      	nop
 8006c28:	0800a823 	.word	0x0800a823
 8006c2c:	0800a834 	.word	0x0800a834

08006c30 <__mcmp>:
 8006c30:	b530      	push	{r4, r5, lr}
 8006c32:	6902      	ldr	r2, [r0, #16]
 8006c34:	690c      	ldr	r4, [r1, #16]
 8006c36:	1b12      	subs	r2, r2, r4
 8006c38:	d10e      	bne.n	8006c58 <__mcmp+0x28>
 8006c3a:	f100 0314 	add.w	r3, r0, #20
 8006c3e:	3114      	adds	r1, #20
 8006c40:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006c44:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006c48:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006c4c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006c50:	42a5      	cmp	r5, r4
 8006c52:	d003      	beq.n	8006c5c <__mcmp+0x2c>
 8006c54:	d305      	bcc.n	8006c62 <__mcmp+0x32>
 8006c56:	2201      	movs	r2, #1
 8006c58:	4610      	mov	r0, r2
 8006c5a:	bd30      	pop	{r4, r5, pc}
 8006c5c:	4283      	cmp	r3, r0
 8006c5e:	d3f3      	bcc.n	8006c48 <__mcmp+0x18>
 8006c60:	e7fa      	b.n	8006c58 <__mcmp+0x28>
 8006c62:	f04f 32ff 	mov.w	r2, #4294967295
 8006c66:	e7f7      	b.n	8006c58 <__mcmp+0x28>

08006c68 <__mdiff>:
 8006c68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c6c:	460c      	mov	r4, r1
 8006c6e:	4606      	mov	r6, r0
 8006c70:	4611      	mov	r1, r2
 8006c72:	4620      	mov	r0, r4
 8006c74:	4617      	mov	r7, r2
 8006c76:	f7ff ffdb 	bl	8006c30 <__mcmp>
 8006c7a:	1e05      	subs	r5, r0, #0
 8006c7c:	d110      	bne.n	8006ca0 <__mdiff+0x38>
 8006c7e:	4629      	mov	r1, r5
 8006c80:	4630      	mov	r0, r6
 8006c82:	f7ff fd57 	bl	8006734 <_Balloc>
 8006c86:	b930      	cbnz	r0, 8006c96 <__mdiff+0x2e>
 8006c88:	4b39      	ldr	r3, [pc, #228]	; (8006d70 <__mdiff+0x108>)
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	f240 2132 	movw	r1, #562	; 0x232
 8006c90:	4838      	ldr	r0, [pc, #224]	; (8006d74 <__mdiff+0x10c>)
 8006c92:	f000 faf3 	bl	800727c <__assert_func>
 8006c96:	2301      	movs	r3, #1
 8006c98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006c9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ca0:	bfa4      	itt	ge
 8006ca2:	463b      	movge	r3, r7
 8006ca4:	4627      	movge	r7, r4
 8006ca6:	4630      	mov	r0, r6
 8006ca8:	6879      	ldr	r1, [r7, #4]
 8006caa:	bfa6      	itte	ge
 8006cac:	461c      	movge	r4, r3
 8006cae:	2500      	movge	r5, #0
 8006cb0:	2501      	movlt	r5, #1
 8006cb2:	f7ff fd3f 	bl	8006734 <_Balloc>
 8006cb6:	b920      	cbnz	r0, 8006cc2 <__mdiff+0x5a>
 8006cb8:	4b2d      	ldr	r3, [pc, #180]	; (8006d70 <__mdiff+0x108>)
 8006cba:	4602      	mov	r2, r0
 8006cbc:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006cc0:	e7e6      	b.n	8006c90 <__mdiff+0x28>
 8006cc2:	693e      	ldr	r6, [r7, #16]
 8006cc4:	60c5      	str	r5, [r0, #12]
 8006cc6:	6925      	ldr	r5, [r4, #16]
 8006cc8:	f107 0114 	add.w	r1, r7, #20
 8006ccc:	f104 0914 	add.w	r9, r4, #20
 8006cd0:	f100 0e14 	add.w	lr, r0, #20
 8006cd4:	f107 0210 	add.w	r2, r7, #16
 8006cd8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006cdc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006ce0:	46f2      	mov	sl, lr
 8006ce2:	2700      	movs	r7, #0
 8006ce4:	f859 3b04 	ldr.w	r3, [r9], #4
 8006ce8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006cec:	fa1f f883 	uxth.w	r8, r3
 8006cf0:	fa17 f78b 	uxtah	r7, r7, fp
 8006cf4:	0c1b      	lsrs	r3, r3, #16
 8006cf6:	eba7 0808 	sub.w	r8, r7, r8
 8006cfa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006cfe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006d02:	fa1f f888 	uxth.w	r8, r8
 8006d06:	141f      	asrs	r7, r3, #16
 8006d08:	454d      	cmp	r5, r9
 8006d0a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006d0e:	f84a 3b04 	str.w	r3, [sl], #4
 8006d12:	d8e7      	bhi.n	8006ce4 <__mdiff+0x7c>
 8006d14:	1b2b      	subs	r3, r5, r4
 8006d16:	3b15      	subs	r3, #21
 8006d18:	f023 0303 	bic.w	r3, r3, #3
 8006d1c:	3304      	adds	r3, #4
 8006d1e:	3415      	adds	r4, #21
 8006d20:	42a5      	cmp	r5, r4
 8006d22:	bf38      	it	cc
 8006d24:	2304      	movcc	r3, #4
 8006d26:	4419      	add	r1, r3
 8006d28:	4473      	add	r3, lr
 8006d2a:	469e      	mov	lr, r3
 8006d2c:	460d      	mov	r5, r1
 8006d2e:	4565      	cmp	r5, ip
 8006d30:	d30e      	bcc.n	8006d50 <__mdiff+0xe8>
 8006d32:	f10c 0203 	add.w	r2, ip, #3
 8006d36:	1a52      	subs	r2, r2, r1
 8006d38:	f022 0203 	bic.w	r2, r2, #3
 8006d3c:	3903      	subs	r1, #3
 8006d3e:	458c      	cmp	ip, r1
 8006d40:	bf38      	it	cc
 8006d42:	2200      	movcc	r2, #0
 8006d44:	441a      	add	r2, r3
 8006d46:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006d4a:	b17b      	cbz	r3, 8006d6c <__mdiff+0x104>
 8006d4c:	6106      	str	r6, [r0, #16]
 8006d4e:	e7a5      	b.n	8006c9c <__mdiff+0x34>
 8006d50:	f855 8b04 	ldr.w	r8, [r5], #4
 8006d54:	fa17 f488 	uxtah	r4, r7, r8
 8006d58:	1422      	asrs	r2, r4, #16
 8006d5a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8006d5e:	b2a4      	uxth	r4, r4
 8006d60:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006d64:	f84e 4b04 	str.w	r4, [lr], #4
 8006d68:	1417      	asrs	r7, r2, #16
 8006d6a:	e7e0      	b.n	8006d2e <__mdiff+0xc6>
 8006d6c:	3e01      	subs	r6, #1
 8006d6e:	e7ea      	b.n	8006d46 <__mdiff+0xde>
 8006d70:	0800a823 	.word	0x0800a823
 8006d74:	0800a834 	.word	0x0800a834

08006d78 <__d2b>:
 8006d78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006d7c:	4689      	mov	r9, r1
 8006d7e:	2101      	movs	r1, #1
 8006d80:	ec57 6b10 	vmov	r6, r7, d0
 8006d84:	4690      	mov	r8, r2
 8006d86:	f7ff fcd5 	bl	8006734 <_Balloc>
 8006d8a:	4604      	mov	r4, r0
 8006d8c:	b930      	cbnz	r0, 8006d9c <__d2b+0x24>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	4b25      	ldr	r3, [pc, #148]	; (8006e28 <__d2b+0xb0>)
 8006d92:	4826      	ldr	r0, [pc, #152]	; (8006e2c <__d2b+0xb4>)
 8006d94:	f240 310a 	movw	r1, #778	; 0x30a
 8006d98:	f000 fa70 	bl	800727c <__assert_func>
 8006d9c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006da0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006da4:	bb35      	cbnz	r5, 8006df4 <__d2b+0x7c>
 8006da6:	2e00      	cmp	r6, #0
 8006da8:	9301      	str	r3, [sp, #4]
 8006daa:	d028      	beq.n	8006dfe <__d2b+0x86>
 8006dac:	4668      	mov	r0, sp
 8006dae:	9600      	str	r6, [sp, #0]
 8006db0:	f7ff fd8c 	bl	80068cc <__lo0bits>
 8006db4:	9900      	ldr	r1, [sp, #0]
 8006db6:	b300      	cbz	r0, 8006dfa <__d2b+0x82>
 8006db8:	9a01      	ldr	r2, [sp, #4]
 8006dba:	f1c0 0320 	rsb	r3, r0, #32
 8006dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006dc2:	430b      	orrs	r3, r1
 8006dc4:	40c2      	lsrs	r2, r0
 8006dc6:	6163      	str	r3, [r4, #20]
 8006dc8:	9201      	str	r2, [sp, #4]
 8006dca:	9b01      	ldr	r3, [sp, #4]
 8006dcc:	61a3      	str	r3, [r4, #24]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	bf14      	ite	ne
 8006dd2:	2202      	movne	r2, #2
 8006dd4:	2201      	moveq	r2, #1
 8006dd6:	6122      	str	r2, [r4, #16]
 8006dd8:	b1d5      	cbz	r5, 8006e10 <__d2b+0x98>
 8006dda:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006dde:	4405      	add	r5, r0
 8006de0:	f8c9 5000 	str.w	r5, [r9]
 8006de4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006de8:	f8c8 0000 	str.w	r0, [r8]
 8006dec:	4620      	mov	r0, r4
 8006dee:	b003      	add	sp, #12
 8006df0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006df4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006df8:	e7d5      	b.n	8006da6 <__d2b+0x2e>
 8006dfa:	6161      	str	r1, [r4, #20]
 8006dfc:	e7e5      	b.n	8006dca <__d2b+0x52>
 8006dfe:	a801      	add	r0, sp, #4
 8006e00:	f7ff fd64 	bl	80068cc <__lo0bits>
 8006e04:	9b01      	ldr	r3, [sp, #4]
 8006e06:	6163      	str	r3, [r4, #20]
 8006e08:	2201      	movs	r2, #1
 8006e0a:	6122      	str	r2, [r4, #16]
 8006e0c:	3020      	adds	r0, #32
 8006e0e:	e7e3      	b.n	8006dd8 <__d2b+0x60>
 8006e10:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006e14:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006e18:	f8c9 0000 	str.w	r0, [r9]
 8006e1c:	6918      	ldr	r0, [r3, #16]
 8006e1e:	f7ff fd35 	bl	800688c <__hi0bits>
 8006e22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006e26:	e7df      	b.n	8006de8 <__d2b+0x70>
 8006e28:	0800a823 	.word	0x0800a823
 8006e2c:	0800a834 	.word	0x0800a834

08006e30 <_calloc_r>:
 8006e30:	b513      	push	{r0, r1, r4, lr}
 8006e32:	434a      	muls	r2, r1
 8006e34:	4611      	mov	r1, r2
 8006e36:	9201      	str	r2, [sp, #4]
 8006e38:	f000 f85a 	bl	8006ef0 <_malloc_r>
 8006e3c:	4604      	mov	r4, r0
 8006e3e:	b118      	cbz	r0, 8006e48 <_calloc_r+0x18>
 8006e40:	9a01      	ldr	r2, [sp, #4]
 8006e42:	2100      	movs	r1, #0
 8006e44:	f7fe f950 	bl	80050e8 <memset>
 8006e48:	4620      	mov	r0, r4
 8006e4a:	b002      	add	sp, #8
 8006e4c:	bd10      	pop	{r4, pc}
	...

08006e50 <_free_r>:
 8006e50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006e52:	2900      	cmp	r1, #0
 8006e54:	d048      	beq.n	8006ee8 <_free_r+0x98>
 8006e56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e5a:	9001      	str	r0, [sp, #4]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	f1a1 0404 	sub.w	r4, r1, #4
 8006e62:	bfb8      	it	lt
 8006e64:	18e4      	addlt	r4, r4, r3
 8006e66:	f000 fa65 	bl	8007334 <__malloc_lock>
 8006e6a:	4a20      	ldr	r2, [pc, #128]	; (8006eec <_free_r+0x9c>)
 8006e6c:	9801      	ldr	r0, [sp, #4]
 8006e6e:	6813      	ldr	r3, [r2, #0]
 8006e70:	4615      	mov	r5, r2
 8006e72:	b933      	cbnz	r3, 8006e82 <_free_r+0x32>
 8006e74:	6063      	str	r3, [r4, #4]
 8006e76:	6014      	str	r4, [r2, #0]
 8006e78:	b003      	add	sp, #12
 8006e7a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e7e:	f000 ba5f 	b.w	8007340 <__malloc_unlock>
 8006e82:	42a3      	cmp	r3, r4
 8006e84:	d90b      	bls.n	8006e9e <_free_r+0x4e>
 8006e86:	6821      	ldr	r1, [r4, #0]
 8006e88:	1862      	adds	r2, r4, r1
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	bf04      	itt	eq
 8006e8e:	681a      	ldreq	r2, [r3, #0]
 8006e90:	685b      	ldreq	r3, [r3, #4]
 8006e92:	6063      	str	r3, [r4, #4]
 8006e94:	bf04      	itt	eq
 8006e96:	1852      	addeq	r2, r2, r1
 8006e98:	6022      	streq	r2, [r4, #0]
 8006e9a:	602c      	str	r4, [r5, #0]
 8006e9c:	e7ec      	b.n	8006e78 <_free_r+0x28>
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	b10b      	cbz	r3, 8006ea8 <_free_r+0x58>
 8006ea4:	42a3      	cmp	r3, r4
 8006ea6:	d9fa      	bls.n	8006e9e <_free_r+0x4e>
 8006ea8:	6811      	ldr	r1, [r2, #0]
 8006eaa:	1855      	adds	r5, r2, r1
 8006eac:	42a5      	cmp	r5, r4
 8006eae:	d10b      	bne.n	8006ec8 <_free_r+0x78>
 8006eb0:	6824      	ldr	r4, [r4, #0]
 8006eb2:	4421      	add	r1, r4
 8006eb4:	1854      	adds	r4, r2, r1
 8006eb6:	42a3      	cmp	r3, r4
 8006eb8:	6011      	str	r1, [r2, #0]
 8006eba:	d1dd      	bne.n	8006e78 <_free_r+0x28>
 8006ebc:	681c      	ldr	r4, [r3, #0]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	6053      	str	r3, [r2, #4]
 8006ec2:	4421      	add	r1, r4
 8006ec4:	6011      	str	r1, [r2, #0]
 8006ec6:	e7d7      	b.n	8006e78 <_free_r+0x28>
 8006ec8:	d902      	bls.n	8006ed0 <_free_r+0x80>
 8006eca:	230c      	movs	r3, #12
 8006ecc:	6003      	str	r3, [r0, #0]
 8006ece:	e7d3      	b.n	8006e78 <_free_r+0x28>
 8006ed0:	6825      	ldr	r5, [r4, #0]
 8006ed2:	1961      	adds	r1, r4, r5
 8006ed4:	428b      	cmp	r3, r1
 8006ed6:	bf04      	itt	eq
 8006ed8:	6819      	ldreq	r1, [r3, #0]
 8006eda:	685b      	ldreq	r3, [r3, #4]
 8006edc:	6063      	str	r3, [r4, #4]
 8006ede:	bf04      	itt	eq
 8006ee0:	1949      	addeq	r1, r1, r5
 8006ee2:	6021      	streq	r1, [r4, #0]
 8006ee4:	6054      	str	r4, [r2, #4]
 8006ee6:	e7c7      	b.n	8006e78 <_free_r+0x28>
 8006ee8:	b003      	add	sp, #12
 8006eea:	bd30      	pop	{r4, r5, pc}
 8006eec:	20000238 	.word	0x20000238

08006ef0 <_malloc_r>:
 8006ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ef2:	1ccd      	adds	r5, r1, #3
 8006ef4:	f025 0503 	bic.w	r5, r5, #3
 8006ef8:	3508      	adds	r5, #8
 8006efa:	2d0c      	cmp	r5, #12
 8006efc:	bf38      	it	cc
 8006efe:	250c      	movcc	r5, #12
 8006f00:	2d00      	cmp	r5, #0
 8006f02:	4606      	mov	r6, r0
 8006f04:	db01      	blt.n	8006f0a <_malloc_r+0x1a>
 8006f06:	42a9      	cmp	r1, r5
 8006f08:	d903      	bls.n	8006f12 <_malloc_r+0x22>
 8006f0a:	230c      	movs	r3, #12
 8006f0c:	6033      	str	r3, [r6, #0]
 8006f0e:	2000      	movs	r0, #0
 8006f10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f12:	f000 fa0f 	bl	8007334 <__malloc_lock>
 8006f16:	4921      	ldr	r1, [pc, #132]	; (8006f9c <_malloc_r+0xac>)
 8006f18:	680a      	ldr	r2, [r1, #0]
 8006f1a:	4614      	mov	r4, r2
 8006f1c:	b99c      	cbnz	r4, 8006f46 <_malloc_r+0x56>
 8006f1e:	4f20      	ldr	r7, [pc, #128]	; (8006fa0 <_malloc_r+0xb0>)
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	b923      	cbnz	r3, 8006f2e <_malloc_r+0x3e>
 8006f24:	4621      	mov	r1, r4
 8006f26:	4630      	mov	r0, r6
 8006f28:	f000 f998 	bl	800725c <_sbrk_r>
 8006f2c:	6038      	str	r0, [r7, #0]
 8006f2e:	4629      	mov	r1, r5
 8006f30:	4630      	mov	r0, r6
 8006f32:	f000 f993 	bl	800725c <_sbrk_r>
 8006f36:	1c43      	adds	r3, r0, #1
 8006f38:	d123      	bne.n	8006f82 <_malloc_r+0x92>
 8006f3a:	230c      	movs	r3, #12
 8006f3c:	6033      	str	r3, [r6, #0]
 8006f3e:	4630      	mov	r0, r6
 8006f40:	f000 f9fe 	bl	8007340 <__malloc_unlock>
 8006f44:	e7e3      	b.n	8006f0e <_malloc_r+0x1e>
 8006f46:	6823      	ldr	r3, [r4, #0]
 8006f48:	1b5b      	subs	r3, r3, r5
 8006f4a:	d417      	bmi.n	8006f7c <_malloc_r+0x8c>
 8006f4c:	2b0b      	cmp	r3, #11
 8006f4e:	d903      	bls.n	8006f58 <_malloc_r+0x68>
 8006f50:	6023      	str	r3, [r4, #0]
 8006f52:	441c      	add	r4, r3
 8006f54:	6025      	str	r5, [r4, #0]
 8006f56:	e004      	b.n	8006f62 <_malloc_r+0x72>
 8006f58:	6863      	ldr	r3, [r4, #4]
 8006f5a:	42a2      	cmp	r2, r4
 8006f5c:	bf0c      	ite	eq
 8006f5e:	600b      	streq	r3, [r1, #0]
 8006f60:	6053      	strne	r3, [r2, #4]
 8006f62:	4630      	mov	r0, r6
 8006f64:	f000 f9ec 	bl	8007340 <__malloc_unlock>
 8006f68:	f104 000b 	add.w	r0, r4, #11
 8006f6c:	1d23      	adds	r3, r4, #4
 8006f6e:	f020 0007 	bic.w	r0, r0, #7
 8006f72:	1ac2      	subs	r2, r0, r3
 8006f74:	d0cc      	beq.n	8006f10 <_malloc_r+0x20>
 8006f76:	1a1b      	subs	r3, r3, r0
 8006f78:	50a3      	str	r3, [r4, r2]
 8006f7a:	e7c9      	b.n	8006f10 <_malloc_r+0x20>
 8006f7c:	4622      	mov	r2, r4
 8006f7e:	6864      	ldr	r4, [r4, #4]
 8006f80:	e7cc      	b.n	8006f1c <_malloc_r+0x2c>
 8006f82:	1cc4      	adds	r4, r0, #3
 8006f84:	f024 0403 	bic.w	r4, r4, #3
 8006f88:	42a0      	cmp	r0, r4
 8006f8a:	d0e3      	beq.n	8006f54 <_malloc_r+0x64>
 8006f8c:	1a21      	subs	r1, r4, r0
 8006f8e:	4630      	mov	r0, r6
 8006f90:	f000 f964 	bl	800725c <_sbrk_r>
 8006f94:	3001      	adds	r0, #1
 8006f96:	d1dd      	bne.n	8006f54 <_malloc_r+0x64>
 8006f98:	e7cf      	b.n	8006f3a <_malloc_r+0x4a>
 8006f9a:	bf00      	nop
 8006f9c:	20000238 	.word	0x20000238
 8006fa0:	2000023c 	.word	0x2000023c

08006fa4 <__ssputs_r>:
 8006fa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fa8:	688e      	ldr	r6, [r1, #8]
 8006faa:	429e      	cmp	r6, r3
 8006fac:	4682      	mov	sl, r0
 8006fae:	460c      	mov	r4, r1
 8006fb0:	4690      	mov	r8, r2
 8006fb2:	461f      	mov	r7, r3
 8006fb4:	d838      	bhi.n	8007028 <__ssputs_r+0x84>
 8006fb6:	898a      	ldrh	r2, [r1, #12]
 8006fb8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006fbc:	d032      	beq.n	8007024 <__ssputs_r+0x80>
 8006fbe:	6825      	ldr	r5, [r4, #0]
 8006fc0:	6909      	ldr	r1, [r1, #16]
 8006fc2:	eba5 0901 	sub.w	r9, r5, r1
 8006fc6:	6965      	ldr	r5, [r4, #20]
 8006fc8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006fcc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006fd0:	3301      	adds	r3, #1
 8006fd2:	444b      	add	r3, r9
 8006fd4:	106d      	asrs	r5, r5, #1
 8006fd6:	429d      	cmp	r5, r3
 8006fd8:	bf38      	it	cc
 8006fda:	461d      	movcc	r5, r3
 8006fdc:	0553      	lsls	r3, r2, #21
 8006fde:	d531      	bpl.n	8007044 <__ssputs_r+0xa0>
 8006fe0:	4629      	mov	r1, r5
 8006fe2:	f7ff ff85 	bl	8006ef0 <_malloc_r>
 8006fe6:	4606      	mov	r6, r0
 8006fe8:	b950      	cbnz	r0, 8007000 <__ssputs_r+0x5c>
 8006fea:	230c      	movs	r3, #12
 8006fec:	f8ca 3000 	str.w	r3, [sl]
 8006ff0:	89a3      	ldrh	r3, [r4, #12]
 8006ff2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ff6:	81a3      	strh	r3, [r4, #12]
 8006ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8006ffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007000:	6921      	ldr	r1, [r4, #16]
 8007002:	464a      	mov	r2, r9
 8007004:	f7ff fb88 	bl	8006718 <memcpy>
 8007008:	89a3      	ldrh	r3, [r4, #12]
 800700a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800700e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007012:	81a3      	strh	r3, [r4, #12]
 8007014:	6126      	str	r6, [r4, #16]
 8007016:	6165      	str	r5, [r4, #20]
 8007018:	444e      	add	r6, r9
 800701a:	eba5 0509 	sub.w	r5, r5, r9
 800701e:	6026      	str	r6, [r4, #0]
 8007020:	60a5      	str	r5, [r4, #8]
 8007022:	463e      	mov	r6, r7
 8007024:	42be      	cmp	r6, r7
 8007026:	d900      	bls.n	800702a <__ssputs_r+0x86>
 8007028:	463e      	mov	r6, r7
 800702a:	4632      	mov	r2, r6
 800702c:	6820      	ldr	r0, [r4, #0]
 800702e:	4641      	mov	r1, r8
 8007030:	f000 f966 	bl	8007300 <memmove>
 8007034:	68a3      	ldr	r3, [r4, #8]
 8007036:	6822      	ldr	r2, [r4, #0]
 8007038:	1b9b      	subs	r3, r3, r6
 800703a:	4432      	add	r2, r6
 800703c:	60a3      	str	r3, [r4, #8]
 800703e:	6022      	str	r2, [r4, #0]
 8007040:	2000      	movs	r0, #0
 8007042:	e7db      	b.n	8006ffc <__ssputs_r+0x58>
 8007044:	462a      	mov	r2, r5
 8007046:	f000 f981 	bl	800734c <_realloc_r>
 800704a:	4606      	mov	r6, r0
 800704c:	2800      	cmp	r0, #0
 800704e:	d1e1      	bne.n	8007014 <__ssputs_r+0x70>
 8007050:	6921      	ldr	r1, [r4, #16]
 8007052:	4650      	mov	r0, sl
 8007054:	f7ff fefc 	bl	8006e50 <_free_r>
 8007058:	e7c7      	b.n	8006fea <__ssputs_r+0x46>
	...

0800705c <_svfiprintf_r>:
 800705c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007060:	4698      	mov	r8, r3
 8007062:	898b      	ldrh	r3, [r1, #12]
 8007064:	061b      	lsls	r3, r3, #24
 8007066:	b09d      	sub	sp, #116	; 0x74
 8007068:	4607      	mov	r7, r0
 800706a:	460d      	mov	r5, r1
 800706c:	4614      	mov	r4, r2
 800706e:	d50e      	bpl.n	800708e <_svfiprintf_r+0x32>
 8007070:	690b      	ldr	r3, [r1, #16]
 8007072:	b963      	cbnz	r3, 800708e <_svfiprintf_r+0x32>
 8007074:	2140      	movs	r1, #64	; 0x40
 8007076:	f7ff ff3b 	bl	8006ef0 <_malloc_r>
 800707a:	6028      	str	r0, [r5, #0]
 800707c:	6128      	str	r0, [r5, #16]
 800707e:	b920      	cbnz	r0, 800708a <_svfiprintf_r+0x2e>
 8007080:	230c      	movs	r3, #12
 8007082:	603b      	str	r3, [r7, #0]
 8007084:	f04f 30ff 	mov.w	r0, #4294967295
 8007088:	e0d1      	b.n	800722e <_svfiprintf_r+0x1d2>
 800708a:	2340      	movs	r3, #64	; 0x40
 800708c:	616b      	str	r3, [r5, #20]
 800708e:	2300      	movs	r3, #0
 8007090:	9309      	str	r3, [sp, #36]	; 0x24
 8007092:	2320      	movs	r3, #32
 8007094:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007098:	f8cd 800c 	str.w	r8, [sp, #12]
 800709c:	2330      	movs	r3, #48	; 0x30
 800709e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007248 <_svfiprintf_r+0x1ec>
 80070a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80070a6:	f04f 0901 	mov.w	r9, #1
 80070aa:	4623      	mov	r3, r4
 80070ac:	469a      	mov	sl, r3
 80070ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070b2:	b10a      	cbz	r2, 80070b8 <_svfiprintf_r+0x5c>
 80070b4:	2a25      	cmp	r2, #37	; 0x25
 80070b6:	d1f9      	bne.n	80070ac <_svfiprintf_r+0x50>
 80070b8:	ebba 0b04 	subs.w	fp, sl, r4
 80070bc:	d00b      	beq.n	80070d6 <_svfiprintf_r+0x7a>
 80070be:	465b      	mov	r3, fp
 80070c0:	4622      	mov	r2, r4
 80070c2:	4629      	mov	r1, r5
 80070c4:	4638      	mov	r0, r7
 80070c6:	f7ff ff6d 	bl	8006fa4 <__ssputs_r>
 80070ca:	3001      	adds	r0, #1
 80070cc:	f000 80aa 	beq.w	8007224 <_svfiprintf_r+0x1c8>
 80070d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070d2:	445a      	add	r2, fp
 80070d4:	9209      	str	r2, [sp, #36]	; 0x24
 80070d6:	f89a 3000 	ldrb.w	r3, [sl]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f000 80a2 	beq.w	8007224 <_svfiprintf_r+0x1c8>
 80070e0:	2300      	movs	r3, #0
 80070e2:	f04f 32ff 	mov.w	r2, #4294967295
 80070e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070ea:	f10a 0a01 	add.w	sl, sl, #1
 80070ee:	9304      	str	r3, [sp, #16]
 80070f0:	9307      	str	r3, [sp, #28]
 80070f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80070f6:	931a      	str	r3, [sp, #104]	; 0x68
 80070f8:	4654      	mov	r4, sl
 80070fa:	2205      	movs	r2, #5
 80070fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007100:	4851      	ldr	r0, [pc, #324]	; (8007248 <_svfiprintf_r+0x1ec>)
 8007102:	f7f9 f875 	bl	80001f0 <memchr>
 8007106:	9a04      	ldr	r2, [sp, #16]
 8007108:	b9d8      	cbnz	r0, 8007142 <_svfiprintf_r+0xe6>
 800710a:	06d0      	lsls	r0, r2, #27
 800710c:	bf44      	itt	mi
 800710e:	2320      	movmi	r3, #32
 8007110:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007114:	0711      	lsls	r1, r2, #28
 8007116:	bf44      	itt	mi
 8007118:	232b      	movmi	r3, #43	; 0x2b
 800711a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800711e:	f89a 3000 	ldrb.w	r3, [sl]
 8007122:	2b2a      	cmp	r3, #42	; 0x2a
 8007124:	d015      	beq.n	8007152 <_svfiprintf_r+0xf6>
 8007126:	9a07      	ldr	r2, [sp, #28]
 8007128:	4654      	mov	r4, sl
 800712a:	2000      	movs	r0, #0
 800712c:	f04f 0c0a 	mov.w	ip, #10
 8007130:	4621      	mov	r1, r4
 8007132:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007136:	3b30      	subs	r3, #48	; 0x30
 8007138:	2b09      	cmp	r3, #9
 800713a:	d94e      	bls.n	80071da <_svfiprintf_r+0x17e>
 800713c:	b1b0      	cbz	r0, 800716c <_svfiprintf_r+0x110>
 800713e:	9207      	str	r2, [sp, #28]
 8007140:	e014      	b.n	800716c <_svfiprintf_r+0x110>
 8007142:	eba0 0308 	sub.w	r3, r0, r8
 8007146:	fa09 f303 	lsl.w	r3, r9, r3
 800714a:	4313      	orrs	r3, r2
 800714c:	9304      	str	r3, [sp, #16]
 800714e:	46a2      	mov	sl, r4
 8007150:	e7d2      	b.n	80070f8 <_svfiprintf_r+0x9c>
 8007152:	9b03      	ldr	r3, [sp, #12]
 8007154:	1d19      	adds	r1, r3, #4
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	9103      	str	r1, [sp, #12]
 800715a:	2b00      	cmp	r3, #0
 800715c:	bfbb      	ittet	lt
 800715e:	425b      	neglt	r3, r3
 8007160:	f042 0202 	orrlt.w	r2, r2, #2
 8007164:	9307      	strge	r3, [sp, #28]
 8007166:	9307      	strlt	r3, [sp, #28]
 8007168:	bfb8      	it	lt
 800716a:	9204      	strlt	r2, [sp, #16]
 800716c:	7823      	ldrb	r3, [r4, #0]
 800716e:	2b2e      	cmp	r3, #46	; 0x2e
 8007170:	d10c      	bne.n	800718c <_svfiprintf_r+0x130>
 8007172:	7863      	ldrb	r3, [r4, #1]
 8007174:	2b2a      	cmp	r3, #42	; 0x2a
 8007176:	d135      	bne.n	80071e4 <_svfiprintf_r+0x188>
 8007178:	9b03      	ldr	r3, [sp, #12]
 800717a:	1d1a      	adds	r2, r3, #4
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	9203      	str	r2, [sp, #12]
 8007180:	2b00      	cmp	r3, #0
 8007182:	bfb8      	it	lt
 8007184:	f04f 33ff 	movlt.w	r3, #4294967295
 8007188:	3402      	adds	r4, #2
 800718a:	9305      	str	r3, [sp, #20]
 800718c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007258 <_svfiprintf_r+0x1fc>
 8007190:	7821      	ldrb	r1, [r4, #0]
 8007192:	2203      	movs	r2, #3
 8007194:	4650      	mov	r0, sl
 8007196:	f7f9 f82b 	bl	80001f0 <memchr>
 800719a:	b140      	cbz	r0, 80071ae <_svfiprintf_r+0x152>
 800719c:	2340      	movs	r3, #64	; 0x40
 800719e:	eba0 000a 	sub.w	r0, r0, sl
 80071a2:	fa03 f000 	lsl.w	r0, r3, r0
 80071a6:	9b04      	ldr	r3, [sp, #16]
 80071a8:	4303      	orrs	r3, r0
 80071aa:	3401      	adds	r4, #1
 80071ac:	9304      	str	r3, [sp, #16]
 80071ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071b2:	4826      	ldr	r0, [pc, #152]	; (800724c <_svfiprintf_r+0x1f0>)
 80071b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80071b8:	2206      	movs	r2, #6
 80071ba:	f7f9 f819 	bl	80001f0 <memchr>
 80071be:	2800      	cmp	r0, #0
 80071c0:	d038      	beq.n	8007234 <_svfiprintf_r+0x1d8>
 80071c2:	4b23      	ldr	r3, [pc, #140]	; (8007250 <_svfiprintf_r+0x1f4>)
 80071c4:	bb1b      	cbnz	r3, 800720e <_svfiprintf_r+0x1b2>
 80071c6:	9b03      	ldr	r3, [sp, #12]
 80071c8:	3307      	adds	r3, #7
 80071ca:	f023 0307 	bic.w	r3, r3, #7
 80071ce:	3308      	adds	r3, #8
 80071d0:	9303      	str	r3, [sp, #12]
 80071d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071d4:	4433      	add	r3, r6
 80071d6:	9309      	str	r3, [sp, #36]	; 0x24
 80071d8:	e767      	b.n	80070aa <_svfiprintf_r+0x4e>
 80071da:	fb0c 3202 	mla	r2, ip, r2, r3
 80071de:	460c      	mov	r4, r1
 80071e0:	2001      	movs	r0, #1
 80071e2:	e7a5      	b.n	8007130 <_svfiprintf_r+0xd4>
 80071e4:	2300      	movs	r3, #0
 80071e6:	3401      	adds	r4, #1
 80071e8:	9305      	str	r3, [sp, #20]
 80071ea:	4619      	mov	r1, r3
 80071ec:	f04f 0c0a 	mov.w	ip, #10
 80071f0:	4620      	mov	r0, r4
 80071f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071f6:	3a30      	subs	r2, #48	; 0x30
 80071f8:	2a09      	cmp	r2, #9
 80071fa:	d903      	bls.n	8007204 <_svfiprintf_r+0x1a8>
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d0c5      	beq.n	800718c <_svfiprintf_r+0x130>
 8007200:	9105      	str	r1, [sp, #20]
 8007202:	e7c3      	b.n	800718c <_svfiprintf_r+0x130>
 8007204:	fb0c 2101 	mla	r1, ip, r1, r2
 8007208:	4604      	mov	r4, r0
 800720a:	2301      	movs	r3, #1
 800720c:	e7f0      	b.n	80071f0 <_svfiprintf_r+0x194>
 800720e:	ab03      	add	r3, sp, #12
 8007210:	9300      	str	r3, [sp, #0]
 8007212:	462a      	mov	r2, r5
 8007214:	4b0f      	ldr	r3, [pc, #60]	; (8007254 <_svfiprintf_r+0x1f8>)
 8007216:	a904      	add	r1, sp, #16
 8007218:	4638      	mov	r0, r7
 800721a:	f7fe f80d 	bl	8005238 <_printf_float>
 800721e:	1c42      	adds	r2, r0, #1
 8007220:	4606      	mov	r6, r0
 8007222:	d1d6      	bne.n	80071d2 <_svfiprintf_r+0x176>
 8007224:	89ab      	ldrh	r3, [r5, #12]
 8007226:	065b      	lsls	r3, r3, #25
 8007228:	f53f af2c 	bmi.w	8007084 <_svfiprintf_r+0x28>
 800722c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800722e:	b01d      	add	sp, #116	; 0x74
 8007230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007234:	ab03      	add	r3, sp, #12
 8007236:	9300      	str	r3, [sp, #0]
 8007238:	462a      	mov	r2, r5
 800723a:	4b06      	ldr	r3, [pc, #24]	; (8007254 <_svfiprintf_r+0x1f8>)
 800723c:	a904      	add	r1, sp, #16
 800723e:	4638      	mov	r0, r7
 8007240:	f7fe fa9e 	bl	8005780 <_printf_i>
 8007244:	e7eb      	b.n	800721e <_svfiprintf_r+0x1c2>
 8007246:	bf00      	nop
 8007248:	0800a994 	.word	0x0800a994
 800724c:	0800a99e 	.word	0x0800a99e
 8007250:	08005239 	.word	0x08005239
 8007254:	08006fa5 	.word	0x08006fa5
 8007258:	0800a99a 	.word	0x0800a99a

0800725c <_sbrk_r>:
 800725c:	b538      	push	{r3, r4, r5, lr}
 800725e:	4d06      	ldr	r5, [pc, #24]	; (8007278 <_sbrk_r+0x1c>)
 8007260:	2300      	movs	r3, #0
 8007262:	4604      	mov	r4, r0
 8007264:	4608      	mov	r0, r1
 8007266:	602b      	str	r3, [r5, #0]
 8007268:	f7fb fcd8 	bl	8002c1c <_sbrk>
 800726c:	1c43      	adds	r3, r0, #1
 800726e:	d102      	bne.n	8007276 <_sbrk_r+0x1a>
 8007270:	682b      	ldr	r3, [r5, #0]
 8007272:	b103      	cbz	r3, 8007276 <_sbrk_r+0x1a>
 8007274:	6023      	str	r3, [r4, #0]
 8007276:	bd38      	pop	{r3, r4, r5, pc}
 8007278:	20000364 	.word	0x20000364

0800727c <__assert_func>:
 800727c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800727e:	4614      	mov	r4, r2
 8007280:	461a      	mov	r2, r3
 8007282:	4b09      	ldr	r3, [pc, #36]	; (80072a8 <__assert_func+0x2c>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4605      	mov	r5, r0
 8007288:	68d8      	ldr	r0, [r3, #12]
 800728a:	b14c      	cbz	r4, 80072a0 <__assert_func+0x24>
 800728c:	4b07      	ldr	r3, [pc, #28]	; (80072ac <__assert_func+0x30>)
 800728e:	9100      	str	r1, [sp, #0]
 8007290:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007294:	4906      	ldr	r1, [pc, #24]	; (80072b0 <__assert_func+0x34>)
 8007296:	462b      	mov	r3, r5
 8007298:	f000 f80e 	bl	80072b8 <fiprintf>
 800729c:	f000 faa4 	bl	80077e8 <abort>
 80072a0:	4b04      	ldr	r3, [pc, #16]	; (80072b4 <__assert_func+0x38>)
 80072a2:	461c      	mov	r4, r3
 80072a4:	e7f3      	b.n	800728e <__assert_func+0x12>
 80072a6:	bf00      	nop
 80072a8:	20000024 	.word	0x20000024
 80072ac:	0800a9a5 	.word	0x0800a9a5
 80072b0:	0800a9b2 	.word	0x0800a9b2
 80072b4:	0800a9e0 	.word	0x0800a9e0

080072b8 <fiprintf>:
 80072b8:	b40e      	push	{r1, r2, r3}
 80072ba:	b503      	push	{r0, r1, lr}
 80072bc:	4601      	mov	r1, r0
 80072be:	ab03      	add	r3, sp, #12
 80072c0:	4805      	ldr	r0, [pc, #20]	; (80072d8 <fiprintf+0x20>)
 80072c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80072c6:	6800      	ldr	r0, [r0, #0]
 80072c8:	9301      	str	r3, [sp, #4]
 80072ca:	f000 f88f 	bl	80073ec <_vfiprintf_r>
 80072ce:	b002      	add	sp, #8
 80072d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80072d4:	b003      	add	sp, #12
 80072d6:	4770      	bx	lr
 80072d8:	20000024 	.word	0x20000024

080072dc <__ascii_mbtowc>:
 80072dc:	b082      	sub	sp, #8
 80072de:	b901      	cbnz	r1, 80072e2 <__ascii_mbtowc+0x6>
 80072e0:	a901      	add	r1, sp, #4
 80072e2:	b142      	cbz	r2, 80072f6 <__ascii_mbtowc+0x1a>
 80072e4:	b14b      	cbz	r3, 80072fa <__ascii_mbtowc+0x1e>
 80072e6:	7813      	ldrb	r3, [r2, #0]
 80072e8:	600b      	str	r3, [r1, #0]
 80072ea:	7812      	ldrb	r2, [r2, #0]
 80072ec:	1e10      	subs	r0, r2, #0
 80072ee:	bf18      	it	ne
 80072f0:	2001      	movne	r0, #1
 80072f2:	b002      	add	sp, #8
 80072f4:	4770      	bx	lr
 80072f6:	4610      	mov	r0, r2
 80072f8:	e7fb      	b.n	80072f2 <__ascii_mbtowc+0x16>
 80072fa:	f06f 0001 	mvn.w	r0, #1
 80072fe:	e7f8      	b.n	80072f2 <__ascii_mbtowc+0x16>

08007300 <memmove>:
 8007300:	4288      	cmp	r0, r1
 8007302:	b510      	push	{r4, lr}
 8007304:	eb01 0402 	add.w	r4, r1, r2
 8007308:	d902      	bls.n	8007310 <memmove+0x10>
 800730a:	4284      	cmp	r4, r0
 800730c:	4623      	mov	r3, r4
 800730e:	d807      	bhi.n	8007320 <memmove+0x20>
 8007310:	1e43      	subs	r3, r0, #1
 8007312:	42a1      	cmp	r1, r4
 8007314:	d008      	beq.n	8007328 <memmove+0x28>
 8007316:	f811 2b01 	ldrb.w	r2, [r1], #1
 800731a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800731e:	e7f8      	b.n	8007312 <memmove+0x12>
 8007320:	4402      	add	r2, r0
 8007322:	4601      	mov	r1, r0
 8007324:	428a      	cmp	r2, r1
 8007326:	d100      	bne.n	800732a <memmove+0x2a>
 8007328:	bd10      	pop	{r4, pc}
 800732a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800732e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007332:	e7f7      	b.n	8007324 <memmove+0x24>

08007334 <__malloc_lock>:
 8007334:	4801      	ldr	r0, [pc, #4]	; (800733c <__malloc_lock+0x8>)
 8007336:	f000 bc17 	b.w	8007b68 <__retarget_lock_acquire_recursive>
 800733a:	bf00      	nop
 800733c:	2000036c 	.word	0x2000036c

08007340 <__malloc_unlock>:
 8007340:	4801      	ldr	r0, [pc, #4]	; (8007348 <__malloc_unlock+0x8>)
 8007342:	f000 bc12 	b.w	8007b6a <__retarget_lock_release_recursive>
 8007346:	bf00      	nop
 8007348:	2000036c 	.word	0x2000036c

0800734c <_realloc_r>:
 800734c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800734e:	4607      	mov	r7, r0
 8007350:	4614      	mov	r4, r2
 8007352:	460e      	mov	r6, r1
 8007354:	b921      	cbnz	r1, 8007360 <_realloc_r+0x14>
 8007356:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800735a:	4611      	mov	r1, r2
 800735c:	f7ff bdc8 	b.w	8006ef0 <_malloc_r>
 8007360:	b922      	cbnz	r2, 800736c <_realloc_r+0x20>
 8007362:	f7ff fd75 	bl	8006e50 <_free_r>
 8007366:	4625      	mov	r5, r4
 8007368:	4628      	mov	r0, r5
 800736a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800736c:	f000 fc62 	bl	8007c34 <_malloc_usable_size_r>
 8007370:	42a0      	cmp	r0, r4
 8007372:	d20f      	bcs.n	8007394 <_realloc_r+0x48>
 8007374:	4621      	mov	r1, r4
 8007376:	4638      	mov	r0, r7
 8007378:	f7ff fdba 	bl	8006ef0 <_malloc_r>
 800737c:	4605      	mov	r5, r0
 800737e:	2800      	cmp	r0, #0
 8007380:	d0f2      	beq.n	8007368 <_realloc_r+0x1c>
 8007382:	4631      	mov	r1, r6
 8007384:	4622      	mov	r2, r4
 8007386:	f7ff f9c7 	bl	8006718 <memcpy>
 800738a:	4631      	mov	r1, r6
 800738c:	4638      	mov	r0, r7
 800738e:	f7ff fd5f 	bl	8006e50 <_free_r>
 8007392:	e7e9      	b.n	8007368 <_realloc_r+0x1c>
 8007394:	4635      	mov	r5, r6
 8007396:	e7e7      	b.n	8007368 <_realloc_r+0x1c>

08007398 <__sfputc_r>:
 8007398:	6893      	ldr	r3, [r2, #8]
 800739a:	3b01      	subs	r3, #1
 800739c:	2b00      	cmp	r3, #0
 800739e:	b410      	push	{r4}
 80073a0:	6093      	str	r3, [r2, #8]
 80073a2:	da08      	bge.n	80073b6 <__sfputc_r+0x1e>
 80073a4:	6994      	ldr	r4, [r2, #24]
 80073a6:	42a3      	cmp	r3, r4
 80073a8:	db01      	blt.n	80073ae <__sfputc_r+0x16>
 80073aa:	290a      	cmp	r1, #10
 80073ac:	d103      	bne.n	80073b6 <__sfputc_r+0x1e>
 80073ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073b2:	f000 b94b 	b.w	800764c <__swbuf_r>
 80073b6:	6813      	ldr	r3, [r2, #0]
 80073b8:	1c58      	adds	r0, r3, #1
 80073ba:	6010      	str	r0, [r2, #0]
 80073bc:	7019      	strb	r1, [r3, #0]
 80073be:	4608      	mov	r0, r1
 80073c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073c4:	4770      	bx	lr

080073c6 <__sfputs_r>:
 80073c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073c8:	4606      	mov	r6, r0
 80073ca:	460f      	mov	r7, r1
 80073cc:	4614      	mov	r4, r2
 80073ce:	18d5      	adds	r5, r2, r3
 80073d0:	42ac      	cmp	r4, r5
 80073d2:	d101      	bne.n	80073d8 <__sfputs_r+0x12>
 80073d4:	2000      	movs	r0, #0
 80073d6:	e007      	b.n	80073e8 <__sfputs_r+0x22>
 80073d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073dc:	463a      	mov	r2, r7
 80073de:	4630      	mov	r0, r6
 80073e0:	f7ff ffda 	bl	8007398 <__sfputc_r>
 80073e4:	1c43      	adds	r3, r0, #1
 80073e6:	d1f3      	bne.n	80073d0 <__sfputs_r+0xa>
 80073e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080073ec <_vfiprintf_r>:
 80073ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073f0:	460d      	mov	r5, r1
 80073f2:	b09d      	sub	sp, #116	; 0x74
 80073f4:	4614      	mov	r4, r2
 80073f6:	4698      	mov	r8, r3
 80073f8:	4606      	mov	r6, r0
 80073fa:	b118      	cbz	r0, 8007404 <_vfiprintf_r+0x18>
 80073fc:	6983      	ldr	r3, [r0, #24]
 80073fe:	b90b      	cbnz	r3, 8007404 <_vfiprintf_r+0x18>
 8007400:	f000 fb14 	bl	8007a2c <__sinit>
 8007404:	4b89      	ldr	r3, [pc, #548]	; (800762c <_vfiprintf_r+0x240>)
 8007406:	429d      	cmp	r5, r3
 8007408:	d11b      	bne.n	8007442 <_vfiprintf_r+0x56>
 800740a:	6875      	ldr	r5, [r6, #4]
 800740c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800740e:	07d9      	lsls	r1, r3, #31
 8007410:	d405      	bmi.n	800741e <_vfiprintf_r+0x32>
 8007412:	89ab      	ldrh	r3, [r5, #12]
 8007414:	059a      	lsls	r2, r3, #22
 8007416:	d402      	bmi.n	800741e <_vfiprintf_r+0x32>
 8007418:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800741a:	f000 fba5 	bl	8007b68 <__retarget_lock_acquire_recursive>
 800741e:	89ab      	ldrh	r3, [r5, #12]
 8007420:	071b      	lsls	r3, r3, #28
 8007422:	d501      	bpl.n	8007428 <_vfiprintf_r+0x3c>
 8007424:	692b      	ldr	r3, [r5, #16]
 8007426:	b9eb      	cbnz	r3, 8007464 <_vfiprintf_r+0x78>
 8007428:	4629      	mov	r1, r5
 800742a:	4630      	mov	r0, r6
 800742c:	f000 f96e 	bl	800770c <__swsetup_r>
 8007430:	b1c0      	cbz	r0, 8007464 <_vfiprintf_r+0x78>
 8007432:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007434:	07dc      	lsls	r4, r3, #31
 8007436:	d50e      	bpl.n	8007456 <_vfiprintf_r+0x6a>
 8007438:	f04f 30ff 	mov.w	r0, #4294967295
 800743c:	b01d      	add	sp, #116	; 0x74
 800743e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007442:	4b7b      	ldr	r3, [pc, #492]	; (8007630 <_vfiprintf_r+0x244>)
 8007444:	429d      	cmp	r5, r3
 8007446:	d101      	bne.n	800744c <_vfiprintf_r+0x60>
 8007448:	68b5      	ldr	r5, [r6, #8]
 800744a:	e7df      	b.n	800740c <_vfiprintf_r+0x20>
 800744c:	4b79      	ldr	r3, [pc, #484]	; (8007634 <_vfiprintf_r+0x248>)
 800744e:	429d      	cmp	r5, r3
 8007450:	bf08      	it	eq
 8007452:	68f5      	ldreq	r5, [r6, #12]
 8007454:	e7da      	b.n	800740c <_vfiprintf_r+0x20>
 8007456:	89ab      	ldrh	r3, [r5, #12]
 8007458:	0598      	lsls	r0, r3, #22
 800745a:	d4ed      	bmi.n	8007438 <_vfiprintf_r+0x4c>
 800745c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800745e:	f000 fb84 	bl	8007b6a <__retarget_lock_release_recursive>
 8007462:	e7e9      	b.n	8007438 <_vfiprintf_r+0x4c>
 8007464:	2300      	movs	r3, #0
 8007466:	9309      	str	r3, [sp, #36]	; 0x24
 8007468:	2320      	movs	r3, #32
 800746a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800746e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007472:	2330      	movs	r3, #48	; 0x30
 8007474:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007638 <_vfiprintf_r+0x24c>
 8007478:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800747c:	f04f 0901 	mov.w	r9, #1
 8007480:	4623      	mov	r3, r4
 8007482:	469a      	mov	sl, r3
 8007484:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007488:	b10a      	cbz	r2, 800748e <_vfiprintf_r+0xa2>
 800748a:	2a25      	cmp	r2, #37	; 0x25
 800748c:	d1f9      	bne.n	8007482 <_vfiprintf_r+0x96>
 800748e:	ebba 0b04 	subs.w	fp, sl, r4
 8007492:	d00b      	beq.n	80074ac <_vfiprintf_r+0xc0>
 8007494:	465b      	mov	r3, fp
 8007496:	4622      	mov	r2, r4
 8007498:	4629      	mov	r1, r5
 800749a:	4630      	mov	r0, r6
 800749c:	f7ff ff93 	bl	80073c6 <__sfputs_r>
 80074a0:	3001      	adds	r0, #1
 80074a2:	f000 80aa 	beq.w	80075fa <_vfiprintf_r+0x20e>
 80074a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074a8:	445a      	add	r2, fp
 80074aa:	9209      	str	r2, [sp, #36]	; 0x24
 80074ac:	f89a 3000 	ldrb.w	r3, [sl]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	f000 80a2 	beq.w	80075fa <_vfiprintf_r+0x20e>
 80074b6:	2300      	movs	r3, #0
 80074b8:	f04f 32ff 	mov.w	r2, #4294967295
 80074bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074c0:	f10a 0a01 	add.w	sl, sl, #1
 80074c4:	9304      	str	r3, [sp, #16]
 80074c6:	9307      	str	r3, [sp, #28]
 80074c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80074cc:	931a      	str	r3, [sp, #104]	; 0x68
 80074ce:	4654      	mov	r4, sl
 80074d0:	2205      	movs	r2, #5
 80074d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074d6:	4858      	ldr	r0, [pc, #352]	; (8007638 <_vfiprintf_r+0x24c>)
 80074d8:	f7f8 fe8a 	bl	80001f0 <memchr>
 80074dc:	9a04      	ldr	r2, [sp, #16]
 80074de:	b9d8      	cbnz	r0, 8007518 <_vfiprintf_r+0x12c>
 80074e0:	06d1      	lsls	r1, r2, #27
 80074e2:	bf44      	itt	mi
 80074e4:	2320      	movmi	r3, #32
 80074e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074ea:	0713      	lsls	r3, r2, #28
 80074ec:	bf44      	itt	mi
 80074ee:	232b      	movmi	r3, #43	; 0x2b
 80074f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074f4:	f89a 3000 	ldrb.w	r3, [sl]
 80074f8:	2b2a      	cmp	r3, #42	; 0x2a
 80074fa:	d015      	beq.n	8007528 <_vfiprintf_r+0x13c>
 80074fc:	9a07      	ldr	r2, [sp, #28]
 80074fe:	4654      	mov	r4, sl
 8007500:	2000      	movs	r0, #0
 8007502:	f04f 0c0a 	mov.w	ip, #10
 8007506:	4621      	mov	r1, r4
 8007508:	f811 3b01 	ldrb.w	r3, [r1], #1
 800750c:	3b30      	subs	r3, #48	; 0x30
 800750e:	2b09      	cmp	r3, #9
 8007510:	d94e      	bls.n	80075b0 <_vfiprintf_r+0x1c4>
 8007512:	b1b0      	cbz	r0, 8007542 <_vfiprintf_r+0x156>
 8007514:	9207      	str	r2, [sp, #28]
 8007516:	e014      	b.n	8007542 <_vfiprintf_r+0x156>
 8007518:	eba0 0308 	sub.w	r3, r0, r8
 800751c:	fa09 f303 	lsl.w	r3, r9, r3
 8007520:	4313      	orrs	r3, r2
 8007522:	9304      	str	r3, [sp, #16]
 8007524:	46a2      	mov	sl, r4
 8007526:	e7d2      	b.n	80074ce <_vfiprintf_r+0xe2>
 8007528:	9b03      	ldr	r3, [sp, #12]
 800752a:	1d19      	adds	r1, r3, #4
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	9103      	str	r1, [sp, #12]
 8007530:	2b00      	cmp	r3, #0
 8007532:	bfbb      	ittet	lt
 8007534:	425b      	neglt	r3, r3
 8007536:	f042 0202 	orrlt.w	r2, r2, #2
 800753a:	9307      	strge	r3, [sp, #28]
 800753c:	9307      	strlt	r3, [sp, #28]
 800753e:	bfb8      	it	lt
 8007540:	9204      	strlt	r2, [sp, #16]
 8007542:	7823      	ldrb	r3, [r4, #0]
 8007544:	2b2e      	cmp	r3, #46	; 0x2e
 8007546:	d10c      	bne.n	8007562 <_vfiprintf_r+0x176>
 8007548:	7863      	ldrb	r3, [r4, #1]
 800754a:	2b2a      	cmp	r3, #42	; 0x2a
 800754c:	d135      	bne.n	80075ba <_vfiprintf_r+0x1ce>
 800754e:	9b03      	ldr	r3, [sp, #12]
 8007550:	1d1a      	adds	r2, r3, #4
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	9203      	str	r2, [sp, #12]
 8007556:	2b00      	cmp	r3, #0
 8007558:	bfb8      	it	lt
 800755a:	f04f 33ff 	movlt.w	r3, #4294967295
 800755e:	3402      	adds	r4, #2
 8007560:	9305      	str	r3, [sp, #20]
 8007562:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007648 <_vfiprintf_r+0x25c>
 8007566:	7821      	ldrb	r1, [r4, #0]
 8007568:	2203      	movs	r2, #3
 800756a:	4650      	mov	r0, sl
 800756c:	f7f8 fe40 	bl	80001f0 <memchr>
 8007570:	b140      	cbz	r0, 8007584 <_vfiprintf_r+0x198>
 8007572:	2340      	movs	r3, #64	; 0x40
 8007574:	eba0 000a 	sub.w	r0, r0, sl
 8007578:	fa03 f000 	lsl.w	r0, r3, r0
 800757c:	9b04      	ldr	r3, [sp, #16]
 800757e:	4303      	orrs	r3, r0
 8007580:	3401      	adds	r4, #1
 8007582:	9304      	str	r3, [sp, #16]
 8007584:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007588:	482c      	ldr	r0, [pc, #176]	; (800763c <_vfiprintf_r+0x250>)
 800758a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800758e:	2206      	movs	r2, #6
 8007590:	f7f8 fe2e 	bl	80001f0 <memchr>
 8007594:	2800      	cmp	r0, #0
 8007596:	d03f      	beq.n	8007618 <_vfiprintf_r+0x22c>
 8007598:	4b29      	ldr	r3, [pc, #164]	; (8007640 <_vfiprintf_r+0x254>)
 800759a:	bb1b      	cbnz	r3, 80075e4 <_vfiprintf_r+0x1f8>
 800759c:	9b03      	ldr	r3, [sp, #12]
 800759e:	3307      	adds	r3, #7
 80075a0:	f023 0307 	bic.w	r3, r3, #7
 80075a4:	3308      	adds	r3, #8
 80075a6:	9303      	str	r3, [sp, #12]
 80075a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075aa:	443b      	add	r3, r7
 80075ac:	9309      	str	r3, [sp, #36]	; 0x24
 80075ae:	e767      	b.n	8007480 <_vfiprintf_r+0x94>
 80075b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80075b4:	460c      	mov	r4, r1
 80075b6:	2001      	movs	r0, #1
 80075b8:	e7a5      	b.n	8007506 <_vfiprintf_r+0x11a>
 80075ba:	2300      	movs	r3, #0
 80075bc:	3401      	adds	r4, #1
 80075be:	9305      	str	r3, [sp, #20]
 80075c0:	4619      	mov	r1, r3
 80075c2:	f04f 0c0a 	mov.w	ip, #10
 80075c6:	4620      	mov	r0, r4
 80075c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075cc:	3a30      	subs	r2, #48	; 0x30
 80075ce:	2a09      	cmp	r2, #9
 80075d0:	d903      	bls.n	80075da <_vfiprintf_r+0x1ee>
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d0c5      	beq.n	8007562 <_vfiprintf_r+0x176>
 80075d6:	9105      	str	r1, [sp, #20]
 80075d8:	e7c3      	b.n	8007562 <_vfiprintf_r+0x176>
 80075da:	fb0c 2101 	mla	r1, ip, r1, r2
 80075de:	4604      	mov	r4, r0
 80075e0:	2301      	movs	r3, #1
 80075e2:	e7f0      	b.n	80075c6 <_vfiprintf_r+0x1da>
 80075e4:	ab03      	add	r3, sp, #12
 80075e6:	9300      	str	r3, [sp, #0]
 80075e8:	462a      	mov	r2, r5
 80075ea:	4b16      	ldr	r3, [pc, #88]	; (8007644 <_vfiprintf_r+0x258>)
 80075ec:	a904      	add	r1, sp, #16
 80075ee:	4630      	mov	r0, r6
 80075f0:	f7fd fe22 	bl	8005238 <_printf_float>
 80075f4:	4607      	mov	r7, r0
 80075f6:	1c78      	adds	r0, r7, #1
 80075f8:	d1d6      	bne.n	80075a8 <_vfiprintf_r+0x1bc>
 80075fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80075fc:	07d9      	lsls	r1, r3, #31
 80075fe:	d405      	bmi.n	800760c <_vfiprintf_r+0x220>
 8007600:	89ab      	ldrh	r3, [r5, #12]
 8007602:	059a      	lsls	r2, r3, #22
 8007604:	d402      	bmi.n	800760c <_vfiprintf_r+0x220>
 8007606:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007608:	f000 faaf 	bl	8007b6a <__retarget_lock_release_recursive>
 800760c:	89ab      	ldrh	r3, [r5, #12]
 800760e:	065b      	lsls	r3, r3, #25
 8007610:	f53f af12 	bmi.w	8007438 <_vfiprintf_r+0x4c>
 8007614:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007616:	e711      	b.n	800743c <_vfiprintf_r+0x50>
 8007618:	ab03      	add	r3, sp, #12
 800761a:	9300      	str	r3, [sp, #0]
 800761c:	462a      	mov	r2, r5
 800761e:	4b09      	ldr	r3, [pc, #36]	; (8007644 <_vfiprintf_r+0x258>)
 8007620:	a904      	add	r1, sp, #16
 8007622:	4630      	mov	r0, r6
 8007624:	f7fe f8ac 	bl	8005780 <_printf_i>
 8007628:	e7e4      	b.n	80075f4 <_vfiprintf_r+0x208>
 800762a:	bf00      	nop
 800762c:	0800ab0c 	.word	0x0800ab0c
 8007630:	0800ab2c 	.word	0x0800ab2c
 8007634:	0800aaec 	.word	0x0800aaec
 8007638:	0800a994 	.word	0x0800a994
 800763c:	0800a99e 	.word	0x0800a99e
 8007640:	08005239 	.word	0x08005239
 8007644:	080073c7 	.word	0x080073c7
 8007648:	0800a99a 	.word	0x0800a99a

0800764c <__swbuf_r>:
 800764c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800764e:	460e      	mov	r6, r1
 8007650:	4614      	mov	r4, r2
 8007652:	4605      	mov	r5, r0
 8007654:	b118      	cbz	r0, 800765e <__swbuf_r+0x12>
 8007656:	6983      	ldr	r3, [r0, #24]
 8007658:	b90b      	cbnz	r3, 800765e <__swbuf_r+0x12>
 800765a:	f000 f9e7 	bl	8007a2c <__sinit>
 800765e:	4b21      	ldr	r3, [pc, #132]	; (80076e4 <__swbuf_r+0x98>)
 8007660:	429c      	cmp	r4, r3
 8007662:	d12b      	bne.n	80076bc <__swbuf_r+0x70>
 8007664:	686c      	ldr	r4, [r5, #4]
 8007666:	69a3      	ldr	r3, [r4, #24]
 8007668:	60a3      	str	r3, [r4, #8]
 800766a:	89a3      	ldrh	r3, [r4, #12]
 800766c:	071a      	lsls	r2, r3, #28
 800766e:	d52f      	bpl.n	80076d0 <__swbuf_r+0x84>
 8007670:	6923      	ldr	r3, [r4, #16]
 8007672:	b36b      	cbz	r3, 80076d0 <__swbuf_r+0x84>
 8007674:	6923      	ldr	r3, [r4, #16]
 8007676:	6820      	ldr	r0, [r4, #0]
 8007678:	1ac0      	subs	r0, r0, r3
 800767a:	6963      	ldr	r3, [r4, #20]
 800767c:	b2f6      	uxtb	r6, r6
 800767e:	4283      	cmp	r3, r0
 8007680:	4637      	mov	r7, r6
 8007682:	dc04      	bgt.n	800768e <__swbuf_r+0x42>
 8007684:	4621      	mov	r1, r4
 8007686:	4628      	mov	r0, r5
 8007688:	f000 f93c 	bl	8007904 <_fflush_r>
 800768c:	bb30      	cbnz	r0, 80076dc <__swbuf_r+0x90>
 800768e:	68a3      	ldr	r3, [r4, #8]
 8007690:	3b01      	subs	r3, #1
 8007692:	60a3      	str	r3, [r4, #8]
 8007694:	6823      	ldr	r3, [r4, #0]
 8007696:	1c5a      	adds	r2, r3, #1
 8007698:	6022      	str	r2, [r4, #0]
 800769a:	701e      	strb	r6, [r3, #0]
 800769c:	6963      	ldr	r3, [r4, #20]
 800769e:	3001      	adds	r0, #1
 80076a0:	4283      	cmp	r3, r0
 80076a2:	d004      	beq.n	80076ae <__swbuf_r+0x62>
 80076a4:	89a3      	ldrh	r3, [r4, #12]
 80076a6:	07db      	lsls	r3, r3, #31
 80076a8:	d506      	bpl.n	80076b8 <__swbuf_r+0x6c>
 80076aa:	2e0a      	cmp	r6, #10
 80076ac:	d104      	bne.n	80076b8 <__swbuf_r+0x6c>
 80076ae:	4621      	mov	r1, r4
 80076b0:	4628      	mov	r0, r5
 80076b2:	f000 f927 	bl	8007904 <_fflush_r>
 80076b6:	b988      	cbnz	r0, 80076dc <__swbuf_r+0x90>
 80076b8:	4638      	mov	r0, r7
 80076ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076bc:	4b0a      	ldr	r3, [pc, #40]	; (80076e8 <__swbuf_r+0x9c>)
 80076be:	429c      	cmp	r4, r3
 80076c0:	d101      	bne.n	80076c6 <__swbuf_r+0x7a>
 80076c2:	68ac      	ldr	r4, [r5, #8]
 80076c4:	e7cf      	b.n	8007666 <__swbuf_r+0x1a>
 80076c6:	4b09      	ldr	r3, [pc, #36]	; (80076ec <__swbuf_r+0xa0>)
 80076c8:	429c      	cmp	r4, r3
 80076ca:	bf08      	it	eq
 80076cc:	68ec      	ldreq	r4, [r5, #12]
 80076ce:	e7ca      	b.n	8007666 <__swbuf_r+0x1a>
 80076d0:	4621      	mov	r1, r4
 80076d2:	4628      	mov	r0, r5
 80076d4:	f000 f81a 	bl	800770c <__swsetup_r>
 80076d8:	2800      	cmp	r0, #0
 80076da:	d0cb      	beq.n	8007674 <__swbuf_r+0x28>
 80076dc:	f04f 37ff 	mov.w	r7, #4294967295
 80076e0:	e7ea      	b.n	80076b8 <__swbuf_r+0x6c>
 80076e2:	bf00      	nop
 80076e4:	0800ab0c 	.word	0x0800ab0c
 80076e8:	0800ab2c 	.word	0x0800ab2c
 80076ec:	0800aaec 	.word	0x0800aaec

080076f0 <__ascii_wctomb>:
 80076f0:	b149      	cbz	r1, 8007706 <__ascii_wctomb+0x16>
 80076f2:	2aff      	cmp	r2, #255	; 0xff
 80076f4:	bf85      	ittet	hi
 80076f6:	238a      	movhi	r3, #138	; 0x8a
 80076f8:	6003      	strhi	r3, [r0, #0]
 80076fa:	700a      	strbls	r2, [r1, #0]
 80076fc:	f04f 30ff 	movhi.w	r0, #4294967295
 8007700:	bf98      	it	ls
 8007702:	2001      	movls	r0, #1
 8007704:	4770      	bx	lr
 8007706:	4608      	mov	r0, r1
 8007708:	4770      	bx	lr
	...

0800770c <__swsetup_r>:
 800770c:	4b32      	ldr	r3, [pc, #200]	; (80077d8 <__swsetup_r+0xcc>)
 800770e:	b570      	push	{r4, r5, r6, lr}
 8007710:	681d      	ldr	r5, [r3, #0]
 8007712:	4606      	mov	r6, r0
 8007714:	460c      	mov	r4, r1
 8007716:	b125      	cbz	r5, 8007722 <__swsetup_r+0x16>
 8007718:	69ab      	ldr	r3, [r5, #24]
 800771a:	b913      	cbnz	r3, 8007722 <__swsetup_r+0x16>
 800771c:	4628      	mov	r0, r5
 800771e:	f000 f985 	bl	8007a2c <__sinit>
 8007722:	4b2e      	ldr	r3, [pc, #184]	; (80077dc <__swsetup_r+0xd0>)
 8007724:	429c      	cmp	r4, r3
 8007726:	d10f      	bne.n	8007748 <__swsetup_r+0x3c>
 8007728:	686c      	ldr	r4, [r5, #4]
 800772a:	89a3      	ldrh	r3, [r4, #12]
 800772c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007730:	0719      	lsls	r1, r3, #28
 8007732:	d42c      	bmi.n	800778e <__swsetup_r+0x82>
 8007734:	06dd      	lsls	r5, r3, #27
 8007736:	d411      	bmi.n	800775c <__swsetup_r+0x50>
 8007738:	2309      	movs	r3, #9
 800773a:	6033      	str	r3, [r6, #0]
 800773c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007740:	81a3      	strh	r3, [r4, #12]
 8007742:	f04f 30ff 	mov.w	r0, #4294967295
 8007746:	e03e      	b.n	80077c6 <__swsetup_r+0xba>
 8007748:	4b25      	ldr	r3, [pc, #148]	; (80077e0 <__swsetup_r+0xd4>)
 800774a:	429c      	cmp	r4, r3
 800774c:	d101      	bne.n	8007752 <__swsetup_r+0x46>
 800774e:	68ac      	ldr	r4, [r5, #8]
 8007750:	e7eb      	b.n	800772a <__swsetup_r+0x1e>
 8007752:	4b24      	ldr	r3, [pc, #144]	; (80077e4 <__swsetup_r+0xd8>)
 8007754:	429c      	cmp	r4, r3
 8007756:	bf08      	it	eq
 8007758:	68ec      	ldreq	r4, [r5, #12]
 800775a:	e7e6      	b.n	800772a <__swsetup_r+0x1e>
 800775c:	0758      	lsls	r0, r3, #29
 800775e:	d512      	bpl.n	8007786 <__swsetup_r+0x7a>
 8007760:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007762:	b141      	cbz	r1, 8007776 <__swsetup_r+0x6a>
 8007764:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007768:	4299      	cmp	r1, r3
 800776a:	d002      	beq.n	8007772 <__swsetup_r+0x66>
 800776c:	4630      	mov	r0, r6
 800776e:	f7ff fb6f 	bl	8006e50 <_free_r>
 8007772:	2300      	movs	r3, #0
 8007774:	6363      	str	r3, [r4, #52]	; 0x34
 8007776:	89a3      	ldrh	r3, [r4, #12]
 8007778:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800777c:	81a3      	strh	r3, [r4, #12]
 800777e:	2300      	movs	r3, #0
 8007780:	6063      	str	r3, [r4, #4]
 8007782:	6923      	ldr	r3, [r4, #16]
 8007784:	6023      	str	r3, [r4, #0]
 8007786:	89a3      	ldrh	r3, [r4, #12]
 8007788:	f043 0308 	orr.w	r3, r3, #8
 800778c:	81a3      	strh	r3, [r4, #12]
 800778e:	6923      	ldr	r3, [r4, #16]
 8007790:	b94b      	cbnz	r3, 80077a6 <__swsetup_r+0x9a>
 8007792:	89a3      	ldrh	r3, [r4, #12]
 8007794:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007798:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800779c:	d003      	beq.n	80077a6 <__swsetup_r+0x9a>
 800779e:	4621      	mov	r1, r4
 80077a0:	4630      	mov	r0, r6
 80077a2:	f000 fa07 	bl	8007bb4 <__smakebuf_r>
 80077a6:	89a0      	ldrh	r0, [r4, #12]
 80077a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80077ac:	f010 0301 	ands.w	r3, r0, #1
 80077b0:	d00a      	beq.n	80077c8 <__swsetup_r+0xbc>
 80077b2:	2300      	movs	r3, #0
 80077b4:	60a3      	str	r3, [r4, #8]
 80077b6:	6963      	ldr	r3, [r4, #20]
 80077b8:	425b      	negs	r3, r3
 80077ba:	61a3      	str	r3, [r4, #24]
 80077bc:	6923      	ldr	r3, [r4, #16]
 80077be:	b943      	cbnz	r3, 80077d2 <__swsetup_r+0xc6>
 80077c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80077c4:	d1ba      	bne.n	800773c <__swsetup_r+0x30>
 80077c6:	bd70      	pop	{r4, r5, r6, pc}
 80077c8:	0781      	lsls	r1, r0, #30
 80077ca:	bf58      	it	pl
 80077cc:	6963      	ldrpl	r3, [r4, #20]
 80077ce:	60a3      	str	r3, [r4, #8]
 80077d0:	e7f4      	b.n	80077bc <__swsetup_r+0xb0>
 80077d2:	2000      	movs	r0, #0
 80077d4:	e7f7      	b.n	80077c6 <__swsetup_r+0xba>
 80077d6:	bf00      	nop
 80077d8:	20000024 	.word	0x20000024
 80077dc:	0800ab0c 	.word	0x0800ab0c
 80077e0:	0800ab2c 	.word	0x0800ab2c
 80077e4:	0800aaec 	.word	0x0800aaec

080077e8 <abort>:
 80077e8:	b508      	push	{r3, lr}
 80077ea:	2006      	movs	r0, #6
 80077ec:	f000 fa52 	bl	8007c94 <raise>
 80077f0:	2001      	movs	r0, #1
 80077f2:	f7fb f99b 	bl	8002b2c <_exit>
	...

080077f8 <__sflush_r>:
 80077f8:	898a      	ldrh	r2, [r1, #12]
 80077fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077fe:	4605      	mov	r5, r0
 8007800:	0710      	lsls	r0, r2, #28
 8007802:	460c      	mov	r4, r1
 8007804:	d458      	bmi.n	80078b8 <__sflush_r+0xc0>
 8007806:	684b      	ldr	r3, [r1, #4]
 8007808:	2b00      	cmp	r3, #0
 800780a:	dc05      	bgt.n	8007818 <__sflush_r+0x20>
 800780c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800780e:	2b00      	cmp	r3, #0
 8007810:	dc02      	bgt.n	8007818 <__sflush_r+0x20>
 8007812:	2000      	movs	r0, #0
 8007814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007818:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800781a:	2e00      	cmp	r6, #0
 800781c:	d0f9      	beq.n	8007812 <__sflush_r+0x1a>
 800781e:	2300      	movs	r3, #0
 8007820:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007824:	682f      	ldr	r7, [r5, #0]
 8007826:	602b      	str	r3, [r5, #0]
 8007828:	d032      	beq.n	8007890 <__sflush_r+0x98>
 800782a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800782c:	89a3      	ldrh	r3, [r4, #12]
 800782e:	075a      	lsls	r2, r3, #29
 8007830:	d505      	bpl.n	800783e <__sflush_r+0x46>
 8007832:	6863      	ldr	r3, [r4, #4]
 8007834:	1ac0      	subs	r0, r0, r3
 8007836:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007838:	b10b      	cbz	r3, 800783e <__sflush_r+0x46>
 800783a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800783c:	1ac0      	subs	r0, r0, r3
 800783e:	2300      	movs	r3, #0
 8007840:	4602      	mov	r2, r0
 8007842:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007844:	6a21      	ldr	r1, [r4, #32]
 8007846:	4628      	mov	r0, r5
 8007848:	47b0      	blx	r6
 800784a:	1c43      	adds	r3, r0, #1
 800784c:	89a3      	ldrh	r3, [r4, #12]
 800784e:	d106      	bne.n	800785e <__sflush_r+0x66>
 8007850:	6829      	ldr	r1, [r5, #0]
 8007852:	291d      	cmp	r1, #29
 8007854:	d82c      	bhi.n	80078b0 <__sflush_r+0xb8>
 8007856:	4a2a      	ldr	r2, [pc, #168]	; (8007900 <__sflush_r+0x108>)
 8007858:	40ca      	lsrs	r2, r1
 800785a:	07d6      	lsls	r6, r2, #31
 800785c:	d528      	bpl.n	80078b0 <__sflush_r+0xb8>
 800785e:	2200      	movs	r2, #0
 8007860:	6062      	str	r2, [r4, #4]
 8007862:	04d9      	lsls	r1, r3, #19
 8007864:	6922      	ldr	r2, [r4, #16]
 8007866:	6022      	str	r2, [r4, #0]
 8007868:	d504      	bpl.n	8007874 <__sflush_r+0x7c>
 800786a:	1c42      	adds	r2, r0, #1
 800786c:	d101      	bne.n	8007872 <__sflush_r+0x7a>
 800786e:	682b      	ldr	r3, [r5, #0]
 8007870:	b903      	cbnz	r3, 8007874 <__sflush_r+0x7c>
 8007872:	6560      	str	r0, [r4, #84]	; 0x54
 8007874:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007876:	602f      	str	r7, [r5, #0]
 8007878:	2900      	cmp	r1, #0
 800787a:	d0ca      	beq.n	8007812 <__sflush_r+0x1a>
 800787c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007880:	4299      	cmp	r1, r3
 8007882:	d002      	beq.n	800788a <__sflush_r+0x92>
 8007884:	4628      	mov	r0, r5
 8007886:	f7ff fae3 	bl	8006e50 <_free_r>
 800788a:	2000      	movs	r0, #0
 800788c:	6360      	str	r0, [r4, #52]	; 0x34
 800788e:	e7c1      	b.n	8007814 <__sflush_r+0x1c>
 8007890:	6a21      	ldr	r1, [r4, #32]
 8007892:	2301      	movs	r3, #1
 8007894:	4628      	mov	r0, r5
 8007896:	47b0      	blx	r6
 8007898:	1c41      	adds	r1, r0, #1
 800789a:	d1c7      	bne.n	800782c <__sflush_r+0x34>
 800789c:	682b      	ldr	r3, [r5, #0]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d0c4      	beq.n	800782c <__sflush_r+0x34>
 80078a2:	2b1d      	cmp	r3, #29
 80078a4:	d001      	beq.n	80078aa <__sflush_r+0xb2>
 80078a6:	2b16      	cmp	r3, #22
 80078a8:	d101      	bne.n	80078ae <__sflush_r+0xb6>
 80078aa:	602f      	str	r7, [r5, #0]
 80078ac:	e7b1      	b.n	8007812 <__sflush_r+0x1a>
 80078ae:	89a3      	ldrh	r3, [r4, #12]
 80078b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078b4:	81a3      	strh	r3, [r4, #12]
 80078b6:	e7ad      	b.n	8007814 <__sflush_r+0x1c>
 80078b8:	690f      	ldr	r7, [r1, #16]
 80078ba:	2f00      	cmp	r7, #0
 80078bc:	d0a9      	beq.n	8007812 <__sflush_r+0x1a>
 80078be:	0793      	lsls	r3, r2, #30
 80078c0:	680e      	ldr	r6, [r1, #0]
 80078c2:	bf08      	it	eq
 80078c4:	694b      	ldreq	r3, [r1, #20]
 80078c6:	600f      	str	r7, [r1, #0]
 80078c8:	bf18      	it	ne
 80078ca:	2300      	movne	r3, #0
 80078cc:	eba6 0807 	sub.w	r8, r6, r7
 80078d0:	608b      	str	r3, [r1, #8]
 80078d2:	f1b8 0f00 	cmp.w	r8, #0
 80078d6:	dd9c      	ble.n	8007812 <__sflush_r+0x1a>
 80078d8:	6a21      	ldr	r1, [r4, #32]
 80078da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80078dc:	4643      	mov	r3, r8
 80078de:	463a      	mov	r2, r7
 80078e0:	4628      	mov	r0, r5
 80078e2:	47b0      	blx	r6
 80078e4:	2800      	cmp	r0, #0
 80078e6:	dc06      	bgt.n	80078f6 <__sflush_r+0xfe>
 80078e8:	89a3      	ldrh	r3, [r4, #12]
 80078ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078ee:	81a3      	strh	r3, [r4, #12]
 80078f0:	f04f 30ff 	mov.w	r0, #4294967295
 80078f4:	e78e      	b.n	8007814 <__sflush_r+0x1c>
 80078f6:	4407      	add	r7, r0
 80078f8:	eba8 0800 	sub.w	r8, r8, r0
 80078fc:	e7e9      	b.n	80078d2 <__sflush_r+0xda>
 80078fe:	bf00      	nop
 8007900:	20400001 	.word	0x20400001

08007904 <_fflush_r>:
 8007904:	b538      	push	{r3, r4, r5, lr}
 8007906:	690b      	ldr	r3, [r1, #16]
 8007908:	4605      	mov	r5, r0
 800790a:	460c      	mov	r4, r1
 800790c:	b913      	cbnz	r3, 8007914 <_fflush_r+0x10>
 800790e:	2500      	movs	r5, #0
 8007910:	4628      	mov	r0, r5
 8007912:	bd38      	pop	{r3, r4, r5, pc}
 8007914:	b118      	cbz	r0, 800791e <_fflush_r+0x1a>
 8007916:	6983      	ldr	r3, [r0, #24]
 8007918:	b90b      	cbnz	r3, 800791e <_fflush_r+0x1a>
 800791a:	f000 f887 	bl	8007a2c <__sinit>
 800791e:	4b14      	ldr	r3, [pc, #80]	; (8007970 <_fflush_r+0x6c>)
 8007920:	429c      	cmp	r4, r3
 8007922:	d11b      	bne.n	800795c <_fflush_r+0x58>
 8007924:	686c      	ldr	r4, [r5, #4]
 8007926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d0ef      	beq.n	800790e <_fflush_r+0xa>
 800792e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007930:	07d0      	lsls	r0, r2, #31
 8007932:	d404      	bmi.n	800793e <_fflush_r+0x3a>
 8007934:	0599      	lsls	r1, r3, #22
 8007936:	d402      	bmi.n	800793e <_fflush_r+0x3a>
 8007938:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800793a:	f000 f915 	bl	8007b68 <__retarget_lock_acquire_recursive>
 800793e:	4628      	mov	r0, r5
 8007940:	4621      	mov	r1, r4
 8007942:	f7ff ff59 	bl	80077f8 <__sflush_r>
 8007946:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007948:	07da      	lsls	r2, r3, #31
 800794a:	4605      	mov	r5, r0
 800794c:	d4e0      	bmi.n	8007910 <_fflush_r+0xc>
 800794e:	89a3      	ldrh	r3, [r4, #12]
 8007950:	059b      	lsls	r3, r3, #22
 8007952:	d4dd      	bmi.n	8007910 <_fflush_r+0xc>
 8007954:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007956:	f000 f908 	bl	8007b6a <__retarget_lock_release_recursive>
 800795a:	e7d9      	b.n	8007910 <_fflush_r+0xc>
 800795c:	4b05      	ldr	r3, [pc, #20]	; (8007974 <_fflush_r+0x70>)
 800795e:	429c      	cmp	r4, r3
 8007960:	d101      	bne.n	8007966 <_fflush_r+0x62>
 8007962:	68ac      	ldr	r4, [r5, #8]
 8007964:	e7df      	b.n	8007926 <_fflush_r+0x22>
 8007966:	4b04      	ldr	r3, [pc, #16]	; (8007978 <_fflush_r+0x74>)
 8007968:	429c      	cmp	r4, r3
 800796a:	bf08      	it	eq
 800796c:	68ec      	ldreq	r4, [r5, #12]
 800796e:	e7da      	b.n	8007926 <_fflush_r+0x22>
 8007970:	0800ab0c 	.word	0x0800ab0c
 8007974:	0800ab2c 	.word	0x0800ab2c
 8007978:	0800aaec 	.word	0x0800aaec

0800797c <std>:
 800797c:	2300      	movs	r3, #0
 800797e:	b510      	push	{r4, lr}
 8007980:	4604      	mov	r4, r0
 8007982:	e9c0 3300 	strd	r3, r3, [r0]
 8007986:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800798a:	6083      	str	r3, [r0, #8]
 800798c:	8181      	strh	r1, [r0, #12]
 800798e:	6643      	str	r3, [r0, #100]	; 0x64
 8007990:	81c2      	strh	r2, [r0, #14]
 8007992:	6183      	str	r3, [r0, #24]
 8007994:	4619      	mov	r1, r3
 8007996:	2208      	movs	r2, #8
 8007998:	305c      	adds	r0, #92	; 0x5c
 800799a:	f7fd fba5 	bl	80050e8 <memset>
 800799e:	4b05      	ldr	r3, [pc, #20]	; (80079b4 <std+0x38>)
 80079a0:	6263      	str	r3, [r4, #36]	; 0x24
 80079a2:	4b05      	ldr	r3, [pc, #20]	; (80079b8 <std+0x3c>)
 80079a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80079a6:	4b05      	ldr	r3, [pc, #20]	; (80079bc <std+0x40>)
 80079a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80079aa:	4b05      	ldr	r3, [pc, #20]	; (80079c0 <std+0x44>)
 80079ac:	6224      	str	r4, [r4, #32]
 80079ae:	6323      	str	r3, [r4, #48]	; 0x30
 80079b0:	bd10      	pop	{r4, pc}
 80079b2:	bf00      	nop
 80079b4:	08007ccd 	.word	0x08007ccd
 80079b8:	08007cef 	.word	0x08007cef
 80079bc:	08007d27 	.word	0x08007d27
 80079c0:	08007d4b 	.word	0x08007d4b

080079c4 <_cleanup_r>:
 80079c4:	4901      	ldr	r1, [pc, #4]	; (80079cc <_cleanup_r+0x8>)
 80079c6:	f000 b8af 	b.w	8007b28 <_fwalk_reent>
 80079ca:	bf00      	nop
 80079cc:	08007905 	.word	0x08007905

080079d0 <__sfmoreglue>:
 80079d0:	b570      	push	{r4, r5, r6, lr}
 80079d2:	1e4a      	subs	r2, r1, #1
 80079d4:	2568      	movs	r5, #104	; 0x68
 80079d6:	4355      	muls	r5, r2
 80079d8:	460e      	mov	r6, r1
 80079da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80079de:	f7ff fa87 	bl	8006ef0 <_malloc_r>
 80079e2:	4604      	mov	r4, r0
 80079e4:	b140      	cbz	r0, 80079f8 <__sfmoreglue+0x28>
 80079e6:	2100      	movs	r1, #0
 80079e8:	e9c0 1600 	strd	r1, r6, [r0]
 80079ec:	300c      	adds	r0, #12
 80079ee:	60a0      	str	r0, [r4, #8]
 80079f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80079f4:	f7fd fb78 	bl	80050e8 <memset>
 80079f8:	4620      	mov	r0, r4
 80079fa:	bd70      	pop	{r4, r5, r6, pc}

080079fc <__sfp_lock_acquire>:
 80079fc:	4801      	ldr	r0, [pc, #4]	; (8007a04 <__sfp_lock_acquire+0x8>)
 80079fe:	f000 b8b3 	b.w	8007b68 <__retarget_lock_acquire_recursive>
 8007a02:	bf00      	nop
 8007a04:	20000370 	.word	0x20000370

08007a08 <__sfp_lock_release>:
 8007a08:	4801      	ldr	r0, [pc, #4]	; (8007a10 <__sfp_lock_release+0x8>)
 8007a0a:	f000 b8ae 	b.w	8007b6a <__retarget_lock_release_recursive>
 8007a0e:	bf00      	nop
 8007a10:	20000370 	.word	0x20000370

08007a14 <__sinit_lock_acquire>:
 8007a14:	4801      	ldr	r0, [pc, #4]	; (8007a1c <__sinit_lock_acquire+0x8>)
 8007a16:	f000 b8a7 	b.w	8007b68 <__retarget_lock_acquire_recursive>
 8007a1a:	bf00      	nop
 8007a1c:	2000036b 	.word	0x2000036b

08007a20 <__sinit_lock_release>:
 8007a20:	4801      	ldr	r0, [pc, #4]	; (8007a28 <__sinit_lock_release+0x8>)
 8007a22:	f000 b8a2 	b.w	8007b6a <__retarget_lock_release_recursive>
 8007a26:	bf00      	nop
 8007a28:	2000036b 	.word	0x2000036b

08007a2c <__sinit>:
 8007a2c:	b510      	push	{r4, lr}
 8007a2e:	4604      	mov	r4, r0
 8007a30:	f7ff fff0 	bl	8007a14 <__sinit_lock_acquire>
 8007a34:	69a3      	ldr	r3, [r4, #24]
 8007a36:	b11b      	cbz	r3, 8007a40 <__sinit+0x14>
 8007a38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a3c:	f7ff bff0 	b.w	8007a20 <__sinit_lock_release>
 8007a40:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007a44:	6523      	str	r3, [r4, #80]	; 0x50
 8007a46:	4b13      	ldr	r3, [pc, #76]	; (8007a94 <__sinit+0x68>)
 8007a48:	4a13      	ldr	r2, [pc, #76]	; (8007a98 <__sinit+0x6c>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	62a2      	str	r2, [r4, #40]	; 0x28
 8007a4e:	42a3      	cmp	r3, r4
 8007a50:	bf04      	itt	eq
 8007a52:	2301      	moveq	r3, #1
 8007a54:	61a3      	streq	r3, [r4, #24]
 8007a56:	4620      	mov	r0, r4
 8007a58:	f000 f820 	bl	8007a9c <__sfp>
 8007a5c:	6060      	str	r0, [r4, #4]
 8007a5e:	4620      	mov	r0, r4
 8007a60:	f000 f81c 	bl	8007a9c <__sfp>
 8007a64:	60a0      	str	r0, [r4, #8]
 8007a66:	4620      	mov	r0, r4
 8007a68:	f000 f818 	bl	8007a9c <__sfp>
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	60e0      	str	r0, [r4, #12]
 8007a70:	2104      	movs	r1, #4
 8007a72:	6860      	ldr	r0, [r4, #4]
 8007a74:	f7ff ff82 	bl	800797c <std>
 8007a78:	68a0      	ldr	r0, [r4, #8]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	2109      	movs	r1, #9
 8007a7e:	f7ff ff7d 	bl	800797c <std>
 8007a82:	68e0      	ldr	r0, [r4, #12]
 8007a84:	2202      	movs	r2, #2
 8007a86:	2112      	movs	r1, #18
 8007a88:	f7ff ff78 	bl	800797c <std>
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	61a3      	str	r3, [r4, #24]
 8007a90:	e7d2      	b.n	8007a38 <__sinit+0xc>
 8007a92:	bf00      	nop
 8007a94:	0800a768 	.word	0x0800a768
 8007a98:	080079c5 	.word	0x080079c5

08007a9c <__sfp>:
 8007a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a9e:	4607      	mov	r7, r0
 8007aa0:	f7ff ffac 	bl	80079fc <__sfp_lock_acquire>
 8007aa4:	4b1e      	ldr	r3, [pc, #120]	; (8007b20 <__sfp+0x84>)
 8007aa6:	681e      	ldr	r6, [r3, #0]
 8007aa8:	69b3      	ldr	r3, [r6, #24]
 8007aaa:	b913      	cbnz	r3, 8007ab2 <__sfp+0x16>
 8007aac:	4630      	mov	r0, r6
 8007aae:	f7ff ffbd 	bl	8007a2c <__sinit>
 8007ab2:	3648      	adds	r6, #72	; 0x48
 8007ab4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007ab8:	3b01      	subs	r3, #1
 8007aba:	d503      	bpl.n	8007ac4 <__sfp+0x28>
 8007abc:	6833      	ldr	r3, [r6, #0]
 8007abe:	b30b      	cbz	r3, 8007b04 <__sfp+0x68>
 8007ac0:	6836      	ldr	r6, [r6, #0]
 8007ac2:	e7f7      	b.n	8007ab4 <__sfp+0x18>
 8007ac4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007ac8:	b9d5      	cbnz	r5, 8007b00 <__sfp+0x64>
 8007aca:	4b16      	ldr	r3, [pc, #88]	; (8007b24 <__sfp+0x88>)
 8007acc:	60e3      	str	r3, [r4, #12]
 8007ace:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007ad2:	6665      	str	r5, [r4, #100]	; 0x64
 8007ad4:	f000 f847 	bl	8007b66 <__retarget_lock_init_recursive>
 8007ad8:	f7ff ff96 	bl	8007a08 <__sfp_lock_release>
 8007adc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007ae0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007ae4:	6025      	str	r5, [r4, #0]
 8007ae6:	61a5      	str	r5, [r4, #24]
 8007ae8:	2208      	movs	r2, #8
 8007aea:	4629      	mov	r1, r5
 8007aec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007af0:	f7fd fafa 	bl	80050e8 <memset>
 8007af4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007af8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007afc:	4620      	mov	r0, r4
 8007afe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b00:	3468      	adds	r4, #104	; 0x68
 8007b02:	e7d9      	b.n	8007ab8 <__sfp+0x1c>
 8007b04:	2104      	movs	r1, #4
 8007b06:	4638      	mov	r0, r7
 8007b08:	f7ff ff62 	bl	80079d0 <__sfmoreglue>
 8007b0c:	4604      	mov	r4, r0
 8007b0e:	6030      	str	r0, [r6, #0]
 8007b10:	2800      	cmp	r0, #0
 8007b12:	d1d5      	bne.n	8007ac0 <__sfp+0x24>
 8007b14:	f7ff ff78 	bl	8007a08 <__sfp_lock_release>
 8007b18:	230c      	movs	r3, #12
 8007b1a:	603b      	str	r3, [r7, #0]
 8007b1c:	e7ee      	b.n	8007afc <__sfp+0x60>
 8007b1e:	bf00      	nop
 8007b20:	0800a768 	.word	0x0800a768
 8007b24:	ffff0001 	.word	0xffff0001

08007b28 <_fwalk_reent>:
 8007b28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b2c:	4606      	mov	r6, r0
 8007b2e:	4688      	mov	r8, r1
 8007b30:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007b34:	2700      	movs	r7, #0
 8007b36:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007b3a:	f1b9 0901 	subs.w	r9, r9, #1
 8007b3e:	d505      	bpl.n	8007b4c <_fwalk_reent+0x24>
 8007b40:	6824      	ldr	r4, [r4, #0]
 8007b42:	2c00      	cmp	r4, #0
 8007b44:	d1f7      	bne.n	8007b36 <_fwalk_reent+0xe>
 8007b46:	4638      	mov	r0, r7
 8007b48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b4c:	89ab      	ldrh	r3, [r5, #12]
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d907      	bls.n	8007b62 <_fwalk_reent+0x3a>
 8007b52:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007b56:	3301      	adds	r3, #1
 8007b58:	d003      	beq.n	8007b62 <_fwalk_reent+0x3a>
 8007b5a:	4629      	mov	r1, r5
 8007b5c:	4630      	mov	r0, r6
 8007b5e:	47c0      	blx	r8
 8007b60:	4307      	orrs	r7, r0
 8007b62:	3568      	adds	r5, #104	; 0x68
 8007b64:	e7e9      	b.n	8007b3a <_fwalk_reent+0x12>

08007b66 <__retarget_lock_init_recursive>:
 8007b66:	4770      	bx	lr

08007b68 <__retarget_lock_acquire_recursive>:
 8007b68:	4770      	bx	lr

08007b6a <__retarget_lock_release_recursive>:
 8007b6a:	4770      	bx	lr

08007b6c <__swhatbuf_r>:
 8007b6c:	b570      	push	{r4, r5, r6, lr}
 8007b6e:	460e      	mov	r6, r1
 8007b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b74:	2900      	cmp	r1, #0
 8007b76:	b096      	sub	sp, #88	; 0x58
 8007b78:	4614      	mov	r4, r2
 8007b7a:	461d      	mov	r5, r3
 8007b7c:	da07      	bge.n	8007b8e <__swhatbuf_r+0x22>
 8007b7e:	2300      	movs	r3, #0
 8007b80:	602b      	str	r3, [r5, #0]
 8007b82:	89b3      	ldrh	r3, [r6, #12]
 8007b84:	061a      	lsls	r2, r3, #24
 8007b86:	d410      	bmi.n	8007baa <__swhatbuf_r+0x3e>
 8007b88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b8c:	e00e      	b.n	8007bac <__swhatbuf_r+0x40>
 8007b8e:	466a      	mov	r2, sp
 8007b90:	f000 f902 	bl	8007d98 <_fstat_r>
 8007b94:	2800      	cmp	r0, #0
 8007b96:	dbf2      	blt.n	8007b7e <__swhatbuf_r+0x12>
 8007b98:	9a01      	ldr	r2, [sp, #4]
 8007b9a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007b9e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007ba2:	425a      	negs	r2, r3
 8007ba4:	415a      	adcs	r2, r3
 8007ba6:	602a      	str	r2, [r5, #0]
 8007ba8:	e7ee      	b.n	8007b88 <__swhatbuf_r+0x1c>
 8007baa:	2340      	movs	r3, #64	; 0x40
 8007bac:	2000      	movs	r0, #0
 8007bae:	6023      	str	r3, [r4, #0]
 8007bb0:	b016      	add	sp, #88	; 0x58
 8007bb2:	bd70      	pop	{r4, r5, r6, pc}

08007bb4 <__smakebuf_r>:
 8007bb4:	898b      	ldrh	r3, [r1, #12]
 8007bb6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007bb8:	079d      	lsls	r5, r3, #30
 8007bba:	4606      	mov	r6, r0
 8007bbc:	460c      	mov	r4, r1
 8007bbe:	d507      	bpl.n	8007bd0 <__smakebuf_r+0x1c>
 8007bc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007bc4:	6023      	str	r3, [r4, #0]
 8007bc6:	6123      	str	r3, [r4, #16]
 8007bc8:	2301      	movs	r3, #1
 8007bca:	6163      	str	r3, [r4, #20]
 8007bcc:	b002      	add	sp, #8
 8007bce:	bd70      	pop	{r4, r5, r6, pc}
 8007bd0:	ab01      	add	r3, sp, #4
 8007bd2:	466a      	mov	r2, sp
 8007bd4:	f7ff ffca 	bl	8007b6c <__swhatbuf_r>
 8007bd8:	9900      	ldr	r1, [sp, #0]
 8007bda:	4605      	mov	r5, r0
 8007bdc:	4630      	mov	r0, r6
 8007bde:	f7ff f987 	bl	8006ef0 <_malloc_r>
 8007be2:	b948      	cbnz	r0, 8007bf8 <__smakebuf_r+0x44>
 8007be4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007be8:	059a      	lsls	r2, r3, #22
 8007bea:	d4ef      	bmi.n	8007bcc <__smakebuf_r+0x18>
 8007bec:	f023 0303 	bic.w	r3, r3, #3
 8007bf0:	f043 0302 	orr.w	r3, r3, #2
 8007bf4:	81a3      	strh	r3, [r4, #12]
 8007bf6:	e7e3      	b.n	8007bc0 <__smakebuf_r+0xc>
 8007bf8:	4b0d      	ldr	r3, [pc, #52]	; (8007c30 <__smakebuf_r+0x7c>)
 8007bfa:	62b3      	str	r3, [r6, #40]	; 0x28
 8007bfc:	89a3      	ldrh	r3, [r4, #12]
 8007bfe:	6020      	str	r0, [r4, #0]
 8007c00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c04:	81a3      	strh	r3, [r4, #12]
 8007c06:	9b00      	ldr	r3, [sp, #0]
 8007c08:	6163      	str	r3, [r4, #20]
 8007c0a:	9b01      	ldr	r3, [sp, #4]
 8007c0c:	6120      	str	r0, [r4, #16]
 8007c0e:	b15b      	cbz	r3, 8007c28 <__smakebuf_r+0x74>
 8007c10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c14:	4630      	mov	r0, r6
 8007c16:	f000 f8d1 	bl	8007dbc <_isatty_r>
 8007c1a:	b128      	cbz	r0, 8007c28 <__smakebuf_r+0x74>
 8007c1c:	89a3      	ldrh	r3, [r4, #12]
 8007c1e:	f023 0303 	bic.w	r3, r3, #3
 8007c22:	f043 0301 	orr.w	r3, r3, #1
 8007c26:	81a3      	strh	r3, [r4, #12]
 8007c28:	89a0      	ldrh	r0, [r4, #12]
 8007c2a:	4305      	orrs	r5, r0
 8007c2c:	81a5      	strh	r5, [r4, #12]
 8007c2e:	e7cd      	b.n	8007bcc <__smakebuf_r+0x18>
 8007c30:	080079c5 	.word	0x080079c5

08007c34 <_malloc_usable_size_r>:
 8007c34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c38:	1f18      	subs	r0, r3, #4
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	bfbc      	itt	lt
 8007c3e:	580b      	ldrlt	r3, [r1, r0]
 8007c40:	18c0      	addlt	r0, r0, r3
 8007c42:	4770      	bx	lr

08007c44 <_raise_r>:
 8007c44:	291f      	cmp	r1, #31
 8007c46:	b538      	push	{r3, r4, r5, lr}
 8007c48:	4604      	mov	r4, r0
 8007c4a:	460d      	mov	r5, r1
 8007c4c:	d904      	bls.n	8007c58 <_raise_r+0x14>
 8007c4e:	2316      	movs	r3, #22
 8007c50:	6003      	str	r3, [r0, #0]
 8007c52:	f04f 30ff 	mov.w	r0, #4294967295
 8007c56:	bd38      	pop	{r3, r4, r5, pc}
 8007c58:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007c5a:	b112      	cbz	r2, 8007c62 <_raise_r+0x1e>
 8007c5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007c60:	b94b      	cbnz	r3, 8007c76 <_raise_r+0x32>
 8007c62:	4620      	mov	r0, r4
 8007c64:	f000 f830 	bl	8007cc8 <_getpid_r>
 8007c68:	462a      	mov	r2, r5
 8007c6a:	4601      	mov	r1, r0
 8007c6c:	4620      	mov	r0, r4
 8007c6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c72:	f000 b817 	b.w	8007ca4 <_kill_r>
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d00a      	beq.n	8007c90 <_raise_r+0x4c>
 8007c7a:	1c59      	adds	r1, r3, #1
 8007c7c:	d103      	bne.n	8007c86 <_raise_r+0x42>
 8007c7e:	2316      	movs	r3, #22
 8007c80:	6003      	str	r3, [r0, #0]
 8007c82:	2001      	movs	r0, #1
 8007c84:	e7e7      	b.n	8007c56 <_raise_r+0x12>
 8007c86:	2400      	movs	r4, #0
 8007c88:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007c8c:	4628      	mov	r0, r5
 8007c8e:	4798      	blx	r3
 8007c90:	2000      	movs	r0, #0
 8007c92:	e7e0      	b.n	8007c56 <_raise_r+0x12>

08007c94 <raise>:
 8007c94:	4b02      	ldr	r3, [pc, #8]	; (8007ca0 <raise+0xc>)
 8007c96:	4601      	mov	r1, r0
 8007c98:	6818      	ldr	r0, [r3, #0]
 8007c9a:	f7ff bfd3 	b.w	8007c44 <_raise_r>
 8007c9e:	bf00      	nop
 8007ca0:	20000024 	.word	0x20000024

08007ca4 <_kill_r>:
 8007ca4:	b538      	push	{r3, r4, r5, lr}
 8007ca6:	4d07      	ldr	r5, [pc, #28]	; (8007cc4 <_kill_r+0x20>)
 8007ca8:	2300      	movs	r3, #0
 8007caa:	4604      	mov	r4, r0
 8007cac:	4608      	mov	r0, r1
 8007cae:	4611      	mov	r1, r2
 8007cb0:	602b      	str	r3, [r5, #0]
 8007cb2:	f7fa ff2b 	bl	8002b0c <_kill>
 8007cb6:	1c43      	adds	r3, r0, #1
 8007cb8:	d102      	bne.n	8007cc0 <_kill_r+0x1c>
 8007cba:	682b      	ldr	r3, [r5, #0]
 8007cbc:	b103      	cbz	r3, 8007cc0 <_kill_r+0x1c>
 8007cbe:	6023      	str	r3, [r4, #0]
 8007cc0:	bd38      	pop	{r3, r4, r5, pc}
 8007cc2:	bf00      	nop
 8007cc4:	20000364 	.word	0x20000364

08007cc8 <_getpid_r>:
 8007cc8:	f7fa bf18 	b.w	8002afc <_getpid>

08007ccc <__sread>:
 8007ccc:	b510      	push	{r4, lr}
 8007cce:	460c      	mov	r4, r1
 8007cd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cd4:	f000 f894 	bl	8007e00 <_read_r>
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	bfab      	itete	ge
 8007cdc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007cde:	89a3      	ldrhlt	r3, [r4, #12]
 8007ce0:	181b      	addge	r3, r3, r0
 8007ce2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007ce6:	bfac      	ite	ge
 8007ce8:	6563      	strge	r3, [r4, #84]	; 0x54
 8007cea:	81a3      	strhlt	r3, [r4, #12]
 8007cec:	bd10      	pop	{r4, pc}

08007cee <__swrite>:
 8007cee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cf2:	461f      	mov	r7, r3
 8007cf4:	898b      	ldrh	r3, [r1, #12]
 8007cf6:	05db      	lsls	r3, r3, #23
 8007cf8:	4605      	mov	r5, r0
 8007cfa:	460c      	mov	r4, r1
 8007cfc:	4616      	mov	r6, r2
 8007cfe:	d505      	bpl.n	8007d0c <__swrite+0x1e>
 8007d00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d04:	2302      	movs	r3, #2
 8007d06:	2200      	movs	r2, #0
 8007d08:	f000 f868 	bl	8007ddc <_lseek_r>
 8007d0c:	89a3      	ldrh	r3, [r4, #12]
 8007d0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d16:	81a3      	strh	r3, [r4, #12]
 8007d18:	4632      	mov	r2, r6
 8007d1a:	463b      	mov	r3, r7
 8007d1c:	4628      	mov	r0, r5
 8007d1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d22:	f000 b817 	b.w	8007d54 <_write_r>

08007d26 <__sseek>:
 8007d26:	b510      	push	{r4, lr}
 8007d28:	460c      	mov	r4, r1
 8007d2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d2e:	f000 f855 	bl	8007ddc <_lseek_r>
 8007d32:	1c43      	adds	r3, r0, #1
 8007d34:	89a3      	ldrh	r3, [r4, #12]
 8007d36:	bf15      	itete	ne
 8007d38:	6560      	strne	r0, [r4, #84]	; 0x54
 8007d3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007d3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007d42:	81a3      	strheq	r3, [r4, #12]
 8007d44:	bf18      	it	ne
 8007d46:	81a3      	strhne	r3, [r4, #12]
 8007d48:	bd10      	pop	{r4, pc}

08007d4a <__sclose>:
 8007d4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d4e:	f000 b813 	b.w	8007d78 <_close_r>
	...

08007d54 <_write_r>:
 8007d54:	b538      	push	{r3, r4, r5, lr}
 8007d56:	4d07      	ldr	r5, [pc, #28]	; (8007d74 <_write_r+0x20>)
 8007d58:	4604      	mov	r4, r0
 8007d5a:	4608      	mov	r0, r1
 8007d5c:	4611      	mov	r1, r2
 8007d5e:	2200      	movs	r2, #0
 8007d60:	602a      	str	r2, [r5, #0]
 8007d62:	461a      	mov	r2, r3
 8007d64:	f7fa ff09 	bl	8002b7a <_write>
 8007d68:	1c43      	adds	r3, r0, #1
 8007d6a:	d102      	bne.n	8007d72 <_write_r+0x1e>
 8007d6c:	682b      	ldr	r3, [r5, #0]
 8007d6e:	b103      	cbz	r3, 8007d72 <_write_r+0x1e>
 8007d70:	6023      	str	r3, [r4, #0]
 8007d72:	bd38      	pop	{r3, r4, r5, pc}
 8007d74:	20000364 	.word	0x20000364

08007d78 <_close_r>:
 8007d78:	b538      	push	{r3, r4, r5, lr}
 8007d7a:	4d06      	ldr	r5, [pc, #24]	; (8007d94 <_close_r+0x1c>)
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	4604      	mov	r4, r0
 8007d80:	4608      	mov	r0, r1
 8007d82:	602b      	str	r3, [r5, #0]
 8007d84:	f7fa ff15 	bl	8002bb2 <_close>
 8007d88:	1c43      	adds	r3, r0, #1
 8007d8a:	d102      	bne.n	8007d92 <_close_r+0x1a>
 8007d8c:	682b      	ldr	r3, [r5, #0]
 8007d8e:	b103      	cbz	r3, 8007d92 <_close_r+0x1a>
 8007d90:	6023      	str	r3, [r4, #0]
 8007d92:	bd38      	pop	{r3, r4, r5, pc}
 8007d94:	20000364 	.word	0x20000364

08007d98 <_fstat_r>:
 8007d98:	b538      	push	{r3, r4, r5, lr}
 8007d9a:	4d07      	ldr	r5, [pc, #28]	; (8007db8 <_fstat_r+0x20>)
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	4604      	mov	r4, r0
 8007da0:	4608      	mov	r0, r1
 8007da2:	4611      	mov	r1, r2
 8007da4:	602b      	str	r3, [r5, #0]
 8007da6:	f7fa ff10 	bl	8002bca <_fstat>
 8007daa:	1c43      	adds	r3, r0, #1
 8007dac:	d102      	bne.n	8007db4 <_fstat_r+0x1c>
 8007dae:	682b      	ldr	r3, [r5, #0]
 8007db0:	b103      	cbz	r3, 8007db4 <_fstat_r+0x1c>
 8007db2:	6023      	str	r3, [r4, #0]
 8007db4:	bd38      	pop	{r3, r4, r5, pc}
 8007db6:	bf00      	nop
 8007db8:	20000364 	.word	0x20000364

08007dbc <_isatty_r>:
 8007dbc:	b538      	push	{r3, r4, r5, lr}
 8007dbe:	4d06      	ldr	r5, [pc, #24]	; (8007dd8 <_isatty_r+0x1c>)
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	4604      	mov	r4, r0
 8007dc4:	4608      	mov	r0, r1
 8007dc6:	602b      	str	r3, [r5, #0]
 8007dc8:	f7fa ff0f 	bl	8002bea <_isatty>
 8007dcc:	1c43      	adds	r3, r0, #1
 8007dce:	d102      	bne.n	8007dd6 <_isatty_r+0x1a>
 8007dd0:	682b      	ldr	r3, [r5, #0]
 8007dd2:	b103      	cbz	r3, 8007dd6 <_isatty_r+0x1a>
 8007dd4:	6023      	str	r3, [r4, #0]
 8007dd6:	bd38      	pop	{r3, r4, r5, pc}
 8007dd8:	20000364 	.word	0x20000364

08007ddc <_lseek_r>:
 8007ddc:	b538      	push	{r3, r4, r5, lr}
 8007dde:	4d07      	ldr	r5, [pc, #28]	; (8007dfc <_lseek_r+0x20>)
 8007de0:	4604      	mov	r4, r0
 8007de2:	4608      	mov	r0, r1
 8007de4:	4611      	mov	r1, r2
 8007de6:	2200      	movs	r2, #0
 8007de8:	602a      	str	r2, [r5, #0]
 8007dea:	461a      	mov	r2, r3
 8007dec:	f7fa ff08 	bl	8002c00 <_lseek>
 8007df0:	1c43      	adds	r3, r0, #1
 8007df2:	d102      	bne.n	8007dfa <_lseek_r+0x1e>
 8007df4:	682b      	ldr	r3, [r5, #0]
 8007df6:	b103      	cbz	r3, 8007dfa <_lseek_r+0x1e>
 8007df8:	6023      	str	r3, [r4, #0]
 8007dfa:	bd38      	pop	{r3, r4, r5, pc}
 8007dfc:	20000364 	.word	0x20000364

08007e00 <_read_r>:
 8007e00:	b538      	push	{r3, r4, r5, lr}
 8007e02:	4d07      	ldr	r5, [pc, #28]	; (8007e20 <_read_r+0x20>)
 8007e04:	4604      	mov	r4, r0
 8007e06:	4608      	mov	r0, r1
 8007e08:	4611      	mov	r1, r2
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	602a      	str	r2, [r5, #0]
 8007e0e:	461a      	mov	r2, r3
 8007e10:	f7fa fe96 	bl	8002b40 <_read>
 8007e14:	1c43      	adds	r3, r0, #1
 8007e16:	d102      	bne.n	8007e1e <_read_r+0x1e>
 8007e18:	682b      	ldr	r3, [r5, #0]
 8007e1a:	b103      	cbz	r3, 8007e1e <_read_r+0x1e>
 8007e1c:	6023      	str	r3, [r4, #0]
 8007e1e:	bd38      	pop	{r3, r4, r5, pc}
 8007e20:	20000364 	.word	0x20000364

08007e24 <_init>:
 8007e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e26:	bf00      	nop
 8007e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e2a:	bc08      	pop	{r3}
 8007e2c:	469e      	mov	lr, r3
 8007e2e:	4770      	bx	lr

08007e30 <_fini>:
 8007e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e32:	bf00      	nop
 8007e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e36:	bc08      	pop	{r3}
 8007e38:	469e      	mov	lr, r3
 8007e3a:	4770      	bx	lr
