proc getlistofuserparam {} {
	set userparamlist [list \
"PCW_FCLK_CLK0_BUF" \
"PCW_FCLK_CLK1_BUF" \
"PCW_FCLK_CLK2_BUF" \
"PCW_FCLK_CLK3_BUF" \
"PCW_UIPARAM_DDR_FREQ_MHZ" \
"PCW_UIPARAM_DDR_BANK_ADDR_COUNT" \
"PCW_UIPARAM_DDR_ROW_ADDR_COUNT" \
"PCW_UIPARAM_DDR_COL_ADDR_COUNT" \
"PCW_UIPARAM_DDR_CL" \
"PCW_UIPARAM_DDR_CWL" \
"PCW_UIPARAM_DDR_T_RCD" \
"PCW_UIPARAM_DDR_T_RP" \
"PCW_UIPARAM_DDR_T_RC" \
"PCW_UIPARAM_DDR_T_RAS_MIN" \
"PCW_UIPARAM_DDR_T_FAW" \
"PCW_UIPARAM_DDR_AL" \
"PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0" \
"PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1" \
"PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2" \
"PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3" \
"PCW_UIPARAM_DDR_BOARD_DELAY0" \
"PCW_UIPARAM_DDR_BOARD_DELAY1" \
"PCW_UIPARAM_DDR_BOARD_DELAY2" \
"PCW_UIPARAM_DDR_BOARD_DELAY3" \
"PCW_UIPARAM_DDR_DQS_0_LENGTH_MM" \
"PCW_UIPARAM_DDR_DQS_1_LENGTH_MM" \
"PCW_UIPARAM_DDR_DQS_2_LENGTH_MM" \
"PCW_UIPARAM_DDR_DQS_3_LENGTH_MM" \
"PCW_UIPARAM_DDR_DQ_0_LENGTH_MM" \
"PCW_UIPARAM_DDR_DQ_1_LENGTH_MM" \
"PCW_UIPARAM_DDR_DQ_2_LENGTH_MM" \
"PCW_UIPARAM_DDR_DQ_3_LENGTH_MM" \
"PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM" \
"PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM" \
"PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM" \
"PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM" \
"PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH" \
"PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH" \
"PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH" \
"PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH" \
"PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH" \
"PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH" \
"PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH" \
"PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH" \
"PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH" \
"PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH" \
"PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH" \
"PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH" \
"PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY" \
"PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY" \
"PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY" \
"PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY" \
"PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY" \
"PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY" \
"PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY" \
"PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY" \
"PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY" \
"PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY" \
"PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY" \
"PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY" \
"PCW_CRYSTAL_PERIPHERAL_FREQMHZ" \
"PCW_APU_PERIPHERAL_FREQMHZ" \
"PCW_DCI_PERIPHERAL_FREQMHZ" \
"PCW_QSPI_PERIPHERAL_FREQMHZ" \
"PCW_SMC_PERIPHERAL_FREQMHZ" \
"PCW_USB0_PERIPHERAL_FREQMHZ" \
"PCW_USB1_PERIPHERAL_FREQMHZ" \
"PCW_SDIO_PERIPHERAL_FREQMHZ" \
"PCW_UART_PERIPHERAL_FREQMHZ" \
"PCW_SPI_PERIPHERAL_FREQMHZ" \
"PCW_CAN_PERIPHERAL_FREQMHZ" \
"PCW_CAN0_PERIPHERAL_FREQMHZ" \
"PCW_CAN1_PERIPHERAL_FREQMHZ" \
"PCW_WDT_PERIPHERAL_FREQMHZ" \
"PCW_TTC_PERIPHERAL_FREQMHZ" \
"PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ" \
"PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ" \
"PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ" \
"PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ" \
"PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ" \
"PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ" \
"PCW_PCAP_PERIPHERAL_FREQMHZ" \
"PCW_TPIU_PERIPHERAL_FREQMHZ" \
"PCW_FPGA0_PERIPHERAL_FREQMHZ" \
"PCW_FPGA1_PERIPHERAL_FREQMHZ" \
"PCW_FPGA2_PERIPHERAL_FREQMHZ" \
"PCW_FPGA3_PERIPHERAL_FREQMHZ" \
"PCW_OVERRIDE_BASIC_CLOCK" \
"PCW_CPU_PERIPHERAL_DIVISOR0" \
"PCW_DDR_PERIPHERAL_DIVISOR0" \
"PCW_SMC_PERIPHERAL_DIVISOR0" \
"PCW_QSPI_PERIPHERAL_DIVISOR0" \
"PCW_SDIO_PERIPHERAL_DIVISOR0" \
"PCW_UART_PERIPHERAL_DIVISOR0" \
"PCW_SPI_PERIPHERAL_DIVISOR0" \
"PCW_CAN_PERIPHERAL_DIVISOR0" \
"PCW_CAN_PERIPHERAL_DIVISOR1" \
"PCW_FCLK0_PERIPHERAL_DIVISOR0" \
"PCW_FCLK1_PERIPHERAL_DIVISOR0" \
"PCW_FCLK2_PERIPHERAL_DIVISOR0" \
"PCW_FCLK3_PERIPHERAL_DIVISOR0" \
"PCW_FCLK0_PERIPHERAL_DIVISOR1" \
"PCW_FCLK1_PERIPHERAL_DIVISOR1" \
"PCW_FCLK2_PERIPHERAL_DIVISOR1" \
"PCW_FCLK3_PERIPHERAL_DIVISOR1" \
"PCW_ENET0_PERIPHERAL_DIVISOR0" \
"PCW_ENET1_PERIPHERAL_DIVISOR0" \
"PCW_ENET0_PERIPHERAL_DIVISOR1" \
"PCW_ENET1_PERIPHERAL_DIVISOR1" \
"PCW_TPIU_PERIPHERAL_DIVISOR0" \
"PCW_DCI_PERIPHERAL_DIVISOR0" \
"PCW_DCI_PERIPHERAL_DIVISOR1" \
"PCW_PCAP_PERIPHERAL_DIVISOR0" \
"PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0" \
"PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0" \
"PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0" \
"PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0" \
"PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0" \
"PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0" \
"PCW_WDT_PERIPHERAL_DIVISOR0" \
"PCW_ARMPLL_CTRL_FBDIV" \
"PCW_IOPLL_CTRL_FBDIV" \
"PCW_DDRPLL_CTRL_FBDIV" \
"PCW_CPU_CPU_PLL_FREQMHZ" \
"PCW_IO_IO_PLL_FREQMHZ" \
"PCW_DDR_DDR_PLL_FREQMHZ" \
"PCW_USE_AXI_NONSECURE" \
"PCW_USE_M_AXI_GP0" \
"PCW_USE_M_AXI_GP1" \
"PCW_USE_S_AXI_GP0" \
"PCW_USE_S_AXI_GP1" \
"PCW_USE_S_AXI_ACP" \
"PCW_USE_S_AXI_HP0" \
"PCW_USE_S_AXI_HP1" \
"PCW_USE_S_AXI_HP2" \
"PCW_USE_S_AXI_HP3" \
"PCW_M_AXI_GP0_FREQMHZ" \
"PCW_M_AXI_GP1_FREQMHZ" \
"PCW_S_AXI_GP0_FREQMHZ" \
"PCW_S_AXI_GP1_FREQMHZ" \
"PCW_S_AXI_ACP_FREQMHZ" \
"PCW_S_AXI_HP0_FREQMHZ" \
"PCW_S_AXI_HP1_FREQMHZ" \
"PCW_S_AXI_HP2_FREQMHZ" \
"PCW_S_AXI_HP3_FREQMHZ" \
"PCW_USE_CROSS_TRIGGER" \
"PCW_FTM_CTI_IN0" \
"PCW_FTM_CTI_IN1" \
"PCW_FTM_CTI_IN2" \
"PCW_FTM_CTI_IN3" \
"PCW_FTM_CTI_OUT0" \
"PCW_FTM_CTI_OUT1" \
"PCW_FTM_CTI_OUT2" \
"PCW_FTM_CTI_OUT3" \
"PCW_UART0_BAUD_RATE" \
"PCW_UART1_BAUD_RATE" \
"PCW_EN_4K_TIMER" \
"PCW_S_AXI_HP0_DATA_WIDTH" \
"PCW_S_AXI_HP1_DATA_WIDTH" \
"PCW_S_AXI_HP2_DATA_WIDTH" \
"PCW_S_AXI_HP3_DATA_WIDTH" \
"PCW_EN_CLK0_PORT" \
"PCW_EN_CLK1_PORT" \
"PCW_EN_CLK2_PORT" \
"PCW_EN_CLK3_PORT" \
"PCW_IRQ_F2P_MODE" \
"PCW_GP0_EN_MODIFIABLE_TXN" \
"PCW_GP1_EN_MODIFIABLE_TXN" \
"PCW_PRESET_BANK0_VOLTAGE" \
"PCW_PRESET_BANK1_VOLTAGE" \
"PCW_UIPARAM_DDR_ENABLE" \
"PCW_UIPARAM_DDR_ADV_ENABLE" \
"PCW_UIPARAM_DDR_MEMORY_TYPE" \
"PCW_UIPARAM_DDR_ECC" \
"PCW_UIPARAM_DDR_BUS_WIDTH" \
"PCW_UIPARAM_DDR_BL" \
"PCW_UIPARAM_DDR_HIGH_TEMP" \
"PCW_UIPARAM_DDR_PARTNO" \
"PCW_UIPARAM_DDR_DRAM_WIDTH" \
"PCW_UIPARAM_DDR_DEVICE_CAPACITY" \
"PCW_UIPARAM_DDR_SPEED_BIN" \
"PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL" \
"PCW_UIPARAM_DDR_TRAIN_READ_GATE" \
"PCW_UIPARAM_DDR_TRAIN_DATA_EYE" \
"PCW_UIPARAM_DDR_CLOCK_STOP_EN" \
"PCW_UIPARAM_DDR_USE_INTERNAL_VREF" \
"PCW_DDR_PRIORITY_WRITEPORT_0" \
"PCW_DDR_PRIORITY_WRITEPORT_1" \
"PCW_DDR_PRIORITY_WRITEPORT_2" \
"PCW_DDR_PRIORITY_WRITEPORT_3" \
"PCW_DDR_PRIORITY_READPORT_0" \
"PCW_DDR_PRIORITY_READPORT_1" \
"PCW_DDR_PRIORITY_READPORT_2" \
"PCW_DDR_PRIORITY_READPORT_3" \
"PCW_DDR_PORT0_HPR_ENABLE" \
"PCW_DDR_PORT1_HPR_ENABLE" \
"PCW_DDR_PORT2_HPR_ENABLE" \
"PCW_DDR_PORT3_HPR_ENABLE" \
"PCW_DDR_HPRLPR_QUEUE_PARTITION" \
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL" \
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL" \
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL" \
"PCW_NAND_PERIPHERAL_ENABLE" \
"PCW_NAND_NAND_IO" \
"PCW_NAND_GRP_D8_ENABLE" \
"PCW_NAND_GRP_D8_IO" \
"PCW_NOR_PERIPHERAL_ENABLE" \
"PCW_NOR_NOR_IO" \
"PCW_NOR_GRP_A25_ENABLE" \
"PCW_NOR_GRP_A25_IO" \
"PCW_NOR_GRP_CS0_ENABLE" \
"PCW_NOR_GRP_CS0_IO" \
"PCW_NOR_GRP_SRAM_CS0_ENABLE" \
"PCW_NOR_GRP_SRAM_CS0_IO" \
"PCW_NOR_GRP_CS1_ENABLE" \
"PCW_NOR_GRP_CS1_IO" \
"PCW_NOR_GRP_SRAM_CS1_ENABLE" \
"PCW_NOR_GRP_SRAM_CS1_IO" \
"PCW_NOR_GRP_SRAM_INT_ENABLE" \
"PCW_NOR_GRP_SRAM_INT_IO" \
"PCW_QSPI_PERIPHERAL_ENABLE" \
"PCW_QSPI_QSPI_IO" \
"PCW_QSPI_GRP_SINGLE_SS_ENABLE" \
"PCW_QSPI_GRP_SINGLE_SS_IO" \
"PCW_QSPI_GRP_SS1_ENABLE" \
"PCW_QSPI_GRP_SS1_IO" \
"PCW_SINGLE_QSPI_DATA_MODE" \
"PCW_DUAL_STACK_QSPI_DATA_MODE" \
"PCW_DUAL_PARALLEL_QSPI_DATA_MODE" \
"PCW_QSPI_GRP_IO1_ENABLE" \
"PCW_QSPI_GRP_IO1_IO" \
"PCW_QSPI_GRP_FBCLK_ENABLE" \
"PCW_QSPI_GRP_FBCLK_IO" \
"PCW_QSPI_INTERNAL_HIGHADDRESS" \
"PCW_ENET0_PERIPHERAL_ENABLE" \
"PCW_ENET0_ENET0_IO" \
"PCW_ENET0_GRP_MDIO_ENABLE" \
"PCW_ENET0_GRP_MDIO_IO" \
"PCW_ENET1_GRP_MDIO_IO" \
"PCW_ENET_RESET_ENABLE" \
"PCW_ENET_RESET_SELECT" \
"PCW_ENET0_RESET_ENABLE" \
"PCW_ENET0_RESET_IO" \
"PCW_ENET1_PERIPHERAL_ENABLE" \
"PCW_ENET1_ENET1_IO" \
"PCW_ENET1_GRP_MDIO_ENABLE" \
"PCW_ENET1_RESET_ENABLE" \
"PCW_ENET1_RESET_IO" \
"PCW_SD0_PERIPHERAL_ENABLE" \
"PCW_SD0_SD0_IO" \
"PCW_SD0_GRP_CD_ENABLE" \
"PCW_SD0_GRP_CD_IO" \
"PCW_SD0_GRP_WP_ENABLE" \
"PCW_SD0_GRP_WP_IO" \
"PCW_SD0_GRP_POW_ENABLE" \
"PCW_SD0_GRP_POW_IO" \
"PCW_SD1_PERIPHERAL_ENABLE" \
"PCW_SD1_SD1_IO" \
"PCW_SD1_GRP_CD_ENABLE" \
"PCW_SD1_GRP_CD_IO" \
"PCW_SD1_GRP_WP_ENABLE" \
"PCW_SD1_GRP_WP_IO" \
"PCW_SD1_GRP_POW_ENABLE" \
"PCW_SD1_GRP_POW_IO" \
"PCW_UART0_PERIPHERAL_ENABLE" \
"PCW_UART0_UART0_IO" \
"PCW_UART0_GRP_FULL_ENABLE" \
"PCW_UART0_GRP_FULL_IO" \
"PCW_UART1_PERIPHERAL_ENABLE" \
"PCW_UART1_UART1_IO" \
"PCW_UART1_GRP_FULL_ENABLE" \
"PCW_UART1_GRP_FULL_IO" \
"PCW_SPI0_PERIPHERAL_ENABLE" \
"PCW_SPI0_SPI0_IO" \
"PCW_SPI0_GRP_SS0_ENABLE" \
"PCW_SPI0_GRP_SS0_IO" \
"PCW_SPI0_GRP_SS1_ENABLE" \
"PCW_SPI0_GRP_SS1_IO" \
"PCW_SPI0_GRP_SS2_ENABLE" \
"PCW_SPI0_GRP_SS2_IO" \
"PCW_SPI1_PERIPHERAL_ENABLE" \
"PCW_SPI1_SPI1_IO" \
"PCW_SPI1_GRP_SS0_ENABLE" \
"PCW_SPI1_GRP_SS0_IO" \
"PCW_SPI1_GRP_SS1_ENABLE" \
"PCW_SPI1_GRP_SS1_IO" \
"PCW_SPI1_GRP_SS2_ENABLE" \
"PCW_SPI1_GRP_SS2_IO" \
"PCW_CAN0_PERIPHERAL_ENABLE" \
"PCW_CAN0_CAN0_IO" \
"PCW_CAN0_GRP_CLK_ENABLE" \
"PCW_CAN0_GRP_CLK_IO" \
"PCW_CAN1_PERIPHERAL_ENABLE" \
"PCW_CAN1_CAN1_IO" \
"PCW_CAN1_GRP_CLK_ENABLE" \
"PCW_CAN1_GRP_CLK_IO" \
"PCW_TRACE_PERIPHERAL_ENABLE" \
"PCW_TRACE_TRACE_IO" \
"PCW_TRACE_GRP_2BIT_ENABLE" \
"PCW_TRACE_GRP_2BIT_IO" \
"PCW_TRACE_GRP_4BIT_ENABLE" \
"PCW_TRACE_GRP_4BIT_IO" \
"PCW_TRACE_GRP_8BIT_ENABLE" \
"PCW_TRACE_GRP_8BIT_IO" \
"PCW_TRACE_GRP_16BIT_ENABLE" \
"PCW_TRACE_GRP_16BIT_IO" \
"PCW_TRACE_GRP_32BIT_ENABLE" \
"PCW_TRACE_GRP_32BIT_IO" \
"PCW_TRACE_INTERNAL_WIDTH" \
"PCW_WDT_PERIPHERAL_ENABLE" \
"PCW_WDT_WDT_IO" \
"PCW_TTC0_PERIPHERAL_ENABLE" \
"PCW_TTC0_TTC0_IO" \
"PCW_TTC1_PERIPHERAL_ENABLE" \
"PCW_TTC1_TTC1_IO" \
"PCW_PJTAG_PERIPHERAL_ENABLE" \
"PCW_PJTAG_PJTAG_IO" \
"PCW_USB0_PERIPHERAL_ENABLE" \
"PCW_USB0_USB0_IO" \
"PCW_USB_RESET_ENABLE" \
"PCW_USB_RESET_SELECT" \
"PCW_USB0_RESET_ENABLE" \
"PCW_USB0_RESET_IO" \
"PCW_USB1_PERIPHERAL_ENABLE" \
"PCW_USB1_USB1_IO" \
"PCW_USB1_RESET_ENABLE" \
"PCW_USB1_RESET_IO" \
"PCW_I2C0_PERIPHERAL_ENABLE" \
"PCW_I2C0_I2C0_IO" \
"PCW_I2C0_GRP_INT_ENABLE" \
"PCW_I2C0_GRP_INT_IO" \
"PCW_I2C0_RESET_ENABLE" \
"PCW_I2C0_RESET_IO" \
"PCW_I2C1_PERIPHERAL_ENABLE" \
"PCW_I2C1_I2C1_IO" \
"PCW_I2C1_GRP_INT_ENABLE" \
"PCW_I2C1_GRP_INT_IO" \
"PCW_I2C_RESET_ENABLE" \
"PCW_I2C_RESET_SELECT" \
"PCW_I2C1_RESET_ENABLE" \
"PCW_I2C1_RESET_IO" \
"PCW_GPIO_PERIPHERAL_ENABLE" \
"PCW_GPIO_MIO_GPIO_ENABLE" \
"PCW_GPIO_MIO_GPIO_IO" \
"PCW_GPIO_EMIO_GPIO_ENABLE" \
"PCW_GPIO_EMIO_GPIO_IO" \
"PCW_APU_CLK_RATIO_ENABLE" \
"PCW_ENET0_PERIPHERAL_FREQMHZ" \
"PCW_ENET1_PERIPHERAL_FREQMHZ" \
"PCW_CPU_PERIPHERAL_CLKSRC" \
"PCW_DDR_PERIPHERAL_CLKSRC" \
"PCW_SMC_PERIPHERAL_CLKSRC" \
"PCW_QSPI_PERIPHERAL_CLKSRC" \
"PCW_SDIO_PERIPHERAL_CLKSRC" \
"PCW_UART_PERIPHERAL_CLKSRC" \
"PCW_SPI_PERIPHERAL_CLKSRC" \
"PCW_CAN_PERIPHERAL_CLKSRC" \
"PCW_FCLK0_PERIPHERAL_CLKSRC" \
"PCW_FCLK1_PERIPHERAL_CLKSRC" \
"PCW_FCLK2_PERIPHERAL_CLKSRC" \
"PCW_FCLK3_PERIPHERAL_CLKSRC" \
"PCW_ENET0_PERIPHERAL_CLKSRC" \
"PCW_ENET1_PERIPHERAL_CLKSRC" \
"PCW_CAN0_PERIPHERAL_CLKSRC" \
"PCW_CAN1_PERIPHERAL_CLKSRC" \
"PCW_TPIU_PERIPHERAL_CLKSRC" \
"PCW_TTC0_CLK0_PERIPHERAL_CLKSRC" \
"PCW_TTC0_CLK1_PERIPHERAL_CLKSRC" \
"PCW_TTC0_CLK2_PERIPHERAL_CLKSRC" \
"PCW_TTC1_CLK0_PERIPHERAL_CLKSRC" \
"PCW_TTC1_CLK1_PERIPHERAL_CLKSRC" \
"PCW_TTC1_CLK2_PERIPHERAL_CLKSRC" \
"PCW_WDT_PERIPHERAL_CLKSRC" \
"PCW_DCI_PERIPHERAL_CLKSRC" \
"PCW_PCAP_PERIPHERAL_CLKSRC" \
"PCW_USB_RESET_POLARITY" \
"PCW_ENET_RESET_POLARITY" \
"PCW_I2C_RESET_POLARITY" \
"PCW_MIO_0_PULLUP" \
"PCW_MIO_0_IOTYPE" \
"PCW_MIO_0_DIRECTION" \
"PCW_MIO_0_SLEW" \
"PCW_MIO_1_PULLUP" \
"PCW_MIO_1_IOTYPE" \
"PCW_MIO_1_DIRECTION" \
"PCW_MIO_1_SLEW" \
"PCW_MIO_2_PULLUP" \
"PCW_MIO_2_IOTYPE" \
"PCW_MIO_2_DIRECTION" \
"PCW_MIO_2_SLEW" \
"PCW_MIO_3_PULLUP" \
"PCW_MIO_3_IOTYPE" \
"PCW_MIO_3_DIRECTION" \
"PCW_MIO_3_SLEW" \
"PCW_MIO_4_PULLUP" \
"PCW_MIO_4_IOTYPE" \
"PCW_MIO_4_DIRECTION" \
"PCW_MIO_4_SLEW" \
"PCW_MIO_5_PULLUP" \
"PCW_MIO_5_IOTYPE" \
"PCW_MIO_5_DIRECTION" \
"PCW_MIO_5_SLEW" \
"PCW_MIO_6_PULLUP" \
"PCW_MIO_6_IOTYPE" \
"PCW_MIO_6_DIRECTION" \
"PCW_MIO_6_SLEW" \
"PCW_MIO_7_PULLUP" \
"PCW_MIO_7_IOTYPE" \
"PCW_MIO_7_DIRECTION" \
"PCW_MIO_7_SLEW" \
"PCW_MIO_8_PULLUP" \
"PCW_MIO_8_IOTYPE" \
"PCW_MIO_8_DIRECTION" \
"PCW_MIO_8_SLEW" \
"PCW_MIO_9_PULLUP" \
"PCW_MIO_9_IOTYPE" \
"PCW_MIO_9_DIRECTION" \
"PCW_MIO_9_SLEW" \
"PCW_MIO_10_PULLUP" \
"PCW_MIO_10_IOTYPE" \
"PCW_MIO_10_DIRECTION" \
"PCW_MIO_10_SLEW" \
"PCW_MIO_11_PULLUP" \
"PCW_MIO_11_IOTYPE" \
"PCW_MIO_11_DIRECTION" \
"PCW_MIO_11_SLEW" \
"PCW_MIO_12_PULLUP" \
"PCW_MIO_12_IOTYPE" \
"PCW_MIO_12_DIRECTION" \
"PCW_MIO_12_SLEW" \
"PCW_MIO_13_PULLUP" \
"PCW_MIO_13_IOTYPE" \
"PCW_MIO_13_DIRECTION" \
"PCW_MIO_13_SLEW" \
"PCW_MIO_14_PULLUP" \
"PCW_MIO_14_IOTYPE" \
"PCW_MIO_14_DIRECTION" \
"PCW_MIO_14_SLEW" \
"PCW_MIO_15_PULLUP" \
"PCW_MIO_15_IOTYPE" \
"PCW_MIO_15_DIRECTION" \
"PCW_MIO_15_SLEW" \
"PCW_MIO_16_PULLUP" \
"PCW_MIO_16_IOTYPE" \
"PCW_MIO_16_DIRECTION" \
"PCW_MIO_16_SLEW" \
"PCW_MIO_17_PULLUP" \
"PCW_MIO_17_IOTYPE" \
"PCW_MIO_17_DIRECTION" \
"PCW_MIO_17_SLEW" \
"PCW_MIO_18_PULLUP" \
"PCW_MIO_18_IOTYPE" \
"PCW_MIO_18_DIRECTION" \
"PCW_MIO_18_SLEW" \
"PCW_MIO_19_PULLUP" \
"PCW_MIO_19_IOTYPE" \
"PCW_MIO_19_DIRECTION" \
"PCW_MIO_19_SLEW" \
"PCW_MIO_20_PULLUP" \
"PCW_MIO_20_IOTYPE" \
"PCW_MIO_20_DIRECTION" \
"PCW_MIO_20_SLEW" \
"PCW_MIO_21_PULLUP" \
"PCW_MIO_21_IOTYPE" \
"PCW_MIO_21_DIRECTION" \
"PCW_MIO_21_SLEW" \
"PCW_MIO_22_PULLUP" \
"PCW_MIO_22_IOTYPE" \
"PCW_MIO_22_DIRECTION" \
"PCW_MIO_22_SLEW" \
"PCW_MIO_23_PULLUP" \
"PCW_MIO_23_IOTYPE" \
"PCW_MIO_23_DIRECTION" \
"PCW_MIO_23_SLEW" \
"PCW_MIO_24_PULLUP" \
"PCW_MIO_24_IOTYPE" \
"PCW_MIO_24_DIRECTION" \
"PCW_MIO_24_SLEW" \
"PCW_MIO_25_PULLUP" \
"PCW_MIO_25_IOTYPE" \
"PCW_MIO_25_DIRECTION" \
"PCW_MIO_25_SLEW" \
"PCW_MIO_26_PULLUP" \
"PCW_MIO_26_IOTYPE" \
"PCW_MIO_26_DIRECTION" \
"PCW_MIO_26_SLEW" \
"PCW_MIO_27_PULLUP" \
"PCW_MIO_27_IOTYPE" \
"PCW_MIO_27_DIRECTION" \
"PCW_MIO_27_SLEW" \
"PCW_MIO_28_PULLUP" \
"PCW_MIO_28_IOTYPE" \
"PCW_MIO_28_DIRECTION" \
"PCW_MIO_28_SLEW" \
"PCW_MIO_29_PULLUP" \
"PCW_MIO_29_IOTYPE" \
"PCW_MIO_29_DIRECTION" \
"PCW_MIO_29_SLEW" \
"PCW_MIO_30_PULLUP" \
"PCW_MIO_30_IOTYPE" \
"PCW_MIO_30_DIRECTION" \
"PCW_MIO_30_SLEW" \
"PCW_MIO_31_PULLUP" \
"PCW_MIO_31_IOTYPE" \
"PCW_MIO_31_DIRECTION" \
"PCW_MIO_31_SLEW" \
"PCW_MIO_32_PULLUP" \
"PCW_MIO_32_IOTYPE" \
"PCW_MIO_32_DIRECTION" \
"PCW_MIO_32_SLEW" \
"PCW_MIO_33_PULLUP" \
"PCW_MIO_33_IOTYPE" \
"PCW_MIO_33_DIRECTION" \
"PCW_MIO_33_SLEW" \
"PCW_MIO_34_PULLUP" \
"PCW_MIO_34_IOTYPE" \
"PCW_MIO_34_DIRECTION" \
"PCW_MIO_34_SLEW" \
"PCW_MIO_35_PULLUP" \
"PCW_MIO_35_IOTYPE" \
"PCW_MIO_35_DIRECTION" \
"PCW_MIO_35_SLEW" \
"PCW_MIO_36_PULLUP" \
"PCW_MIO_36_IOTYPE" \
"PCW_MIO_36_DIRECTION" \
"PCW_MIO_36_SLEW" \
"PCW_MIO_37_PULLUP" \
"PCW_MIO_37_IOTYPE" \
"PCW_MIO_37_DIRECTION" \
"PCW_MIO_37_SLEW" \
"PCW_MIO_38_PULLUP" \
"PCW_MIO_38_IOTYPE" \
"PCW_MIO_38_DIRECTION" \
"PCW_MIO_38_SLEW" \
"PCW_MIO_39_PULLUP" \
"PCW_MIO_39_IOTYPE" \
"PCW_MIO_39_DIRECTION" \
"PCW_MIO_39_SLEW" \
"PCW_MIO_40_PULLUP" \
"PCW_MIO_40_IOTYPE" \
"PCW_MIO_40_DIRECTION" \
"PCW_MIO_40_SLEW" \
"PCW_MIO_41_PULLUP" \
"PCW_MIO_41_IOTYPE" \
"PCW_MIO_41_DIRECTION" \
"PCW_MIO_41_SLEW" \
"PCW_MIO_42_PULLUP" \
"PCW_MIO_42_IOTYPE" \
"PCW_MIO_42_DIRECTION" \
"PCW_MIO_42_SLEW" \
"PCW_MIO_43_PULLUP" \
"PCW_MIO_43_IOTYPE" \
"PCW_MIO_43_DIRECTION" \
"PCW_MIO_43_SLEW" \
"PCW_MIO_44_PULLUP" \
"PCW_MIO_44_IOTYPE" \
"PCW_MIO_44_DIRECTION" \
"PCW_MIO_44_SLEW" \
"PCW_MIO_45_PULLUP" \
"PCW_MIO_45_IOTYPE" \
"PCW_MIO_45_DIRECTION" \
"PCW_MIO_45_SLEW" \
"PCW_MIO_46_PULLUP" \
"PCW_MIO_46_IOTYPE" \
"PCW_MIO_46_DIRECTION" \
"PCW_MIO_46_SLEW" \
"PCW_MIO_47_PULLUP" \
"PCW_MIO_47_IOTYPE" \
"PCW_MIO_47_DIRECTION" \
"PCW_MIO_47_SLEW" \
"PCW_MIO_48_PULLUP" \
"PCW_MIO_48_IOTYPE" \
"PCW_MIO_48_DIRECTION" \
"PCW_MIO_48_SLEW" \
"PCW_MIO_49_PULLUP" \
"PCW_MIO_49_IOTYPE" \
"PCW_MIO_49_DIRECTION" \
"PCW_MIO_49_SLEW" \
"PCW_MIO_50_PULLUP" \
"PCW_MIO_50_IOTYPE" \
"PCW_MIO_50_DIRECTION" \
"PCW_MIO_50_SLEW" \
"PCW_MIO_51_PULLUP" \
"PCW_MIO_51_IOTYPE" \
"PCW_MIO_51_DIRECTION" \
"PCW_MIO_51_SLEW" \
"PCW_MIO_52_PULLUP" \
"PCW_MIO_52_IOTYPE" \
"PCW_MIO_52_DIRECTION" \
"PCW_MIO_52_SLEW" \
"PCW_MIO_53_PULLUP" \
"PCW_MIO_53_IOTYPE" \
"PCW_MIO_53_DIRECTION" \
"PCW_MIO_53_SLEW" \
"PCW_FPGA_FCLK0_ENABLE" \
"PCW_FPGA_FCLK1_ENABLE" \
"PCW_FPGA_FCLK2_ENABLE" \
"PCW_FPGA_FCLK3_ENABLE" \
"PCW_NOR_SRAM_CS0_T_TR" \
"PCW_NOR_SRAM_CS0_T_PC" \
"PCW_NOR_SRAM_CS0_T_WP" \
"PCW_NOR_SRAM_CS0_T_CEOE" \
"PCW_NOR_SRAM_CS0_T_WC" \
"PCW_NOR_SRAM_CS0_T_RC" \
"PCW_NOR_SRAM_CS0_WE_TIME" \
"PCW_NOR_SRAM_CS1_T_TR" \
"PCW_NOR_SRAM_CS1_T_PC" \
"PCW_NOR_SRAM_CS1_T_WP" \
"PCW_NOR_SRAM_CS1_T_CEOE" \
"PCW_NOR_SRAM_CS1_T_WC" \
"PCW_NOR_SRAM_CS1_T_RC" \
"PCW_NOR_SRAM_CS1_WE_TIME" \
"PCW_NOR_CS0_T_TR" \
"PCW_NOR_CS0_T_PC" \
"PCW_NOR_CS0_T_WP" \
"PCW_NOR_CS0_T_CEOE" \
"PCW_NOR_CS0_T_WC" \
"PCW_NOR_CS0_T_RC" \
"PCW_NOR_CS0_WE_TIME" \
"PCW_NOR_CS1_T_TR" \
"PCW_NOR_CS1_T_PC" \
"PCW_NOR_CS1_T_WP" \
"PCW_NOR_CS1_T_CEOE" \
"PCW_NOR_CS1_T_WC" \
"PCW_NOR_CS1_T_RC" \
"PCW_NOR_CS1_WE_TIME" \
"PCW_NAND_CYCLES_T_RR" \
"PCW_NAND_CYCLES_T_AR" \
"PCW_NAND_CYCLES_T_CLR" \
"PCW_NAND_CYCLES_T_WP" \
"PCW_NAND_CYCLES_T_REA" \
"PCW_NAND_CYCLES_T_WC" \
"PCW_NAND_CYCLES_T_RC" \
"PCW_SMC_CYCLE_T0" \
"PCW_SMC_CYCLE_T1" \
"PCW_SMC_CYCLE_T2" \
"PCW_SMC_CYCLE_T3" \
"PCW_SMC_CYCLE_T4" \
"PCW_SMC_CYCLE_T5" \
"PCW_SMC_CYCLE_T6" \
"PCW_PLL_BYPASSMODE_ENABLE" \
	]
	return $userparamlist
}
proc getlistofnonpcwparam {} {
set nonpcwparamlist [list \
"PCW_M_AXI_GP0_ENABLE_STATIC_REMAP" \
"PCW_M_AXI_GP1_ENABLE_STATIC_REMAP" \
"PCW_PACKAGE_NAME" \
"PCW_EN_CLK0_PORT" \
"PCW_EN_CLK1_PORT" \
"PCW_EN_CLK2_PORT" \
"PCW_EN_CLK3_PORT" \
]
return $nonpcwparamlist
}
