/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  reg [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [27:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~((celloutsig_0_3z[1] | in_data[4]) & celloutsig_0_5z[2]);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(celloutsig_0_0z[1]);
  assign celloutsig_1_13z = celloutsig_1_5z | ~(celloutsig_1_7z);
  assign celloutsig_1_17z = celloutsig_1_10z[1] | ~(celloutsig_1_16z[2]);
  assign celloutsig_1_9z = celloutsig_1_6z | celloutsig_1_7z;
  assign celloutsig_0_12z = celloutsig_0_7z[1] ^ celloutsig_0_0z[0];
  assign celloutsig_1_1z = in_data[127] ^ in_data[104];
  assign celloutsig_1_5z = celloutsig_1_2z ^ celloutsig_1_3z[10];
  assign celloutsig_0_5z = { in_data[69:64], celloutsig_0_1z } + { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_12z = { celloutsig_1_11z[9:4], celloutsig_1_6z } & { celloutsig_1_3z[9:4], celloutsig_1_7z };
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z } > { celloutsig_0_11z[1:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_1_7z = { celloutsig_1_3z[9:8], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z } > celloutsig_1_3z[4:0];
  assign celloutsig_1_18z = { celloutsig_1_8z[3:2], celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_6z } > celloutsig_1_10z[6:0];
  assign celloutsig_0_8z = celloutsig_0_1z & ~(celloutsig_0_6z);
  assign celloutsig_1_6z = celloutsig_1_3z[2] & ~(celloutsig_1_0z[27]);
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[6], celloutsig_0_0z };
  assign celloutsig_1_15z = - { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_16z = - celloutsig_1_8z[3:1];
  assign celloutsig_0_0z = ~ in_data[25:18];
  assign celloutsig_0_4z = ~ celloutsig_0_0z[7:4];
  assign celloutsig_1_3z = ~ in_data[183:173];
  assign celloutsig_1_4z = in_data[120:109] | { celloutsig_1_3z[5], celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_0z[26:24], celloutsig_1_2z } | celloutsig_1_0z[4:1];
  assign celloutsig_0_1z = in_data[49] & in_data[42];
  assign celloutsig_1_2z = | celloutsig_1_0z[25:11];
  assign celloutsig_0_7z = { celloutsig_0_5z[5:3], celloutsig_0_2z } - { celloutsig_0_5z[4:2], celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[134:107] - in_data[189:162];
  assign celloutsig_1_10z = celloutsig_1_4z[10:2] - { in_data[156:149], celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_0z[19:15], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z } - in_data[156:146];
  assign celloutsig_1_14z = ~((celloutsig_1_8z[0] & celloutsig_1_9z) | celloutsig_1_8z[0]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_11z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_11z = { celloutsig_0_4z[3:2], celloutsig_0_1z };
  assign { out_data[110], out_data[115:113], out_data[111], out_data[112], out_data[116], out_data[97], out_data[109:98] } = { celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_8z[1], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z } ~^ { celloutsig_1_10z[4], celloutsig_1_8z[2], celloutsig_1_10z[8:7], celloutsig_1_10z[5], celloutsig_1_10z[6], celloutsig_1_8z[3], celloutsig_1_14z, celloutsig_1_10z[3:0], celloutsig_1_12z, celloutsig_1_9z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, 1'h1, celloutsig_0_12z, celloutsig_0_13z };
endmodule
