1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file tests/build/slpp_all/surelog.log.

[WRN:PA0205] tests/simple_tests/FileLevelParameter/top.sv:2:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] tests/simple_tests/FileLevelParameter/top.sv:2:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] tests/simple_tests/FileLevelParameter/top.sv:2:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'FILE_PARAMETER' of type 'logic_net'
    Object '' of type 'initial'
      Object '' of type 'begin'
        Object '' of type 'if_stmt'
          Object '' of type 'operation'
            Object 'FILE_PARAMETER' of type 'ref_obj'
            Object '' of type 'constant'
          Object '' of type 'begin'
            Object '$stop' of type 'sys_func_call'
              Object '' of type 'constant'
  Object 'work@top' of type 'module_inst'
  Object 'FILE_PARAMETER' of type 'parameter'
  Object '' of type 'param_assign'
    Object 'FILE_PARAMETER' of type 'parameter'
    Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <tests/simple_tests/FileLevelParameter/top.sv:2.1-8.10> str='\top'
      AST_PARAMETER <tests/simple_tests/FileLevelParameter/top.sv:1.15-1.34> str='\FILE_PARAMETER' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) signed range=[31:0] int=10
        AST_RANGE <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_INITIAL <tests/simple_tests/FileLevelParameter/top.sv:3.3-7.6>
        AST_BLOCK <tests/simple_tests/FileLevelParameter/top.sv:3.11-7.6>
          AST_CASE <tests/simple_tests/FileLevelParameter/top.sv:4.5-6.8>
            AST_REDUCE_BOOL <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0>
              AST_NE <tests/simple_tests/FileLevelParameter/top.sv:4.9-4.29>
                AST_IDENTIFIER <tests/simple_tests/FileLevelParameter/top.sv:4.9-4.23> str='\FILE_PARAMETER'
                AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) signed range=[31:0] int=10
            AST_COND <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0>
              AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
              AST_BLOCK <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0>
                AST_BLOCK <tests/simple_tests/FileLevelParameter/top.sv:4.31-6.8>
                  AST_TCALL <tests/simple_tests/FileLevelParameter/top.sv:5.7-5.43> str='$stop'
                    AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> str='Wrong FILE_PARAMETER value!' bits='010101110111001001101111011011100110011100100000010001100100100101001100010001010101111101010000010000010101001001000001010011010100010101010100010001010101001000100000011101100110000101101100011101010110010100100001'(216) range=[215:0] int=1819632929
      AST_PARAMETER <tests/simple_tests/FileLevelParameter/top.sv:1.15-1.34> str='\builtin::FILE_PARAMETER' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10
        AST_RANGE <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top();
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      initial
        case (|((FILE_PARAMETER)!=(10)))
          1'b 1:
            /** AST_TCALL **/
        endcase
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <tests/simple_tests/FileLevelParameter/top.sv:2.1-8.10> str='\top' basic_prep
      AST_PARAMETER <tests/simple_tests/FileLevelParameter/top.sv:1.15-1.34> str='\FILE_PARAMETER' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10
        AST_RANGE <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_INITIAL <tests/simple_tests/FileLevelParameter/top.sv:3.3-7.6> basic_prep
        AST_BLOCK <tests/simple_tests/FileLevelParameter/top.sv:3.11-7.6> basic_prep
          AST_CASE <tests/simple_tests/FileLevelParameter/top.sv:4.5-6.8> basic_prep
            AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> bits='0'(1) basic_prep range=[0:0]
      AST_PARAMETER <tests/simple_tests/FileLevelParameter/top.sv:1.15-1.34> str='\builtin::FILE_PARAMETER' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10
        AST_RANGE <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <tests/simple_tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top();
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      initial
        case (1'b 0)
        endcase
    endmodule
--- END OF AST DUMP ---

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.33+56 (git sha1 c4762d930, clang-15 15.0.6 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\top'.
Warning: Module top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.

(* cells_not_processed =  1  *)
(* src = "tests/simple_tests/FileLevelParameter/top.sv:2.1-8.10" *)
module top();
  reg \$auto$verilog_backend.cc:2184:dump_module$2  = 0;
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$2 ) begin end
    (* src = "tests/simple_tests/FileLevelParameter/top.sv:4.5-6.8" *)
    casez (1'h0)
      default:
          /* empty */;
    endcase
  end
  always @* begin
  end
endmodule

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
Dumping module `\top'.
Warning: Module top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.

Warnings: 1 unique messages, 2 total
Yosys 0.33+56 (git sha1 c4762d930, clang-15 15.0.6 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
