---
title: "verilog-no-indent-begin-re"
layout: doc
---
<strong>verilog-no-indent-begin-re</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre></br>
"\\<\\(always\\(?:_\\(?:comb\\|ff\\|latch\\)\\)?\\|do\\|else\\|f\\(?:inal\\|or\\(?:e\\(?:ach\\|ver\\)\\)?\\)\\|i\\(?:f\\|nitial\\)\\|repeat\\|while\\)\\>"</pre></br>
<ul><li>  This variable may be risky if used as a file-local variable.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Not documented as a variable.
