Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula5/memoria/ROM_to_RAM_tb_isim_beh.exe -prj C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula5/memoria/ROM_to_RAM_tb_beh.prj work.ROM_to_RAM_tb 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula5/memoria/src/generic_ROM_clk.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula5/memoria/src/generic_RAM_clk.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula5/memoria/src/ROM_to_RAM.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula5/memoria/src/ROM_to_RAM_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity generic_ROM_clk [\generic_ROM_clk(16,5)\]
Compiling architecture behavioral of entity generic_RAM_clk [\generic_RAM_clk(16,5)\]
Compiling architecture behavioral of entity ROM_to_RAM [\ROM_to_RAM(16,5)\]
Compiling architecture behavior of entity rom_to_ram_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula5/memoria/ROM_to_RAM_tb_isim_beh.exe
Fuse Memory Usage: 33512 KB
Fuse CPU Usage: 702 ms
