/* Common hooks for RISC-V.
   Copyright (C) 1989-2014 Free Software Foundation, Inc.

This file is part of GCC.

GCC is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3, or (at your option)
any later version.

GCC is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with GCC; see the file COPYING3.  If not see
<http://www.gnu.org/licenses/>.  */

#define _WITH_PULP_CHIP_INFO_FUNCT_

#include "config.h"
#include "system.h"
#include "coretypes.h"
#include "tm.h"
#include "common/common-target.h"
#include "common/common-target-def.h"
#include "opts.h"
#include "flags.h"
#include "errors.h"

/* Parse a RISC-V ISA string into an option mask.  */
static void
riscv_parse_arch_string (const char *isa, int *flags)
{
  const char *p = isa;

  if (strncmp (p, "RV32", 4) == 0)
    *flags |= MASK_32BIT, p += 4;
  else if (strncmp (p, "RV64", 4) == 0)
    *flags &= ~MASK_32BIT, p += 4;

  if (*p++ != 'I')
    {
      error ("-march=%s: ISA strings must begin with I, RV32I, or RV64I", isa);
      return;
    }

  *flags &= ~MASK_MULDIV;
  if (*p == 'M')
    *flags |= MASK_MULDIV, p++;

  *flags &= ~MASK_ATOMIC;
  if (*p == 'A')
    *flags |= MASK_ATOMIC, p++;

  *flags |= MASK_SOFT_FLOAT_ABI;
  if (*p == 'F')
    *flags &= ~MASK_SOFT_FLOAT_ABI, p++;

  if (*p == 'D')
    {
      p++;
      if (!TARGET_HARD_FLOAT)
	{
	  error ("-march=%s: the D extension requires the F extension", isa);
	  return;
	}
    }
  else if (TARGET_HARD_FLOAT)
    {
      error ("-march=%s: single-precision-only is not yet supported", isa);
      return;
    }

  *flags &= ~MASK_RVC;
  if (*p == 'C')
    *flags |= MASK_RVC, p++;
  /* FIXME: For now we just stop parsing when faced with a
     non-standard RISC-V ISA extension, partially becauses of a
     problem with the naming scheme. */
  if (*p == 'X') {
	int Len;

       	switch (PulpDecodeCpu(p+1, &Len)) {
		case PULP_NONE:
      			if (Len==0) {
				error ("-march=%s: unsupported ISA substring %s", isa, p);
				return;
			}
			break;
		case PULP_RISCV:
    			*flags |= MASK_32BIT; *flags |= MASK_MULDIV; *flags &= ~MASK_ATOMIC;
  			*flags |= MASK_SOFT_FLOAT_ABI;
			break;
		case PULP_V0:
    			*flags |= MASK_32BIT; *flags &= ~MASK_MULDIV; *flags &= ~MASK_ATOMIC;
  			*flags |= MASK_SOFT_FLOAT_ABI;
			if (Pulp_Cpu == PULP_NONE || Pulp_Cpu == PULP_V0) Pulp_Cpu = PULP_V0;
			else error("-Xpulpv0: pulp architecture is already defined as %s", PulpProcessorImage(Pulp_Cpu));
			break;
		case PULP_V1:
    			*flags |= MASK_32BIT; *flags &= ~MASK_MULDIV; *flags &= ~MASK_ATOMIC;
  			*flags |= MASK_SOFT_FLOAT_ABI;
			if (Pulp_Cpu == PULP_NONE || Pulp_Cpu == PULP_V1) Pulp_Cpu = PULP_V1;
			else error("-Xpulpv1: pulp architecture is already defined as %s", PulpProcessorImage(Pulp_Cpu));
			break;
		case PULP_V2:
    			*flags |= MASK_32BIT; *flags &= ~MASK_MULDIV; *flags &= ~MASK_ATOMIC;
  			*flags |= MASK_SOFT_FLOAT_ABI;
			if (Pulp_Cpu == PULP_NONE || Pulp_Cpu == PULP_V2) Pulp_Cpu = PULP_V2;
			else error("-Xpulpv2: pulp architecture is already defined as %s", PulpProcessorImage(Pulp_Cpu));
			break;
		case PULP_V3:
    			*flags |= MASK_32BIT; *flags |= MASK_MULDIV; *flags &= ~MASK_ATOMIC;
  			*flags |= MASK_SOFT_FLOAT_ABI;
			if (Pulp_Cpu == PULP_NONE || Pulp_Cpu == PULP_V3) Pulp_Cpu = PULP_V3;
			else error("-Xpulpv3: pulp architecture is already defined as %s", PulpProcessorImage(Pulp_Cpu));
			break;
		case PULP_SLIM:
    			*flags |= MASK_32BIT; *flags &= ~MASK_ATOMIC;
  			*flags |= MASK_SOFT_FLOAT_ABI;
			if (Pulp_Cpu == PULP_NONE || Pulp_Cpu == PULP_SLIM) Pulp_Cpu = PULP_SLIM;
			else error("-Xpulpslim: pulp architecture is already defined as %s", PulpProcessorImage(Pulp_Cpu));
			break;
		default:
			break;
	}
	p+=(Len+1);
  } else {
	if (Pulp_Cpu != PULP_NONE) {
    		*flags |= MASK_32BIT;
  		*flags |= MASK_SOFT_FLOAT_ABI;
  		*flags &= ~MASK_ATOMIC;
		if (Pulp_Cpu >= PULP_V3)  {
  			*flags |= MASK_MULDIV;
		} else {
  			*flags &= ~MASK_MULDIV;
		}
	}
  }

  if (*p) {
      error ("-march=%s: unsupported ISA substring %s", isa, p);
      return;
    }
}

static int
riscv_flags_from_arch_string (const char *isa)
{
  int flags = 0;
  riscv_parse_arch_string (isa, &flags);
  return flags;
}

/* Implement TARGET_HANDLE_OPTION.  */

static bool
riscv_handle_option (struct gcc_options *opts,
		     struct gcc_options *opts_set ATTRIBUTE_UNUSED,
		     const struct cl_decoded_option *decoded,
		     location_t loc ATTRIBUTE_UNUSED)
{
  switch (decoded->opt_index)
    {
	int Defined;
    case OPT_march_:
      riscv_parse_arch_string (decoded->arg, &opts->x_target_flags);
      return true;
    case OPT_mchip_:
	Defined=0;
	switch (decoded->value) {
		case PULP_CHIP_NONE:
			break;
		case PULP_CHIP_HONEY:
        		riscv_parse_arch_string ("IXpulpv0",  &opts->x_target_flags); Defined=1;
			break;
		case PULP_CHIP_PULPINO:
        		riscv_parse_arch_string ("IXpulpv1",  &opts->x_target_flags); Defined=1;
			break;
		default:
			break;
	}
	if (Defined) {
		_Pulp_FC = Pulp_Defined_Chips[decoded->value].Pulp_FC;
		_Pulp_PE = Pulp_Defined_Chips[decoded->value].Pulp_PE;
		_Pulp_L2_Size = Pulp_Defined_Chips[decoded->value].Pulp_L2_Size;
		_Pulp_L1_Cluster_Size = Pulp_Defined_Chips[decoded->value].Pulp_L1_Cluster_Size;
		_Pulp_L1_FC_Size = Pulp_Defined_Chips[decoded->value].Pulp_L1_FC_Size;
	}
      return true;
    case OPT_mcpu_:
	error("Use -march to pass pulp cpu info and not -mcpu");
	return true;
    default:
      return true;
    }
}

/* Implement TARGET_OPTION_OPTIMIZATION_TABLE.  */
static const struct default_options riscv_option_optimization_table[] =
  {
    { OPT_LEVELS_1_PLUS, OPT_fsection_anchors, NULL, 1 },
    { OPT_LEVELS_1_PLUS, OPT_fomit_frame_pointer, NULL, 1 },
    { OPT_LEVELS_1_PLUS, OPT_funsafe_loop_optimizations, NULL, 1 },
    { OPT_LEVELS_NONE, 0, NULL, 0 }
  };

#undef TARGET_OPTION_OPTIMIZATION_TABLE
#define TARGET_OPTION_OPTIMIZATION_TABLE riscv_option_optimization_table

#undef TARGET_DEFAULT_TARGET_FLAGS
#define TARGET_DEFAULT_TARGET_FLAGS				\
  (TARGET_DEFAULT						\
   | riscv_flags_from_arch_string (RISCV_ARCH_STRING_DEFAULT)	\
   | (TARGET_64BIT_DEFAULT ? 0 : MASK_32BIT))

#undef TARGET_HANDLE_OPTION
#define TARGET_HANDLE_OPTION riscv_handle_option

struct gcc_targetm_common targetm_common = TARGETM_COMMON_INITIALIZER;
