macro_line|#ifndef _ASM_IA64_MACHVEC_SN1_h
DECL|macro|_ASM_IA64_MACHVEC_SN1_h
mdefine_line|#define _ASM_IA64_MACHVEC_SN1_h
r_extern
id|ia64_mv_setup_t
id|sn1_setup
suffix:semicolon
r_extern
id|ia64_mv_irq_init_t
id|sn1_irq_init
suffix:semicolon
r_extern
id|ia64_mv_map_nr_t
id|sn1_map_nr
suffix:semicolon
r_extern
id|ia64_mv_send_ipi_t
id|sn1_send_IPI
suffix:semicolon
r_extern
id|ia64_mv_pci_fixup_t
id|sn1_pci_fixup
suffix:semicolon
r_extern
id|ia64_mv_inb_t
id|sn1_inb
suffix:semicolon
r_extern
id|ia64_mv_inw_t
id|sn1_inw
suffix:semicolon
r_extern
id|ia64_mv_inl_t
id|sn1_inl
suffix:semicolon
r_extern
id|ia64_mv_outb_t
id|sn1_outb
suffix:semicolon
r_extern
id|ia64_mv_outw_t
id|sn1_outw
suffix:semicolon
r_extern
id|ia64_mv_outl_t
id|sn1_outl
suffix:semicolon
r_extern
id|ia64_mv_pci_alloc_consistent
id|sn1_pci_alloc_consistent
suffix:semicolon
r_extern
id|ia64_mv_pci_free_consistent
id|sn1_pci_free_consistent
suffix:semicolon
r_extern
id|ia64_mv_pci_map_single
id|sn1_pci_map_single
suffix:semicolon
r_extern
id|ia64_mv_pci_unmap_single
id|sn1_pci_unmap_single
suffix:semicolon
r_extern
id|ia64_mv_pci_map_sg
id|sn1_pci_map_sg
suffix:semicolon
r_extern
id|ia64_mv_pci_unmap_sg
id|sn1_pci_unmap_sg
suffix:semicolon
r_extern
id|ia64_mv_pci_dma_sync_single
id|sn1_pci_dma_sync_single
suffix:semicolon
r_extern
id|ia64_mv_pci_dma_sync_sg
id|sn1_pci_dma_sync_sg
suffix:semicolon
r_extern
id|ia64_mv_pci_dma_address
id|sn1_dma_address
suffix:semicolon
multiline_comment|/*&n; * This stuff has dual use!&n; *&n; * For a generic kernel, the macros are used to initialize the&n; * platform&squot;s machvec structure.  When compiling a non-generic kernel,&n; * the macros are used directly.&n; */
DECL|macro|platform_name
mdefine_line|#define platform_name&t;&t;&quot;sn1&quot;
DECL|macro|platform_setup
mdefine_line|#define platform_setup&t;&t;sn1_setup
DECL|macro|platform_irq_init
mdefine_line|#define platform_irq_init&t;sn1_irq_init
DECL|macro|platform_map_nr
mdefine_line|#define platform_map_nr&t;&t;sn1_map_nr
DECL|macro|platform_send_ipi
mdefine_line|#define platform_send_ipi&t;sn1_send_IPI
DECL|macro|platform_pci_fixup
mdefine_line|#define platform_pci_fixup&t;sn1_pci_fixup
DECL|macro|platform_inb
mdefine_line|#define platform_inb&t;&t;sn1_inb
DECL|macro|platform_inw
mdefine_line|#define platform_inw&t;&t;sn1_inw
DECL|macro|platform_inl
mdefine_line|#define platform_inl&t;&t;sn1_inl
DECL|macro|platform_outb
mdefine_line|#define platform_outb&t;&t;sn1_outb
DECL|macro|platform_outw
mdefine_line|#define platform_outw&t;&t;sn1_outw
DECL|macro|platform_outl
mdefine_line|#define platform_outl&t;&t;sn1_outl
DECL|macro|platform_pci_alloc_consistent
mdefine_line|#define platform_pci_alloc_consistent&t;sn1_pci_alloc_consistent
DECL|macro|platform_pci_free_consistent
mdefine_line|#define platform_pci_free_consistent&t;sn1_pci_free_consistent
DECL|macro|platform_pci_map_single
mdefine_line|#define platform_pci_map_single&t;&t;sn1_pci_map_single
DECL|macro|platform_pci_unmap_single
mdefine_line|#define platform_pci_unmap_single&t;sn1_pci_unmap_single
DECL|macro|platform_pci_map_sg
mdefine_line|#define platform_pci_map_sg&t;&t;sn1_pci_map_sg
DECL|macro|platform_pci_unmap_sg
mdefine_line|#define platform_pci_unmap_sg&t;&t;sn1_pci_unmap_sg
DECL|macro|platform_pci_dma_sync_single
mdefine_line|#define platform_pci_dma_sync_single&t;sn1_pci_dma_sync_single
DECL|macro|platform_pci_dma_sync_sg
mdefine_line|#define platform_pci_dma_sync_sg&t;sn1_pci_dma_sync_sg
DECL|macro|platform_pci_dma_address
mdefine_line|#define platform_pci_dma_address&t;sn1_dma_address
macro_line|#endif /* _ASM_IA64_MACHVEC_SN1_h */
eof
