##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for RS485_IntClock
		4.3::Critical Path Report for Wemos_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. RS485_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Wemos_IntClock:R)
		5.4::Critical Path Report for (RS485_IntClock:R vs. RS485_IntClock:R)
		5.5::Critical Path Report for (Wemos_IntClock:R vs. Wemos_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 1.33 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 1.33 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 50.53 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: RS485_IntClock               | Frequency: 59.35 MHz  | Target: 0.08 MHz    | 
Clock: Wemos_IntClock               | Frequency: 62.20 MHz  | Target: 0.08 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK       CyBUS_CLK       41666.7          21877       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       RS485_IntClock  41666.7          27029       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       Wemos_IntClock  41666.7          27896       N/A              N/A         N/A              N/A         N/A              N/A         
RS485_IntClock  RS485_IntClock  1.30417e+007     13024817    N/A              N/A         N/A              N/A         N/A              N/A         
Wemos_IntClock  Wemos_IntClock  1.30417e+007     13025590    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name            Clock to Out  Clock Name:Phase             
-------------------  ------------  ---------------------------  
MAX31855_CLK(0)_PAD  22658         CyBUS_CLK:R                  
MAX31855_CS(0)_PAD   23160         CyBUS_CLK:R                  
MAX31855_CS(1)_PAD   23363         CyBUS_CLK:R                  
MAX31855_CS(2)_PAD   24010         CyBUS_CLK:R                  
MAX31855_CS(3)_PAD   22819         CyBUS_CLK:R                  
MAX31855_CS(4)_PAD   24223         CyBUS_CLK:R                  
MAX31855_CS(5)_PAD   23114         CyBUS_CLK:R                  
MAX31855_CS(6)_PAD   23624         CyBUS_CLK:R                  
MAX31855_CS(7)_PAD   23939         CyBUS_CLK:R                  
SCL_1(0)_PAD:out     25281         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out     25543         CyBUS_CLK(fixed-function):R  
Tx(0)_PAD            31483         RS485_IntClock:R             
Wemos_Tx(0)_PAD      31399         Wemos_IntClock:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 50.53 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 21877p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16830
-------------------------------------   ----- 
End-of-path arrival time (ps)           16830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4470   8620  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    3590  12210  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  12210  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    2310  14520  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  14520  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell9    2310  16830  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell10      0  16830  21877  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell10      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for RS485_IntClock
********************************************
Clock: RS485_IntClock
Frequency: 59.35 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024817p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -3760
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037907

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13090
-------------------------------------   ----- 
End-of-path arrival time (ps)           13090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q            macrocell25    875    875  13024817  RISE       1
\RS485:BUART:rx_counter_load\/main_1  macrocell5    6971   7846  13024817  RISE       1
\RS485:BUART:rx_counter_load\/q       macrocell5    2345  10191  13024817  RISE       1
\RS485:BUART:sRX:RxBitCounter\/load   count7cell    2899  13090  13024817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Wemos_IntClock
********************************************
Clock: Wemos_IntClock
Frequency: 62.20 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Wemos:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025590p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -3760
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037907

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12317
-------------------------------------   ----- 
End-of-path arrival time (ps)           12317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q            macrocell44    875    875  13025590  RISE       1
\Wemos:BUART:rx_counter_load\/main_3  macrocell13   6168   7043  13025590  RISE       1
\Wemos:BUART:rx_counter_load\/q       macrocell13   2345   9388  13025590  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/load   count7cell    2929  12317  13025590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 21877p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16830
-------------------------------------   ----- 
End-of-path arrival time (ps)           16830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4470   8620  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    3590  12210  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  12210  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    2310  14520  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  14520  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell9    2310  16830  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell10      0  16830  21877  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell10      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. RS485_IntClock:R)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 27029p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12208
-------------------------------------   ----- 
End-of-path arrival time (ps)           12208
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                 iocell1         1406   1406  27029  RISE       1
\RS485:BUART:rx_postpoll\/main_0         macrocell6      6155   7561  27029  RISE       1
\RS485:BUART:rx_postpoll\/q              macrocell6      2345   9906  27029  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2302  12208  27029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Wemos_IntClock:R)
****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 27896p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11340
-------------------------------------   ----- 
End-of-path arrival time (ps)           11340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell25            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                           iocell25        1271   1271  27896  RISE       1
\Wemos:BUART:rx_postpoll\/main_1         macrocell14     5412   6683  27896  RISE       1
\Wemos:BUART:rx_postpoll\/q              macrocell14     2345   9028  27896  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2313  11340  27896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (RS485_IntClock:R vs. RS485_IntClock:R)
*********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024817p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -3760
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037907

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13090
-------------------------------------   ----- 
End-of-path arrival time (ps)           13090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q            macrocell25    875    875  13024817  RISE       1
\RS485:BUART:rx_counter_load\/main_1  macrocell5    6971   7846  13024817  RISE       1
\RS485:BUART:rx_counter_load\/q       macrocell5    2345  10191  13024817  RISE       1
\RS485:BUART:sRX:RxBitCounter\/load   count7cell    2899  13090  13024817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1


5.5::Critical Path Report for (Wemos_IntClock:R vs. Wemos_IntClock:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Wemos:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025590p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -3760
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037907

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12317
-------------------------------------   ----- 
End-of-path arrival time (ps)           12317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q            macrocell44    875    875  13025590  RISE       1
\Wemos:BUART:rx_counter_load\/main_3  macrocell13   6168   7043  13025590  RISE       1
\Wemos:BUART:rx_counter_load\/q       macrocell13   2345   9388  13025590  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/load   count7cell    2929  12317  13025590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 21877p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16830
-------------------------------------   ----- 
End-of-path arrival time (ps)           16830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4470   8620  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    3590  12210  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  12210  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    2310  14520  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  14520  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell9    2310  16830  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell10      0  16830  21877  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 24187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14520
-------------------------------------   ----- 
End-of-path arrival time (ps)           14520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4470   8620  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    3590  12210  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  12210  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    2310  14520  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  14520  24187  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 26497p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12210
-------------------------------------   ----- 
End-of-path arrival time (ps)           12210
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4470   8620  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    3590  12210  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  12210  26497  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell8       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 27029p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12208
-------------------------------------   ----- 
End-of-path arrival time (ps)           12208
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                 iocell1         1406   1406  27029  RISE       1
\RS485:BUART:rx_postpoll\/main_0         macrocell6      6155   7561  27029  RISE       1
\RS485:BUART:rx_postpoll\/q              macrocell6      2345   9906  27029  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2302  12208  27029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 27896p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11340
-------------------------------------   ----- 
End-of-path arrival time (ps)           11340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell25            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                           iocell25        1271   1271  27896  RISE       1
\Wemos:BUART:rx_postpoll\/main_1         macrocell14     5412   6683  27896  RISE       1
\Wemos:BUART:rx_postpoll\/q              macrocell14     2345   9028  27896  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2313  11340  27896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 28639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8788
-------------------------------------   ---- 
End-of-path arrival time (ps)           8788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell8    4638   8788  28639  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Rx_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12533
-------------------------------------   ----- 
End-of-path arrival time (ps)           12533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell7     530    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell8       0    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell8     850   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell9       0   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell9     850   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell10      0   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell10   1920   4150  21877  RISE       1
\Rx_Timer:TimerUDB:status_tc\/main_1         macrocell17      3726   7876  28784  RISE       1
\Rx_Timer:TimerUDB:status_tc\/q              macrocell17      2345  10221  28784  RISE       1
\Rx_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2312  12533  28784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 28807p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8620
-------------------------------------   ---- 
End-of-path arrival time (ps)           8620
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4470   8620  28807  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 29564p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7862
-------------------------------------   ---- 
End-of-path arrival time (ps)           7862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell9    3712   7862  29564  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell9       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 29723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7704
-------------------------------------   ---- 
End-of-path arrival time (ps)           7704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell10   3554   7704  29723  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell10      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_656/main_1
Capture Clock  : Net_656/clock_0
Path slack     : 30384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8825
-------------------------------------   ---- 
End-of-path arrival time (ps)           8825
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell7     530    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell8       0    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell8     850   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell9       0   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell9     850   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell10      0   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell10   1920   4150  21877  RISE       1
Net_656/main_1                               macrocell52      4675   8825  30384  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_656/clock_0                                             macrocell52         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:rx_state_2\/main_5
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 30733p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8476
-------------------------------------   ---- 
End-of-path arrival time (ps)           8476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                         iocell1       1406   1406  27029  RISE       1
\RS485:BUART:rx_state_2\/main_5  macrocell28   7070   8476  30733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:rx_state_0\/main_9
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 31284p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7925
-------------------------------------   ---- 
End-of-path arrival time (ps)           7925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell25            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                   iocell25      1271   1271  27896  RISE       1
\Wemos:BUART:rx_state_0\/main_9  macrocell41   6654   7925  31284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:rx_status_3\/main_6
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 31291p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell25            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                    iocell25      1271   1271  27896  RISE       1
\Wemos:BUART:rx_status_3\/main_6  macrocell49   6647   7918  31291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Rx_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 31310p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7900
-------------------------------------   ---- 
End-of-path arrival time (ps)           7900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell7     530    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell8       0    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell8     850   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell9       0   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell9     850   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell10      0   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell10   1920   4150  21877  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/main_3      macrocell53      3750   7900  31310  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Rx_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 31319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7891
-------------------------------------   ---- 
End-of-path arrival time (ps)           7891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell7     530    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell8       0    530  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell8     850   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell9       0   1380  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell9     850   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell10      0   2230  21877  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell10   1920   4150  21877  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/main_2      macrocell54      3741   7891  31319  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/clock_0                    macrocell54         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 31662p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7548
-------------------------------------   ---- 
End-of-path arrival time (ps)           7548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb         iocell1       1406   1406  27029  RISE       1
MODIN1_1/main_2  macrocell31   6142   7548  31662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:timer_enable\/q
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 32265p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:timer_enable\/q             macrocell53      875    875  25595  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1  datapathcell8   4287   5162  32265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell8       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:pollcount_1\/main_3
Capture Clock  : \Wemos:BUART:pollcount_1\/clock_0
Path slack     : 32344p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6866
-------------------------------------   ---- 
End-of-path arrival time (ps)           6866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell25            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                    iocell25      1271   1271  27896  RISE       1
\Wemos:BUART:pollcount_1\/main_3  macrocell47   5595   6866  32344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_1\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:rx_last\/main_0
Capture Clock  : \Wemos:BUART:rx_last\/clock_0
Path slack     : 32344p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6866
-------------------------------------   ---- 
End-of-path arrival time (ps)           6866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell25            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                iocell25      1271   1271  27896  RISE       1
\Wemos:BUART:rx_last\/main_0  macrocell50   5595   6866  32344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_last\/clock_0                              macrocell50         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:rx_state_2\/main_8
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 32347p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell25            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                   iocell25      1271   1271  27896  RISE       1
\Wemos:BUART:rx_state_2\/main_8  macrocell44   5591   6862  32347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:timer_enable\/q
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 32525p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:timer_enable\/q             macrocell53      875    875  25595  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1  datapathcell7   4026   4901  32525  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:pollcount_0\/main_2
Capture Clock  : \Wemos:BUART:pollcount_0\/clock_0
Path slack     : 32527p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell25            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                    iocell25      1271   1271  27896  RISE       1
\Wemos:BUART:pollcount_0\/main_2  macrocell48   5412   6683  32527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_0\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:rx_state_0\/main_5
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 32669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           6540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                         iocell1       1406   1406  27029  RISE       1
\RS485:BUART:rx_state_0\/main_5  macrocell25   5134   6540  32669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:rx_last\/main_0
Capture Clock  : \RS485:BUART:rx_last\/clock_0
Path slack     : 32669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           6540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                      iocell1       1406   1406  27029  RISE       1
\RS485:BUART:rx_last\/main_0  macrocell34   5134   6540  32669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_last\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 32680p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6530
-------------------------------------   ---- 
End-of-path arrival time (ps)           6530
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb         iocell1       1406   1406  27029  RISE       1
MODIN1_0/main_2  macrocell32   5124   6530  32680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:rx_status_3\/main_5
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 32680p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6530
-------------------------------------   ---- 
End-of-path arrival time (ps)           6530
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                          iocell1       1406   1406  27029  RISE       1
\RS485:BUART:rx_status_3\/main_5  macrocell33   5124   6530  32680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:timer_enable\/q
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 33159p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:timer_enable\/q             macrocell53      875    875  25595  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1  datapathcell9   3393   4268  33159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell9       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:timer_enable\/q
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 33417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4009
-------------------------------------   ---- 
End-of-path arrival time (ps)           4009
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:timer_enable\/q             macrocell53       875    875  25595  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1  datapathcell10   3134   4009  33417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell10      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:run_mode\/q
Path End       : Net_656/main_0
Capture Clock  : Net_656/clock_0
Path slack     : 34321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:run_mode\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:run_mode\/q  macrocell51    875    875  32842  RISE       1
Net_656/main_0                  macrocell52   4013   4888  34321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_656/clock_0                                             macrocell52         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:timer_enable\/q
Path End       : \Rx_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Rx_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 34953p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:timer_enable\/q       macrocell53    875    875  25595  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/main_0  macrocell54   3381   4256  34953  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/clock_0                    macrocell54         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:timer_enable\/q
Path End       : \Rx_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Rx_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 34956p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:timer_enable\/q       macrocell53    875    875  25595  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/main_1  macrocell53   3379   4254  34956  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:run_mode\/q
Path End       : \Rx_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Rx_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 35244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:run_mode\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:run_mode\/q           macrocell51    875    875  32842  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/main_1  macrocell54   3090   3965  35244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/clock_0                    macrocell54         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:run_mode\/q
Path End       : \Rx_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Rx_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 35246p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:run_mode\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:run_mode\/q           macrocell51    875    875  32842  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/main_2  macrocell53   3088   3963  35246  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Rx_Timer:TimerUDB:run_mode\/main_0
Capture Clock  : \Rx_Timer:TimerUDB:run_mode\/clock_0
Path slack     : 35570p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           3640
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    847    847  35570  RISE       1
\Rx_Timer:TimerUDB:run_mode\/main_0                     macrocell51    2793   3640  35570  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:run_mode\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Rx_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Rx_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 35571p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3639
-------------------------------------   ---- 
End-of-path arrival time (ps)           3639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    847    847  35570  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/main_0                 macrocell53    2792   3639  35571  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:trig_disable\/q
Path End       : \Rx_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Rx_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 35753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3457
-------------------------------------   ---- 
End-of-path arrival time (ps)           3457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:trig_disable\/q       macrocell54    875    875  35753  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/main_3  macrocell54   2582   3457  35753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/clock_0                    macrocell54         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:trig_disable\/q
Path End       : \Rx_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Rx_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 35757p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:trig_disable\/q       macrocell54    875    875  35753  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/main_4  macrocell53   2578   3453  35757  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024817p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -3760
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037907

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13090
-------------------------------------   ----- 
End-of-path arrival time (ps)           13090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q            macrocell25    875    875  13024817  RISE       1
\RS485:BUART:rx_counter_load\/main_1  macrocell5    6971   7846  13024817  RISE       1
\RS485:BUART:rx_counter_load\/q       macrocell5    2345  10191  13024817  RISE       1
\RS485:BUART:sRX:RxBitCounter\/load   count7cell    2899  13090  13024817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Wemos:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025590p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -3760
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037907

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12317
-------------------------------------   ----- 
End-of-path arrival time (ps)           12317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q            macrocell44    875    875  13025590  RISE       1
\Wemos:BUART:rx_counter_load\/main_3  macrocell13   6168   7043  13025590  RISE       1
\Wemos:BUART:rx_counter_load\/q       macrocell13   2345   9388  13025590  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/load   count7cell    2929  12317  13025590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13026474p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4330
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10863
-------------------------------------   ----- 
End-of-path arrival time (ps)           10863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q                      macrocell21      875    875  13026474  RISE       1
\RS485:BUART:counter_load_not\/main_1           macrocell2      4731   5606  13026474  RISE       1
\RS485:BUART:counter_load_not\/q                macrocell2      2345   7951  13026474  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2912  10863  13026474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13026740p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4330
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10597
-------------------------------------   ----- 
End-of-path arrival time (ps)           10597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q                      macrocell37      875    875  13026740  RISE       1
\Wemos:BUART:counter_load_not\/main_1           macrocell10     5083   5958  13026740  RISE       1
\Wemos:BUART:counter_load_not\/q                macrocell10     2345   8303  13026740  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2294  10597  13026740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Wemos:BUART:sRX:RxSts\/status_4
Capture Clock  : \Wemos:BUART:sRX:RxSts\/clock
Path slack     : 13027972p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13345
-------------------------------------   ----- 
End-of-path arrival time (ps)           13345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   2510   2510  13027972  RISE       1
\Wemos:BUART:rx_status_4\/main_1                 macrocell15     2927   5437  13027972  RISE       1
\Wemos:BUART:rx_status_4\/q                      macrocell15     2345   7782  13027972  RISE       1
\Wemos:BUART:sRX:RxSts\/status_4                 statusicell4    5563  13345  13027972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxSts\/clock                              statusicell4        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Wemos:BUART:sTX:TxSts\/status_0
Capture Clock  : \Wemos:BUART:sTX:TxSts\/clock
Path slack     : 13028265p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13052
-------------------------------------   ----- 
End-of-path arrival time (ps)           13052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  13028265  RISE       1
\Wemos:BUART:tx_status_0\/main_3                 macrocell11     5885   8395  13028265  RISE       1
\Wemos:BUART:tx_status_0\/q                      macrocell11     2345  10740  13028265  RISE       1
\Wemos:BUART:sTX:TxSts\/status_0                 statusicell3    2312  13052  13028265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxSts\/clock                              statusicell3        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028878p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q         macrocell40      875    875  13026520  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   7704   8579  13028878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_load_fifo\/main_1
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13029322p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9888
-------------------------------------   ---- 
End-of-path arrival time (ps)           9888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q         macrocell41    875    875  13025994  RISE       1
\Wemos:BUART:rx_load_fifo\/main_1  macrocell42   9013   9888  13029322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029513p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q          macrocell45      875    875  13029513  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   7069   7944  13029513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029741p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7716
-------------------------------------   ---- 
End-of-path arrival time (ps)           7716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q                macrocell25      875    875  13024817  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6841   7716  13029741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_state_0\/main_1
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13029875p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9334
-------------------------------------   ---- 
End-of-path arrival time (ps)           9334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q       macrocell41    875    875  13025994  RISE       1
\Wemos:BUART:rx_state_0\/main_1  macrocell41   8459   9334  13029875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Wemos:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030070p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9139
-------------------------------------   ---- 
End-of-path arrival time (ps)           9139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q        macrocell40    875    875  13026520  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/main_0  macrocell46   8264   9139  13030070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Wemos:BUART:tx_state_0\/main_3
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13030237p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8973
-------------------------------------   ---- 
End-of-path arrival time (ps)           8973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  13028265  RISE       1
\Wemos:BUART:tx_state_0\/main_3                  macrocell37     6463   8973  13030237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:sTX:TxSts\/status_0
Capture Clock  : \RS485:BUART:sTX:TxSts\/clock
Path slack     : 13030370p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10946
-------------------------------------   ----- 
End-of-path arrival time (ps)           10946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q        macrocell20     875    875  13027678  RISE       1
\RS485:BUART:tx_status_0\/main_0  macrocell3     5401   6276  13030370  RISE       1
\RS485:BUART:tx_status_0\/q       macrocell3     2345   8621  13030370  RISE       1
\RS485:BUART:sTX:TxSts\/status_0  statusicell1   2326  10946  13030370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:rx_state_3\/main_2
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13030392p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8817
-------------------------------------   ---- 
End-of-path arrival time (ps)           8817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q  macrocell45    875    875  13029513  RISE       1
\Wemos:BUART:rx_state_3\/main_2   macrocell43   7942   8817  13030392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:rx_load_fifo\/main_2
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13030470p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8740
-------------------------------------   ---- 
End-of-path arrival time (ps)           8740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q   macrocell45    875    875  13029513  RISE       1
\Wemos:BUART:rx_load_fifo\/main_2  macrocell42   7865   8740  13030470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:rx_status_3\/main_2
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13030480p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8730
-------------------------------------   ---- 
End-of-path arrival time (ps)           8730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q  macrocell45    875    875  13029513  RISE       1
\Wemos:BUART:rx_status_3\/main_2  macrocell49   7855   8730  13030480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030563p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6894
-------------------------------------   ---- 
End-of-path arrival time (ps)           6894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q                macrocell41      875    875  13025994  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   6019   6894  13030563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030687p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6770
-------------------------------------   ---- 
End-of-path arrival time (ps)           6770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q                macrocell20      875    875  13027678  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5895   6770  13030687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_1
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13031017p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8193
-------------------------------------   ---- 
End-of-path arrival time (ps)           8193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q         macrocell25    875    875  13024817  RISE       1
\RS485:BUART:rx_load_fifo\/main_1  macrocell26   7318   8193  13031017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_state_2\/main_0
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13031065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q  macrocell40    875    875  13026520  RISE       1
\Wemos:BUART:rx_state_2\/main_0    macrocell44   7270   8145  13031065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:rx_state_2\/main_2
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13031278p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7932
-------------------------------------   ---- 
End-of-path arrival time (ps)           7932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q  macrocell45    875    875  13029513  RISE       1
\Wemos:BUART:rx_state_2\/main_2   macrocell44   7057   7932  13031278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \RS485:BUART:sRX:RxSts\/status_4
Capture Clock  : \RS485:BUART:sRX:RxSts\/clock
Path slack     : 13031301p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10016
-------------------------------------   ----- 
End-of-path arrival time (ps)           10016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   2510   2510  13031301  RISE       1
\RS485:BUART:rx_status_4\/main_1                 macrocell7      2303   4813  13031301  RISE       1
\RS485:BUART:rx_status_4\/q                      macrocell7      2345   7158  13031301  RISE       1
\RS485:BUART:sRX:RxSts\/status_4                 statusicell2    2858  10016  13031301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_2\/main_1
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13031342p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7867
-------------------------------------   ---- 
End-of-path arrival time (ps)           7867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q       macrocell25    875    875  13024817  RISE       1
\RS485:BUART:rx_state_2\/main_1  macrocell28   6992   7867  13031342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Wemos:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031344p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q               macrocell41    875    875  13025994  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/main_1  macrocell46   6991   7866  13031344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031383p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q         macrocell24      875    875  13028088  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5199   6074  13031383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Wemos:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031497p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q                macrocell37      875    875  13026740  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5085   5960  13031497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Wemos:BUART:tx_state_1\/main_2
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13031531p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    130    130  13029302  RISE       1
\Wemos:BUART:tx_state_1\/main_2               macrocell36     7549   7679  13031531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_state_0\/main_4
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13031584p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7625
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q       macrocell44    875    875  13025590  RISE       1
\Wemos:BUART:rx_state_0\/main_4  macrocell41   6750   7625  13031584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_state_3\/main_4
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13031614p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7596
-------------------------------------   ---- 
End-of-path arrival time (ps)           7596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q       macrocell44    875    875  13025590  RISE       1
\Wemos:BUART:rx_state_3\/main_4  macrocell43   6721   7596  13031614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_3\/main_0
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13031820p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell24    875    875  13028088  RISE       1
\RS485:BUART:rx_state_3\/main_0    macrocell27   6514   7389  13031820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_state_2\/main_0
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13031880p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7330
-------------------------------------   ---- 
End-of-path arrival time (ps)           7330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q       macrocell20    875    875  13027678  RISE       1
\RS485:BUART:tx_state_2\/main_0  macrocell22   6455   7330  13031880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_state_2\/main_1
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13031899p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q       macrocell41    875    875  13025994  RISE       1
\Wemos:BUART:rx_state_2\/main_1  macrocell44   6435   7310  13031899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Wemos:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032017p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q                macrocell36      875    875  13026858  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4565   5440  13032017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_2\/main_3
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13032042p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q       macrocell27    875    875  13026488  RISE       1
\RS485:BUART:rx_state_2\/main_3  macrocell28   6293   7168  13032042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_3\/main_4
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13032054p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q       macrocell28    875    875  13028278  RISE       1
\RS485:BUART:rx_state_3\/main_4  macrocell27   6281   7156  13032054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_status_3\/main_4
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13032058p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q        macrocell28    875    875  13028278  RISE       1
\RS485:BUART:rx_status_3\/main_4  macrocell33   6276   7151  13032058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032073p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7137
-------------------------------------   ---- 
End-of-path arrival time (ps)           7137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q               macrocell28    875    875  13028278  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_3  macrocell30   6262   7137  13032073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_0\/main_4
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13032077p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q       macrocell28    875    875  13028278  RISE       1
\RS485:BUART:rx_state_0\/main_4  macrocell25   6258   7133  13032077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_status_3\/main_4
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13032167p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7043
-------------------------------------   ---- 
End-of-path arrival time (ps)           7043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q        macrocell44    875    875  13025590  RISE       1
\Wemos:BUART:rx_status_3\/main_4  macrocell49   6168   7043  13032167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:rx_state_0\/main_2
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13032314p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6895
-------------------------------------   ---- 
End-of-path arrival time (ps)           6895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q  macrocell45    875    875  13029513  RISE       1
\Wemos:BUART:rx_state_0\/main_2   macrocell41   6020   6895  13032314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_0\/main_0
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13032345p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6864
-------------------------------------   ---- 
End-of-path arrival time (ps)           6864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell24    875    875  13028088  RISE       1
\RS485:BUART:rx_state_0\/main_0    macrocell25   5989   6864  13032345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Wemos:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032352p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6857
-------------------------------------   ---- 
End-of-path arrival time (ps)           6857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q               macrocell43    875    875  13028173  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/main_2  macrocell46   5982   6857  13032352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Wemos:BUART:tx_state_0\/main_2
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13032446p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6764
-------------------------------------   ---- 
End-of-path arrival time (ps)           6764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    130    130  13029302  RISE       1
\Wemos:BUART:tx_state_0\/main_2               macrocell37     6634   6764  13032446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_load_fifo\/main_0
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13032525p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q  macrocell40    875    875  13026520  RISE       1
\Wemos:BUART:rx_load_fifo\/main_0  macrocell42   5810   6685  13032525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13032554p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell32    875    875  13028222  RISE       1
MODIN1_0/main_3  macrocell32   5780   6655  13032554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \RS485:BUART:rx_status_3\/main_7
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13032554p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                        macrocell32    875    875  13028222  RISE       1
\RS485:BUART:rx_status_3\/main_7  macrocell33   5780   6655  13032554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_status_3\/main_1
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13032570p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6639
-------------------------------------   ---- 
End-of-path arrival time (ps)           6639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q        macrocell41    875    875  13025994  RISE       1
\Wemos:BUART:rx_status_3\/main_1  macrocell49   5764   6639  13032570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_6
Path End       : \Wemos:BUART:rx_load_fifo\/main_5
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13032674p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13032674  RISE       1
\Wemos:BUART:rx_load_fifo\/main_5       macrocell42   5176   6536  13032674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_6
Path End       : \Wemos:BUART:rx_state_0\/main_5
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13032674p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6535
-------------------------------------   ---- 
End-of-path arrival time (ps)           6535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13032674  RISE       1
\Wemos:BUART:rx_state_0\/main_5         macrocell41   5175   6535  13032674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_state_0\/main_2
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13032719p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell29    875    875  13032719  RISE       1
\RS485:BUART:rx_state_0\/main_2   macrocell25   5616   6491  13032719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_status_3\/main_0
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13032721p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell24    875    875  13028088  RISE       1
\RS485:BUART:rx_status_3\/main_0   macrocell33   5614   6489  13032721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_5
Path End       : \Wemos:BUART:rx_state_3\/main_6
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13032731p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13032731  RISE       1
\Wemos:BUART:rx_state_3\/main_6         macrocell43   5119   6479  13032731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032737p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6473
-------------------------------------   ---- 
End-of-path arrival time (ps)           6473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q        macrocell24    875    875  13028088  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_0  macrocell30   5598   6473  13032737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_status_3\/main_2
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13032739p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell29    875    875  13032719  RISE       1
\RS485:BUART:rx_status_3\/main_2  macrocell33   5596   6471  13032739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RS485:BUART:tx_state_0\/main_3
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13032774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  13030624  RISE       1
\RS485:BUART:tx_state_0\/main_3                  macrocell21     3926   6436  13032774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:tx_bitclk\/main_0
Capture Clock  : \Wemos:BUART:tx_bitclk\/clock_0
Path slack     : 13032803p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q      macrocell36    875    875  13026858  RISE       1
\Wemos:BUART:tx_bitclk\/main_0  macrocell39   5532   6407  13032803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13032859p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell32    875    875  13028222  RISE       1
MODIN1_1/main_4  macrocell31   5475   6350  13032859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:txn\/main_1
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13032874p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6336
-------------------------------------   ---- 
End-of-path arrival time (ps)           6336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q  macrocell20    875    875  13027678  RISE       1
\RS485:BUART:txn\/main_1    macrocell19   5461   6336  13032874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell19         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_state_0\/main_0
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13032877p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q       macrocell20    875    875  13027678  RISE       1
\RS485:BUART:tx_state_0\/main_0  macrocell21   5458   6333  13032877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_state_2\/main_3
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13032913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q       macrocell43    875    875  13028173  RISE       1
\Wemos:BUART:rx_state_2\/main_3  macrocell44   5422   6297  13032913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_4
Path End       : \Wemos:BUART:rx_state_0\/main_7
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13032938p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13032938  RISE       1
\Wemos:BUART:rx_state_0\/main_7         macrocell41   4912   6272  13032938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_3
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13032953p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q         macrocell27    875    875  13026488  RISE       1
\RS485:BUART:rx_load_fifo\/main_3  macrocell26   5381   6256  13032953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_load_fifo\/main_4
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13032971p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6239
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q         macrocell44    875    875  13025590  RISE       1
\Wemos:BUART:rx_load_fifo\/main_4  macrocell42   5364   6239  13032971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032975p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13027054  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4352   4482  13032975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_2\/q
Path End       : \Wemos:BUART:txn\/main_4
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13032999p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_2\/q  macrocell38    875    875  13027041  RISE       1
\Wemos:BUART:txn\/main_4    macrocell35   5336   6211  13032999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell35         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_state_0\/main_10
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13033019p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13033019  RISE       1
\RS485:BUART:rx_state_0\/main_10        macrocell25   4831   6191  13033019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:tx_state_0\/main_0
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13033082p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q       macrocell36    875    875  13026858  RISE       1
\Wemos:BUART:tx_state_0\/main_0  macrocell37   5253   6128  13033082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_status_3\/main_0
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13033096p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q  macrocell40    875    875  13026520  RISE       1
\Wemos:BUART:rx_status_3\/main_0   macrocell49   5239   6114  13033096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13033100p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q                macrocell21      875    875  13026474  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3481   4356  13033100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_state_1\/main_2
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13033112p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13027054  RISE       1
\RS485:BUART:tx_state_1\/main_2               macrocell20     5968   6098  13033112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_0
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13033129p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell24    875    875  13028088  RISE       1
\RS485:BUART:rx_load_fifo\/main_0  macrocell26   5206   6081  13033129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \RS485:BUART:rx_state_0\/main_6
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13033228p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                       macrocell31    875    875  13030925  RISE       1
\RS485:BUART:rx_state_0\/main_6  macrocell25   5106   5981  13033228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:tx_bitclk\/main_1
Capture Clock  : \Wemos:BUART:tx_bitclk\/clock_0
Path slack     : 13033256p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q      macrocell37    875    875  13026740  RISE       1
\Wemos:BUART:tx_bitclk\/main_1  macrocell39   5079   5954  13033256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_5
Path End       : \Wemos:BUART:rx_state_0\/main_6
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13033291p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13032731  RISE       1
\Wemos:BUART:rx_state_0\/main_6         macrocell41   4559   5919  13033291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:txn\/main_2
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13033292p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q  macrocell37    875    875  13026740  RISE       1
\Wemos:BUART:txn\/main_2    macrocell35   5043   5918  13033292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell35         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_6
Path End       : \Wemos:BUART:rx_state_3\/main_5
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13033370p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13032674  RISE       1
\Wemos:BUART:rx_state_3\/main_5         macrocell43   4479   5839  13033370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_state_3\/main_2
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13033394p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell29    875    875  13032719  RISE       1
\RS485:BUART:rx_state_3\/main_2   macrocell27   4940   5815  13033394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_4
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13033473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q         macrocell28    875    875  13028278  RISE       1
\RS485:BUART:rx_load_fifo\/main_4  macrocell26   4862   5737  13033473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_4
Path End       : \Wemos:BUART:rx_load_fifo\/main_7
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13033485p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13032938  RISE       1
\Wemos:BUART:rx_load_fifo\/main_7       macrocell42   4365   5725  13033485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_state_3\/main_7
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13033563p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13033019  RISE       1
\RS485:BUART:rx_state_3\/main_7         macrocell27   4287   5647  13033563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_bitclk\/main_1
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 13033587p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q      macrocell21    875    875  13026474  RISE       1
\RS485:BUART:tx_bitclk\/main_1  macrocell23   4747   5622  13033587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_state_1\/main_1
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13033600p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5610
-------------------------------------   ---- 
End-of-path arrival time (ps)           5610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q       macrocell21    875    875  13026474  RISE       1
\RS485:BUART:tx_state_1\/main_1  macrocell20   4735   5610  13033600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_bitclk\/main_3
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 13033703p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q      macrocell22    875    875  13026589  RISE       1
\RS485:BUART:tx_bitclk\/main_3  macrocell23   4631   5506  13033703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_state_1\/main_3
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13033717p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5493
-------------------------------------   ---- 
End-of-path arrival time (ps)           5493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q       macrocell22    875    875  13026589  RISE       1
\RS485:BUART:tx_state_1\/main_3  macrocell20   4618   5493  13033717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_5
Path End       : \Wemos:BUART:rx_load_fifo\/main_6
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13033718p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13032731  RISE       1
\Wemos:BUART:rx_load_fifo\/main_6       macrocell42   4131   5491  13033718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \RS485:BUART:rx_status_3\/main_6
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13033758p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                        macrocell31    875    875  13030925  RISE       1
\RS485:BUART:rx_status_3\/main_6  macrocell33   4577   5452  13033758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033763p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3694
-------------------------------------   ---- 
End-of-path arrival time (ps)           3694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q          macrocell29      875    875  13032719  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2819   3694  13033763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_state_3\/main_0
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13033773p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q  macrocell40    875    875  13026520  RISE       1
\Wemos:BUART:rx_state_3\/main_0    macrocell43   4562   5437  13033773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_state_1\/main_0
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13033798p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q       macrocell20    875    875  13027678  RISE       1
\RS485:BUART:tx_state_1\/main_0  macrocell20   4537   5412  13033798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:txn\/main_1
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13033837p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5373
-------------------------------------   ---- 
End-of-path arrival time (ps)           5373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q  macrocell36    875    875  13026858  RISE       1
\Wemos:BUART:txn\/main_1    macrocell35   4498   5373  13033837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell35         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Wemos:BUART:txn\/main_3
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13033846p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   3060   3060  13033846  RISE       1
\Wemos:BUART:txn\/main_3                macrocell35     2303   5363  13033846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell35         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \RS485:BUART:txn\/main_3
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13033852p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   3060   3060  13033852  RISE       1
\RS485:BUART:txn\/main_3                macrocell19     2297   5357  13033852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell19         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_4
Path End       : \Wemos:BUART:rx_state_3\/main_7
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13032938  RISE       1
\Wemos:BUART:rx_state_3\/main_7         macrocell43   3938   5298  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_state_3\/main_1
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13033913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q       macrocell41    875    875  13025994  RISE       1
\Wemos:BUART:rx_state_3\/main_1  macrocell43   4422   5297  13033913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_2\/q
Path End       : \Wemos:BUART:tx_bitclk\/main_3
Capture Clock  : \Wemos:BUART:tx_bitclk\/clock_0
Path slack     : 13033978p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_2\/q      macrocell38    875    875  13027041  RISE       1
\Wemos:BUART:tx_bitclk\/main_3  macrocell39   4357   5232  13033978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \RS485:BUART:rx_state_0\/main_7
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13034020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5190
-------------------------------------   ---- 
End-of-path arrival time (ps)           5190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                       macrocell32    875    875  13028222  RISE       1
\RS485:BUART:rx_state_0\/main_7  macrocell25   4315   5190  13034020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_state_2\/main_2
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13034027p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13027054  RISE       1
\RS485:BUART:tx_state_2\/main_2               macrocell22     5052   5182  13034027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_bitclk\/q
Path End       : \Wemos:BUART:tx_state_0\/main_5
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13034030p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_bitclk\/q        macrocell39    875    875  13034030  RISE       1
\Wemos:BUART:tx_state_0\/main_5  macrocell37   4305   5180  13034030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_state_0\/main_2
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13034036p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13027054  RISE       1
\RS485:BUART:tx_state_0\/main_2               macrocell21     5044   5174  13034036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Wemos:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Wemos:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13034061p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           3395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    130    130  13029302  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3265   3395  13034061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_load_fifo\/q
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034066p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_load_fifo\/q            macrocell42      875    875  13029339  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4536   5411  13034066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_state_2\/main_4
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13034139p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q       macrocell44    875    875  13025590  RISE       1
\Wemos:BUART:rx_state_2\/main_4  macrocell44   4196   5071  13034139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_bitclk\/main_2
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 13034172p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13027054  RISE       1
\RS485:BUART:tx_bitclk\/main_2                macrocell23     4908   5038  13034172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_state_3\/main_5
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13034276p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13034276  RISE       1
\RS485:BUART:rx_state_3\/main_5         macrocell27   3574   4934  13034276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_state_0\/main_8
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13034287p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13034276  RISE       1
\RS485:BUART:rx_state_0\/main_8         macrocell25   3563   4923  13034287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034323p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13034323  RISE       1
MODIN1_0/main_0                         macrocell32   3527   4887  13034323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034327p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13034327  RISE       1
MODIN1_0/main_1                         macrocell32   3523   4883  13034327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_bitclk\/main_0
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 13034355p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q      macrocell20    875    875  13027678  RISE       1
\RS485:BUART:tx_bitclk\/main_0  macrocell23   3979   4854  13034355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_2\/q
Path End       : \Wemos:BUART:tx_state_0\/main_4
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13034455p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_2\/q       macrocell38    875    875  13027041  RISE       1
\Wemos:BUART:tx_state_0\/main_4  macrocell37   3880   4755  13034455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_state_3\/main_6
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13034455p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13034455  RISE       1
\RS485:BUART:rx_state_3\/main_6         macrocell27   3394   4754  13034455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_state_2\/main_9
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13034456p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13033019  RISE       1
\RS485:BUART:rx_state_2\/main_9         macrocell28   3393   4753  13034456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_state_2\/main_7
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13034457p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13034276  RISE       1
\RS485:BUART:rx_state_2\/main_7         macrocell28   3392   4752  13034457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_state_0\/main_9
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13034465p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13034455  RISE       1
\RS485:BUART:rx_state_0\/main_9         macrocell25   3385   4745  13034465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:pollcount_1\/q
Path End       : \Wemos:BUART:rx_state_0\/main_8
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13034579p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_1\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:pollcount_1\/q      macrocell47    875    875  13030778  RISE       1
\Wemos:BUART:rx_state_0\/main_8  macrocell41   3755   4630  13034579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:pollcount_0\/q
Path End       : \Wemos:BUART:rx_state_0\/main_10
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13034584p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_0\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:pollcount_0\/q       macrocell48    875    875  13030791  RISE       1
\Wemos:BUART:rx_state_0\/main_10  macrocell41   3751   4626  13034584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:pollcount_1\/q
Path End       : \Wemos:BUART:rx_status_3\/main_5
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13034592p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_1\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:pollcount_1\/q       macrocell47    875    875  13030778  RISE       1
\Wemos:BUART:rx_status_3\/main_5  macrocell49   3742   4617  13034592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:pollcount_0\/q
Path End       : \Wemos:BUART:rx_status_3\/main_7
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13034595p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_0\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:pollcount_0\/q       macrocell48    875    875  13030791  RISE       1
\Wemos:BUART:rx_status_3\/main_7  macrocell49   3739   4614  13034595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_state_2\/main_2
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13034605p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell29    875    875  13032719  RISE       1
\RS485:BUART:rx_state_2\/main_2   macrocell28   3730   4605  13034605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_state_0\/main_0
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q  macrocell40    875    875  13026520  RISE       1
\Wemos:BUART:rx_state_0\/main_0    macrocell41   3726   4601  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:tx_state_1\/main_1
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13034626p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q       macrocell37    875    875  13026740  RISE       1
\Wemos:BUART:tx_state_1\/main_1  macrocell36   3708   4583  13034626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_state_2\/main_8
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13034647p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13034455  RISE       1
\RS485:BUART:rx_state_2\/main_8         macrocell28   3203   4563  13034647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:tx_state_2\/main_1
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13034680p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q       macrocell37    875    875  13026740  RISE       1
\Wemos:BUART:tx_state_2\/main_1  macrocell38   3655   4530  13034680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Wemos:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034698p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q               macrocell44    875    875  13025590  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/main_3  macrocell46   3637   4512  13034698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_last\/q
Path End       : \RS485:BUART:rx_state_2\/main_6
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13034725p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_last\/clock_0                              macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_last\/q          macrocell34    875    875  13034725  RISE       1
\RS485:BUART:rx_state_2\/main_6  macrocell28   3610   4485  13034725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_state_3\/main_3
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13034749p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q       macrocell43    875    875  13028173  RISE       1
\Wemos:BUART:rx_state_3\/main_3  macrocell43   3586   4461  13034749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_status_3\/main_3
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13034749p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q        macrocell43    875    875  13028173  RISE       1
\Wemos:BUART:rx_status_3\/main_3  macrocell49   3585   4460  13034749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:txn\/main_2
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13034859p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q  macrocell21    875    875  13026474  RISE       1
\RS485:BUART:txn\/main_2    macrocell19   3476   4351  13034859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell19         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_state_0\/main_1
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13034861p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q       macrocell21    875    875  13026474  RISE       1
\RS485:BUART:tx_state_0\/main_1  macrocell21   3473   4348  13034861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_state_2\/main_1
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13034867p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q       macrocell21    875    875  13026474  RISE       1
\RS485:BUART:tx_state_2\/main_1  macrocell22   3467   4342  13034867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Wemos:BUART:tx_state_2\/main_2
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13034880p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    130    130  13029302  RISE       1
\Wemos:BUART:tx_state_2\/main_2               macrocell38     4200   4330  13034880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_state_0\/main_3
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13034887p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q       macrocell43    875    875  13028173  RISE       1
\Wemos:BUART:rx_state_0\/main_3  macrocell41   3447   4322  13034887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_load_fifo\/main_3
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13034904p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q         macrocell43    875    875  13028173  RISE       1
\Wemos:BUART:rx_load_fifo\/main_3  macrocell42   3431   4306  13034904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_bitclk\/q
Path End       : \Wemos:BUART:tx_state_2\/main_5
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13034944p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_bitclk\/q        macrocell39    875    875  13034030  RISE       1
\Wemos:BUART:tx_state_2\/main_5  macrocell38   3391   4266  13034944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_bitclk\/q
Path End       : \Wemos:BUART:tx_state_1\/main_5
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13034957p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_bitclk\/q        macrocell39    875    875  13034030  RISE       1
\Wemos:BUART:tx_state_1\/main_5  macrocell36   3378   4253  13034957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:txn\/main_4
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13034974p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q  macrocell22    875    875  13026589  RISE       1
\RS485:BUART:txn\/main_4    macrocell19   3360   4235  13034974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell19         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_state_0\/main_4
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13034980p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q       macrocell22    875    875  13026589  RISE       1
\RS485:BUART:tx_state_0\/main_4  macrocell21   3355   4230  13034980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_0\/main_3
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13035060p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q       macrocell27    875    875  13026488  RISE       1
\RS485:BUART:rx_state_0\/main_3  macrocell25   3275   4150  13035060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13035067p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q               macrocell27    875    875  13026488  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_2  macrocell30   3268   4143  13035067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_status_3\/main_3
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13035068p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q        macrocell27    875    875  13026488  RISE       1
\RS485:BUART:rx_status_3\/main_3  macrocell33   3267   4142  13035068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_2\/main_4
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13035105p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q       macrocell28    875    875  13028278  RISE       1
\RS485:BUART:rx_state_2\/main_4  macrocell28   3229   4104  13035105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:txn\/main_6
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13035123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_bitclk\/q  macrocell23    875    875  13035123  RISE       1
\RS485:BUART:txn\/main_6   macrocell19   3212   4087  13035123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell19         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:txn\/q
Path End       : \Wemos:BUART:txn\/main_0
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13035164p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell35         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:txn\/q       macrocell35    875    875  13035164  RISE       1
\Wemos:BUART:txn\/main_0  macrocell35   3171   4046  13035164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell35         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_0\/main_1
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13035175p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q       macrocell25    875    875  13024817  RISE       1
\RS485:BUART:rx_state_0\/main_1  macrocell25   3160   4035  13035175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13035177p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q               macrocell25    875    875  13024817  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_1  macrocell30   3158   4033  13035177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_status_3\/main_1
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13035180p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q        macrocell25    875    875  13024817  RISE       1
\RS485:BUART:rx_status_3\/main_1  macrocell33   3154   4029  13035180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_2\/main_0
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13035181p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell24    875    875  13028088  RISE       1
\RS485:BUART:rx_state_2\/main_0    macrocell28   3153   4028  13035181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_3\/main_1
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13035183p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q       macrocell25    875    875  13024817  RISE       1
\RS485:BUART:rx_state_3\/main_1  macrocell27   3151   4026  13035183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_load_fifo\/main_7
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13035203p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4007
-------------------------------------   ---- 
End-of-path arrival time (ps)           4007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13033019  RISE       1
\RS485:BUART:rx_load_fifo\/main_7       macrocell26   2647   4007  13035203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_load_fifo\/main_5
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13035207p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4003
-------------------------------------   ---- 
End-of-path arrival time (ps)           4003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13034276  RISE       1
\RS485:BUART:rx_load_fifo\/main_5       macrocell26   2643   4003  13035207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_2
Path End       : \Wemos:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Wemos:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13035210p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4000
-------------------------------------   ---- 
End-of-path arrival time (ps)           4000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13035210  RISE       1
\Wemos:BUART:rx_bitclk_enable\/main_0   macrocell45   2640   4000  13035210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_2
Path End       : \Wemos:BUART:pollcount_0\/main_0
Capture Clock  : \Wemos:BUART:pollcount_0\/clock_0
Path slack     : 13035210p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4000
-------------------------------------   ---- 
End-of-path arrival time (ps)           4000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13035210  RISE       1
\Wemos:BUART:pollcount_0\/main_0        macrocell48   2640   4000  13035210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_0\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13035212p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3998
-------------------------------------   ---- 
End-of-path arrival time (ps)           3998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13034323  RISE       1
MODIN1_1/main_0                         macrocell31   2638   3998  13035212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_5
Path End       : \Wemos:BUART:rx_state_2\/main_6
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13035212p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3997
-------------------------------------   ---- 
End-of-path arrival time (ps)           3997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13032731  RISE       1
\Wemos:BUART:rx_state_2\/main_6         macrocell44   2637   3997  13035212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_1
Path End       : \Wemos:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Wemos:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13035214p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3996
-------------------------------------   ---- 
End-of-path arrival time (ps)           3996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13035214  RISE       1
\Wemos:BUART:rx_bitclk_enable\/main_1   macrocell45   2636   3996  13035214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_1
Path End       : \Wemos:BUART:pollcount_0\/main_1
Capture Clock  : \Wemos:BUART:pollcount_0\/clock_0
Path slack     : 13035214p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3996
-------------------------------------   ---- 
End-of-path arrival time (ps)           3996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13035214  RISE       1
\Wemos:BUART:pollcount_0\/main_1        macrocell48   2636   3996  13035214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_0\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13035215p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3994
-------------------------------------   ---- 
End-of-path arrival time (ps)           3994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13034327  RISE       1
MODIN1_1/main_1                         macrocell31   2634   3994  13035215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_2
Path End       : \Wemos:BUART:pollcount_1\/main_0
Capture Clock  : \Wemos:BUART:pollcount_1\/clock_0
Path slack     : 13035222p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3988
-------------------------------------   ---- 
End-of-path arrival time (ps)           3988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13035210  RISE       1
\Wemos:BUART:pollcount_1\/main_0        macrocell47   2628   3988  13035222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_1\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \RS485:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13035223p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3987
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13034323  RISE       1
\RS485:BUART:rx_bitclk_enable\/main_0   macrocell29   2627   3987  13035223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_1
Path End       : \Wemos:BUART:pollcount_1\/main_1
Capture Clock  : \Wemos:BUART:pollcount_1\/clock_0
Path slack     : 13035225p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3985
-------------------------------------   ---- 
End-of-path arrival time (ps)           3985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13035214  RISE       1
\Wemos:BUART:pollcount_1\/main_1        macrocell47   2625   3985  13035225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_1\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \RS485:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13035226p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3984
-------------------------------------   ---- 
End-of-path arrival time (ps)           3984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13034327  RISE       1
\RS485:BUART:rx_bitclk_enable\/main_1   macrocell29   2624   3984  13035226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_state_2\/main_3
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13035234p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3976
-------------------------------------   ---- 
End-of-path arrival time (ps)           3976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q       macrocell22    875    875  13026589  RISE       1
\RS485:BUART:tx_state_2\/main_3  macrocell22   3101   3976  13035234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_3\/main_3
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13035335p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q       macrocell27    875    875  13026488  RISE       1
\RS485:BUART:rx_state_3\/main_3  macrocell27   3000   3875  13035335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:pollcount_1\/q
Path End       : \Wemos:BUART:pollcount_1\/main_2
Capture Clock  : \Wemos:BUART:pollcount_1\/clock_0
Path slack     : 13035409p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3801
-------------------------------------   ---- 
End-of-path arrival time (ps)           3801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_1\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:pollcount_1\/q       macrocell47    875    875  13030778  RISE       1
\Wemos:BUART:pollcount_1\/main_2  macrocell47   2926   3801  13035409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_1\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:pollcount_0\/q
Path End       : \Wemos:BUART:pollcount_1\/main_4
Capture Clock  : \Wemos:BUART:pollcount_1\/clock_0
Path slack     : 13035419p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_0\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:pollcount_0\/q       macrocell48    875    875  13030791  RISE       1
\Wemos:BUART:pollcount_1\/main_4  macrocell47   2916   3791  13035419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_1\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:tx_state_0\/main_5
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13035420p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_bitclk\/q        macrocell23    875    875  13035123  RISE       1
\RS485:BUART:tx_state_0\/main_5  macrocell21   2915   3790  13035420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:pollcount_0\/q
Path End       : \Wemos:BUART:pollcount_0\/main_3
Capture Clock  : \Wemos:BUART:pollcount_0\/clock_0
Path slack     : 13035422p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_0\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:pollcount_0\/q       macrocell48    875    875  13030791  RISE       1
\Wemos:BUART:pollcount_0\/main_3  macrocell48   2913   3788  13035422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:pollcount_0\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:tx_state_2\/main_5
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13035439p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_bitclk\/q        macrocell23    875    875  13035123  RISE       1
\RS485:BUART:tx_state_2\/main_5  macrocell22   2896   3771  13035439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_0
Path End       : \Wemos:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Wemos:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13035524p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3686
-------------------------------------   ---- 
End-of-path arrival time (ps)           3686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  13035524  RISE       1
\Wemos:BUART:rx_bitclk_enable\/main_2   macrocell45   2326   3686  13035524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS485:BUART:tx_state_1\/main_4
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13035525p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3684
-------------------------------------   ---- 
End-of-path arrival time (ps)           3684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  13035525  RISE       1
\RS485:BUART:tx_state_1\/main_4               macrocell20     3554   3684  13035525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_load_fifo\/main_6
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13035525p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3684
-------------------------------------   ---- 
End-of-path arrival time (ps)           3684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13034455  RISE       1
\RS485:BUART:rx_load_fifo\/main_6       macrocell26   2324   3684  13035525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_6
Path End       : \Wemos:BUART:rx_state_2\/main_5
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13035534p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3675
-------------------------------------   ---- 
End-of-path arrival time (ps)           3675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13032674  RISE       1
\Wemos:BUART:rx_state_2\/main_5         macrocell44   2315   3675  13035534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_4
Path End       : \Wemos:BUART:rx_state_2\/main_7
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13035535p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3675
-------------------------------------   ---- 
End-of-path arrival time (ps)           3675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13032938  RISE       1
\Wemos:BUART:rx_state_2\/main_7         macrocell44   2315   3675  13035535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:tx_state_2\/main_0
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13035536p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q       macrocell36    875    875  13026858  RISE       1
\Wemos:BUART:tx_state_2\/main_0  macrocell38   2799   3674  13035536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_2
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13035537p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q   macrocell29    875    875  13032719  RISE       1
\RS485:BUART:rx_load_fifo\/main_2  macrocell26   2798   3673  13035537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_2\/q
Path End       : \Wemos:BUART:tx_state_2\/main_3
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13035540p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3670
-------------------------------------   ---- 
End-of-path arrival time (ps)           3670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_2\/q       macrocell38    875    875  13027041  RISE       1
\Wemos:BUART:tx_state_2\/main_3  macrocell38   2795   3670  13035540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:tx_state_0\/main_1
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13035543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3667
-------------------------------------   ---- 
End-of-path arrival time (ps)           3667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q       macrocell37    875    875  13026740  RISE       1
\Wemos:BUART:tx_state_0\/main_1  macrocell37   2792   3667  13035543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13035544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell31    875    875  13030925  RISE       1
MODIN1_1/main_3  macrocell31   2791   3666  13035544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_0
Path End       : \RS485:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13035544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  13035544  RISE       1
\RS485:BUART:rx_bitclk_enable\/main_2   macrocell29   2305   3665  13035544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:tx_state_1\/main_0
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13035564p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3646
-------------------------------------   ---- 
End-of-path arrival time (ps)           3646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q       macrocell36    875    875  13026858  RISE       1
\Wemos:BUART:tx_state_1\/main_0  macrocell36   2771   3646  13035564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_2\/q
Path End       : \Wemos:BUART:tx_state_1\/main_3
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13035565p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3645
-------------------------------------   ---- 
End-of-path arrival time (ps)           3645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_2\/q       macrocell38    875    875  13027041  RISE       1
\Wemos:BUART:tx_state_1\/main_3  macrocell36   2770   3645  13035565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Wemos:BUART:tx_state_2\/main_4
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13035671p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    130    130  13035671  RISE       1
\Wemos:BUART:tx_state_2\/main_4               macrocell38     3409   3539  13035671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Wemos:BUART:tx_state_1\/main_4
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13035680p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    130    130  13035671  RISE       1
\Wemos:BUART:tx_state_1\/main_4               macrocell36     3400   3530  13035680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:txn\/q
Path End       : \RS485:BUART:txn\/main_0
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13035715p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell19         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:txn\/q       macrocell19    875    875  13035715  RISE       1
\RS485:BUART:txn\/main_0  macrocell19   2620   3495  13035715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell19         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Wemos:BUART:tx_bitclk\/main_2
Capture Clock  : \Wemos:BUART:tx_bitclk\/clock_0
Path slack     : 13035802p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    130    130  13029302  RISE       1
\Wemos:BUART:tx_bitclk\/main_2                macrocell39     3278   3408  13035802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_load_fifo\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13036011p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3466
-------------------------------------   ---- 
End-of-path arrival time (ps)           3466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:rx_load_fifo\/q            macrocell26      875    875  13032656  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2591   3466  13036011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:tx_state_1\/main_5
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13036037p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3173
-------------------------------------   ---- 
End-of-path arrival time (ps)           3173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_bitclk\/q        macrocell23    875    875  13035123  RISE       1
\RS485:BUART:tx_state_1\/main_5  macrocell20   2298   3173  13036037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_last\/q
Path End       : \Wemos:BUART:rx_state_2\/main_9
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13036039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_last\/clock_0                              macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_last\/q          macrocell50    875    875  13036039  RISE       1
\Wemos:BUART:rx_state_2\/main_9  macrocell44   2295   3170  13036039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_bitclk\/q
Path End       : \Wemos:BUART:txn\/main_6
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13036044p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3166
-------------------------------------   ---- 
End-of-path arrival time (ps)           3166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_bitclk\/q  macrocell39    875    875  13034030  RISE       1
\Wemos:BUART:txn\/main_6   macrocell35   2291   3166  13036044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell35         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS485:BUART:tx_state_2\/main_4
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13036160p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3050
-------------------------------------   ---- 
End-of-path arrival time (ps)           3050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  13035525  RISE       1
\RS485:BUART:tx_state_2\/main_4               macrocell22     2920   3050  13036160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS485:BUART:txn\/main_5
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13036166p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3044
-------------------------------------   ---- 
End-of-path arrival time (ps)           3044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  13035525  RISE       1
\RS485:BUART:txn\/main_5                      macrocell19     2914   3044  13036166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell19         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Wemos:BUART:txn\/main_5
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13036772p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2438
-------------------------------------   ---- 
End-of-path arrival time (ps)           2438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    130    130  13035671  RISE       1
\Wemos:BUART:txn\/main_5                      macrocell35     2308   2438  13036772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell35         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_status_3\/q
Path End       : \Wemos:BUART:sRX:RxSts\/status_3
Capture Clock  : \Wemos:BUART:sRX:RxSts\/clock
Path slack     : 13038128p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3189
-------------------------------------   ---- 
End-of-path arrival time (ps)           3189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_status_3\/q       macrocell49     875    875  13038128  RISE       1
\Wemos:BUART:sRX:RxSts\/status_3  statusicell4   2314   3189  13038128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxSts\/clock                              statusicell4        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_status_3\/q
Path End       : \RS485:BUART:sRX:RxSts\/status_3
Capture Clock  : \RS485:BUART:sRX:RxSts\/clock
Path slack     : 13038186p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3130
-------------------------------------   ---- 
End-of-path arrival time (ps)           3130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\RS485:BUART:rx_status_3\/q       macrocell33     875    875  13038186  RISE       1
\RS485:BUART:sRX:RxSts\/status_3  statusicell2   2255   3130  13038186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

