{"Source Block": ["oh/elink/hdl/elink.v@113:123@HdlIdDef", "\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [15:0]\t\tecfg_clk_settings;\t// From ecfg_clocks of ecfg_clocks.v\n   wire\t\t\telink_reset;\t\t// From ereset of ereset.v\n   wire\t\t\terx_cfg_access;\t\t// From fifo_cdc of fifo_cdc.v\n   wire [PW-1:0]\terx_cfg_packet;\t\t// From fifo_cdc of fifo_cdc.v\n   wire\t\t\terx_cfg_wait;\t\t// From erx of erx.v\n   wire\t\t\tetx_cfg_access;\t\t// From etx of etx.v\n   wire [PW-1:0]\tetx_cfg_packet;\t\t// From etx of etx.v\n   wire\t\t\tetx_cfg_wait;\t\t// From fifo_cdc of fifo_cdc.v\n"], "Clone Blocks": [["oh/elink/hdl/elink.v@112:122", "   wire [31:0] \t mi_dout_embox;\n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [15:0]\t\tecfg_clk_settings;\t// From ecfg_clocks of ecfg_clocks.v\n   wire\t\t\telink_reset;\t\t// From ereset of ereset.v\n   wire\t\t\terx_cfg_access;\t\t// From fifo_cdc of fifo_cdc.v\n   wire [PW-1:0]\terx_cfg_packet;\t\t// From fifo_cdc of fifo_cdc.v\n   wire\t\t\terx_cfg_wait;\t\t// From erx of erx.v\n   wire\t\t\tetx_cfg_access;\t\t// From etx of etx.v\n   wire [PW-1:0]\tetx_cfg_packet;\t\t// From etx of etx.v\n"], ["oh/elink/hdl/elink.v@115:125", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [15:0]\t\tecfg_clk_settings;\t// From ecfg_clocks of ecfg_clocks.v\n   wire\t\t\telink_reset;\t\t// From ereset of ereset.v\n   wire\t\t\terx_cfg_access;\t\t// From fifo_cdc of fifo_cdc.v\n   wire [PW-1:0]\terx_cfg_packet;\t\t// From fifo_cdc of fifo_cdc.v\n   wire\t\t\terx_cfg_wait;\t\t// From erx of erx.v\n   wire\t\t\tetx_cfg_access;\t\t// From etx of etx.v\n   wire [PW-1:0]\tetx_cfg_packet;\t\t// From etx of etx.v\n   wire\t\t\tetx_cfg_wait;\t\t// From fifo_cdc of fifo_cdc.v\n   wire\t\t\tsoft_reset;\t\t// From ecfg_clocks of ecfg_clocks.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n"], ["oh/elink/hdl/elink.v@118:128", "   wire\t\t\terx_cfg_access;\t\t// From fifo_cdc of fifo_cdc.v\n   wire [PW-1:0]\terx_cfg_packet;\t\t// From fifo_cdc of fifo_cdc.v\n   wire\t\t\terx_cfg_wait;\t\t// From erx of erx.v\n   wire\t\t\tetx_cfg_access;\t\t// From etx of etx.v\n   wire [PW-1:0]\tetx_cfg_packet;\t\t// From etx of etx.v\n   wire\t\t\tetx_cfg_wait;\t\t// From fifo_cdc of fifo_cdc.v\n   wire\t\t\tsoft_reset;\t\t// From ecfg_clocks of ecfg_clocks.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n   // End of automatics\n   \n"], ["oh/elink/hdl/elink.v@117:127", "   wire\t\t\telink_reset;\t\t// From ereset of ereset.v\n   wire\t\t\terx_cfg_access;\t\t// From fifo_cdc of fifo_cdc.v\n   wire [PW-1:0]\terx_cfg_packet;\t\t// From fifo_cdc of fifo_cdc.v\n   wire\t\t\terx_cfg_wait;\t\t// From erx of erx.v\n   wire\t\t\tetx_cfg_access;\t\t// From etx of etx.v\n   wire [PW-1:0]\tetx_cfg_packet;\t\t// From etx of etx.v\n   wire\t\t\tetx_cfg_wait;\t\t// From fifo_cdc of fifo_cdc.v\n   wire\t\t\tsoft_reset;\t\t// From ecfg_clocks of ecfg_clocks.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n   // End of automatics\n"], ["oh/elink/hdl/elink.v@114:124", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [15:0]\t\tecfg_clk_settings;\t// From ecfg_clocks of ecfg_clocks.v\n   wire\t\t\telink_reset;\t\t// From ereset of ereset.v\n   wire\t\t\terx_cfg_access;\t\t// From fifo_cdc of fifo_cdc.v\n   wire [PW-1:0]\terx_cfg_packet;\t\t// From fifo_cdc of fifo_cdc.v\n   wire\t\t\terx_cfg_wait;\t\t// From erx of erx.v\n   wire\t\t\tetx_cfg_access;\t\t// From etx of etx.v\n   wire [PW-1:0]\tetx_cfg_packet;\t\t// From etx of etx.v\n   wire\t\t\tetx_cfg_wait;\t\t// From fifo_cdc of fifo_cdc.v\n   wire\t\t\tsoft_reset;\t\t// From ecfg_clocks of ecfg_clocks.v\n"], ["oh/elink/hdl/elink.v@119:129", "   wire [PW-1:0]\terx_cfg_packet;\t\t// From fifo_cdc of fifo_cdc.v\n   wire\t\t\terx_cfg_wait;\t\t// From erx of erx.v\n   wire\t\t\tetx_cfg_access;\t\t// From etx of etx.v\n   wire [PW-1:0]\tetx_cfg_packet;\t\t// From etx of etx.v\n   wire\t\t\tetx_cfg_wait;\t\t// From fifo_cdc of fifo_cdc.v\n   wire\t\t\tsoft_reset;\t\t// From ecfg_clocks of ecfg_clocks.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n   // End of automatics\n   \n   /***********************************************************/\n"], ["oh/elink/hdl/elink.v@111:121", "   wire [31:0] \t mi_dout_ecfg;\n   wire [31:0] \t mi_dout_embox;\n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [15:0]\t\tecfg_clk_settings;\t// From ecfg_clocks of ecfg_clocks.v\n   wire\t\t\telink_reset;\t\t// From ereset of ereset.v\n   wire\t\t\terx_cfg_access;\t\t// From fifo_cdc of fifo_cdc.v\n   wire [PW-1:0]\terx_cfg_packet;\t\t// From fifo_cdc of fifo_cdc.v\n   wire\t\t\terx_cfg_wait;\t\t// From erx of erx.v\n   wire\t\t\tetx_cfg_access;\t\t// From etx of etx.v\n"], ["oh/elink/hdl/elink.v@116:126", "   wire [15:0]\t\tecfg_clk_settings;\t// From ecfg_clocks of ecfg_clocks.v\n   wire\t\t\telink_reset;\t\t// From ereset of ereset.v\n   wire\t\t\terx_cfg_access;\t\t// From fifo_cdc of fifo_cdc.v\n   wire [PW-1:0]\terx_cfg_packet;\t\t// From fifo_cdc of fifo_cdc.v\n   wire\t\t\terx_cfg_wait;\t\t// From erx of erx.v\n   wire\t\t\tetx_cfg_access;\t\t// From etx of etx.v\n   wire [PW-1:0]\tetx_cfg_packet;\t\t// From etx of etx.v\n   wire\t\t\tetx_cfg_wait;\t\t// From fifo_cdc of fifo_cdc.v\n   wire\t\t\tsoft_reset;\t\t// From ecfg_clocks of ecfg_clocks.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n"]], "Diff Content": {"Delete": [[118, "   wire\t\t\terx_cfg_access;\t\t// From fifo_cdc of fifo_cdc.v\n"]], "Add": []}}