{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/fsm.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/in_key.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/led_port.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/mem.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/reset.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/top.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/uart_tx.sv",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}