
---------- Begin Simulation Statistics ----------
final_tick                               2542184086500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228610                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   228606                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.36                       # Real time elapsed on the host
host_tick_rate                              663043952                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197453                       # Number of instructions simulated
sim_ops                                       4197453                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012174                       # Number of seconds simulated
sim_ticks                                 12174241500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             49.945602                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  369557                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               739919                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2640                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114437                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            950126                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30900                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          210969                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           180069                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1155605                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71805                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30324                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197453                       # Number of instructions committed
system.cpu.committedOps                       4197453                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.797669                       # CPI: cycles per instruction
system.cpu.discardedOps                        317002                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619574                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1480136                       # DTB hits
system.cpu.dtb.data_misses                       8394                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417388                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875603                       # DTB read hits
system.cpu.dtb.read_misses                       7504                       # DTB read misses
system.cpu.dtb.write_accesses                  202186                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604533                       # DTB write hits
system.cpu.dtb.write_misses                       890                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18272                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3690236                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1164257                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688477                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17107881                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172483                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  988119                       # ITB accesses
system.cpu.itb.fetch_acv                          390                       # ITB acv
system.cpu.itb.fetch_hits                      982247                       # ITB hits
system.cpu.itb.fetch_misses                      5872                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2437     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2424     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2424     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4866                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11218002500     92.11%     92.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9272000      0.08%     92.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19312000      0.16%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               932131500      7.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12178718000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994666                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898776                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944488                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8211255000     67.42%     67.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3967463000     32.58%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24335443                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85421      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542209     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839706     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592826     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197453                       # Class of committed instruction
system.cpu.quiesceCycles                        13040                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7227562                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318519                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22955457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22955457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22955457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22955457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117720.292308                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117720.292308                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117720.292308                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117720.292308                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13193490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13193490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13193490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13193490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67658.923077                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67658.923077                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67658.923077                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67658.923077                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22605960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22605960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117739.375000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117739.375000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12993993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12993993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67677.046875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67677.046875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.283810                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539684390000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.283810                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205238                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205238                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130987                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34955                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88797                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34684                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28995                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89387                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41494                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210443                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11399744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11399744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6736832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6737273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18148281                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160291                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002739                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052262                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159852     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160291                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836931036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          379248750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473947500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5716736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4510976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10227712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5716736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5716736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2237120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2237120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34955                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34955                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469576359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370534460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840110819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469576359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469576359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183758471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183758471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183758471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469576359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370534460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023869290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     70012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000138586750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7478                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7478                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414734                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114095                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159808                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123536                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159808                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123536                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10312                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2046                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5963                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2044460750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4847510750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13675.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32425.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105915                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81887                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159808                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123536                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.532269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.153772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.145262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35280     42.43%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24744     29.76%     72.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10053     12.09%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4731      5.69%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2480      2.98%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1472      1.77%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          917      1.10%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          618      0.74%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2851      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83146                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.990639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.392672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.766529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1301     17.40%     17.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5694     76.14%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           299      4.00%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.11%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.33%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7478                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.243247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.227771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.740915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6665     89.13%     89.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              100      1.34%     90.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              482      6.45%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      2.30%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      0.75%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7478                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9567744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  659968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7773888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10227712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7906304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12174236500                       # Total gap between requests
system.mem_ctrls.avgGap                      42966.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5086976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4480768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7773888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417847469.183193027973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368053155.508702516556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638552143.063697218895                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70484                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2584259500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2263251250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298754186500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28931.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32110.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2418357.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            321178620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170680125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           571314240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315851760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5311584900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        201995520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7853287485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.074068                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    472372250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11295489250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272590920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144858945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496087200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318205980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5251310250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252753120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7696488735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.194518                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    601215750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11166645750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12167041500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1705425                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1705425                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1705425                       # number of overall hits
system.cpu.icache.overall_hits::total         1705425                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89388                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89388                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89388                       # number of overall misses
system.cpu.icache.overall_misses::total         89388                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5509320500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5509320500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5509320500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5509320500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1794813                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1794813                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1794813                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1794813                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049804                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049804                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049804                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049804                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61633.781939                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61633.781939                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61633.781939                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61633.781939                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88797                       # number of writebacks
system.cpu.icache.writebacks::total             88797                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89388                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89388                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89388                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89388                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5419933500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5419933500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5419933500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5419933500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049804                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049804                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049804                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049804                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60633.793127                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60633.793127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60633.793127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60633.793127                       # average overall mshr miss latency
system.cpu.icache.replacements                  88797                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1705425                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1705425                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89388                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89388                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5509320500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5509320500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1794813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1794813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049804                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049804                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61633.781939                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61633.781939                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89388                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89388                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5419933500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5419933500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049804                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049804                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60633.793127                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60633.793127                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.846734                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1758391                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88875                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.784990                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.846734                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3679013                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3679013                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336171                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336171                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336171                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336171                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106268                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106268                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106268                       # number of overall misses
system.cpu.dcache.overall_misses::total        106268                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6807085500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6807085500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6807085500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6807085500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442439                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442439                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442439                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073672                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073672                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073672                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073672                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64055.835247                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64055.835247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64055.835247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64055.835247                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34779                       # number of writebacks
system.cpu.dcache.writebacks::total             34779                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36650                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36650                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69618                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69618                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69618                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69618                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4431296000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4431296000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4431296000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4431296000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048264                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048264                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048264                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048264                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63651.584360                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63651.584360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63651.584360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63651.584360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69460                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49802                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49802                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3330875000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3330875000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058258                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058258                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66882.354122                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66882.354122                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40610                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40610                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2709877000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2709877000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66729.303127                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66729.303127                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56466                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56466                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476210500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476210500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61562.896256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61562.896256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29008                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29008                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721419000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721419000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049368                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049368                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59342.905405                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59342.905405                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63434000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63434000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078917                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078917                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71839.184598                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71839.184598                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62551000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62551000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70839.184598                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70839.184598                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542184086500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.509399                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398783                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69460                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.137964                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.509399                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2999986                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2999986                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548968455500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1054326                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                  1054306                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.89                       # Real time elapsed on the host
host_tick_rate                              761016836                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6214501                       # Number of instructions simulated
sim_ops                                       6214501                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004486                       # Number of seconds simulated
sim_ticks                                  4485752000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             40.093970                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  101376                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               252846                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                896                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             36301                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            294385                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              13182                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           98223                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            85041                       # Number of indirect misses.
system.cpu.branchPred.lookups                  373589                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30440                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13487                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1278000                       # Number of instructions committed
system.cpu.committedOps                       1278000                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.959138                       # CPI: cycles per instruction
system.cpu.discardedOps                        102400                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57634                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       424016                       # DTB hits
system.cpu.dtb.data_misses                       1685                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37145                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       257171                       # DTB read hits
system.cpu.dtb.read_misses                       1403                       # DTB read misses
system.cpu.dtb.write_accesses                   20489                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166845                       # DTB write hits
system.cpu.dtb.write_misses                       282                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 794                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1107961                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            329475                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           189848                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6679864                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.143696                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  160142                       # ITB accesses
system.cpu.itb.fetch_acv                          122                       # ITB acv
system.cpu.itb.fetch_hits                      158614                       # ITB hits
system.cpu.itb.fetch_misses                      1528                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.33%      4.33% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.54% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3000     79.62%     84.16% # number of callpals executed
system.cpu.kern.callpal::rdps                     106      2.81%     86.97% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     87.00% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.02% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.16%     93.18% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.19%     94.37% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.48% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.49%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3768                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5471                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1325     40.64%     40.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1907     58.50%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3260                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1324     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1324     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2676                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2951163000     65.75%     65.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                41331000      0.92%     66.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6265000      0.14%     66.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1489530500     33.19%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4488289500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999245                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.694284                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.820859                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 207                      
system.cpu.kern.mode_good::user                   207                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               395                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 207                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.524051                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.687708                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3956559000     88.15%     88.15% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            531730500     11.85%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8893778                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21462      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804195     62.93%     64.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2347      0.18%     64.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251440     19.67%     84.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165666     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30648      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1278000                       # Class of committed instruction
system.cpu.quiesceCycles                        77726                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2213914                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76490                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152895                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2201907636                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2201907636                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2201907636                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2201907636                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117969.870667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117969.870667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117969.870667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117969.870667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           122                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    20.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1267635128                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1267635128                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1267635128                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1267635128                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67915.088561                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67915.088561                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67915.088561                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67915.088561                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4726483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4726483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115280.073171                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115280.073171                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2676483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2676483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65280.073171                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65280.073171                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2197181153                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2197181153                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117975.792150                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117975.792150                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1264958645                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1264958645                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67920.889444                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67920.889444                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51811                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27347                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42830                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6226                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6438                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6438                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42831                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8511                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       128492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       128492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 212332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5482304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5482304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1512256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1513743                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8187983                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77302                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001488                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038542                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77187     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     115      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               77302                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1483000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           440641252                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81961500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          227622750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2741184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         953984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3695168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2741184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2741184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1750208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1750208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27347                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27347                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         611086837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         212669804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             823756641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    611086837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        611086837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      390170478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            390170478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      390170478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        611086837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        212669804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1213927119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000091516750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4254                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4254                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              157829                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65504                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57737                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      70137                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57737                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70137                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2874                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   750                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3357                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    866769750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  274315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1895451000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15798.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34548.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        80                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38978                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49179                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57737                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                70137                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    261                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.286656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.761391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.767784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14640     40.56%     40.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10885     30.15%     70.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4588     12.71%     83.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1979      5.48%     88.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1089      3.02%     91.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          592      1.64%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          376      1.04%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          241      0.67%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1709      4.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36099                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.898213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.869336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.402676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1174     27.60%     27.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              24      0.56%     28.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            112      2.63%     30.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           412      9.69%     40.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2075     48.78%     89.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           298      7.01%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            70      1.65%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            36      0.85%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            19      0.45%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            12      0.28%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      0.16%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             4      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-123            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4254                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.312177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.291125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.886377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3584     84.25%     84.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              273      6.42%     90.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              249      5.85%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              100      2.35%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.63%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.19%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.05%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.09%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4254                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3511232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  183936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4441088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3695168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4488768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       990.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    823.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1000.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4485752000                       # Total gap between requests
system.mem_ctrls.avgGap                      35079.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2559872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       951360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4441088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 570667303.943686604500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 212084841.070126026869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 990043141.038559436798                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14906                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        70137                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1366639250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    528811750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 113328505250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31907.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35476.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1615816.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            147191100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78207360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           221639880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          189919260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     354032640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1960330890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         73911840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3025232970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.409323                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    175206250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    149760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4166484000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            110948460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             58947735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           170624580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172724580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     354032640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1929310350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        100011840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2896600185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.733466                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    243316250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    149760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4098314250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               115500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97310636                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              785000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              518500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6743569000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       485256                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           485256                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       485256                       # number of overall hits
system.cpu.icache.overall_hits::total          485256                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42831                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42831                       # number of overall misses
system.cpu.icache.overall_misses::total         42831                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2799493000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2799493000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2799493000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2799493000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       528087                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       528087                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       528087                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       528087                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081106                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081106                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65361.373771                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65361.373771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65361.373771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65361.373771                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42830                       # number of writebacks
system.cpu.icache.writebacks::total             42830                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42831                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42831                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42831                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42831                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2756662000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2756662000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2756662000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2756662000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.081106                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081106                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.081106                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081106                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64361.373771                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64361.373771                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64361.373771                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64361.373771                       # average overall mshr miss latency
system.cpu.icache.replacements                  42830                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       485256                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          485256                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42831                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2799493000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2799493000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       528087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       528087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65361.373771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65361.373771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42831                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42831                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2756662000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2756662000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.081106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64361.373771                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64361.373771                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997485                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              574083                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42830                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.403759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997485                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1099005                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1099005                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       387067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           387067                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       387067                       # number of overall hits
system.cpu.dcache.overall_hits::total          387067                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21845                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21845                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21845                       # number of overall misses
system.cpu.dcache.overall_misses::total         21845                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1448383500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1448383500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1448383500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1448383500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       408912                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       408912                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       408912                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       408912                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053422                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053422                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053422                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053422                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66302.746624                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66302.746624                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66302.746624                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66302.746624                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8723                       # number of writebacks
system.cpu.dcache.writebacks::total              8723                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7234                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7234                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14611                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14611                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14611                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14611                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    980266500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    980266500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    980266500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    980266500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91285000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91285000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035731                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035731                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035731                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035731                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67090.993087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67090.993087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67090.993087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67090.993087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102567.415730                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102567.415730                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14908                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       239572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          239572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    686989500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    686989500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       249129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       249129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038362                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038362                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71883.383907                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71883.383907                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1390                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1390                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8167                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8167                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    591056500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    591056500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91285000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91285000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032782                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032782                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72371.311375                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72371.311375                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194637.526652                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194637.526652                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    761394000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    761394000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.076904                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076904                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61962.402344                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61962.402344                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5844                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5844                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6444                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6444                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    389210000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    389210000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60398.820608                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60398.820608                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5014                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5014                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          306                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          306                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24071500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24071500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057519                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057519                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78665.032680                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78665.032680                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23704500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23704500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057331                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057331                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77719.672131                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77719.672131                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5201                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5201                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5201                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5201                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6784369000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              376666                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14908                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.266032                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          669                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            853774                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           853774                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2952459882500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 290300                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   290300                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1770.34                       # Real time elapsed on the host
host_tick_rate                              227917214                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   513930729                       # Number of instructions simulated
sim_ops                                     513930729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.403491                       # Number of seconds simulated
sim_ticks                                403491427000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.926039                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                48769884                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            128592084                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3800                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           9031591                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         145516921                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           12711368                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        51482894                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         38771526                       # Number of indirect misses.
system.cpu.branchPred.lookups               160410432                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7621999                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       140261                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   507716228                       # Number of instructions committed
system.cpu.committedOps                     507716228                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.588989                       # CPI: cycles per instruction
system.cpu.discardedOps                      32741916                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                182402994                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    185442815                       # DTB hits
system.cpu.dtb.data_misses                       3377                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                122625004                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    124317953                       # DTB read hits
system.cpu.dtb.read_misses                       1869                       # DTB read misses
system.cpu.dtb.write_accesses                59777990                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    61124862                       # DTB write hits
system.cpu.dtb.write_misses                      1508                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1904                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          343532535                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         154151498                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         77644724                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        91229344                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.629331                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               200296508                       # ITB accesses
system.cpu.itb.fetch_acv                          152                       # ITB acv
system.cpu.itb.fetch_hits                   200295245                       # ITB hits
system.cpu.itb.fetch_misses                      1263                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    49      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15575      0.28%      0.28% # number of callpals executed
system.cpu.kern.callpal::rdps                    1077      0.02%      0.30% # number of callpals executed
system.cpu.kern.callpal::rti                     2314      0.04%      0.34% # number of callpals executed
system.cpu.kern.callpal::callsys                 1149      0.02%      0.36% # number of callpals executed
system.cpu.kern.callpal::rdunique             5633488     99.64%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5653653                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5656101                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      150                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6463     35.22%     35.22% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      50      0.27%     35.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     413      2.25%     37.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11426     62.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18352                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6462     48.27%     48.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       50      0.37%     48.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      413      3.09%     51.73% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6462     48.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13387                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             394214549500     97.72%     97.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                98615500      0.02%     97.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               461654000      0.11%     97.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8645287000      2.14%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         403420106000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999845                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.565552                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.729457                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2257                      
system.cpu.kern.mode_good::user                  2255                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2358                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2255                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   5                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.957167                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.400000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.977479                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33872707500      8.40%      8.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         369455043500     91.58%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             92355000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       49                       # number of times the context was actually changed
system.cpu.numCycles                        806755301                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       150                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            23322257      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               282930282     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14859      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1417      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              134572791     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              61120542     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1326      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1286      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5751460      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                507716228                       # Class of committed instruction
system.cpu.quiesceCycles                       227553                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       715525957                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4919296                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 599                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        602                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          126                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       767566                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1534892                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        77023                       # number of demand (read+write) misses
system.iocache.demand_misses::total             77023                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        77023                       # number of overall misses
system.iocache.overall_misses::total            77023                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   9085912666                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   9085912666                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   9085912666                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   9085912666                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        77023                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           77023                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        77023                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          77023                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117963.629903                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117963.629903                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117963.629903                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117963.629903                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           696                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   17                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    40.941176                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          76864                       # number of writebacks
system.iocache.writebacks::total                76864                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        77023                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        77023                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        77023                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        77023                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5230444184                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5230444184                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5230444184                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5230444184                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67907.562468                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67907.562468                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67907.562468                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67907.562468                       # average overall mshr miss latency
system.iocache.replacements                     77023                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          159                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              159                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     22588950                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     22588950                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          159                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            159                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 142068.867925                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 142068.867925                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          159                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     14638950                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     14638950                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 92068.867925                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 92068.867925                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        76864                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        76864                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   9063323716                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   9063323716                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        76864                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        76864                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117913.766080                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117913.766080                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        76864                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        76864                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5215805234                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5215805234                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67857.582665                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67857.582665                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  77039                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                77039                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               693207                       # Number of tag accesses
system.iocache.tags.data_accesses              693207                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 510                       # Transaction distribution
system.membus.trans_dist::ReadResp             568013                       # Transaction distribution
system.membus.trans_dist::WriteReq               1273                       # Transaction distribution
system.membus.trans_dist::WriteResp              1273                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       361142                       # Transaction distribution
system.membus.trans_dist::WritebackClean       265623                       # Transaction distribution
system.membus.trans_dist::CleanEvict           140559                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq            122957                       # Transaction distribution
system.membus.trans_dist::ReadExResp           122957                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         265623                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        301882                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         76864                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       154080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       154080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       796869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       796869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1274042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1277612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2228561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4921472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4921472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     33999744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     33999744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6014                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     45373184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     45379198                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84300414                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              125                       # Total snoops (count)
system.membus.snoopTraffic                       8000                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            769117                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000164                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012798                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  768991     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     126      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              769117                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3650500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4132065318                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             856450                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2289390250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1417649250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       16999872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27179392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44181440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     16999872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16999872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23113088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23113088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          265623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          424678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              690335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       361142                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             361142                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          42131929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          67360519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           5393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             109497841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     42131929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42131929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       57282724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57282724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       57282724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         42131929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         67360519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          5393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            166780565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    625517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    252553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    413820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000684924500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        37514                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        37514                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1942862                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             590363                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      690335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     626765                       # Number of write requests accepted
system.mem_ctrls.readBursts                    690335                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   626765                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  23928                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1248                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             38549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             46618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            52286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            63533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            37514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             53851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             39940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            46585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            51958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30633                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10288169500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3332035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22783300750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15438.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34188.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       234                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   389116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  424360                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                690335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               626765                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  608536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  34073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  38486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    741                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       478455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.817590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.503680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   206.067256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       249375     52.12%     52.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       136829     28.60%     80.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        41436      8.66%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17784      3.72%     93.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8113      1.70%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4697      0.98%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2911      0.61%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2072      0.43%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15238      3.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       478455                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.763768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.351919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4319     11.51%     11.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3816     10.17%     21.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         23105     61.59%     83.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4301     11.47%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1483      3.95%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           365      0.97%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            85      0.23%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            21      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37514                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.674122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.534407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.835775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         36856     98.25%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           403      1.07%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            66      0.18%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            32      0.09%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            39      0.10%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             9      0.02%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             5      0.01%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             7      0.02%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            20      0.05%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            10      0.03%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             5      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             7      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             6      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             3      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             5      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             4      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             8      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-171            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37514                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42650048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1531392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40032832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44181440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40112960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       105.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    109.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  403488542000                       # Total gap between requests
system.mem_ctrls.avgGap                     306346.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16163392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26484480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         2176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40032832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 40058823.852036885917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 65638271.913023814559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 5392.927468568000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99216065.871952220798                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       265623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       424678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           34                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       626765                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8729247750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14050413750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      3639250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9544260437250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32863.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33084.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    107036.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15227813.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2085765360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1108633350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2720225760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1782598680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31851259440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     121525211820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      52603687200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       213677381610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.571057                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 135611282000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13473460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 254406685000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1330324800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            707103375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2037920220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1482579180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31851259440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      71386821090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      94825489920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       203621498025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.648883                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 245793451250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13473460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 144224515750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  669                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 669                       # Transaction distribution
system.iobus.trans_dist::WriteReq               78137                       # Transaction distribution
system.iobus.trans_dist::WriteResp              78137                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3566                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       154046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       154046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  157612                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1350                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6014                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4920568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4920568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4926582                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1311000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                35000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            77182000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2293000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           401349666                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2304500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 300                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283790.261904                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          150    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    403371427000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    120000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    203672054                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        203672054                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    203672054                       # number of overall hits
system.cpu.icache.overall_hits::total       203672054                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       265622                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         265622                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       265622                       # number of overall misses
system.cpu.icache.overall_misses::total        265622                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17634360500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17634360500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17634360500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17634360500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    203937676                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    203937676                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    203937676                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    203937676                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001302                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001302                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001302                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001302                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66388.930510                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66388.930510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66388.930510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66388.930510                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       265623                       # number of writebacks
system.cpu.icache.writebacks::total            265623                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       265622                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       265622                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       265622                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       265622                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17368737500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17368737500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17368737500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17368737500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001302                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001302                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001302                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001302                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65388.926746                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65388.926746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65388.926746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65388.926746                       # average overall mshr miss latency
system.cpu.icache.replacements                 265623                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    203672054                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       203672054                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       265622                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        265622                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17634360500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17634360500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    203937676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    203937676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001302                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001302                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66388.930510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66388.930510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       265622                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       265622                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17368737500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17368737500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65388.926746                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65388.926746                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           203945499                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            266135                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            766.323479                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          142                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         408140975                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        408140975                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    163113412                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        163113412                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    163113412                       # number of overall hits
system.cpu.dcache.overall_hits::total       163113412                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       525044                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         525044                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       525044                       # number of overall misses
system.cpu.dcache.overall_misses::total        525044                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33936809000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33936809000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33936809000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33936809000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    163638456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    163638456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    163638456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    163638456                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003209                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003209                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003209                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003209                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64636.123830                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64636.123830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64636.123830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64636.123830                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       284278                       # number of writebacks
system.cpu.dcache.writebacks::total            284278                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       103493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       103493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       103493                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       103493                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       421551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       421551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       421551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       421551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1783                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1783                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27174066500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27174066500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27174066500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27174066500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79638000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79638000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002576                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002576                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002576                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002576                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64462.108974                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64462.108974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64462.108974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64462.108974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 44665.171060                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 44665.171060                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 424678                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    113516048                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       113516048                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       299140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        299140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20324638500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20324638500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    113815188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    113815188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67943.566557                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67943.566557                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          545                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          545                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       298595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       298595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          510                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          510                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19988970000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19988970000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79638000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79638000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66943.418343                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66943.418343                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156152.941176                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156152.941176                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49597364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49597364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       225904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       225904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13612170500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13612170500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49823268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49823268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004534                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004534                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60256.438576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60256.438576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       102948                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       102948                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       122956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       122956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1273                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1273                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7185096500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7185096500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58436.322750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58436.322750                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     11287537                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     11287537                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3143                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3143                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    245470500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    245470500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     11290680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     11290680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000278                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000278                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78100.699968                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78100.699968                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3137                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3137                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    241952500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    241952500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000278                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000278                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77128.626076                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77128.626076                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     11290652                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     11290652                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     11290652                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     11290652                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 403491427000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           186183320                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            425702                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            437.355991                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          487                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          334                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         372864254                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        372864254                       # Number of data accesses

---------- End Simulation Statistics   ----------
