

================================================================
== Vivado HLS Report for 'pooling2d_large_cl_nopad_pad_me'
================================================================
* Date:           Wed Jun 15 23:30:26 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.321 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       91|     2764| 0.455 us | 13.820 us |   91|  2764|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                       |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                Instance                               |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |       90|     2763| 10 ~ 307 |          -|          -|     9|    no    |
        | + Loop 1.1      |      296|      296|        37|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1  |       27|       27|         9|          -|          -|     3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 28 29 30 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 10 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 19 
28 --> 30 
29 --> 30 
30 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader57" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_ih_0 = phi i4 [ 0, %codeRepl ], [ %i_ih, %6 ]"   --->   Operation 34 'phi' 'i_ih_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.30ns)   --->   "%icmp_ln484 = icmp eq i4 %i_ih_0, -7" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 35 'icmp' 'icmp_ln484' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%i_ih = add i4 %i_ih_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 37 'add' 'i_ih' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln484, label %7, label %.preheader56.0" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 39 'read' 'tmp_V' <Predicate = (!icmp_ln484)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_pooling_stream.h:542]   --->   Operation 40 'ret' <Predicate = (icmp_ln484)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 41 [1/1] (2.18ns)   --->   "%tmp_V_97 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 41 'read' 'tmp_V_97' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 42 [1/1] (2.18ns)   --->   "%tmp_V_98 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 42 'read' 'tmp_V_98' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 43 [1/1] (2.18ns)   --->   "%tmp_V_99 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 43 'read' 'tmp_V_99' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 44 [1/1] (2.18ns)   --->   "%tmp_V_100 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 44 'read' 'tmp_V_100' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 45 [1/1] (2.18ns)   --->   "%tmp_V_101 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 45 'read' 'tmp_V_101' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 46 [1/1] (2.18ns)   --->   "%tmp_V_102 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 46 'read' 'tmp_V_102' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 3.80>
ST_9 : Operation 47 [1/1] (2.18ns)   --->   "%tmp_V_103 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 47 'read' 'tmp_V_103' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%layer_in_V_24_load = load i1024* @layer_in_V_24, align 16"   --->   Operation 48 'load' 'layer_in_V_24_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (1.61ns)   --->   "%call_ret = call fastcc i1024 @"cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config44>"(i32 %tmp_V, i32 %tmp_V_97, i32 %tmp_V_98, i32 %tmp_V_99, i32 %tmp_V_100, i32 %tmp_V_101, i32 %tmp_V_102, i32 %tmp_V_103, i1024 %layer_in_V_24_load)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 49 'call' 'call_ret' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "store i1024 %call_ret, i1024* @layer_in_V_24, align 16" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%sX_12_load = load i32* @sX_12, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 51 'load' 'sX_12_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln498 = icmp eq i32 %sX_12_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 52 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%sY_12_load = load i32* @sY_12, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 53 'load' 'sY_12_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln498_4 = icmp eq i32 %sY_12_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 54 'icmp' 'icmp_ln498_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%pY_12_load = load i32* @pY_12, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 55 'load' 'pY_12_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln498_5 = icmp sgt i32 %pY_12_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 56 'icmp' 'icmp_ln498_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%pX_12_load = load i32* @pX_12, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 57 'load' 'pX_12_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln498_6 = icmp sgt i32 %pX_12_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 58 'icmp' 'icmp_ln498_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln498_4)   --->   "%and_ln498 = and i1 %icmp_ln498, %icmp_ln498_4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 59 'and' 'and_ln498' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln498_4)   --->   "%and_ln498_3 = and i1 %icmp_ln498_5, %icmp_ln498_6" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 60 'and' 'and_ln498_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln498_4 = and i1 %and_ln498_3, %and_ln498" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 61 'and' 'and_ln498_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %and_ln498_4, label %.preheader.preheader, label %.loopexit" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 63 'br' <Predicate = (and_ln498_4)> <Delay = 1.76>

State 10 <SV = 9> <Delay = 4.32>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i1, %hls_label_191_end ], [ 0, %.preheader.preheader ]"   --->   Operation 64 'phi' 'i1_0' <Predicate = (and_ln498_4)> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (1.30ns)   --->   "%icmp_ln500 = icmp eq i4 %i1_0, -8" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 65 'icmp' 'icmp_ln500' <Predicate = (and_ln498_4)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 66 'speclooptripcount' 'empty_132' <Predicate = (and_ln498_4)> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (1.73ns)   --->   "%i1 = add i4 %i1_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 67 'add' 'i1' <Predicate = (and_ln498_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln500, label %.loopexit.loopexit, label %hls_label_191_begin" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 68 'br' <Predicate = (and_ln498_4)> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%layer_in_V_24_load_1 = load i1024* @layer_in_V_24, align 16" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 69 'load' 'layer_in_V_24_load_1' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%empty_133 = trunc i4 %i1_0 to i3" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 70 'trunc' 'empty_133' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %empty_133, i5 0)" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 71 'bitconcatenate' 'tmp_s' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%empty_134 = or i8 %tmp_s, 31" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 72 'or' 'empty_134' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (1.55ns)   --->   "%icmp_ln203 = icmp ugt i8 %tmp_s, %empty_134" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 73 'icmp' 'icmp_ln203' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp_s to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 74 'zext' 'zext_ln203' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln203_61 = zext i8 %empty_134 to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 75 'zext' 'zext_ln203_61' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_24 = call i1024 @llvm.part.select.i1024(i1024 %layer_in_V_24_load_1, i32 1023, i32 0)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 76 'partselect' 'tmp_24' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i11 %zext_ln203, %zext_ln203_61" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 77 'sub' 'sub_ln203' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln203_46)   --->   "%xor_ln203_17 = xor i11 %zext_ln203, 1023" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 78 'xor' 'xor_ln203_17' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (1.91ns)   --->   "%sub_ln203_45 = sub i11 %zext_ln203_61, %zext_ln203" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 79 'sub' 'sub_ln203_45' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_46)   --->   "%select_ln203 = select i1 %icmp_ln203, i11 %sub_ln203, i11 %sub_ln203_45" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 80 'select' 'select_ln203' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (2.01ns)   --->   "%select_ln203_45 = select i1 %icmp_ln203, i1024 %tmp_24, i1024 %layer_in_V_24_load_1" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 81 'select' 'select_ln203_45' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 2.01> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln203_46 = select i1 %icmp_ln203, i11 %xor_ln203_17, i11 %zext_ln203" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 82 'select' 'select_ln203_46' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln203_46 = sub i11 1023, %select_ln203" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 83 'sub' 'sub_ln203_46' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.97ns)   --->   "%xor_ln203 = xor i4 %i1_0, -8" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 84 'xor' 'xor_ln203' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_25 = call i1024 @llvm.part.select.i1024(i1024 %layer_in_V_24_load_1, i32 1023, i32 0)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 85 'partselect' 'tmp_25' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i4.i5(i1 true, i4 %i1_0, i5 0)" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 86 'bitconcatenate' 'tmp_11' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%empty_136 = or i10 %tmp_11, 31" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 87 'or' 'empty_136' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (1.77ns)   --->   "%icmp_ln203_14 = icmp ugt i10 %tmp_11, %empty_136" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 88 'icmp' 'icmp_ln203_14' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln203_68 = zext i10 %tmp_11 to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 89 'zext' 'zext_ln203_68' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln203_69 = zext i10 %empty_136 to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 90 'zext' 'zext_ln203_69' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_26 = call i1024 @llvm.part.select.i1024(i1024 %layer_in_V_24_load_1, i32 1023, i32 0)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 91 'partselect' 'tmp_26' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (1.73ns)   --->   "%sub_ln203_50 = sub i11 %zext_ln203_68, %zext_ln203_69" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 92 'sub' 'sub_ln203_50' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln203_52)   --->   "%xor_ln203_19 = xor i11 %zext_ln203_68, 1023" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 93 'xor' 'xor_ln203_19' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (1.73ns)   --->   "%sub_ln203_51 = sub i11 %zext_ln203_69, %zext_ln203_68" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 94 'sub' 'sub_ln203_51' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_52)   --->   "%select_ln203_50 = select i1 %icmp_ln203_14, i11 %sub_ln203_50, i11 %sub_ln203_51" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 95 'select' 'select_ln203_50' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (2.01ns)   --->   "%select_ln203_51 = select i1 %icmp_ln203_14, i1024 %tmp_26, i1024 %layer_in_V_24_load_1" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 96 'select' 'select_ln203_51' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 2.01> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln203_52 = select i1 %icmp_ln203_14, i11 %xor_ln203_19, i11 %zext_ln203_68" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 97 'select' 'select_ln203_52' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln203_52 = sub i11 1023, %select_ln203_50" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 98 'sub' 'sub_ln203_52' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_27 = call i1024 @llvm.part.select.i1024(i1024 %layer_in_V_24_load_1, i32 1023, i32 0)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 99 'partselect' 'tmp_27' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 100 'br' <Predicate = (and_ln498_4 & icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (2.47ns)   --->   "%icmp_ln522 = icmp eq i32 %pX_12_load, 2" [firmware/nnet_utils/nnet_pooling_stream.h:522]   --->   Operation 101 'icmp' 'icmp_ln522' <Predicate = (icmp_ln500) | (!and_ln498_4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln522, label %1, label %5" [firmware/nnet_utils/nnet_pooling_stream.h:522]   --->   Operation 102 'br' <Predicate = (icmp_ln500) | (!and_ln498_4)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln535 = add nsw i32 %pX_12_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:535]   --->   Operation 103 'add' 'add_ln535' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (1.76ns)   --->   "store i32 %add_ln535, i32* @pX_12, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:535]   --->   Operation 104 'store' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 1.76>
ST_10 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln537 = add i32 %sX_12_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 105 'add' 'add_ln537' <Predicate = (icmp_ln500 & !icmp_ln522 & !icmp_ln498) | (!and_ln498_4 & !icmp_ln522 & !icmp_ln498)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.69ns)   --->   "%select_ln537 = select i1 %icmp_ln498, i32 0, i32 %add_ln537" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 106 'select' 'select_ln537' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_12, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:524]   --->   Operation 107 'store' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 1.76>
ST_10 : Operation 108 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_12, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:525]   --->   Operation 108 'store' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 1.76>
ST_10 : Operation 109 [1/1] (2.47ns)   --->   "%icmp_ln526 = icmp eq i32 %pY_12_load, 2" [firmware/nnet_utils/nnet_pooling_stream.h:526]   --->   Operation 109 'icmp' 'icmp_ln526' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln526, label %2, label %3" [firmware/nnet_utils/nnet_pooling_stream.h:526]   --->   Operation 110 'br' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (2.55ns)   --->   "%add_ln530 = add nsw i32 %pY_12_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:530]   --->   Operation 111 'add' 'add_ln530' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (1.76ns)   --->   "store i32 %add_ln530, i32* @pY_12, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:530]   --->   Operation 112 'store' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526)> <Delay = 1.76>
ST_10 : Operation 113 [1/1] (2.55ns)   --->   "%add_ln532 = add i32 %sY_12_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 113 'add' 'add_ln532' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526 & !icmp_ln498_4) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526 & !icmp_ln498_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.69ns)   --->   "%select_ln532 = select i1 %icmp_ln498_4, i32 0, i32 %add_ln532" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 114 'select' 'select_ln532' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_12, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:527]   --->   Operation 115 'store' <Predicate = (icmp_ln500 & icmp_ln522 & icmp_ln526) | (!and_ln498_4 & icmp_ln522 & icmp_ln526)> <Delay = 1.76>
ST_10 : Operation 116 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:529]   --->   Operation 116 'br' <Predicate = (icmp_ln500 & icmp_ln522 & icmp_ln526) | (!and_ln498_4 & icmp_ln522 & icmp_ln526)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 3.89>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln203_62 = zext i11 %select_ln203_46 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 117 'zext' 'zext_ln203_62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [6/6] (3.89ns)   --->   "%lshr_ln203 = lshr i1024 %select_ln203_45, %zext_ln203_62" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 118 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %xor_ln203, i5 0)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 119 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%empty_135 = or i9 %tmp_10, 31" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 120 'or' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (1.66ns)   --->   "%icmp_ln203_13 = icmp ugt i9 %tmp_10, %empty_135" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 121 'icmp' 'icmp_ln203_13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln203_64 = zext i9 %tmp_10 to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 122 'zext' 'zext_ln203_64' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln203_65 = zext i9 %empty_135 to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 123 'zext' 'zext_ln203_65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (1.82ns)   --->   "%sub_ln203_47 = sub i11 %zext_ln203_64, %zext_ln203_65" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 124 'sub' 'sub_ln203_47' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln203_49)   --->   "%xor_ln203_18 = xor i11 %zext_ln203_64, 1023" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 125 'xor' 'xor_ln203_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (1.82ns)   --->   "%sub_ln203_48 = sub i11 %zext_ln203_65, %zext_ln203_64" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 126 'sub' 'sub_ln203_48' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_49)   --->   "%select_ln203_47 = select i1 %icmp_ln203_13, i11 %sub_ln203_47, i11 %sub_ln203_48" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 127 'select' 'select_ln203_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (2.01ns)   --->   "%select_ln203_48 = select i1 %icmp_ln203_13, i1024 %tmp_25, i1024 %layer_in_V_24_load_1" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 128 'select' 'select_ln203_48' <Predicate = true> <Delay = 2.01> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln203_49 = select i1 %icmp_ln203_13, i11 %xor_ln203_18, i11 %zext_ln203_64" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 129 'select' 'select_ln203_49' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln203_49 = sub i11 1023, %select_ln203_47" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 130 'sub' 'sub_ln203_49' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln203_70 = zext i11 %select_ln203_52 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 131 'zext' 'zext_ln203_70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [6/6] (3.89ns)   --->   "%lshr_ln203_32 = lshr i1024 %select_ln203_51, %zext_ln203_70" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 132 'lshr' 'lshr_ln203_32' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%empty_137 = sext i9 %tmp_10 to i10" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 133 'sext' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%p_cast1 = sext i9 %empty_135 to i10" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 134 'sext' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (1.66ns)   --->   "%icmp_ln203_15 = icmp ugt i9 %tmp_10, %empty_135" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 135 'icmp' 'icmp_ln203_15' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln203_72 = zext i10 %empty_137 to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 136 'zext' 'zext_ln203_72' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln203_73 = zext i10 %p_cast1 to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 137 'zext' 'zext_ln203_73' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (1.73ns)   --->   "%sub_ln203_53 = sub i11 %zext_ln203_72, %zext_ln203_73" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 138 'sub' 'sub_ln203_53' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln203_55)   --->   "%xor_ln203_20 = xor i11 %zext_ln203_72, 1023" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 139 'xor' 'xor_ln203_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (1.73ns)   --->   "%sub_ln203_54 = sub i11 %zext_ln203_73, %zext_ln203_72" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 140 'sub' 'sub_ln203_54' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_55)   --->   "%select_ln203_53 = select i1 %icmp_ln203_15, i11 %sub_ln203_53, i11 %sub_ln203_54" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 141 'select' 'select_ln203_53' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (2.01ns)   --->   "%select_ln203_54 = select i1 %icmp_ln203_15, i1024 %tmp_27, i1024 %layer_in_V_24_load_1" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 142 'select' 'select_ln203_54' <Predicate = true> <Delay = 2.01> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln203_55 = select i1 %icmp_ln203_15, i11 %xor_ln203_20, i11 %zext_ln203_72" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 143 'select' 'select_ln203_55' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln203_55 = sub i11 1023, %select_ln203_53" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 144 'sub' 'sub_ln203_55' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 145 [5/6] (3.89ns)   --->   "%lshr_ln203 = lshr i1024 %select_ln203_45, %zext_ln203_62" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 145 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln203_66 = zext i11 %select_ln203_49 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 146 'zext' 'zext_ln203_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [6/6] (3.89ns)   --->   "%lshr_ln203_30 = lshr i1024 %select_ln203_48, %zext_ln203_66" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 147 'lshr' 'lshr_ln203_30' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [5/6] (3.89ns)   --->   "%lshr_ln203_32 = lshr i1024 %select_ln203_51, %zext_ln203_70" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 148 'lshr' 'lshr_ln203_32' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln203_74 = zext i11 %select_ln203_55 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 149 'zext' 'zext_ln203_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [6/6] (3.89ns)   --->   "%lshr_ln203_34 = lshr i1024 %select_ln203_54, %zext_ln203_74" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 150 'lshr' 'lshr_ln203_34' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.89>
ST_13 : Operation 151 [4/6] (3.89ns)   --->   "%lshr_ln203 = lshr i1024 %select_ln203_45, %zext_ln203_62" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 151 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [5/6] (3.89ns)   --->   "%lshr_ln203_30 = lshr i1024 %select_ln203_48, %zext_ln203_66" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 152 'lshr' 'lshr_ln203_30' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [4/6] (3.89ns)   --->   "%lshr_ln203_32 = lshr i1024 %select_ln203_51, %zext_ln203_70" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 153 'lshr' 'lshr_ln203_32' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [5/6] (3.89ns)   --->   "%lshr_ln203_34 = lshr i1024 %select_ln203_54, %zext_ln203_74" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 154 'lshr' 'lshr_ln203_34' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.89>
ST_14 : Operation 155 [3/6] (3.89ns)   --->   "%lshr_ln203 = lshr i1024 %select_ln203_45, %zext_ln203_62" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 155 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [4/6] (3.89ns)   --->   "%lshr_ln203_30 = lshr i1024 %select_ln203_48, %zext_ln203_66" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 156 'lshr' 'lshr_ln203_30' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [3/6] (3.89ns)   --->   "%lshr_ln203_32 = lshr i1024 %select_ln203_51, %zext_ln203_70" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 157 'lshr' 'lshr_ln203_32' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [4/6] (3.89ns)   --->   "%lshr_ln203_34 = lshr i1024 %select_ln203_54, %zext_ln203_74" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 158 'lshr' 'lshr_ln203_34' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 159 [2/6] (3.89ns)   --->   "%lshr_ln203 = lshr i1024 %select_ln203_45, %zext_ln203_62" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 159 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [3/6] (3.89ns)   --->   "%lshr_ln203_30 = lshr i1024 %select_ln203_48, %zext_ln203_66" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 160 'lshr' 'lshr_ln203_30' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [2/6] (3.89ns)   --->   "%lshr_ln203_32 = lshr i1024 %select_ln203_51, %zext_ln203_70" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 161 'lshr' 'lshr_ln203_32' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [3/6] (3.89ns)   --->   "%lshr_ln203_34 = lshr i1024 %select_ln203_54, %zext_ln203_74" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 162 'lshr' 'lshr_ln203_34' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 163 [1/6] (3.89ns)   --->   "%lshr_ln203 = lshr i1024 %select_ln203_45, %zext_ln203_62" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 163 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 164 [2/6] (3.89ns)   --->   "%lshr_ln203_30 = lshr i1024 %select_ln203_48, %zext_ln203_66" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 164 'lshr' 'lshr_ln203_30' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/6] (3.89ns)   --->   "%lshr_ln203_32 = lshr i1024 %select_ln203_51, %zext_ln203_70" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 165 'lshr' 'lshr_ln203_32' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [2/6] (3.89ns)   --->   "%lshr_ln203_34 = lshr i1024 %select_ln203_54, %zext_ln203_74" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 166 'lshr' 'lshr_ln203_34' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.89>
ST_17 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_63 = zext i11 %sub_ln203_46 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 167 'zext' 'zext_ln203_63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%lshr_ln203_29 = lshr i1024 -1, %zext_ln203_63" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 168 'lshr' 'lshr_ln203_29' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln203 = and i1024 %lshr_ln203, %lshr_ln203_29" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 169 'and' 'and_ln203' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%pool_res_V = trunc i1024 %and_ln203 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 170 'trunc' 'pool_res_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/6] (3.89ns)   --->   "%lshr_ln203_30 = lshr i1024 %select_ln203_48, %zext_ln203_66" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 171 'lshr' 'lshr_ln203_30' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_14)   --->   "%zext_ln203_71 = zext i11 %sub_ln203_52 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 172 'zext' 'zext_ln203_71' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_14)   --->   "%lshr_ln203_33 = lshr i1024 -1, %zext_ln203_71" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 173 'lshr' 'lshr_ln203_33' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln203_14 = and i1024 %lshr_ln203_32, %lshr_ln203_33" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 174 'and' 'and_ln203_14' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln203_14 = trunc i1024 %and_ln203_14 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 175 'trunc' 'trunc_ln203_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/6] (3.89ns)   --->   "%lshr_ln203_34 = lshr i1024 %select_ln203_54, %zext_ln203_74" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 176 'lshr' 'lshr_ln203_34' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.46>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str116)" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 177 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_13)   --->   "%zext_ln203_67 = zext i11 %sub_ln203_49 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 178 'zext' 'zext_ln203_67' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_13)   --->   "%lshr_ln203_31 = lshr i1024 -1, %zext_ln203_67" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 179 'lshr' 'lshr_ln203_31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln203_13 = and i1024 %lshr_ln203_30, %lshr_ln203_31" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 180 'and' 'and_ln203_13' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln203_13 = trunc i1024 %and_ln203_13 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 181 'trunc' 'trunc_ln203_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_15)   --->   "%zext_ln203_75 = zext i11 %sub_ln203_55 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 182 'zext' 'zext_ln203_75' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_15)   --->   "%lshr_ln203_35 = lshr i1024 -1, %zext_ln203_75" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 183 'lshr' 'lshr_ln203_35' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln203_15 = and i1024 %lshr_ln203_34, %lshr_ln203_35" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 184 'and' 'and_ln203_15' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln203_15 = trunc i1024 %and_ln203_15 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 185 'trunc' 'trunc_ln203_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%pool_V = call i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32(i32 %trunc_ln203_15, i32 %trunc_ln203_14, i32 %trunc_ln203_13, i32 %pool_res_V)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 186 'bitconcatenate' 'pool_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 187 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 18> <Delay = 3.78>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_V_93 = phi i32 [ %pool_res_V, %hls_label_191_begin ], [ %pool_res_V_5, %._crit_edge72 ]"   --->   Operation 188 'phi' 'tmp_V_93' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 1, %hls_label_191_begin ], [ %i, %._crit_edge72 ]"   --->   Operation 189 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (1.13ns)   --->   "%icmp_ln512 = icmp eq i3 %i_0, -4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 190 'icmp' 'icmp_ln512' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 191 'speclooptripcount' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln512, label %hls_label_191_end, label %._crit_edge72" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%empty_139 = trunc i3 %i_0 to i2" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 193 'trunc' 'empty_139' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_19 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %empty_139, i5 0)" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 194 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%empty_140 = or i7 %tmp_12, 31" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 195 'or' 'empty_140' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (1.48ns)   --->   "%icmp_ln1494_5 = icmp ugt i7 %tmp_12, %empty_140" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 196 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln512)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i7 %tmp_12 to i8" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 197 'zext' 'zext_ln1494' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1494_13 = zext i7 %empty_140 to i8" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 198 'zext' 'zext_ln1494_13' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_28 = call i128 @llvm.part.select.i128(i128 %pool_V, i32 127, i32 0)" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 199 'partselect' 'tmp_28' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (1.87ns)   --->   "%sub_ln1494 = sub i8 %zext_ln1494, %zext_ln1494_13" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 200 'sub' 'sub_ln1494' <Predicate = (!icmp_ln512)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_10)   --->   "%xor_ln1494 = xor i8 %zext_ln1494, 127" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 201 'xor' 'xor_ln1494' <Predicate = (!icmp_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (1.87ns)   --->   "%sub_ln1494_9 = sub i8 %zext_ln1494_13, %zext_ln1494" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 202 'sub' 'sub_ln1494_9' <Predicate = (!icmp_ln512)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1494_10)   --->   "%select_ln1494 = select i1 %icmp_ln1494_5, i8 %sub_ln1494, i8 %sub_ln1494_9" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 203 'select' 'select_ln1494' <Predicate = (!icmp_ln512)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 204 [1/1] (1.92ns)   --->   "%select_ln1494_9 = select i1 %icmp_ln1494_5, i128 %tmp_28, i128 %pool_V" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 204 'select' 'select_ln1494_9' <Predicate = (!icmp_ln512)> <Delay = 1.92> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 205 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1494_10 = select i1 %icmp_ln1494_5, i8 %xor_ln1494, i8 %zext_ln1494" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 205 'select' 'select_ln1494_10' <Predicate = (!icmp_ln512)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 206 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln1494_10 = sub i8 127, %select_ln1494" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 206 'sub' 'sub_ln1494_10' <Predicate = (!icmp_ln512)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [1/1] (1.65ns)   --->   "%i = add i3 1, %i_0" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 207 'add' 'i' <Predicate = (!icmp_ln512)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_93)" [firmware/nnet_utils/nnet_pooling_stream.h:516]   --->   Operation 208 'write' <Predicate = (icmp_ln512)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str116, i32 %tmp)" [firmware/nnet_utils/nnet_pooling_stream.h:518]   --->   Operation 209 'specregionend' 'empty_141' <Predicate = (icmp_ln512)> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 210 'br' <Predicate = (icmp_ln512)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 3.90>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln1494_14 = zext i8 %select_ln1494_10 to i128" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 211 'zext' 'zext_ln1494_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [6/6] (3.90ns)   --->   "%lshr_ln1494 = lshr i128 %select_ln1494_9, %zext_ln1494_14" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 212 'lshr' 'lshr_ln1494' <Predicate = true> <Delay = 3.90> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.90>
ST_21 : Operation 213 [5/6] (3.90ns)   --->   "%lshr_ln1494 = lshr i128 %select_ln1494_9, %zext_ln1494_14" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 213 'lshr' 'lshr_ln1494' <Predicate = true> <Delay = 3.90> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.90>
ST_22 : Operation 214 [4/6] (3.90ns)   --->   "%lshr_ln1494 = lshr i128 %select_ln1494_9, %zext_ln1494_14" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 214 'lshr' 'lshr_ln1494' <Predicate = true> <Delay = 3.90> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.90>
ST_23 : Operation 215 [3/6] (3.90ns)   --->   "%lshr_ln1494 = lshr i128 %select_ln1494_9, %zext_ln1494_14" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 215 'lshr' 'lshr_ln1494' <Predicate = true> <Delay = 3.90> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.90>
ST_24 : Operation 216 [2/6] (3.90ns)   --->   "%lshr_ln1494 = lshr i128 %select_ln1494_9, %zext_ln1494_14" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 216 'lshr' 'lshr_ln1494' <Predicate = true> <Delay = 3.90> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.90>
ST_25 : Operation 217 [1/6] (3.90ns)   --->   "%lshr_ln1494 = lshr i128 %select_ln1494_9, %zext_ln1494_14" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 217 'lshr' 'lshr_ln1494' <Predicate = true> <Delay = 3.90> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.14>
ST_26 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln1494)   --->   "%zext_ln1494_15 = zext i8 %sub_ln1494_10 to i128" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 218 'zext' 'zext_ln1494_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln1494)   --->   "%lshr_ln1494_5 = lshr i128 -1, %zext_ln1494_15" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 219 'lshr' 'lshr_ln1494_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 220 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln1494 = and i128 %lshr_ln1494, %lshr_ln1494_5" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 220 'and' 'and_ln1494' <Predicate = true> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i128 %and_ln1494 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 221 'trunc' 'trunc_ln1494' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.17>
ST_27 : Operation 222 [1/1] (2.47ns)   --->   "%icmp_ln1494 = icmp sgt i32 %trunc_ln1494, %tmp_V_93" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 222 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 223 [1/1] (0.69ns)   --->   "%pool_res_V_5 = select i1 %icmp_ln1494, i32 %trunc_ln1494, i32 %tmp_V_93" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 223 'select' 'pool_res_V_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 10> <Delay = 1.76>
ST_28 : Operation 225 [1/1] (1.76ns)   --->   "store i32 %select_ln537, i32* @sX_12, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 225 'store' <Predicate = true> <Delay = 1.76>
ST_28 : Operation 226 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 10> <Delay = 1.76>
ST_29 : Operation 227 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 227 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 11> <Delay = 0.00>
ST_30 : Operation 228 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln532, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 228 'phi' 'storemerge' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_30 : Operation 229 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_12, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:528]   --->   Operation 229 'store' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_30 : Operation 230 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_pooling_stream.h:534]   --->   Operation 230 'br' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_30 : Operation 231 [1/1] (0.00ns)   --->   "br label %.preheader57" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer_in_V_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ layer_in_row_Array_V_12_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_12_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_12_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_12_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_12_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_12_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_12_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_12_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000]
br_ln484             (br               ) [ 0111111111111111111111111111111]
i_ih_0               (phi              ) [ 0010000000000000000000000000000]
icmp_ln484           (icmp             ) [ 0011111111111111111111111111111]
empty                (speclooptripcount) [ 0000000000000000000000000000000]
i_ih                 (add              ) [ 0111111111111111111111111111111]
br_ln484             (br               ) [ 0000000000000000000000000000000]
tmp_V                (read             ) [ 0001111111000000000000000000000]
ret_ln542            (ret              ) [ 0000000000000000000000000000000]
tmp_V_97             (read             ) [ 0000111111000000000000000000000]
tmp_V_98             (read             ) [ 0000011111000000000000000000000]
tmp_V_99             (read             ) [ 0000001111000000000000000000000]
tmp_V_100            (read             ) [ 0000000111000000000000000000000]
tmp_V_101            (read             ) [ 0000000011000000000000000000000]
tmp_V_102            (read             ) [ 0000000001000000000000000000000]
tmp_V_103            (read             ) [ 0000000000000000000000000000000]
layer_in_V_24_load   (load             ) [ 0000000000000000000000000000000]
call_ret             (call             ) [ 0000000000000000000000000000000]
store_ln491          (store            ) [ 0000000000000000000000000000000]
sX_12_load           (load             ) [ 0000000000111111111111111111000]
icmp_ln498           (icmp             ) [ 0000000000111111111111111111000]
sY_12_load           (load             ) [ 0000000000111111111111111111000]
icmp_ln498_4         (icmp             ) [ 0000000000111111111111111111000]
pY_12_load           (load             ) [ 0000000000111111111111111111000]
icmp_ln498_5         (icmp             ) [ 0000000000000000000000000000000]
pX_12_load           (load             ) [ 0000000000111111111111111111000]
icmp_ln498_6         (icmp             ) [ 0000000000000000000000000000000]
and_ln498            (and              ) [ 0000000000000000000000000000000]
and_ln498_3          (and              ) [ 0000000000000000000000000000000]
and_ln498_4          (and              ) [ 0011111111111111111111111111111]
br_ln498             (br               ) [ 0000000000000000000000000000000]
br_ln500             (br               ) [ 0011111111111111111111111111111]
i1_0                 (phi              ) [ 0000000000100000000000000000000]
icmp_ln500           (icmp             ) [ 0011111111111111111111111111111]
empty_132            (speclooptripcount) [ 0000000000000000000000000000000]
i1                   (add              ) [ 0011111111111111111111111111111]
br_ln500             (br               ) [ 0000000000000000000000000000000]
layer_in_V_24_load_1 (load             ) [ 0000000000010000000000000000000]
empty_133            (trunc            ) [ 0000000000000000000000000000000]
tmp_s                (bitconcatenate   ) [ 0000000000000000000000000000000]
empty_134            (or               ) [ 0000000000000000000000000000000]
icmp_ln203           (icmp             ) [ 0000000000000000000000000000000]
zext_ln203           (zext             ) [ 0000000000000000000000000000000]
zext_ln203_61        (zext             ) [ 0000000000000000000000000000000]
tmp_24               (partselect       ) [ 0000000000000000000000000000000]
sub_ln203            (sub              ) [ 0000000000000000000000000000000]
xor_ln203_17         (xor              ) [ 0000000000000000000000000000000]
sub_ln203_45         (sub              ) [ 0000000000000000000000000000000]
select_ln203         (select           ) [ 0000000000000000000000000000000]
select_ln203_45      (select           ) [ 0000000000011111100000000000000]
select_ln203_46      (select           ) [ 0000000000010000000000000000000]
sub_ln203_46         (sub              ) [ 0000000000011111110000000000000]
xor_ln203            (xor              ) [ 0000000000010000000000000000000]
tmp_25               (partselect       ) [ 0000000000010000000000000000000]
tmp_11               (bitconcatenate   ) [ 0000000000000000000000000000000]
empty_136            (or               ) [ 0000000000000000000000000000000]
icmp_ln203_14        (icmp             ) [ 0000000000000000000000000000000]
zext_ln203_68        (zext             ) [ 0000000000000000000000000000000]
zext_ln203_69        (zext             ) [ 0000000000000000000000000000000]
tmp_26               (partselect       ) [ 0000000000000000000000000000000]
sub_ln203_50         (sub              ) [ 0000000000000000000000000000000]
xor_ln203_19         (xor              ) [ 0000000000000000000000000000000]
sub_ln203_51         (sub              ) [ 0000000000000000000000000000000]
select_ln203_50      (select           ) [ 0000000000000000000000000000000]
select_ln203_51      (select           ) [ 0000000000011111100000000000000]
select_ln203_52      (select           ) [ 0000000000010000000000000000000]
sub_ln203_52         (sub              ) [ 0000000000011111110000000000000]
tmp_27               (partselect       ) [ 0000000000010000000000000000000]
br_ln0               (br               ) [ 0000000000000000000000000000000]
icmp_ln522           (icmp             ) [ 0011111111111111111111111111111]
br_ln522             (br               ) [ 0000000000000000000000000000000]
add_ln535            (add              ) [ 0000000000000000000000000000000]
store_ln535          (store            ) [ 0000000000000000000000000000000]
add_ln537            (add              ) [ 0000000000000000000000000000000]
select_ln537         (select           ) [ 0000000000000000000000000000100]
store_ln524          (store            ) [ 0000000000000000000000000000000]
store_ln525          (store            ) [ 0000000000000000000000000000000]
icmp_ln526           (icmp             ) [ 0011111111111111111111111111111]
br_ln526             (br               ) [ 0000000000000000000000000000000]
add_ln530            (add              ) [ 0000000000000000000000000000000]
store_ln530          (store            ) [ 0000000000000000000000000000000]
add_ln532            (add              ) [ 0000000000000000000000000000000]
select_ln532         (select           ) [ 0011111111111111111111111111111]
store_ln527          (store            ) [ 0000000000000000000000000000000]
br_ln529             (br               ) [ 0011111111111111111111111111111]
zext_ln203_62        (zext             ) [ 0000000000001111100000000000000]
tmp_10               (bitconcatenate   ) [ 0000000000000000000000000000000]
empty_135            (or               ) [ 0000000000000000000000000000000]
icmp_ln203_13        (icmp             ) [ 0000000000000000000000000000000]
zext_ln203_64        (zext             ) [ 0000000000000000000000000000000]
zext_ln203_65        (zext             ) [ 0000000000000000000000000000000]
sub_ln203_47         (sub              ) [ 0000000000000000000000000000000]
xor_ln203_18         (xor              ) [ 0000000000000000000000000000000]
sub_ln203_48         (sub              ) [ 0000000000000000000000000000000]
select_ln203_47      (select           ) [ 0000000000000000000000000000000]
select_ln203_48      (select           ) [ 0000000000001111110000000000000]
select_ln203_49      (select           ) [ 0000000000001000000000000000000]
sub_ln203_49         (sub              ) [ 0000000000001111111000000000000]
zext_ln203_70        (zext             ) [ 0000000000001111100000000000000]
empty_137            (sext             ) [ 0000000000000000000000000000000]
p_cast1              (sext             ) [ 0000000000000000000000000000000]
icmp_ln203_15        (icmp             ) [ 0000000000000000000000000000000]
zext_ln203_72        (zext             ) [ 0000000000000000000000000000000]
zext_ln203_73        (zext             ) [ 0000000000000000000000000000000]
sub_ln203_53         (sub              ) [ 0000000000000000000000000000000]
xor_ln203_20         (xor              ) [ 0000000000000000000000000000000]
sub_ln203_54         (sub              ) [ 0000000000000000000000000000000]
select_ln203_53      (select           ) [ 0000000000000000000000000000000]
select_ln203_54      (select           ) [ 0000000000001111110000000000000]
select_ln203_55      (select           ) [ 0000000000001000000000000000000]
sub_ln203_55         (sub              ) [ 0000000000001111111000000000000]
zext_ln203_66        (zext             ) [ 0000000000000111110000000000000]
zext_ln203_74        (zext             ) [ 0000000000000111110000000000000]
lshr_ln203           (lshr             ) [ 0000000000000000010000000000000]
lshr_ln203_32        (lshr             ) [ 0000000000000000010000000000000]
zext_ln203_63        (zext             ) [ 0000000000000000000000000000000]
lshr_ln203_29        (lshr             ) [ 0000000000000000000000000000000]
and_ln203            (and              ) [ 0000000000000000000000000000000]
pool_res_V           (trunc            ) [ 0000000000000000001111111111000]
lshr_ln203_30        (lshr             ) [ 0000000000000000001000000000000]
zext_ln203_71        (zext             ) [ 0000000000000000000000000000000]
lshr_ln203_33        (lshr             ) [ 0000000000000000000000000000000]
and_ln203_14         (and              ) [ 0000000000000000000000000000000]
trunc_ln203_14       (trunc            ) [ 0000000000000000001000000000000]
lshr_ln203_34        (lshr             ) [ 0000000000000000001000000000000]
tmp                  (specregionbegin  ) [ 0000000000000000000111111111000]
zext_ln203_67        (zext             ) [ 0000000000000000000000000000000]
lshr_ln203_31        (lshr             ) [ 0000000000000000000000000000000]
and_ln203_13         (and              ) [ 0000000000000000000000000000000]
trunc_ln203_13       (trunc            ) [ 0000000000000000000000000000000]
zext_ln203_75        (zext             ) [ 0000000000000000000000000000000]
lshr_ln203_35        (lshr             ) [ 0000000000000000000000000000000]
and_ln203_15         (and              ) [ 0000000000000000000000000000000]
trunc_ln203_15       (trunc            ) [ 0000000000000000000000000000000]
pool_V               (bitconcatenate   ) [ 0000000000000000000111111111000]
br_ln512             (br               ) [ 0011111111111111111111111111111]
tmp_V_93             (phi              ) [ 0000000000000000000111111111000]
i_0                  (phi              ) [ 0000000000000000000100000000000]
icmp_ln512           (icmp             ) [ 0011111111111111111111111111111]
empty_138            (speclooptripcount) [ 0000000000000000000000000000000]
br_ln512             (br               ) [ 0000000000000000000000000000000]
empty_139            (trunc            ) [ 0000000000000000000000000000000]
tmp_12               (bitconcatenate   ) [ 0000000000000000000000000000000]
empty_140            (or               ) [ 0000000000000000000000000000000]
icmp_ln1494_5        (icmp             ) [ 0000000000000000000000000000000]
zext_ln1494          (zext             ) [ 0000000000000000000000000000000]
zext_ln1494_13       (zext             ) [ 0000000000000000000000000000000]
tmp_28               (partselect       ) [ 0000000000000000000000000000000]
sub_ln1494           (sub              ) [ 0000000000000000000000000000000]
xor_ln1494           (xor              ) [ 0000000000000000000000000000000]
sub_ln1494_9         (sub              ) [ 0000000000000000000000000000000]
select_ln1494        (select           ) [ 0000000000000000000000000000000]
select_ln1494_9      (select           ) [ 0000000000000000000011111100000]
select_ln1494_10     (select           ) [ 0000000000000000000010000000000]
sub_ln1494_10        (sub              ) [ 0000000000000000000011111110000]
i                    (add              ) [ 0011111111111111111111111111111]
write_ln516          (write            ) [ 0000000000000000000000000000000]
empty_141            (specregionend    ) [ 0000000000000000000000000000000]
br_ln500             (br               ) [ 0011111111111111111111111111111]
zext_ln1494_14       (zext             ) [ 0000000000000000000001111100000]
lshr_ln1494          (lshr             ) [ 0000000000000000000000000010000]
zext_ln1494_15       (zext             ) [ 0000000000000000000000000000000]
lshr_ln1494_5        (lshr             ) [ 0000000000000000000000000000000]
and_ln1494           (and              ) [ 0000000000000000000000000000000]
trunc_ln1494         (trunc            ) [ 0000000000000000000000000001000]
icmp_ln1494          (icmp             ) [ 0000000000000000000000000000000]
pool_res_V_5         (select           ) [ 0011111111111111111111111111111]
br_ln512             (br               ) [ 0011111111111111111111111111111]
store_ln537          (store            ) [ 0000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000000000000000000]
br_ln0               (br               ) [ 0011111111111111111111111111111]
storemerge           (phi              ) [ 0000000000000000000000000000001]
store_ln528          (store            ) [ 0000000000000000000000000000000]
br_ln534             (br               ) [ 0000000000000000000000000000000]
br_ln484             (br               ) [ 0111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_V_24">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_24"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_12_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_12_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_12_0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_12_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_12_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_12_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_12_0_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_12_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_12_0_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_12_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_12_0_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_12_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_12_0_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_12_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_12_0_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_12_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sX_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sY_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pY_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pX_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config44>"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i1024"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="grp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 tmp_V_97/3 tmp_V_98/4 tmp_V_99/5 tmp_V_100/6 tmp_V_101/7 tmp_V_102/8 tmp_V_103/9 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln516_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln516/19 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_ih_0_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="1"/>
<pin id="129" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_ih_0 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_ih_0_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_ih_0/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i1_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="i1_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/10 "/>
</bind>
</comp>

<comp id="149" class="1005" name="tmp_V_93_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="8"/>
<pin id="151" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_V_93 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_V_93_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_93/19 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="1"/>
<pin id="162" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/19 "/>
</bind>
</comp>

<comp id="171" class="1005" name="storemerge_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="2"/>
<pin id="173" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="storemerge_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="2"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/30 "/>
</bind>
</comp>

<comp id="182" class="1004" name="call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1024" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="7"/>
<pin id="185" dir="0" index="2" bw="32" slack="6"/>
<pin id="186" dir="0" index="3" bw="32" slack="5"/>
<pin id="187" dir="0" index="4" bw="32" slack="4"/>
<pin id="188" dir="0" index="5" bw="32" slack="3"/>
<pin id="189" dir="0" index="6" bw="32" slack="2"/>
<pin id="190" dir="0" index="7" bw="32" slack="1"/>
<pin id="191" dir="0" index="8" bw="32" slack="0"/>
<pin id="192" dir="0" index="9" bw="1024" slack="0"/>
<pin id="193" dir="0" index="10" bw="32" slack="0"/>
<pin id="194" dir="0" index="11" bw="32" slack="0"/>
<pin id="195" dir="0" index="12" bw="32" slack="0"/>
<pin id="196" dir="0" index="13" bw="32" slack="0"/>
<pin id="197" dir="0" index="14" bw="32" slack="0"/>
<pin id="198" dir="0" index="15" bw="32" slack="0"/>
<pin id="199" dir="0" index="16" bw="32" slack="0"/>
<pin id="200" dir="0" index="17" bw="32" slack="0"/>
<pin id="201" dir="1" index="18" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/9 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1024" slack="0"/>
<pin id="214" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_in_V_24_load/9 layer_in_V_24_load_1/10 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln484_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln484/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_ih_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_ih/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln491_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1024" slack="0"/>
<pin id="231" dir="0" index="1" bw="1024" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln491/9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sX_12_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_12_load/9 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln498_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498/9 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sY_12_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_12_load/9 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln498_4_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_4/9 "/>
</bind>
</comp>

<comp id="255" class="1004" name="pY_12_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_12_load/9 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln498_5_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_5/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="pX_12_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_12_load/9 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln498_6_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_6/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="and_ln498_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498/9 "/>
</bind>
</comp>

<comp id="281" class="1004" name="and_ln498_3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498_3/9 "/>
</bind>
</comp>

<comp id="287" class="1004" name="and_ln498_4_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498_4/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln500_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln500/10 "/>
</bind>
</comp>

<comp id="299" class="1004" name="i1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="empty_133_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_133/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="3" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="317" class="1004" name="empty_134_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="6" slack="0"/>
<pin id="320" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_134/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln203_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln203_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/10 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln203_61_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_61/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_24_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1024" slack="0"/>
<pin id="339" dir="0" index="1" bw="1024" slack="0"/>
<pin id="340" dir="0" index="2" bw="11" slack="0"/>
<pin id="341" dir="0" index="3" bw="1" slack="0"/>
<pin id="342" dir="1" index="4" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/10 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sub_ln203_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/10 "/>
</bind>
</comp>

<comp id="353" class="1004" name="xor_ln203_17_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="11" slack="0"/>
<pin id="356" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203_17/10 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sub_ln203_45_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_45/10 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln203_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="9" slack="0"/>
<pin id="368" dir="0" index="2" bw="9" slack="0"/>
<pin id="369" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203/10 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln203_45_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1024" slack="0"/>
<pin id="376" dir="0" index="2" bw="1024" slack="0"/>
<pin id="377" dir="1" index="3" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_45/10 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln203_46_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="11" slack="0"/>
<pin id="384" dir="0" index="2" bw="8" slack="0"/>
<pin id="385" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_46/10 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sub_ln203_46_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="0"/>
<pin id="391" dir="0" index="1" bw="9" slack="0"/>
<pin id="392" dir="1" index="2" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_46/10 "/>
</bind>
</comp>

<comp id="395" class="1004" name="xor_ln203_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203/10 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_25_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1024" slack="0"/>
<pin id="403" dir="0" index="1" bw="1024" slack="0"/>
<pin id="404" dir="0" index="2" bw="11" slack="0"/>
<pin id="405" dir="0" index="3" bw="1" slack="0"/>
<pin id="406" dir="1" index="4" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/10 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_11_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="4" slack="0"/>
<pin id="415" dir="0" index="3" bw="1" slack="0"/>
<pin id="416" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="421" class="1004" name="empty_136_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="0" index="1" bw="6" slack="0"/>
<pin id="424" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_136/10 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln203_14_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="0"/>
<pin id="429" dir="0" index="1" bw="10" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203_14/10 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln203_68_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_68/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln203_69_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="0"/>
<pin id="439" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_69/10 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_26_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1024" slack="0"/>
<pin id="443" dir="0" index="1" bw="1024" slack="0"/>
<pin id="444" dir="0" index="2" bw="11" slack="0"/>
<pin id="445" dir="0" index="3" bw="1" slack="0"/>
<pin id="446" dir="1" index="4" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/10 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sub_ln203_50_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="0" index="1" bw="10" slack="0"/>
<pin id="454" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_50/10 "/>
</bind>
</comp>

<comp id="457" class="1004" name="xor_ln203_19_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="0"/>
<pin id="459" dir="0" index="1" bw="11" slack="0"/>
<pin id="460" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203_19/10 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sub_ln203_51_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="0"/>
<pin id="465" dir="0" index="1" bw="10" slack="0"/>
<pin id="466" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_51/10 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln203_50_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="11" slack="0"/>
<pin id="472" dir="0" index="2" bw="11" slack="0"/>
<pin id="473" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_50/10 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln203_51_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1024" slack="0"/>
<pin id="480" dir="0" index="2" bw="1024" slack="0"/>
<pin id="481" dir="1" index="3" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_51/10 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln203_52_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="11" slack="0"/>
<pin id="488" dir="0" index="2" bw="10" slack="0"/>
<pin id="489" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_52/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sub_ln203_52_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="0"/>
<pin id="495" dir="0" index="1" bw="11" slack="0"/>
<pin id="496" dir="1" index="2" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_52/10 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_27_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1024" slack="0"/>
<pin id="501" dir="0" index="1" bw="1024" slack="0"/>
<pin id="502" dir="0" index="2" bw="11" slack="0"/>
<pin id="503" dir="0" index="3" bw="1" slack="0"/>
<pin id="504" dir="1" index="4" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_ln522_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="0" index="1" bw="3" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln522/10 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln535_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln535/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln535_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln535/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln537_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln537/10 "/>
</bind>
</comp>

<comp id="530" class="1004" name="select_ln537_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="32" slack="0"/>
<pin id="534" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln537/10 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln524_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln524/10 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln525_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln525/10 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln526_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="0" index="1" bw="3" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln526/10 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln530_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln530/10 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln530_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln530/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln532_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln532/10 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln532_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="32" slack="0"/>
<pin id="574" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln527_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln527/10 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln203_62_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="11" slack="1"/>
<pin id="585" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_62/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1024" slack="1"/>
<pin id="588" dir="0" index="1" bw="11" slack="0"/>
<pin id="589" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203/11 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_10_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="9" slack="0"/>
<pin id="593" dir="0" index="1" bw="4" slack="1"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="598" class="1004" name="empty_135_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="0"/>
<pin id="600" dir="0" index="1" bw="6" slack="0"/>
<pin id="601" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_135/11 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln203_13_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="9" slack="0"/>
<pin id="606" dir="0" index="1" bw="9" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203_13/11 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln203_64_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="9" slack="0"/>
<pin id="612" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_64/11 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln203_65_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="0"/>
<pin id="616" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_65/11 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sub_ln203_47_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="0"/>
<pin id="620" dir="0" index="1" bw="9" slack="0"/>
<pin id="621" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_47/11 "/>
</bind>
</comp>

<comp id="624" class="1004" name="xor_ln203_18_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="0"/>
<pin id="626" dir="0" index="1" bw="11" slack="0"/>
<pin id="627" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203_18/11 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sub_ln203_48_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="9" slack="0"/>
<pin id="632" dir="0" index="1" bw="9" slack="0"/>
<pin id="633" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_48/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln203_47_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="10" slack="0"/>
<pin id="639" dir="0" index="2" bw="10" slack="0"/>
<pin id="640" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_47/11 "/>
</bind>
</comp>

<comp id="644" class="1004" name="select_ln203_48_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1024" slack="1"/>
<pin id="647" dir="0" index="2" bw="1024" slack="1"/>
<pin id="648" dir="1" index="3" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_48/11 "/>
</bind>
</comp>

<comp id="650" class="1004" name="select_ln203_49_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="11" slack="0"/>
<pin id="653" dir="0" index="2" bw="9" slack="0"/>
<pin id="654" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_49/11 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sub_ln203_49_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="0"/>
<pin id="660" dir="0" index="1" bw="10" slack="0"/>
<pin id="661" dir="1" index="2" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_49/11 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln203_70_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="1"/>
<pin id="666" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_70/11 "/>
</bind>
</comp>

<comp id="667" class="1004" name="grp_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1024" slack="1"/>
<pin id="669" dir="0" index="1" bw="11" slack="0"/>
<pin id="670" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_32/11 "/>
</bind>
</comp>

<comp id="672" class="1004" name="empty_137_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="0"/>
<pin id="674" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="empty_137/11 "/>
</bind>
</comp>

<comp id="676" class="1004" name="p_cast1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="0"/>
<pin id="678" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast1/11 "/>
</bind>
</comp>

<comp id="680" class="1004" name="icmp_ln203_15_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="9" slack="0"/>
<pin id="682" dir="0" index="1" bw="9" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203_15/11 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln203_72_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="9" slack="0"/>
<pin id="688" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_72/11 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln203_73_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="0"/>
<pin id="692" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_73/11 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sub_ln203_53_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="10" slack="0"/>
<pin id="696" dir="0" index="1" bw="10" slack="0"/>
<pin id="697" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_53/11 "/>
</bind>
</comp>

<comp id="700" class="1004" name="xor_ln203_20_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="0"/>
<pin id="702" dir="0" index="1" bw="11" slack="0"/>
<pin id="703" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203_20/11 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sub_ln203_54_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="10" slack="0"/>
<pin id="708" dir="0" index="1" bw="10" slack="0"/>
<pin id="709" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_54/11 "/>
</bind>
</comp>

<comp id="712" class="1004" name="select_ln203_53_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="11" slack="0"/>
<pin id="715" dir="0" index="2" bw="11" slack="0"/>
<pin id="716" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_53/11 "/>
</bind>
</comp>

<comp id="720" class="1004" name="select_ln203_54_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1024" slack="1"/>
<pin id="723" dir="0" index="2" bw="1024" slack="1"/>
<pin id="724" dir="1" index="3" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_54/11 "/>
</bind>
</comp>

<comp id="726" class="1004" name="select_ln203_55_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="11" slack="0"/>
<pin id="729" dir="0" index="2" bw="10" slack="0"/>
<pin id="730" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_55/11 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sub_ln203_55_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="11" slack="0"/>
<pin id="736" dir="0" index="1" bw="11" slack="0"/>
<pin id="737" dir="1" index="2" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_55/11 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln203_66_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="11" slack="1"/>
<pin id="742" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_66/12 "/>
</bind>
</comp>

<comp id="743" class="1004" name="grp_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1024" slack="1"/>
<pin id="745" dir="0" index="1" bw="11" slack="0"/>
<pin id="746" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_30/12 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln203_74_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="11" slack="1"/>
<pin id="750" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_74/12 "/>
</bind>
</comp>

<comp id="751" class="1004" name="grp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1024" slack="1"/>
<pin id="753" dir="0" index="1" bw="11" slack="0"/>
<pin id="754" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_34/12 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln203_63_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="11" slack="7"/>
<pin id="758" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_63/17 "/>
</bind>
</comp>

<comp id="759" class="1004" name="lshr_ln203_29_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="11" slack="0"/>
<pin id="762" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_29/17 "/>
</bind>
</comp>

<comp id="765" class="1004" name="and_ln203_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1024" slack="1"/>
<pin id="767" dir="0" index="1" bw="1024" slack="0"/>
<pin id="768" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203/17 "/>
</bind>
</comp>

<comp id="770" class="1004" name="pool_res_V_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1024" slack="0"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pool_res_V/17 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln203_71_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="11" slack="7"/>
<pin id="776" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_71/17 "/>
</bind>
</comp>

<comp id="777" class="1004" name="lshr_ln203_33_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="11" slack="0"/>
<pin id="780" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_33/17 "/>
</bind>
</comp>

<comp id="783" class="1004" name="and_ln203_14_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1024" slack="1"/>
<pin id="785" dir="0" index="1" bw="1024" slack="0"/>
<pin id="786" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_14/17 "/>
</bind>
</comp>

<comp id="788" class="1004" name="trunc_ln203_14_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1024" slack="0"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_14/17 "/>
</bind>
</comp>

<comp id="792" class="1004" name="zext_ln203_67_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="11" slack="7"/>
<pin id="794" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_67/18 "/>
</bind>
</comp>

<comp id="795" class="1004" name="lshr_ln203_31_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="11" slack="0"/>
<pin id="798" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_31/18 "/>
</bind>
</comp>

<comp id="801" class="1004" name="and_ln203_13_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1024" slack="1"/>
<pin id="803" dir="0" index="1" bw="1024" slack="0"/>
<pin id="804" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_13/18 "/>
</bind>
</comp>

<comp id="806" class="1004" name="trunc_ln203_13_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1024" slack="0"/>
<pin id="808" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_13/18 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln203_75_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="11" slack="7"/>
<pin id="812" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_75/18 "/>
</bind>
</comp>

<comp id="813" class="1004" name="lshr_ln203_35_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="11" slack="0"/>
<pin id="816" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_35/18 "/>
</bind>
</comp>

<comp id="819" class="1004" name="and_ln203_15_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1024" slack="1"/>
<pin id="821" dir="0" index="1" bw="1024" slack="0"/>
<pin id="822" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_15/18 "/>
</bind>
</comp>

<comp id="824" class="1004" name="trunc_ln203_15_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1024" slack="0"/>
<pin id="826" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_15/18 "/>
</bind>
</comp>

<comp id="828" class="1004" name="pool_V_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="128" slack="0"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="0" index="2" bw="32" slack="1"/>
<pin id="832" dir="0" index="3" bw="32" slack="0"/>
<pin id="833" dir="0" index="4" bw="32" slack="1"/>
<pin id="834" dir="1" index="5" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_V/18 "/>
</bind>
</comp>

<comp id="838" class="1004" name="icmp_ln512_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="3" slack="0"/>
<pin id="840" dir="0" index="1" bw="3" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln512/19 "/>
</bind>
</comp>

<comp id="844" class="1004" name="empty_139_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="3" slack="0"/>
<pin id="846" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_139/19 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_12_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="7" slack="0"/>
<pin id="850" dir="0" index="1" bw="2" slack="0"/>
<pin id="851" dir="0" index="2" bw="1" slack="0"/>
<pin id="852" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/19 "/>
</bind>
</comp>

<comp id="856" class="1004" name="empty_140_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="7" slack="0"/>
<pin id="858" dir="0" index="1" bw="6" slack="0"/>
<pin id="859" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_140/19 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp_ln1494_5_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="7" slack="0"/>
<pin id="864" dir="0" index="1" bw="7" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_5/19 "/>
</bind>
</comp>

<comp id="868" class="1004" name="zext_ln1494_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="7" slack="0"/>
<pin id="870" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/19 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln1494_13_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="7" slack="0"/>
<pin id="874" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_13/19 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_28_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="128" slack="0"/>
<pin id="878" dir="0" index="1" bw="128" slack="1"/>
<pin id="879" dir="0" index="2" bw="8" slack="0"/>
<pin id="880" dir="0" index="3" bw="1" slack="0"/>
<pin id="881" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/19 "/>
</bind>
</comp>

<comp id="885" class="1004" name="sub_ln1494_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="7" slack="0"/>
<pin id="887" dir="0" index="1" bw="7" slack="0"/>
<pin id="888" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494/19 "/>
</bind>
</comp>

<comp id="891" class="1004" name="xor_ln1494_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="7" slack="0"/>
<pin id="893" dir="0" index="1" bw="8" slack="0"/>
<pin id="894" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1494/19 "/>
</bind>
</comp>

<comp id="897" class="1004" name="sub_ln1494_9_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="7" slack="0"/>
<pin id="899" dir="0" index="1" bw="7" slack="0"/>
<pin id="900" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494_9/19 "/>
</bind>
</comp>

<comp id="903" class="1004" name="select_ln1494_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="8" slack="0"/>
<pin id="906" dir="0" index="2" bw="8" slack="0"/>
<pin id="907" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494/19 "/>
</bind>
</comp>

<comp id="911" class="1004" name="select_ln1494_9_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="128" slack="0"/>
<pin id="914" dir="0" index="2" bw="128" slack="1"/>
<pin id="915" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_9/19 "/>
</bind>
</comp>

<comp id="918" class="1004" name="select_ln1494_10_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="8" slack="0"/>
<pin id="921" dir="0" index="2" bw="7" slack="0"/>
<pin id="922" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_10/19 "/>
</bind>
</comp>

<comp id="926" class="1004" name="sub_ln1494_10_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="0"/>
<pin id="928" dir="0" index="1" bw="8" slack="0"/>
<pin id="929" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494_10/19 "/>
</bind>
</comp>

<comp id="932" class="1004" name="i_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="3" slack="0"/>
<pin id="935" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/19 "/>
</bind>
</comp>

<comp id="938" class="1004" name="zext_ln1494_14_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="1"/>
<pin id="940" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_14/20 "/>
</bind>
</comp>

<comp id="941" class="1004" name="grp_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="128" slack="1"/>
<pin id="943" dir="0" index="1" bw="8" slack="0"/>
<pin id="944" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1494/20 "/>
</bind>
</comp>

<comp id="946" class="1004" name="zext_ln1494_15_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="7"/>
<pin id="948" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_15/26 "/>
</bind>
</comp>

<comp id="949" class="1004" name="lshr_ln1494_5_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="8" slack="0"/>
<pin id="952" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1494_5/26 "/>
</bind>
</comp>

<comp id="955" class="1004" name="and_ln1494_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="128" slack="1"/>
<pin id="957" dir="0" index="1" bw="128" slack="0"/>
<pin id="958" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1494/26 "/>
</bind>
</comp>

<comp id="960" class="1004" name="trunc_ln1494_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="128" slack="0"/>
<pin id="962" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/26 "/>
</bind>
</comp>

<comp id="964" class="1004" name="icmp_ln1494_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="0" index="1" bw="32" slack="8"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/27 "/>
</bind>
</comp>

<comp id="969" class="1004" name="pool_res_V_5_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="32" slack="1"/>
<pin id="972" dir="0" index="2" bw="32" slack="8"/>
<pin id="973" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_res_V_5/27 "/>
</bind>
</comp>

<comp id="976" class="1004" name="store_ln537_store_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="1"/>
<pin id="978" dir="0" index="1" bw="32" slack="0"/>
<pin id="979" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln537/28 "/>
</bind>
</comp>

<comp id="981" class="1004" name="store_ln528_store_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="0" index="1" bw="32" slack="0"/>
<pin id="984" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln528/30 "/>
</bind>
</comp>

<comp id="990" class="1005" name="i_ih_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="4" slack="0"/>
<pin id="992" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_ih "/>
</bind>
</comp>

<comp id="995" class="1005" name="tmp_V_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="7"/>
<pin id="997" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1000" class="1005" name="tmp_V_97_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="6"/>
<pin id="1002" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_V_97 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="tmp_V_98_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="5"/>
<pin id="1007" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_98 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="tmp_V_99_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="4"/>
<pin id="1012" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V_99 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmp_V_100_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="3"/>
<pin id="1017" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_100 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="tmp_V_101_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="2"/>
<pin id="1022" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_101 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="tmp_V_102_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="1"/>
<pin id="1027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_102 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="sX_12_load_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="1"/>
<pin id="1032" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sX_12_load "/>
</bind>
</comp>

<comp id="1035" class="1005" name="icmp_ln498_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="1"/>
<pin id="1037" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln498 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="sY_12_load_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sY_12_load "/>
</bind>
</comp>

<comp id="1045" class="1005" name="icmp_ln498_4_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="1"/>
<pin id="1047" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln498_4 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="pY_12_load_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pY_12_load "/>
</bind>
</comp>

<comp id="1056" class="1005" name="pX_12_load_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="1"/>
<pin id="1058" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pX_12_load "/>
</bind>
</comp>

<comp id="1062" class="1005" name="and_ln498_4_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="1"/>
<pin id="1064" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln498_4 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="i1_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="4" slack="0"/>
<pin id="1071" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="layer_in_V_24_load_1_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1076" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="layer_in_V_24_load_1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="select_ln203_45_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1082" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_45 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="select_ln203_46_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="11" slack="1"/>
<pin id="1087" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_46 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="sub_ln203_46_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="11" slack="7"/>
<pin id="1092" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln203_46 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="xor_ln203_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="4" slack="1"/>
<pin id="1097" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln203 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_25_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1102" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="select_ln203_51_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1107" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_51 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="select_ln203_52_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="11" slack="1"/>
<pin id="1112" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_52 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="sub_ln203_52_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="11" slack="7"/>
<pin id="1117" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln203_52 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="tmp_27_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1122" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="icmp_ln522_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="2"/>
<pin id="1127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln522 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="select_ln537_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="1"/>
<pin id="1131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln537 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="select_ln532_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="2"/>
<pin id="1139" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln532 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="zext_ln203_62_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1144" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_62 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="select_ln203_48_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1149" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_48 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="select_ln203_49_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="11" slack="1"/>
<pin id="1154" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_49 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="sub_ln203_49_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="11" slack="7"/>
<pin id="1159" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln203_49 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="zext_ln203_70_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1164" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_70 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="select_ln203_54_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1169" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_54 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="select_ln203_55_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="11" slack="1"/>
<pin id="1174" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_55 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="sub_ln203_55_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="11" slack="7"/>
<pin id="1179" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln203_55 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="zext_ln203_66_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1184" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_66 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="zext_ln203_74_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1189" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_74 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="lshr_ln203_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1194" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln203 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="lshr_ln203_32_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1199" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln203_32 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="pool_res_V_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="1"/>
<pin id="1204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_res_V "/>
</bind>
</comp>

<comp id="1208" class="1005" name="lshr_ln203_30_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1210" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln203_30 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="trunc_ln203_14_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="1"/>
<pin id="1215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln203_14 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="lshr_ln203_34_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1220" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln203_34 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="pool_V_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="128" slack="1"/>
<pin id="1225" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="pool_V "/>
</bind>
</comp>

<comp id="1232" class="1005" name="select_ln1494_9_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="128" slack="1"/>
<pin id="1234" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1494_9 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="select_ln1494_10_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="8" slack="1"/>
<pin id="1239" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1494_10 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="sub_ln1494_10_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="8" slack="7"/>
<pin id="1244" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln1494_10 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="i_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="3" slack="0"/>
<pin id="1249" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1252" class="1005" name="zext_ln1494_14_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="128" slack="1"/>
<pin id="1254" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_14 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="lshr_ln1494_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="128" slack="1"/>
<pin id="1259" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1494 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="trunc_ln1494_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="1"/>
<pin id="1264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1494 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="pool_res_V_5_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="32" slack="1"/>
<pin id="1270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_res_V_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="108" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="158"><net_src comp="152" pin="4"/><net_sink comp="120" pin=2"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="163"><net_src comp="92" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="203"><net_src comp="114" pin="2"/><net_sink comp="182" pin=8"/></net>

<net id="204"><net_src comp="6" pin="0"/><net_sink comp="182" pin=10"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="182" pin=11"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="182" pin=12"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="182" pin=13"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="182" pin=14"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="182" pin=15"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="182" pin=16"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="182" pin=17"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="182" pin=9"/></net>

<net id="221"><net_src comp="131" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="131" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="182" pin="18"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="239" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="249" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="259" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="269" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="275" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="142" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="58" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="142" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="142" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="62" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="64" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="66" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="309" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="309" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="317" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="68" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="212" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="70" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="34" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="351"><net_src comp="329" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="333" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="329" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="72" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="333" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="329" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="323" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="347" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="359" pin="2"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="323" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="337" pin="4"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="212" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="323" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="353" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="329" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="72" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="365" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="142" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="58" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="68" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="212" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="70" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="34" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="417"><net_src comp="74" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="76" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="142" pin="4"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="64" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="425"><net_src comp="411" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="78" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="411" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="421" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="411" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="421" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="68" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="212" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="70" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="34" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="455"><net_src comp="433" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="437" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="433" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="72" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="437" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="433" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="427" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="451" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="463" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="482"><net_src comp="427" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="441" pin="4"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="212" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="490"><net_src comp="427" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="457" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="433" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="72" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="469" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="68" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="212" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="70" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="34" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="513"><net_src comp="38" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="56" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="28" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="56" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="34" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="536"><net_src comp="525" pin="2"/><net_sink comp="530" pin=2"/></net>

<net id="541"><net_src comp="34" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="28" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="34" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="22" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="38" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="56" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="554" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="26" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="56" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="34" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="576"><net_src comp="565" pin="2"/><net_sink comp="570" pin=2"/></net>

<net id="581"><net_src comp="34" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="26" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="80" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="64" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="591" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="82" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="591" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="598" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="591" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="598" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="610" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="610" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="72" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="614" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="610" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="604" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="618" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="630" pin="2"/><net_sink comp="636" pin=2"/></net>

<net id="649"><net_src comp="604" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="655"><net_src comp="604" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="624" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="610" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="72" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="636" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="671"><net_src comp="664" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="591" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="598" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="591" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="598" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="672" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="676" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="686" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="690" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="686" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="72" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="690" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="686" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="717"><net_src comp="680" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="694" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="706" pin="2"/><net_sink comp="712" pin=2"/></net>

<net id="725"><net_src comp="680" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="731"><net_src comp="680" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="700" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="686" pin="1"/><net_sink comp="726" pin=2"/></net>

<net id="738"><net_src comp="72" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="712" pin="3"/><net_sink comp="734" pin=1"/></net>

<net id="747"><net_src comp="740" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="755"><net_src comp="748" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="763"><net_src comp="84" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="756" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="759" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="773"><net_src comp="765" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="781"><net_src comp="84" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="783" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="799"><net_src comp="84" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="792" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="795" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="809"><net_src comp="801" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="817"><net_src comp="84" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="810" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="813" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="827"><net_src comp="819" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="835"><net_src comp="90" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="824" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="806" pin="1"/><net_sink comp="828" pin=3"/></net>

<net id="842"><net_src comp="164" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="94" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="164" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="853"><net_src comp="98" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="844" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="64" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="860"><net_src comp="848" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="100" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="848" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="856" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="871"><net_src comp="848" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="856" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="882"><net_src comp="102" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="104" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="884"><net_src comp="34" pin="0"/><net_sink comp="876" pin=3"/></net>

<net id="889"><net_src comp="868" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="872" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="868" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="106" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="872" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="868" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="908"><net_src comp="862" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="885" pin="2"/><net_sink comp="903" pin=1"/></net>

<net id="910"><net_src comp="897" pin="2"/><net_sink comp="903" pin=2"/></net>

<net id="916"><net_src comp="862" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="876" pin="4"/><net_sink comp="911" pin=1"/></net>

<net id="923"><net_src comp="862" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="891" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="868" pin="1"/><net_sink comp="918" pin=2"/></net>

<net id="930"><net_src comp="106" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="903" pin="3"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="92" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="164" pin="4"/><net_sink comp="932" pin=1"/></net>

<net id="945"><net_src comp="938" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="953"><net_src comp="112" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="946" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="949" pin="2"/><net_sink comp="955" pin=1"/></net>

<net id="963"><net_src comp="955" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="968"><net_src comp="149" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="964" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="149" pin="1"/><net_sink comp="969" pin=2"/></net>

<net id="980"><net_src comp="22" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="985"><net_src comp="175" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="24" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="993"><net_src comp="223" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="998"><net_src comp="114" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="1003"><net_src comp="114" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="1008"><net_src comp="114" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="1013"><net_src comp="114" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="182" pin=4"/></net>

<net id="1018"><net_src comp="114" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="182" pin=5"/></net>

<net id="1023"><net_src comp="114" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="182" pin=6"/></net>

<net id="1028"><net_src comp="114" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="182" pin=7"/></net>

<net id="1033"><net_src comp="235" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1038"><net_src comp="239" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1043"><net_src comp="245" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="1048"><net_src comp="249" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1053"><net_src comp="255" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1059"><net_src comp="265" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1065"><net_src comp="287" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1072"><net_src comp="299" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1077"><net_src comp="212" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="1083"><net_src comp="373" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1088"><net_src comp="381" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1093"><net_src comp="389" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1098"><net_src comp="395" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="1103"><net_src comp="401" pin="4"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1108"><net_src comp="477" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1113"><net_src comp="485" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1118"><net_src comp="493" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1123"><net_src comp="499" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1128"><net_src comp="509" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="530" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1140"><net_src comp="570" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1145"><net_src comp="583" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1150"><net_src comp="644" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1155"><net_src comp="650" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1160"><net_src comp="658" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1165"><net_src comp="664" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1170"><net_src comp="720" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1175"><net_src comp="726" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1180"><net_src comp="734" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1185"><net_src comp="740" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1190"><net_src comp="748" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="1195"><net_src comp="586" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1200"><net_src comp="667" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1205"><net_src comp="770" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="828" pin=4"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="1211"><net_src comp="743" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1216"><net_src comp="788" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="828" pin=2"/></net>

<net id="1221"><net_src comp="751" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1226"><net_src comp="828" pin="5"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1228"><net_src comp="1223" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="1235"><net_src comp="911" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1240"><net_src comp="918" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1245"><net_src comp="926" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1250"><net_src comp="932" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="1255"><net_src comp="938" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="1260"><net_src comp="941" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1265"><net_src comp="960" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="1271"><net_src comp="969" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="152" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {19 }
	Port: layer_in_V_24 | {9 }
	Port: sX_12 | {10 28 }
	Port: sY_12 | {30 }
	Port: pY_12 | {10 }
	Port: pX_12 | {10 }
 - Input state : 
	Port: pooling2d_large_cl_nopad_pad_me : data_V_V | {2 3 4 5 6 7 8 9 }
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_V_24 | {9 10 }
	Port: pooling2d_large_cl_nopad_pad_me : sX_12 | {9 }
	Port: pooling2d_large_cl_nopad_pad_me : sY_12 | {9 }
	Port: pooling2d_large_cl_nopad_pad_me : pY_12 | {9 }
	Port: pooling2d_large_cl_nopad_pad_me : pX_12 | {9 }
  - Chain level:
	State 1
	State 2
		icmp_ln484 : 1
		i_ih : 1
		br_ln484 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		call_ret : 1
		store_ln491 : 2
		icmp_ln498 : 1
		icmp_ln498_4 : 1
		icmp_ln498_5 : 1
		icmp_ln498_6 : 1
		and_ln498 : 2
		and_ln498_3 : 2
		and_ln498_4 : 2
		br_ln498 : 2
	State 10
		icmp_ln500 : 1
		i1 : 1
		br_ln500 : 2
		empty_133 : 1
		tmp_s : 2
		empty_134 : 3
		icmp_ln203 : 3
		zext_ln203 : 3
		zext_ln203_61 : 3
		tmp_24 : 1
		sub_ln203 : 4
		xor_ln203_17 : 4
		sub_ln203_45 : 4
		select_ln203 : 5
		select_ln203_45 : 4
		select_ln203_46 : 4
		sub_ln203_46 : 6
		xor_ln203 : 1
		tmp_25 : 1
		tmp_11 : 1
		empty_136 : 2
		icmp_ln203_14 : 2
		zext_ln203_68 : 2
		zext_ln203_69 : 2
		tmp_26 : 1
		sub_ln203_50 : 3
		xor_ln203_19 : 3
		sub_ln203_51 : 3
		select_ln203_50 : 4
		select_ln203_51 : 3
		select_ln203_52 : 3
		sub_ln203_52 : 5
		tmp_27 : 1
		br_ln522 : 1
		store_ln535 : 1
		select_ln537 : 1
		br_ln526 : 1
		store_ln530 : 1
		select_ln532 : 1
	State 11
		lshr_ln203 : 1
		empty_135 : 1
		icmp_ln203_13 : 1
		zext_ln203_64 : 1
		zext_ln203_65 : 1
		sub_ln203_47 : 2
		xor_ln203_18 : 2
		sub_ln203_48 : 2
		select_ln203_47 : 3
		select_ln203_48 : 2
		select_ln203_49 : 2
		sub_ln203_49 : 4
		lshr_ln203_32 : 1
		empty_137 : 1
		p_cast1 : 1
		icmp_ln203_15 : 1
		zext_ln203_72 : 2
		zext_ln203_73 : 2
		sub_ln203_53 : 3
		xor_ln203_20 : 3
		sub_ln203_54 : 3
		select_ln203_53 : 4
		select_ln203_54 : 2
		select_ln203_55 : 3
		sub_ln203_55 : 5
	State 12
		lshr_ln203_30 : 1
		lshr_ln203_34 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
		lshr_ln203_29 : 1
		and_ln203 : 2
		pool_res_V : 2
		lshr_ln203_33 : 1
		and_ln203_14 : 2
		trunc_ln203_14 : 2
	State 18
		lshr_ln203_31 : 1
		and_ln203_13 : 2
		trunc_ln203_13 : 2
		lshr_ln203_35 : 1
		and_ln203_15 : 2
		trunc_ln203_15 : 2
		pool_V : 3
	State 19
		icmp_ln512 : 1
		br_ln512 : 2
		empty_139 : 1
		tmp_12 : 2
		empty_140 : 3
		icmp_ln1494_5 : 3
		zext_ln1494 : 3
		zext_ln1494_13 : 3
		sub_ln1494 : 4
		xor_ln1494 : 4
		sub_ln1494_9 : 4
		select_ln1494 : 5
		select_ln1494_9 : 4
		select_ln1494_10 : 4
		sub_ln1494_10 : 6
		i : 1
		write_ln516 : 1
	State 20
		lshr_ln1494 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		lshr_ln1494_5 : 1
		and_ln1494 : 2
		trunc_ln1494 : 2
	State 27
		pool_res_V_5 : 1
	State 28
	State 29
	State 30
		store_ln528 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|
| Operation|                            Functional Unit                            |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                               grp_fu_586                              |   3692  |   3216  |
|          |                               grp_fu_667                              |   3692  |   3216  |
|          |                               grp_fu_743                              |   3692  |   3216  |
|          |                               grp_fu_751                              |   3692  |   3216  |
|   lshr   |                          lshr_ln203_29_fu_759                         |    0    |    25   |
|          |                          lshr_ln203_33_fu_777                         |    0    |    25   |
|          |                          lshr_ln203_31_fu_795                         |    0    |    25   |
|          |                          lshr_ln203_35_fu_813                         |    0    |    25   |
|          |                               grp_fu_941                              |   1000  |   710   |
|          |                          lshr_ln1494_5_fu_949                         |    0    |    19   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                          select_ln203_fu_365                          |    0    |    9    |
|          |                         select_ln203_45_fu_373                        |    0    |   1024  |
|          |                         select_ln203_46_fu_381                        |    0    |    11   |
|          |                         select_ln203_50_fu_469                        |    0    |    11   |
|          |                         select_ln203_51_fu_477                        |    0    |   1024  |
|          |                         select_ln203_52_fu_485                        |    0    |    11   |
|          |                          select_ln537_fu_530                          |    0    |    32   |
|          |                          select_ln532_fu_570                          |    0    |    32   |
|  select  |                         select_ln203_47_fu_636                        |    0    |    10   |
|          |                         select_ln203_48_fu_644                        |    0    |   1024  |
|          |                         select_ln203_49_fu_650                        |    0    |    11   |
|          |                         select_ln203_53_fu_712                        |    0    |    11   |
|          |                         select_ln203_54_fu_720                        |    0    |   1024  |
|          |                         select_ln203_55_fu_726                        |    0    |    11   |
|          |                          select_ln1494_fu_903                         |    0    |    8    |
|          |                         select_ln1494_9_fu_911                        |    0    |   128   |
|          |                        select_ln1494_10_fu_918                        |    0    |    8    |
|          |                          pool_res_V_5_fu_969                          |    0    |    32   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                            and_ln498_fu_275                           |    0    |    2    |
|          |                           and_ln498_3_fu_281                          |    0    |    2    |
|          |                           and_ln498_4_fu_287                          |    0    |    2    |
|    and   |                            and_ln203_fu_765                           |    0    |   1024  |
|          |                          and_ln203_14_fu_783                          |    0    |   1024  |
|          |                          and_ln203_13_fu_801                          |    0    |   1024  |
|          |                          and_ln203_15_fu_819                          |    0    |   1024  |
|          |                           and_ln1494_fu_955                           |    0    |   128   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                           icmp_ln484_fu_217                           |    0    |    9    |
|          |                           icmp_ln498_fu_239                           |    0    |    18   |
|          |                          icmp_ln498_4_fu_249                          |    0    |    18   |
|          |                          icmp_ln498_5_fu_259                          |    0    |    18   |
|          |                          icmp_ln498_6_fu_269                          |    0    |    18   |
|          |                           icmp_ln500_fu_293                           |    0    |    9    |
|          |                           icmp_ln203_fu_323                           |    0    |    11   |
|   icmp   |                          icmp_ln203_14_fu_427                         |    0    |    13   |
|          |                           icmp_ln522_fu_509                           |    0    |    18   |
|          |                           icmp_ln526_fu_549                           |    0    |    18   |
|          |                          icmp_ln203_13_fu_604                         |    0    |    13   |
|          |                          icmp_ln203_15_fu_680                         |    0    |    13   |
|          |                           icmp_ln512_fu_838                           |    0    |    9    |
|          |                          icmp_ln1494_5_fu_862                         |    0    |    11   |
|          |                           icmp_ln1494_fu_964                          |    0    |    18   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                            sub_ln203_fu_347                           |    0    |    15   |
|          |                          sub_ln203_45_fu_359                          |    0    |    15   |
|          |                          sub_ln203_46_fu_389                          |    0    |    13   |
|          |                          sub_ln203_50_fu_451                          |    0    |    14   |
|          |                          sub_ln203_51_fu_463                          |    0    |    14   |
|          |                          sub_ln203_52_fu_493                          |    0    |    13   |
|          |                          sub_ln203_47_fu_618                          |    0    |    15   |
|    sub   |                          sub_ln203_48_fu_630                          |    0    |    15   |
|          |                          sub_ln203_49_fu_658                          |    0    |    13   |
|          |                          sub_ln203_53_fu_694                          |    0    |    14   |
|          |                          sub_ln203_54_fu_706                          |    0    |    14   |
|          |                          sub_ln203_55_fu_734                          |    0    |    13   |
|          |                           sub_ln1494_fu_885                           |    0    |    15   |
|          |                          sub_ln1494_9_fu_897                          |    0    |    15   |
|          |                          sub_ln1494_10_fu_926                         |    0    |    15   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                              i_ih_fu_223                              |    0    |    13   |
|          |                               i1_fu_299                               |    0    |    13   |
|          |                            add_ln535_fu_514                           |    0    |    39   |
|    add   |                            add_ln537_fu_525                           |    0    |    39   |
|          |                            add_ln530_fu_554                           |    0    |    39   |
|          |                            add_ln532_fu_565                           |    0    |    39   |
|          |                                i_fu_932                               |    0    |    12   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                          xor_ln203_17_fu_353                          |    0    |    11   |
|          |                            xor_ln203_fu_395                           |    0    |    4    |
|    xor   |                          xor_ln203_19_fu_457                          |    0    |    11   |
|          |                          xor_ln203_18_fu_624                          |    0    |    11   |
|          |                          xor_ln203_20_fu_700                          |    0    |    11   |
|          |                           xor_ln1494_fu_891                           |    0    |    8    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   read   |                            grp_read_fu_114                            |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   write  |                        write_ln516_write_fu_120                       |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   call   | call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182 |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                            empty_133_fu_305                           |    0    |    0    |
|          |                           pool_res_V_fu_770                           |    0    |    0    |
|          |                         trunc_ln203_14_fu_788                         |    0    |    0    |
|   trunc  |                         trunc_ln203_13_fu_806                         |    0    |    0    |
|          |                         trunc_ln203_15_fu_824                         |    0    |    0    |
|          |                            empty_139_fu_844                           |    0    |    0    |
|          |                          trunc_ln1494_fu_960                          |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                              tmp_s_fu_309                             |    0    |    0    |
|          |                             tmp_11_fu_411                             |    0    |    0    |
|bitconcatenate|                             tmp_10_fu_591                             |    0    |    0    |
|          |                             pool_V_fu_828                             |    0    |    0    |
|          |                             tmp_12_fu_848                             |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                            empty_134_fu_317                           |    0    |    0    |
|    or    |                            empty_136_fu_421                           |    0    |    0    |
|          |                            empty_135_fu_598                           |    0    |    0    |
|          |                            empty_140_fu_856                           |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                           zext_ln203_fu_329                           |    0    |    0    |
|          |                          zext_ln203_61_fu_333                         |    0    |    0    |
|          |                          zext_ln203_68_fu_433                         |    0    |    0    |
|          |                          zext_ln203_69_fu_437                         |    0    |    0    |
|          |                          zext_ln203_62_fu_583                         |    0    |    0    |
|          |                          zext_ln203_64_fu_610                         |    0    |    0    |
|          |                          zext_ln203_65_fu_614                         |    0    |    0    |
|          |                          zext_ln203_70_fu_664                         |    0    |    0    |
|          |                          zext_ln203_72_fu_686                         |    0    |    0    |
|   zext   |                          zext_ln203_73_fu_690                         |    0    |    0    |
|          |                          zext_ln203_66_fu_740                         |    0    |    0    |
|          |                          zext_ln203_74_fu_748                         |    0    |    0    |
|          |                          zext_ln203_63_fu_756                         |    0    |    0    |
|          |                          zext_ln203_71_fu_774                         |    0    |    0    |
|          |                          zext_ln203_67_fu_792                         |    0    |    0    |
|          |                          zext_ln203_75_fu_810                         |    0    |    0    |
|          |                           zext_ln1494_fu_868                          |    0    |    0    |
|          |                         zext_ln1494_13_fu_872                         |    0    |    0    |
|          |                         zext_ln1494_14_fu_938                         |    0    |    0    |
|          |                         zext_ln1494_15_fu_946                         |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                             tmp_24_fu_337                             |    0    |    0    |
|          |                             tmp_25_fu_401                             |    0    |    0    |
|partselect|                             tmp_26_fu_441                             |    0    |    0    |
|          |                             tmp_27_fu_499                             |    0    |    0    |
|          |                             tmp_28_fu_876                             |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   sext   |                            empty_137_fu_672                           |    0    |    0    |
|          |                             p_cast1_fu_676                            |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   Total  |                                                                       |  15768  |  23021  |
|----------|-----------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     and_ln498_4_reg_1062    |    1   |
|         i1_0_reg_138        |    4   |
|         i1_reg_1069         |    4   |
|         i_0_reg_160         |    3   |
|        i_ih_0_reg_127       |    4   |
|         i_ih_reg_990        |    4   |
|          i_reg_1247         |    3   |
|    icmp_ln498_4_reg_1045    |    1   |
|     icmp_ln498_reg_1035     |    1   |
|     icmp_ln522_reg_1125     |    1   |
|layer_in_V_24_load_1_reg_1074|  1024  |
|     lshr_ln1494_reg_1257    |   128  |
|    lshr_ln203_30_reg_1208   |  1024  |
|    lshr_ln203_32_reg_1197   |  1024  |
|    lshr_ln203_34_reg_1218   |  1024  |
|     lshr_ln203_reg_1192     |  1024  |
|     pX_12_load_reg_1056     |   32   |
|     pY_12_load_reg_1050     |   32   |
|       pool_V_reg_1223       |   128  |
|    pool_res_V_5_reg_1268    |   32   |
|     pool_res_V_reg_1202     |   32   |
|     sX_12_load_reg_1030     |   32   |
|     sY_12_load_reg_1040     |   32   |
|  select_ln1494_10_reg_1237  |    8   |
|   select_ln1494_9_reg_1232  |   128  |
|   select_ln203_45_reg_1080  |  1024  |
|   select_ln203_46_reg_1085  |   11   |
|   select_ln203_48_reg_1147  |  1024  |
|   select_ln203_49_reg_1152  |   11   |
|   select_ln203_51_reg_1105  |  1024  |
|   select_ln203_52_reg_1110  |   11   |
|   select_ln203_54_reg_1167  |  1024  |
|   select_ln203_55_reg_1172  |   11   |
|    select_ln532_reg_1137    |   32   |
|    select_ln537_reg_1129    |   32   |
|      storemerge_reg_171     |   32   |
|    sub_ln1494_10_reg_1242   |    8   |
|    sub_ln203_46_reg_1090    |   11   |
|    sub_ln203_49_reg_1157    |   11   |
|    sub_ln203_52_reg_1115    |   11   |
|    sub_ln203_55_reg_1177    |   11   |
|       tmp_25_reg_1100       |  1024  |
|       tmp_27_reg_1120       |  1024  |
|      tmp_V_100_reg_1015     |   32   |
|      tmp_V_101_reg_1020     |   32   |
|      tmp_V_102_reg_1025     |   32   |
|       tmp_V_93_reg_149      |   32   |
|      tmp_V_97_reg_1000      |   32   |
|      tmp_V_98_reg_1005      |   32   |
|      tmp_V_99_reg_1010      |   32   |
|        tmp_V_reg_995        |   32   |
|    trunc_ln1494_reg_1262    |   32   |
|   trunc_ln203_14_reg_1213   |   32   |
|      xor_ln203_reg_1095     |    4   |
|   zext_ln1494_14_reg_1252   |   128  |
|    zext_ln203_62_reg_1142   |  1024  |
|    zext_ln203_66_reg_1182   |  1024  |
|    zext_ln203_70_reg_1162   |  1024  |
|    zext_ln203_74_reg_1187   |  1024  |
+-----------------------------+--------+
|            Total            |  16614 |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_586 |  p1  |   2  |  11  |   22   ||    9    |
| grp_fu_667 |  p1  |   2  |  11  |   22   ||    9    |
| grp_fu_743 |  p1  |   2  |  11  |   22   ||    9    |
| grp_fu_751 |  p1  |   2  |  11  |   22   ||    9    |
| grp_fu_941 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   104  ||  8.845  ||    45   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  15768 |  23021 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   45   |
|  Register |    -   |  16614 |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |  32382 |  23066 |
+-----------+--------+--------+--------+
