Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Dec 17 21:32:32 2017
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_CPU_control_sets_placed.rpt
| Design       : MIPS_CPU
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    42 |
| Unused register locations in slices containing registers |   109 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             386 |          151 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             325 |          167 |
| Yes          | No                    | No                     |              33 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             579 |          250 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|                Clock Signal                |                        Enable Signal                       |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------------------------------------+------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  MEM_CONTROLL_0/inst_pause_o_reg_i_2_n_8   |                                                            | touch_btn_IBUF_BUFG[5]                          |                1 |              1 |
|  MEM_CONTROLL_0/mem_pause_o_reg_i_2_n_8    |                                                            | touch_btn_IBUF_BUFG[5]                          |                1 |              1 |
|  clk_uart_IBUF_BUFG                        | SERIAL_CONTROLL_0/SERIAL_RECEIVER/tickgen/OversamplingTick |                                                 |                1 |              1 |
|  touch_btn_IBUF_BUFG[4]                    |                                                            |                                                 |                1 |              1 |
| ~MEM_CONTROLL_0/TxD_data_reg[0]            |                                                            |                                                 |                1 |              1 |
|  SERIAL_CONTROLL_0/state_reg[1]_i_2__0_n_8 |                                                            | MEM_CONTROLL_0/TxD_data_reg[0]                  |                1 |              2 |
|  MEM_CONTROLL_0/state_reg[1]_i_2_n_8       |                                                            |                                                 |                1 |              2 |
|  clk_uart_IBUF_BUFG                        | SERIAL_CONTROLL_0/SERIAL_TRANSMITTER//i__n_8               |                                                 |                2 |              4 |
|  clk_uart_IBUF_BUFG                        | SERIAL_CONTROLL_0/SERIAL_RECEIVER//i__n_8                  |                                                 |                1 |              4 |
|  MEM_CONTROLL_0/TxD_data_reg[7][0]         |                                                            | touch_btn_IBUF_BUFG[5]                          |                2 |              8 |
|  clk_uart_IBUF_BUFG                        | MEM_CONTROLL_0/D[0]                                        |                                                 |                2 |              8 |
|  MEM_CONTROLL_0/inst_o_reg[7][0]           |                                                            |                                                 |                2 |              8 |
|  clk_uart_IBUF_BUFG                        | SERIAL_CONTROLL_0/SERIAL_RECEIVER/tickgen/E[0]             |                                                 |                1 |              8 |
|  clk_uart_IBUF_BUFG                        | SERIAL_CONTROLL_0/SERIAL_TRANSMITTER/tickgen/E[0]          |                                                 |                2 |              8 |
|  clk_uart_IBUF_BUFG                        |                                                            | SERIAL_CONTROLL_0/SERIAL_TRANSMITTER//i___0_n_8 |                5 |             17 |
|  MEM_CONTROLL_0/ram1_addr_o[0][0]          |                                                            |                                                 |                6 |             20 |
|  MEM_CONTROLL_0/ram2_addr_o[0][0]          |                                                            |                                                 |                6 |             20 |
|  n_1_2485_BUFG                             |                                                            |                                                 |                8 |             20 |
|  clk_uart_IBUF_BUFG                        |                                                            |                                                 |                8 |             23 |
|  MEM_CONTROLL_0/inst_o_reg[0]_1[0]         |                                                            |                                                 |               12 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_2[0]         |                                                            |                                                 |               10 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[31][0]          |                                                            |                                                 |               10 |             32 |
|  EX_to_MEM_0/reg_wt_data_o_reg[30]_1[0]    |                                                            | touch_btn_IBUF_BUFG[5]                          |               11 |             32 |
|  IF_to_ID_0/link_addr_o_reg[0][0]          |                                                            | touch_btn_IBUF_BUFG[5]                          |                9 |             32 |
|  led_data                                  |                                                            |                                                 |               14 |             32 |
| ~n_2_2584_BUFG                             |                                                            | touch_btn_IBUF_BUFG[5]                          |               17 |             32 |
|  n_5_2254_BUFG                             |                                                            | touch_btn_IBUF_BUFG[5]                          |               13 |             32 |
|  n_6_703_BUFG                              |                                                            | touch_btn_IBUF_BUFG[5]                          |               17 |             32 |
|  n_7_2999_BUFG                             |                                                            |                                                 |               11 |             32 |
|  IF_to_ID_0/operand_2_o_reg[31]_1[0]       |                                                            |                                                 |               13 |             32 |
|  touch_btn_IBUF_BUFG[4]                    | MEM_CONTROLL_0/pc_o_reg[31][0]                             | PC_0/clear                                      |                9 |             32 |
|  n_3_2981_BUFG                             |                                                            |                                                 |               14 |             33 |
|  n_4_2951_BUFG                             |                                                            |                                                 |               13 |             33 |
| ~touch_btn_IBUF_BUFG[5]                    |                                                            |                                                 |               21 |             33 |
|  touch_btn_IBUF_BUFG[4]                    | MEM_CONTROLL_0/pc_o_reg[31][0]                             | touch_btn_IBUF_BUFG[5]                          |               24 |             64 |
|  touch_btn_IBUF_BUFG[4]                    | MEM_to_WB_0/hi_o_reg[31]_0[0]                              | touch_btn_IBUF_BUFG[5]                          |               30 |             64 |
|  touch_btn_IBUF_BUFG[4]                    |                                                            | touch_btn_IBUF_BUFG[5]                          |               53 |             66 |
|  n_0_2249_BUFG                             |                                                            | MEM_CONTROLL_0/ce_o_reg_i_2_n_8                 |               37 |             70 |
|  touch_btn_IBUF_BUFG[4]                    | MEM_to_WB_0/p_0_in                                         |                                                 |               12 |             96 |
|  touch_btn_IBUF_BUFG[4]                    | MEM_CONTROLL_0/lo_o_reg[0][0]                              | MEM_CONTROLL_0/hilo_en_o_reg[0]                 |               45 |            103 |
|  touch_btn_IBUF_BUFG[4]                    | MEM_CONTROLL_0/pc_o_reg[31][0]                             | MEM_CONTROLL_0/reg_wt_addr_o_reg[0]             |               59 |            144 |
|  touch_btn_IBUF_BUFG[4]                    | ID_to_EX_0/E[0]                                            | MEM_CONTROLL_0/SR[0]                            |               83 |            172 |
+--------------------------------------------+------------------------------------------------------------+-------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     2 |
| 4      |                     2 |
| 8      |                     5 |
| 16+    |                    28 |
+--------+-----------------------+


