set_top main
open_solution sol
set_part {xc7k160t-fbg484-1}
create_clock -period 5 -name default
create_clock -period 10ns -name default
csynth_design
