// Seed: 1573301171
module module_0 (
    input tri1 id_0
);
  wire id_2;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    input  tri0  id_2,
    output wor   id_3
    , id_10,
    input  tri0  id_4,
    input  logic id_5,
    input  wand  id_6,
    input  tri0  id_7,
    output wand  id_8
);
  wire  id_11 = 1'b0;
  uwire id_12;
  wire  id_13;
  module_0 modCall_1 (id_0);
  assign id_8  = id_12;
  assign id_12 = 1;
  wire id_14;
  final begin : LABEL_0
    fork
    join
    id_10 <= id_5;
  end
endmodule
