- ğŸ‘‹ Hi, Iâ€™m @Hemant
- ğŸ‘€ Iâ€™m interested in VLSI Design,Verifaction, SOC , Verilog,SV,UVM,
- ğŸŒ± Iâ€™m currently learning SV,UVM
- ğŸ’ï¸ Iâ€™m looking to collaborate on SOC design and verifaction
- ğŸ“« How to reach me = thehemant0@gmail.com

<!---
hemant7894/hemant7894 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
