// Seed: 3892115417
module module_0 (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    input tri id_6,
    output uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri id_10,
    output wand id_11,
    output wand id_12,
    input uwire id_13,
    output tri0 id_14,
    input supply1 id_15,
    input wand id_16,
    input wand id_17,
    input tri1 id_18,
    output wand id_19
);
  wire id_21;
  wire id_22;
  integer id_23 = id_18;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input wand id_2,
    input supply0 id_3,
    output tri0 id_4,
    input logic id_5,
    input uwire id_6,
    input tri id_7,
    input wire id_8,
    output supply0 id_9,
    input uwire id_10,
    input wire id_11,
    input wor id_12,
    output uwire id_13
);
  assign id_0 = id_5;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_7,
      id_8,
      id_8,
      id_6,
      id_13,
      id_11,
      id_2,
      id_10,
      id_9,
      id_4,
      id_3,
      id_9,
      id_12,
      id_6,
      id_3,
      id_12,
      id_4
  );
  assign modCall_1.type_29 = 0;
  wire id_15;
  always @(*) id_1 <= id_5;
endmodule
