-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_INPUT_BIASES_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_INPUT_BIASES_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111101001111101101110111010110", 1 => "10111011000010010000000001011111", 2 => "00111100001000000110101110010010", 3 => "00111101100010011110011111111000", 
    4 => "10111100001001100001011001110011", 5 => "10111100110001110000001000000011", 6 => "00111011101110000001000110100010", 7 => "10111101001011101101101111000110", 
    8 => "00111101010000101111001110011000", 9 => "00111100001110011101111010011000", 10 => "10111101000010101101101000001011", 11 => "00111100000101100110110101000111", 
    12 => "00111100110101000000010100110001", 13 => "10111101100000011111010110010100", 14 => "00111101111111001101001001111000", 15 => "10111100100101011010001100000010", 
    16 => "00111010100010100100110000011000", 17 => "00111100000100000010001100001111", 18 => "10111101010100011001100000110111", 19 => "10111101000001101111100110110101", 
    20 => "00111101000010110100010011100010", 21 => "00111100110110000110010100010101", 22 => "10111101110000000000011010100000", 23 => "00111101001000111100111100101110", 
    24 => "00111100010011000000100110001001", 25 => "00111101111001101011001001001110", 26 => "00111101101001100000110001110111", 27 => "10111100000010101110111110000010", 
    28 => "00111011111111110010110011111111", 29 => "10111101101111110001011001111010", 30 => "10111101011111000000110011101011", 31 => "00111101001000001011011001111010", 
    32 => "00111101001001101110011000110101", 33 => "10111011010110000010101000010110", 34 => "10111011101010110001110111110111", 35 => "10111100111110111101111010110100", 
    36 => "00111101100111110011100110111100", 37 => "00111101110111011010011001000001", 38 => "10111101001011011011101000101111", 39 => "10111100001110111011110100100101", 
    40 => "10111101000001001100100001010000", 41 => "00111011110100010111110101101010", 42 => "00111100101011010000000100100110", 43 => "10111101101011010111010110010101", 
    44 => "10111011101100001000010101010010", 45 => "00111101000011110100000001010111", 46 => "00111011111010110010001000001000", 47 => "00111101000000010110000011111011", 
    48 => "10111101000001010001100110101011", 49 => "00111101000000110111010001101111", 50 => "10111101000000001001001001100010", 51 => "10111010110001011100111110001001", 
    52 => "10111101010101001101111101010110", 53 => "10111100111000101110110101101011", 54 => "00111101001101110110001000001110", 55 => "10111100010010000100000111111100", 
    56 => "00111101101110000001111110010011", 57 => "10111100110010111101100001111111", 58 => "00111101100100111110000101000011", 59 => "10111101100111101000111111100111", 
    60 => "00111100010110100100111101110000", 61 => "00111011110110000010110110000001", 62 => "10111011110001001010001111001000", 63 => "10111101101010010101011111011100", 
    64 => "10111100010110010110000101000000", 65 => "10111100110111010100001000101010", 66 => "00111100001101010000111011011010", 67 => "00111011101100110101110111101110", 
    68 => "00111100111001000001111000101101", 69 => "10111100100100110111100010111001", 70 => "10111101111101101001100101010101", 71 => "00111101011010001001010000101110", 
    72 => "00111100001010100001100000111001", 73 => "00111101001011011100100111100000", 74 => "00111101011011011101010111010110", 75 => "10111011101111000110110011000111", 
    76 => "10111101011001011101100111101000", 77 => "10111101000100111110011000010000", 78 => "10111100011001001111110011001111", 79 => "10111101011000011001111110011100", 
    80 => "10111101101100001110011110010001", 81 => "10111100101010100111010010101000", 82 => "00111101001110110010011100000010", 83 => "00111101001110100100110001011100", 
    84 => "00111100010101111010100100110000", 85 => "00111011110111111110001100011000", 86 => "00111100110001001111011110011111", 87 => "00111101111000001001111101110011", 
    88 => "10111100110101011100110101111010", 89 => "10111101100011010010101111000110", 90 => "10111100100100011100101110101100", 91 => "10111011111000000001001100100010", 
    92 => "10111011100011010110011000001100", 93 => "00111101000000001001000111010000", 94 => "00111101010010001101110011000010", 95 => "10111100111010011110100110011000", 
    96 => "10111101100110010000101011001000", 97 => "00111101100110111110111110010001", 98 => "10111100100000101000110000101000", 99 => "00111101010000000111110101110110");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

