#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Nov 13 00:36:43 2020
# Process ID: 6924
# Log file: D:/Work/FPGA Project/Captain/planAhead_run_3/planAhead.log
# Journal file: D:/Work/FPGA Project/Captain/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source {D:/Work/FPGA Project/Captain/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin P30 [get_ports {common[3]}]
endgroup
startgroup
set_property package_pin P33 [get_ports {common[2]}]
endgroup
startgroup
set_property package_pin P43 [get_ports {common[1]}]
endgroup
startgroup
set_property package_pin P44 [get_ports {common[0]}]
endgroup
save_constraints
