

================================================================
== Vitis HLS Report for 'FrmbufRdHlsDataFlow'
================================================================
* Date:           Thu May  9 19:06:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.866 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+----------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline |
    |   min   |    max   |    min   |    max    | min |    max   |   Type   |
    +---------+----------+----------+-----------+-----+----------+----------+
    |      234|  53101658|  0.780 us|  0.177 sec|   20|  53101458|  dataflow|
    +---------+----------+----------+-----------+-----+----------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colorFormat_val11_read = muxlogic"   --->   Operation 7 'muxlogic' 'muxLogicCE_to_colorFormat_val11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%colorFormat_val11_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %colorFormat_val11"   --->   Operation 8 'read' 'colorFormat_val11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicCE_to_WidthInBytes_val10_read = muxlogic"   --->   Operation 9 'muxlogic' 'muxLogicCE_to_WidthInBytes_val10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%WidthInBytes_val10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %WidthInBytes_val10"   --->   Operation 10 'read' 'WidthInBytes_val10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%muxLogicCE_to_video_format_val8_read = muxlogic"   --->   Operation 11 'muxlogic' 'muxLogicCE_to_video_format_val8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%video_format_val8_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %video_format_val8"   --->   Operation 12 'read' 'video_format_val8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicCE_to_stride_val6_read = muxlogic"   --->   Operation 13 'muxlogic' 'muxLogicCE_to_stride_val6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%stride_val6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stride_val6"   --->   Operation 14 'read' 'stride_val6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicCE_to_height_val5_read = muxlogic"   --->   Operation 15 'muxlogic' 'muxLogicCE_to_height_val5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%height_val5_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %height_val5"   --->   Operation 16 'read' 'height_val5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicCE_to_HwReg_frm_buffer2_read = muxlogic"   --->   Operation 17 'muxlogic' 'muxLogicCE_to_HwReg_frm_buffer2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%HwReg_frm_buffer2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %HwReg_frm_buffer2"   --->   Operation 18 'read' 'HwReg_frm_buffer2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicCE_to_HwReg_frm_buffer_read = muxlogic"   --->   Operation 19 'muxlogic' 'muxLogicCE_to_HwReg_frm_buffer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%HwReg_frm_buffer_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %HwReg_frm_buffer"   --->   Operation 20 'read' 'HwReg_frm_buffer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.64ns)   --->   "%colorFormat_val11_c = alloca i32 1"   --->   Operation 21 'alloca' 'colorFormat_val11_c' <Predicate = true> <Delay = 0.64> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 4> <FIFO>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%WidthInBytes_val10_c = alloca i32 1"   --->   Operation 22 'alloca' 'WidthInBytes_val10_c' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%img = alloca i32 1"   --->   Operation 23 'alloca' 'img' <Predicate = true> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (1.12ns)   --->   "%bytePlanes_plane0 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:82]   --->   Operation 24 'alloca' 'bytePlanes_plane0' <Predicate = true> <Delay = 1.12> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 480> <FIFO>
ST_1 : Operation 25 [1/1] (1.12ns)   --->   "%bytePlanes_plane1 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:82]   --->   Operation 25 'alloca' 'bytePlanes_plane1' <Predicate = true> <Delay = 1.12> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 480> <FIFO>
ST_1 : Operation 26 [1/1] (0.64ns)   --->   "%call_ln0 = call void @entry_proc, i2 %colorFormat_val11_read, i2 %colorFormat_val11_c"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [2/2] (1.73ns)   --->   "%call_ln96 = call void @AXIMMvideo2Bytes, i256 %mm_video, i32 %HwReg_frm_buffer_read, i32 %HwReg_frm_buffer2_read, i256 %bytePlanes_plane0, i256 %bytePlanes_plane1, i13 %height_val5_read, i16 %WidthInBytes_val10_read, i16 %stride_val6_read, i6 %video_format_val8_read, i16 %WidthInBytes_val10_c" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:96]   --->   Operation 27 'call' 'call_ln96' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln96 = call void @AXIMMvideo2Bytes, i256 %mm_video, i32 %HwReg_frm_buffer_read, i32 %HwReg_frm_buffer2_read, i256 %bytePlanes_plane0, i256 %bytePlanes_plane1, i13 %height_val5_read, i16 %WidthInBytes_val10_read, i16 %stride_val6_read, i6 %video_format_val8_read, i16 %WidthInBytes_val10_c" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:96]   --->   Operation 28 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicCE_to_width_val2_read = muxlogic"   --->   Operation 29 'muxlogic' 'muxLogicCE_to_width_val2_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%width_val2_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %width_val2"   --->   Operation 30 'read' 'width_val2_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (1.08ns)   --->   "%call_ln99 = call void @Bytes2MultiPixStream, i256 %bytePlanes_plane0, i256 %bytePlanes_plane1, i120 %img, i13 %height_val5_read, i13 %width_val2_read, i16 %WidthInBytes_val10_c, i6 %video_format_val8_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:99]   --->   Operation 31 'call' 'call_ln99' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln99 = call void @Bytes2MultiPixStream, i256 %bytePlanes_plane0, i256 %bytePlanes_plane1, i120 %img, i13 %height_val5_read, i13 %width_val2_read, i16 %WidthInBytes_val10_c, i6 %video_format_val8_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:99]   --->   Operation 32 'call' 'call_ln99' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln105 = call void @MultiPixStream2AXIvideo, i120 %img, i120 %m_axis_video_V_data_V, i15 %m_axis_video_V_keep_V, i15 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i13 %height_val5_read, i13 %width_val2_read, i2 %colorFormat_val11_c, i4 %mapComp" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:105]   --->   Operation 33 'call' 'call_ln105' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @colorFormat_OC_val11_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i2 %colorFormat_val11_c, i2 %colorFormat_val11_c"   --->   Operation 34 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %colorFormat_val11_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty_404 = specchannel i32 @_ssdm_op_SpecChannel, void @WidthInBytes_OC_val10_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %WidthInBytes_val10_c, i16 %WidthInBytes_val10_c"   --->   Operation 36 'specchannel' 'empty_404' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %WidthInBytes_val10_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_24"   --->   Operation 38 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i120 %m_axis_video_V_data_V, i15 %m_axis_video_V_keep_V, i15 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_5"   --->   Operation 39 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i6 %video_format_val8, void "   --->   Operation 40 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %stride_val6, void "   --->   Operation 41 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i13 %height_val5, void "   --->   Operation 42 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i13 %width_val2, void "   --->   Operation 43 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_video_V_dest_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_user_V, i15 %m_axis_video_V_strb_V, i15 %m_axis_video_V_keep_V, i120 %m_axis_video_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mm_video, void @empty_23, i32 0, i32 0, void @empty_24, i32 100, i32 2073600, void @empty_19, void @empty_25, void @empty_24, i32 8, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%empty_405 = specchannel i32 @_ssdm_op_SpecChannel, void @img_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i120 %img, i120 %img"   --->   Operation 46 'specchannel' 'empty_405' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%empty_406 = specchannel i32 @_ssdm_op_SpecChannel, void @bytePlanes_OC_plane0_str, i32 1, void @p_str, void @p_str, i32 480, i32 480, i256 %bytePlanes_plane0, i256 %bytePlanes_plane0"   --->   Operation 48 'specchannel' 'empty_406' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes_plane0, i64 666, i64 8, i64 18446744073709551615" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:84]   --->   Operation 49 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes_plane0, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_407 = specchannel i32 @_ssdm_op_SpecChannel, void @bytePlanes_OC_plane1_str, i32 1, void @p_str, void @p_str, i32 480, i32 480, i256 %bytePlanes_plane1, i256 %bytePlanes_plane1"   --->   Operation 51 'specchannel' 'empty_407' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln88 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes_plane1, i64 666, i64 8, i64 18446744073709551615" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:88]   --->   Operation 52 'specmemcore' 'specmemcore_ln88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes_plane1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln105 = call void @MultiPixStream2AXIvideo, i120 %img, i120 %m_axis_video_V_data_V, i15 %m_axis_video_V_keep_V, i15 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i13 %height_val5_read, i13 %width_val2_read, i2 %colorFormat_val11_c, i4 %mapComp" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:105]   --->   Operation 54 'call' 'call_ln105' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln107 = ret" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:107]   --->   Operation 55 'ret' 'ret_ln107' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 2.866ns
The critical path consists of the following:
	'alloca' operation 256 bit ('bytePlanes.plane0', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:82) [51]  (1.127 ns)
	'call' operation 0 bit ('call_ln96', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:96) to 'AXIMMvideo2Bytes' [60]  (1.739 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 1.087ns
The critical path consists of the following:
	'muxlogic' operation 13 bit ('muxLogicCE_to_width_val2_read') [28]  (0.000 ns)
	wire read operation ('width_val2_read') on port 'width_val2' [29]  (0.000 ns)
	'call' operation 0 bit ('call_ln99', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:99) to 'Bytes2MultiPixStream' [61]  (1.087 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
