// Seed: 4242949808
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  ;
  wire id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd1
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  inout wire _id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_10,
      id_1,
      id_6,
      id_3
  );
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7[(id_5) : 1] = -1;
  wire id_11;
endmodule
