Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.75 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.75 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "top.v" in library work
Module <top> compiled
Module <Debouncer> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <Debouncer> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <Debouncer> in library <work>.
Module <Debouncer> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Debouncer>.
    Related source file is "top.v".
    Found 1-bit register for signal <PB_state>.
    Found 11-bit up counter for signal <PB_cnt>.
    Found 1-bit xor2 for signal <PB_idle$xor0000> created at line 111.
    Found 1-bit register for signal <PB_sync_0>.
    Found 1-bit register for signal <PB_sync_1>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
    Found 25-bit up counter for signal <cnt>.
    Found 1-bit register for signal <cnt_en>.
    Found 1-bit register for signal <pushBtnPin104_db1>.
    Found 1-bit register for signal <pushBtnPin104_db2>.
    Found 1-bit register for signal <pushBtnPin109_db1>.
    Found 1-bit register for signal <pushBtnPin109_db2>.
    Found 1-bit register for signal <relayAC>.
    Found 1-bit register for signal <relayDC>.
    Summary:
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 11-bit up counter                                     : 2
 25-bit up counter                                     : 1
# Registers                                            : 13
 1-bit register                                        : 13
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 11-bit up counter                                     : 2
 25-bit up counter                                     : 1
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...
  implementation constraint: INIT=r	 : pushBtnPin104_db1
  implementation constraint: INIT=r	 : pushBtnPin104_db2
  implementation constraint: INIT=r	 : relayDC
  implementation constraint: INIT=r	 : cnt_23
  implementation constraint: INIT=r	 : pushBtnPin109_db1
  implementation constraint: INIT=r	 : pushBtnPin109_db2
  implementation constraint: INIT=r	 : relayAC
  implementation constraint: INIT=r	 : cnt_en
  implementation constraint: INIT=r	 : cnt_24
  implementation constraint: INIT=r	 : cnt_0
  implementation constraint: INIT=r	 : cnt_1
  implementation constraint: INIT=r	 : cnt_2
  implementation constraint: INIT=r	 : cnt_3
  implementation constraint: INIT=r	 : cnt_4
  implementation constraint: INIT=r	 : cnt_5
  implementation constraint: INIT=r	 : cnt_6
  implementation constraint: INIT=r	 : cnt_7
  implementation constraint: INIT=r	 : cnt_8
  implementation constraint: INIT=r	 : cnt_9
  implementation constraint: INIT=r	 : cnt_10
  implementation constraint: INIT=r	 : cnt_11
  implementation constraint: INIT=r	 : cnt_12
  implementation constraint: INIT=r	 : cnt_13
  implementation constraint: INIT=r	 : cnt_14
  implementation constraint: INIT=r	 : cnt_15
  implementation constraint: INIT=r	 : cnt_16
  implementation constraint: INIT=r	 : cnt_17
  implementation constraint: INIT=r	 : cnt_18
  implementation constraint: INIT=r	 : cnt_19
  implementation constraint: INIT=r	 : cnt_20
  implementation constraint: INIT=r	 : cnt_21
  implementation constraint: INIT=r	 : cnt_22

Optimizing unit <Debouncer> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 169
#      AND2                        : 97
#      AND4                        : 2
#      AND8                        : 2
#      GND                         : 3
#      INV                         : 14
#      OR2                         : 4
#      OR3                         : 1
#      XOR2                        : 46
# FlipFlops/Latches                : 60
#      FD                          : 55
#      FDCE                        : 5
# IO Buffers                       : 7
#      IBUF                        : 3
#      OBUF                        : 4
=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.64 secs
 
--> 

Total memory usage is 296472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

