{
    "name": "verilogams-support-package",
    "displayName": "Verilog-AMS Extension",
    "description": "Verilog-AMS and Verilog-A Support",
    "version": "0.0.1",
    "publisher": "itri-ehcore",
    "private": false,
    "license": "GPL",
    "repository": {
        "type": "git",
        "url": "https://github.com/EHCORE-Open-Source/vscode_verilog-ams.git"
    },
    "engines": {
        "vscode": "^1.43.0"
    },
    "categories": [
        "Programming Languages"
    ],
    "contributes": {
        "languages": [
            {
                "id": "verilog-ams",
                "aliases": [
                    "Verilog-AMS"
                ],
                "extensions": [
                    ".vams"
                ],
                "configuration": "./verilog-ams.language-configuration.json"
            },
            {
                "id": "verilog-a",
                "aliases": [
                    "Verilog-A"
                ],
                "extensions": [
                    ".va"
                ],
                "configuration": "./verilog-a.language-configuration.json"
            }
        ],
        "grammars": [
            {
                "language": "verilog-ams",
                "scopeName": "source.verilog.analog.mixedsignal",
                "path": "./syntaxes/verilog-ams.tmLanguage.json"
            },
            {
                "language": "verilog-a",
                "scopeName": "source.verilog.analog",
                "path": "./syntaxes/verilog-a.tmLanguage.json"
            },
            {
                "scopeName": "source.verilog.analog.basic",
                "path": "./syntaxes/verilog.analog/basic.tmLanguage.json"
            }
        ]
    },
    "dependencies": {
        "@types/node": "^16.18.83",
        "@types/vscode": "^1.86.0"
    }
}
