#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Dec  9 15:36:08 2016
# Process ID: 31216
# Current directory: /home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tsotnep/ownCloud/workspace/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31370 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1088.141 ; gain = 200.086 ; free physical = 437 ; free virtual = 5265
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/hdl/design_1.vhd:591' bound to instance 'design_1_i' of component 'design_1' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/hdl/design_1.vhd:621]
INFO: [Synth 8-3491] module 'design_1_noc2x2_v1_0_0_1' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/synth/design_1_noc2x2_v1_0_0_1.vhd:56' bound to instance 'noc2x2_v1_0_0' of component 'design_1_noc2x2_v1_0_0_1' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/hdl/design_1.vhd:824]
INFO: [Synth 8-638] synthesizing module 'design_1_noc2x2_v1_0_0_1' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/synth/design_1_noc2x2_v1_0_0_1.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'noc2x2_v1_0' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/noc2x2_v1_0.vhd:5' bound to instance 'U0' of component 'noc2x2_v1_0' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/synth/design_1_noc2x2_v1_0_0_1.vhd:141]
INFO: [Synth 8-638] synthesizing module 'noc2x2_v1_0' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/noc2x2_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'noc2x2_v1_0_S00_AXI' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/noc2x2_v1_0_S00_AXI.vhd:5' bound to instance 'noc2x2_v1_0_S00_AXI_inst' of component 'noc2x2_v1_0_S00_AXI' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/noc2x2_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'noc2x2_v1_0_S00_AXI' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/noc2x2_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/noc2x2_v1_0_S00_AXI.vhd:293]
INFO: [Synth 8-638] synthesizing module 'tb_network_2x2' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based_tb.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH_LV bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'network_2x2' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:19' bound to instance 'NoC' of component 'network_2x2' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based_tb.vhd:153]
INFO: [Synth 8-638] synthesizing module 'network_2x2' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:51]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH_LV bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'router_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:8' bound to instance 'R_0' of component 'router_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
INFO: [Synth 8-638] synthesizing module 'router_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_N' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:138]
INFO: [Synth 8-638] synthesizing module 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:27]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_credit_based' (1#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:27]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_E' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:144]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_W' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:150]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_S' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:156]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_L' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:162]
	Parameter cur_addr_rst bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_N' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:172]
INFO: [Synth 8-638] synthesizing module 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR' (2#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_E' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:178]
	Parameter cur_addr_rst bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_W' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:184]
	Parameter cur_addr_rst bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_S' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:190]
	Parameter cur_addr_rst bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_L' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:196]
INFO: [Synth 8-3491] module 'allocator' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:9' bound to instance 'allocator_unit' of component 'allocator' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:208]
INFO: [Synth 8-638] synthesizing module 'allocator' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:35]
INFO: [Synth 8-3491] module 'arbiter_in' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/arbiter_in.vhd:7' bound to instance 'arb_N_X' of component 'arbiter_in' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:191]
INFO: [Synth 8-638] synthesizing module 'arbiter_in' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/arbiter_in.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'arbiter_in' (3#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/arbiter_in.vhd:15]
INFO: [Synth 8-3491] module 'arbiter_in' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/arbiter_in.vhd:7' bound to instance 'arb_E_X' of component 'arbiter_in' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:195]
INFO: [Synth 8-3491] module 'arbiter_in' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/arbiter_in.vhd:7' bound to instance 'arb_W_X' of component 'arbiter_in' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:199]
INFO: [Synth 8-3491] module 'arbiter_in' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/arbiter_in.vhd:7' bound to instance 'arb_S_X' of component 'arbiter_in' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:203]
INFO: [Synth 8-3491] module 'arbiter_in' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/arbiter_in.vhd:7' bound to instance 'arb_L_X' of component 'arbiter_in' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:207]
INFO: [Synth 8-3491] module 'arbiter_out' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/arbiter_out.vhd:6' bound to instance 'arb_X_N' of component 'arbiter_out' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:212]
INFO: [Synth 8-638] synthesizing module 'arbiter_out' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/arbiter_out.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'arbiter_out' (4#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/arbiter_out.vhd:16]
INFO: [Synth 8-3491] module 'arbiter_out' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/arbiter_out.vhd:6' bound to instance 'arb_X_E' of component 'arbiter_out' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:222]
INFO: [Synth 8-3491] module 'arbiter_out' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/arbiter_out.vhd:6' bound to instance 'arb_X_W' of component 'arbiter_out' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:232]
INFO: [Synth 8-3491] module 'arbiter_out' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/arbiter_out.vhd:6' bound to instance 'arb_X_S' of component 'arbiter_out' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:242]
INFO: [Synth 8-3491] module 'arbiter_out' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/arbiter_out.vhd:6' bound to instance 'arb_X_L' of component 'arbiter_out' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'allocator' (5#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_N' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:245]
INFO: [Synth 8-638] synthesizing module 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:21]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR' (6#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:21]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_E' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:248]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_W' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:251]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_S' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:254]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_L' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'router_credit_based' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'router_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:8' bound to instance 'R_1' of component 'router_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
INFO: [Synth 8-638] synthesizing module 'router_credit_based__parameterized1' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_N' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:138]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_E' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:144]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_W' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:150]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_S' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:156]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_L' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:162]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_N' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:172]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized5' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized5' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_E' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:178]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized7' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized7' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_W' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:184]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized9' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized9' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_S' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:190]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized11' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized11' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_L' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:196]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized13' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized13' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
INFO: [Synth 8-3491] module 'allocator' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:9' bound to instance 'allocator_unit' of component 'allocator' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:208]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_N' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:245]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_E' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:248]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_W' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:251]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_S' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:254]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_L' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'router_credit_based__parameterized1' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'router_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:8' bound to instance 'R_2' of component 'router_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:146]
INFO: [Synth 8-638] synthesizing module 'router_credit_based__parameterized3' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_N' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:138]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_E' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:144]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_W' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:150]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_S' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:156]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_L' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:162]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_N' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:172]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized15' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized15' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_E' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:178]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized17' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized17' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_W' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:184]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized19' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized19' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_S' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:190]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized21' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized21' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_L' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:196]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized23' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized23' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
INFO: [Synth 8-3491] module 'allocator' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:9' bound to instance 'allocator_unit' of component 'allocator' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:208]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_N' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:245]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_E' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:248]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_W' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:251]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_S' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:254]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_L' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'router_credit_based__parameterized3' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'router_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:8' bound to instance 'R_3' of component 'router_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:156]
INFO: [Synth 8-638] synthesizing module 'router_credit_based__parameterized5' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_N' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:138]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_E' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:144]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_W' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:150]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_S' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:156]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_L' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:162]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_N' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:172]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized25' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized25' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_E' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:178]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized27' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized27' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_W' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:184]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized29' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized29' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_S' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:190]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized31' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized31' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:10' bound to instance 'LBDR_L' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:196]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized33' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized33' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:31]
INFO: [Synth 8-3491] module 'allocator' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/allocator.vhd:9' bound to instance 'allocator_unit' of component 'allocator' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:208]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_N' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:245]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_E' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:248]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_W' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:251]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_S' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:254]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/xbar.vhd:6' bound to instance 'XBAR_L' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'router_credit_based__parameterized5' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/Router_32_bit_credit_based.vhd:33]
WARNING: [Synth 8-3848] Net RX_N_0 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:90]
WARNING: [Synth 8-3848] Net RX_W_0 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:90]
WARNING: [Synth 8-3848] Net credit_in_N_0 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:85]
WARNING: [Synth 8-3848] Net credit_in_W_0 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:85]
WARNING: [Synth 8-3848] Net valid_in_N_0 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:100]
WARNING: [Synth 8-3848] Net valid_in_W_0 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:100]
WARNING: [Synth 8-3848] Net RX_N_1 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:91]
WARNING: [Synth 8-3848] Net RX_E_1 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:91]
WARNING: [Synth 8-3848] Net credit_in_N_1 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:86]
WARNING: [Synth 8-3848] Net credit_in_E_1 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:86]
WARNING: [Synth 8-3848] Net valid_in_N_1 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:101]
WARNING: [Synth 8-3848] Net valid_in_E_1 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:101]
WARNING: [Synth 8-3848] Net RX_W_2 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:92]
WARNING: [Synth 8-3848] Net RX_S_2 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:92]
WARNING: [Synth 8-3848] Net credit_in_W_2 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:87]
WARNING: [Synth 8-3848] Net credit_in_S_2 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:87]
WARNING: [Synth 8-3848] Net valid_in_W_2 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:102]
WARNING: [Synth 8-3848] Net valid_in_S_2 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:102]
WARNING: [Synth 8-3848] Net RX_E_3 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:93]
WARNING: [Synth 8-3848] Net RX_S_3 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:93]
WARNING: [Synth 8-3848] Net credit_in_E_3 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:88]
WARNING: [Synth 8-3848] Net credit_in_S_3 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:88]
WARNING: [Synth 8-3848] Net valid_in_E_3 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:103]
WARNING: [Synth 8-3848] Net valid_in_S_3 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'network_2x2' (8#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:51]
INFO: [Synth 8-3491] module 'NoC_Node_0' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/synth/NoC_Node_0.vhd:56' bound to instance 'PE_0' of component 'NoC_Node_0' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based_tb.vhd:167]
INFO: [Synth 8-638] synthesizing module 'NoC_Node_0' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/synth/NoC_Node_0.vhd:69]
	Parameter current_address bound to: 0 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
INFO: [Synth 8-3491] module 'NoC_Node' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NoC_Node.vhd:17' bound to instance 'U0' of component 'NoC_Node' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/synth/NoC_Node_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'NoC_Node' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NoC_Node.vhd:32]
	Parameter current_address bound to: 0 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: output.txt - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 0 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
INFO: [Synth 8-3491] module 'plasma' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:45' bound to instance 'u1_plasma' of component 'plasma' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NoC_Node.vhd:77]
INFO: [Synth 8-638] synthesizing module 'plasma' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:79]
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: output.txt - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 0 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter pipeline_stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'mlite_cpu' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mlite_cpu.vhd:82' bound to instance 'u1_cpu' of component 'mlite_cpu' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:148]
INFO: [Synth 8-638] synthesizing module 'mlite_cpu' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mlite_cpu.vhd:105]
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter pipeline_stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pc_next' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/pc_next.vhd:16' bound to instance 'u1_pc_next' of component 'pc_next' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mlite_cpu.vhd:192]
INFO: [Synth 8-638] synthesizing module 'pc_next' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/pc_next.vhd:29]
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/pc_next.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'pc_next' (9#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/pc_next.vhd:29]
INFO: [Synth 8-3491] module 'mem_ctrl' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mem_ctrl.vhd:17' bound to instance 'u2_mem_ctrl' of component 'mem_ctrl' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mlite_cpu.vhd:204]
INFO: [Synth 8-638] synthesizing module 'mem_ctrl' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mem_ctrl.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mem_ctrl' (10#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mem_ctrl.vhd:40]
INFO: [Synth 8-3491] module 'control' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/control.vhd:31' bound to instance 'u3_control' of component 'control' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mlite_cpu.vhd:227]
INFO: [Synth 8-638] synthesizing module 'control' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/control.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'control' (11#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/control.vhd:52]
	Parameter memory_type bound to: XILINX_16X - type: string 
INFO: [Synth 8-3491] module 'reg_bank' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/reg_bank.vhd:20' bound to instance 'u4_reg_bank' of component 'reg_bank' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mlite_cpu.vhd:247]
INFO: [Synth 8-638] synthesizing module 'reg_bank' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/reg_bank.vhd:42]
	Parameter memory_type bound to: XILINX_16X - type: string 
WARNING: [Synth 8-3848] Net data_out1 in module/entity reg_bank does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/reg_bank.vhd:49]
WARNING: [Synth 8-3848] Net data_out2 in module/entity reg_bank does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/reg_bank.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'reg_bank' (12#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/reg_bank.vhd:42]
INFO: [Synth 8-3491] module 'bus_mux' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/bus_mux.vhd:22' bound to instance 'u5_bus_mux' of component 'bus_mux' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mlite_cpu.vhd:262]
INFO: [Synth 8-638] synthesizing module 'bus_mux' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/bus_mux.vhd:43]
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/bus_mux.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'bus_mux' (13#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/bus_mux.vhd:43]
	Parameter alu_type bound to: DEFAULT - type: string 
INFO: [Synth 8-3491] module 'alu' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/alu.vhd:16' bound to instance 'u6_alu' of component 'alu' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mlite_cpu.vhd:282]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/alu.vhd:24]
	Parameter alu_type bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'alu' (14#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/alu.vhd:24]
	Parameter shifter_type bound to: DEFAULT - type: string 
INFO: [Synth 8-3491] module 'shifter' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/shifter.vhd:17' bound to instance 'u7_shifter' of component 'shifter' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mlite_cpu.vhd:290]
INFO: [Synth 8-638] synthesizing module 'shifter' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/shifter.vhd:25]
	Parameter shifter_type bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'shifter' (15#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/shifter.vhd:25]
	Parameter mult_type bound to: DEFAULT - type: string 
INFO: [Synth 8-3491] module 'mult' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mult.vhd:45' bound to instance 'u8_mult' of component 'mult' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mlite_cpu.vhd:298]
INFO: [Synth 8-638] synthesizing module 'mult' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mult.vhd:55]
	Parameter mult_type bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'mult' (16#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mult.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'mlite_cpu' (17#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/mlite_cpu.vhd:105]
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter stim_file bound to: code.txt - type: string 
INFO: [Synth 8-3491] module 'ram' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/ram_image.vhd:44' bound to instance 'u2_ram' of component 'ram' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:298]
INFO: [Synth 8-638] synthesizing module 'ram' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/ram_image.vhd:56]
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter block_count bound to: 1 - type: integer 
WARNING: [Synth 8-3819] Generic 'stim_file' not present in instantiated entity will be ignored [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:298]
	Parameter INIT bound to: 12'b000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b1010111110101111101011111010111110101111101011111010111110101111101011111010111110101111101011111010111110101111101011111010111100100011000010000000000000001100001001000001010000000000101011000011011100111100001101000011110000110100001111000011011100111100 
	Parameter INIT_01 bound to: 256'b1000111110001111100011111000111110001111100011111000111110001111100011111000111110001111100011111000111110001111100011111000111110001111000000000000110010001100100011000011110000100011101011110000000010101111000000001010111100100011010000001010111110101111 
	Parameter INIT_02 bound to: 256'b1010110010101100101011001010110000000000000000110011011100111100101011000000001110001100101011001000110010101100100011001010110010001100001001000011110001000000000000110100000001000000000000110011010000100011000000111000111100000011100011111000111110001111 
	Parameter INIT_03 bound to: 256'b1010000000100100001111001010110000000011000000000000000000000000001101000000001110001100100011001000110010001100100011001000110010001100100011001000110010001100100011001000110000110100000000111010110010101100101011001010110010101100101011001010110010101100 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000001001000000000000000000001101000011110000000000001001000000000010100000001001000011110000100100000000110011110000000000000001000010010010100000001001000010010000010000000000000001000000101000001100000000000000100100 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000010010000111100000000000000000000110100001111000001000000000000001101000011110000100100000011000011110000000000000011000000000000001100101011111010111110101111001001110010010000000011001111000000000000000100101000000010010000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000001001000011110000000010001101000011110000010000000000000011010000111100000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000011000011110000000000000011001000110000000000 
	Parameter INIT_07 bound to: 256'b0001000000000000001101000011110000100100000011000011110000111100000101000000000000110100001111000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010000001100001111000000000000001100100011000000000000000000 
	Parameter INIT_08 bound to: 256'b0000110000111100001111000001010000000000001101000011110000000010000000000000000000000000000000000000000000000000000000000000000000000000001001000000110000000000000011001000110000000000000000000010011000000000000000000010010000111100000000100011010000111100 
	Parameter INIT_09 bound to: 256'b0001000000000000001101000011110000000010000000000000000000000000000000000000000000000000000000000010010000001100001111000000000000001100100011000000000000000000000000000000000000100100001111000000001000110100001111000001000000000000001101000011110000100100 
	Parameter INIT_0A bound to: 256'b0010010000001100001111000010111000010000001011100000001000000000000000000000000000000000000000000000000000000000000000000000000000100100000011000011110000000000000011001000110000000000000000000000000000000000001001000011110000000000000000000011010000111100 
	Parameter INIT_0B bound to: 256'b0010010000001100001111000011110000010000001011100000001000000000000000000000000000000000000000000000000000000000001001000000110000000000000011001000110000000000000000000010011000000000000000000010010000111100000000100011010000111100001011100001010000101110 
	Parameter INIT_0C bound to: 256'b0010010000111100000000100011010000111100001011100001010000101110000000100000000000000000000000000000000000000000001001000000110000111100000000000000110010001100000000000000000000000000000000000010010000111100000000100011010000111100001011100001010000101110 
	Parameter INIT_0D bound to: 256'b0000110000000000000011001000110000000000000000000010011000000000000000000010010000000010001101000011110000111100000101000010111000000010000000000000000000000000000000000000000000100100000011000011110000000000000011001000110000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0011010000111100000000100001000000000000000000100000110000100100101011111010111100100111001001110000001110001111100011111000111100100100000011000010010000001100000000000000110010001100000000000000000000100100001111000000001000000000000000000000000000100100 
	Parameter INIT_0F bound to: 256'b0010011000001100100100100010010000001100000000000001010000000000001001000001000000000000100100101010111110101111000000001010111100100111000000000000001110101100001111000001000000110000000000001000110000110100001111000011110000010100001100000000000010001100 
	Parameter INIT_10 bound to: 256'b0000000010001111100011000011110000010000000000000000110010101111001001110011000000000011100011000011010000111100001001110000001100000000100011110010010000001100101011110010011100100111000000110000000010001111100011111000111100000000000101000000000010010010 
	Parameter INIT_11 bound to: 256'b0110111001110011000000000111010001100101000000000111010001101110011101000111010001110100011101000111100101100110011110010110011001111001011100110110111001110011011101000110010101110100011011100000000000000000000000000000000000000000000000000010011100000011 
	Parameter INIT_12 bound to: 256'b0000000001101111011101000110010101110100000000000110011000000000011001100111001101101110011100110111010001100101000000000110111001110100011001010110010101110110011101000000000001110100011101000000000001110100011001100110010101100110011001010111001101101110 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100100011101010010000000100000011100110111010000100000011011000010000000000000011010010110110100100000011001000010000000100000011011000010000000111010 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 12'b000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_byte3' to cell 'RAMB16_S9' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/ram_image.vhd:102]
	Parameter INIT bound to: 12'b000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b1011100010101111101011101010110110101100101010111010101010101001101010001010011110100110101001011010010010100011101000101010000110111101000000000000000000000000100001000110000010000101100000001011110100011101101001010000010110000100000001001001110000011100 
	Parameter INIT_01 bound to: 256'b1011100110111000101011111010111010101101101011001010101110101010101010011010100010100111101001101010010110100100101000111010001010100001100001100000000011000110110001000000011010100101101110110000000010111011000000001011101001011010000110101011111110111001 
	Parameter INIT_02 bound to: 256'b1001001110010010100100011001000000000000010000000101101000011010000001101110000010100110000001101010011000000110101001100000011010100110101001010000010110000100111000000000001010011011010000000001101110111101011000001011101101100000101110111011101010111111 
	Parameter INIT_03 bound to: 256'b0100000001000010000000101100010011100000000000000000000010000101101000101110000010011111100111011001110010011110100101111001011010010101100101001001001110010010100100011001000000000010111000001001111110011101100111001001111010010111100101101001010110010100 
	Parameter INIT_04 bound to: 256'b0000001001000011000000110000100100000000101001011010100011000111111001110000011101000000000001011000000001000000010000100000001001000010111000000000001000000100101000011010010111000010011000100110001000000000101001110100000001100010100000110100000000000101 
	Parameter INIT_05 bound to: 256'b0001000000000101000000000110001100000011010000110001000101100011000000110100000001010001010000100000001010000100000000000000010001000000000000001000000000000000101100001011000110111111101111010100001011100000000000100110000010100001100000100100001011000010 
	Parameter INIT_06 bound to: 256'b0000010100000000011000110000001100100010010000100000001001000000010100010100001000000010001000110000001101110000000000110110001000000010010100000000001001010000000000100101000000000010010100000001000010000100000000000000010000000000000000000100010001000011 
	Parameter INIT_07 bound to: 256'b0100000001010001010000100000001010000100000000000000010000000010010000000101000101000010000000100010001000000010010100000000001001010000000000100101000000000010010100000000001001010000000100001000010000000000000001000000000000000000010001000100001100010000 
	Parameter INIT_08 bound to: 256'b0000000000000100000000100100000001010001010000100000001000100010000000100100001100000010010100000000001001000011000000110111000000010000000001000000000000000000000000000100010001000011000000100000001000000101000000000110001100000011001000100100001000000010 
	Parameter INIT_09 bound to: 256'b0100000001010001010000100000001000100010000000100101000000000010010000110000001101110000000100001000010000000000000001000000000000000000010001000100001100010000000001010000000001100011000000110010001001000010000000100100000001010001010000100000001010000100 
	Parameter INIT_0A bound to: 256'b1000010000000000000001000010001001000000001000100010001000000010010100000000001001010000000000100100001100000010010100000001000010000100000000000000010000000000000000000100010001000011000100000000010100000000011000110000001101000011000100010110001100000011 
	Parameter INIT_0B bound to: 256'b1000010000000000000001000000001001000000001000100010001000000010010100000000001001010000000000100101000000010000000001000000000000000000000000000100010001000011000000100000001000000101000000000110001100000011001000100100001000000010001000100100000000100010 
	Parameter INIT_0C bound to: 256'b0110001100000011001000100100001000000010001000100100000000100010001000100000001001010000000000100101000000010000100001000000000000000100000000000000000001000100010000110001000000000101000000000110001100000011001000100100001000000010001000100100000000100010 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000100010001000011000000100000001000000101000000000110001100100010010000100000001000000011010000000010001000100010000000100101000000000010010100000001000010000100000000000000010000000000000000000100010001000011000100000000010100000000 
	Parameter INIT_0E bound to: 256'b0100001000000010000000100000000000010000000000000000000000010000101100001011111110111101101111011110000010110000101100011011111100000100000000000000010000000000000000000000000001000100010000110001000101100011000000110010001000000010010100000001000000000100 
	Parameter INIT_0F bound to: 256'b0001000000000000000001000000010000000000000000000101000100000000000100010100000000000000000000101011000110111111100000001011000010111101000000001110000001000100000000100100000001000010000000000110001001100011000000110000001001000000010000100000000001000010 
	Parameter INIT_10 bound to: 256'b0000000010111111010000100000001001000000000000000000000010111111101111010100001011100000010000100100001000000010101111011110000000000000101111110000010000000000101111111011110110111101111000000000000010110000101100011011111100000000010000000000000000000010 
	Parameter INIT_11 bound to: 256'b0111010001100101000000000110010101101001000000000110010101101001011110010111011101111001011010000000000001101111000000000110100100000000011010010111010001100101011110010110100101111001011010010000000000000000000000000000000000000000000000001011110111100000 
	Parameter INIT_12 bound to: 256'b0000000001101110011101110000000001101000000000000110111100000000011010010110100100000000011001010000000001101001000000000110100101100101011011100110110001100101011101110000000001100101011010000000000001100101011011110110010101101001011001010110100100000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000011100110111010000000000011000010110100000000000011010010110110100000000011011110110100100000000011100100110100000000000011010010110001000100000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 12'b000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_byte2' to cell 'RAMB16_S9' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/ram_image.vhd:180]
	Parameter INIT bound to: 12'b000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000001000000001111111100011000000000000000110000000000000010100000000000001010000000001000101000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000001000000000000000000010000000000000000000001101100000000000110110000000000011111111011100000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001100000000000000110000001100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000001010000000000000000000000000001000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0001000000010000000100000001100001001000111111110010000000000000110011001100110001000000000000000011000000000000000010100000000000001010000000000000000000100001111111111111111100000000000000000000000000000000001100000000000000000000000000000011100000000000 
	Parameter INIT_05 bound to: 256'b0001000010000001001010000000100100000000000000000001001001001011000000000000000000010000110010010011101100001001000000010000000000100000000000011000100000000000000000000000000000000000111111110000101000000000000000000011000011111111000000000000000000010000 
	Parameter INIT_06 bound to: 256'b1000011000101000000010010000000000000000001110110101010100000000000100001110000000000101100010000001101000011000000110000001100000011001000100000001000000010000000100010001000000010000000100000001000100001001000000010000000000000000000000010000000000010000 
	Parameter INIT_07 bound to: 256'b0000000000010000001011000000000100001001000000010000000000000001000000000001000001000010000000001000100000010010000100000001000100010000000100010001000000010000000100000001000100010000000100000000100100000001000000000000000000000001000000000001000000010000 
	Parameter INIT_08 bound to: 256'b0000000100000000010000110000000000010000010000100000000010001000000100010001000000011000000100000001000000010000000100010001100000011001000000000000000100000000000000010000000000010000000100000000000010000101001010000000100100000000000000001100101001101011 
	Parameter INIT_09 bound to: 256'b0000000000010000100001100000000010001000000100010001000000010000000100000001000100011000000110010000100100000001000000000000000000000001000000000001000000010000100001000010100000001001000000000000000011011110010000110000000000010000010000100000000000001001 
	Parameter INIT_0A bound to: 256'b0000100100000001000000000100111000000000000000111000100000010001000100000001000000010000000100000001000000011001000100000001000000001001000000010000000000000000000000010000000000010000000100001000000100101000000010010000000000000000000100010101101000001010 
	Parameter INIT_0B bound to: 256'b0000100100000001000000000001000000000000000000111000100000010001000100000001000100010000000100000001000000010000000000000000000100000000000000010000000000010000000100000000000010000011001010000000100100000000000000000001011111010001000000110000000001001110 
	Parameter INIT_0C bound to: 256'b0000100100000000000000001000010101010001000000000000000000000000100010000001000000010000000100000001000000010001000010010000000100000000000000000000000100000000000100000001000010000001001010000000100100000000000000000100110100010000000000000000000000000011 
	Parameter INIT_0D bound to: 256'b0000000100000000000000010000000000010000000100000000000010000000001010000000100100000000110011001100110000000000000000000000000010001000000100000001000000010000000100000001000000001001000000010000000000000000000000010000000000010000000100001000000100101000 
	Parameter INIT_0E bound to: 256'b0000000000100000100000001111111100010000001000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000010000000000000001000000000000000100000000000100000001000000001001000000001000100000010000000100000001000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000001000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000100000000000000011111111000000000000000000000000001000001111111100000000000000000000000000000000001000000010000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000010000011111111000000000000001000000000111111110000000000000000000000000000000000100000000000000000000000000000000000000000000000000001000000001111111100000000000000000001000000000000000000000000000000000000111111110000000000000000 
	Parameter INIT_11 bound to: 256'b0110010101110110000000000110010101100111000000000110010101101110000000000110010100000000011010010000000001110010000000000110011000000000011110000111100101110110000000000110011100000000011011100000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000001100101011011110000000001110010000000000111010100000000011101100111100000000000011101100000000001100111000000000110111001101110000000000110010100000000011001010000000001100101011010010000000001100101011101010110111001100110011011100111100000000000 
	Parameter INIT_13 bound to: 256'b0000100100001001000010010000100100001001000010010000100100001001000010010000100100001001000010010000100100000000011000010110100000000000011011100110111100000000011011110110100100000000011011100110110000000000011001010111010100000000011011110110100100000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001000000010000000100000001000000010000000100000001000000010010000100100001000000010000000100000001001000010010000100100001001 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 12'b000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_byte1' to cell 'RAMB16_S9' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/ram_image.vhd:258]
	Parameter INIT bound to: 12'b000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0100110001001000010001000100000000111100001110000011010000110000001011000010100000100100001000000001110000011000000101000001000010011000000011100000000011010101000001001111110100101010000000000110000000000000011001000000000001001000000000000011010000000000 
	Parameter INIT_01 bound to: 256'b0101000001001100010010000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000001001000000101000010000001000000000000000000000011000000001001001011100000100000101100011111100000000000101010001010000 
	Parameter INIT_02 bound to: 256'b0000110000001000000001000000000000000000000010000011110000000000010010000000100000001100010001000000100001000000000001000011110000000000011000000000000000000000000010000000000000000000000010000000000101101000000100110110000000010001010111000101100001010100 
	Parameter INIT_03 bound to: 256'b0000100001001000000000000000000000001000000100000001001000011001000000000000100000101100001010000010010000100000000111000001100000010100000100000000110000001000000001000000000000000000000010000010110000101000001001000010000000011100000110000001010000010000 
	Parameter INIT_04 bound to: 256'b0100000000100001100000001100001000010000111111110010000100011001110011011100110000100101000010010010010100001010010110000000000001001000000010000000000000000010111101101111111100000000001101110011000000000010001000010000001100001010000011110010010100000111 
	Parameter INIT_05 bound to: 256'b1000000011000010000100001100110000000000000110010100001010000011000001000001111000101011111111111001101010000000111011110000000000100101111011110010010110010000000100000001010000011000111000000101100000001000000000000010010111110100000000000011000000100011 
	Parameter INIT_06 bound to: 256'b0100001000010000110011000000000000011001100010011110011000100011001010111111111111110101001000110100000000100001100000000010001101000000001000111100000000100001000000000010001110000000001000110100000010000100111011110000000000000000111011110000000000100001 
	Parameter INIT_07 bound to: 256'b0010000100101011111111110011000110011100111011110000000000110001000001010010101100111111000011110010001100000000001000010100000000100011000000000010001110000000001000111000000000100001010000001001000011101111000000000000000011101111000000000010000110000000 
	Parameter INIT_08 bound to: 256'b1110111100000000000110110000100100101011001111110000111100100011110000000010000110000000001000011100000000100011100000000010001101000000001000001101111000000000111011110000000000100001100000000001010010000010000100001100110000000000000110010110101101011111 
	Parameter INIT_09 bound to: 256'b0010000000101011100111110000000100100011100000000010000111000000001000111000000000100011010000001010100011101111000000000000000011101111000000000010000110000000100000100001000011001100000000000001100110000011000110110001011100101011001111110000111110011100 
	Parameter INIT_0A bound to: 256'b1011010011101111000000000010000000000101111010000010001101000000001000011000000000100001100000000010000110000000001000010100000010010000111011110000000000000000111011110000000000100001100000001100001000010000110011000000000000011001010000101100010101111100 
	Parameter INIT_0B bound to: 256'b1011010011101111000000000110001000001000111010000010001100000000001000010000000000100011110000000010000110000000001000001101111000000000111011110000000000100001100000000001010001000010000100001100110000000000000110010101100110110111111010000001111100100000 
	Parameter INIT_0C bound to: 256'b1100110000000000000110010001111111101011000101000001011101100100001000111100000000100001100000000010001101000000110000001110111100000000000000001110111100000000001000011000000010000010000100001100110000000000000110011101001101100010011001000001011111101000 
	Parameter INIT_0D bound to: 256'b1101111000000000111011110000000000100001100000000001010011000010000100001100110000011001110011011100110000000000000101000001010000100011100000000010000111000000001000010100000010010000111011110000000000000000111011110000000000100001100000000100001000010000 
	Parameter INIT_0E bound to: 256'b0010000000000000001000011111110001000000001001011010100000000011000100000001010011101000001000000000100000010000000101000001100000001010110111100000110111011110000000001110111100000000001000011000000011001100000000000010001101000000001000011000000000100000 
	Parameter INIT_0F bound to: 256'b0000000111011110000000000000110111011110000000000000001100000000000010100000110100000000000000000001010000011000001001010001000011100000000000000000100000000000000000001111110000000010000000000000000000100000000000000000000000001000000000100000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000010000000000000000000011111101000000000001001000010000111010000000000100001000000000000010000000000000000110000000100000000000000100000100100111011110000100001110100000100000000010000010010100010000000101000001100000000000111101010000000000000000 
	Parameter INIT_11 bound to: 256'b0110010101100101000000000110111001101000000000000110111001100101000000000110111000000000011100100000000001110100000000000111010000000000011101000000000001100101000000000110100000000000011001010000000000000000000000000000000000000000000000000001100000001000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000001100101000000000111001000000000011001010000000000000000011001010000000001101000000000000110010100000000000000000111011000000000011011000000000001101110011100100000000001101110011100100000000001110100000000000111010000000000 
	Parameter INIT_13 bound to: 256'b0010110000110100001111000100000001001000010100000101100001011100011001000110110001110100011110000111110000000000011011100110111100000000011001000111010100000000011011100110110000000000001000000110110000000000011001000110111000000000011011100110110000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000010101000101100001011100011000000110010001101000011011000001111000111110011100000111011001111100000000100000011000001010000100000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 12'b000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_byte0' to cell 'RAMB16_S9' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/ram_image.vhd:336]
WARNING: [Synth 8-3848] Net block_do[7] in module/entity ram does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/ram_image.vhd:70]
WARNING: [Synth 8-3848] Net block_do[6] in module/entity ram does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/ram_image.vhd:70]
WARNING: [Synth 8-3848] Net block_do[5] in module/entity ram does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/ram_image.vhd:70]
WARNING: [Synth 8-3848] Net block_do[4] in module/entity ram does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/ram_image.vhd:70]
WARNING: [Synth 8-3848] Net block_do[3] in module/entity ram does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/ram_image.vhd:70]
WARNING: [Synth 8-3848] Net block_do[2] in module/entity ram does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/ram_image.vhd:70]
WARNING: [Synth 8-3848] Net block_do[1] in module/entity ram does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/ram_image.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ram' (18#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/ram_image.vhd:56]
	Parameter log_file bound to: output.txt - type: string 
INFO: [Synth 8-3491] module 'uart' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/uart.vhd:21' bound to instance 'u3_uart' of component 'uart' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:309]
INFO: [Synth 8-638] synthesizing module 'uart' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/uart.vhd:35]
	Parameter log_file bound to: output.txt - type: string 
WARNING: [Synth 8-614] signal 'busy_write_sig' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/uart.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'uart' (19#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/uart.vhd:35]
	Parameter current_address bound to: 0 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
INFO: [Synth 8-3491] module 'NI' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:23' bound to instance 'u4_ni' of component 'NI' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:361]
INFO: [Synth 8-638] synthesizing module 'NI' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:54]
	Parameter current_address bound to: 0 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:97]
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:274]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:289]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'NI' (20#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'plasma' (21#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'NoC_Node' (22#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NoC_Node.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'NoC_Node_0' (23#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/synth/NoC_Node_0.vhd:69]
INFO: [Synth 8-3491] module 'NoC_Node_1' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_1/synth/NoC_Node_1.vhd:56' bound to instance 'PE_1' of component 'NoC_Node_1' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based_tb.vhd:179]
INFO: [Synth 8-638] synthesizing module 'NoC_Node_1' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_1/synth/NoC_Node_1.vhd:69]
	Parameter current_address bound to: 1 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
INFO: [Synth 8-3491] module 'NoC_Node' declared at '/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NoC_Node.vhd:17' bound to instance 'U0' of component 'NoC_Node' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_1/synth/NoC_Node_1.vhd:96]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'NoC_Node__parameterized1' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NoC_Node.vhd:32]
	Parameter current_address bound to: 1 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: output.txt - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 1 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'plasma__parameterized1' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:79]
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: output.txt - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 1 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter pipeline_stages bound to: 2 - type: integer 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter stim_file bound to: code.txt - type: string 
	Parameter log_file bound to: output.txt - type: string 
	Parameter current_address bound to: 1 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
INFO: [Synth 8-638] synthesizing module 'NI__parameterized1' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:54]
	Parameter current_address bound to: 1 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:97]
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:274]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:289]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'NI__parameterized1' (23#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'plasma__parameterized1' (23#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'NoC_Node__parameterized1' (23#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NoC_Node.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'NoC_Node_1' (24#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_1/synth/NoC_Node_1.vhd:69]
INFO: [Synth 8-638] synthesizing module 'NoC_Node_2' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_2/synth/NoC_Node_2.vhd:69]
	Parameter current_address bound to: 2 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'NoC_Node__parameterized3' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NoC_Node.vhd:32]
	Parameter current_address bound to: 2 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: output.txt - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 2 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'plasma__parameterized3' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:79]
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: output.txt - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 2 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter pipeline_stages bound to: 2 - type: integer 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter stim_file bound to: code.txt - type: string 
	Parameter log_file bound to: output.txt - type: string 
	Parameter current_address bound to: 2 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
INFO: [Synth 8-638] synthesizing module 'NI__parameterized3' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:54]
	Parameter current_address bound to: 2 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:97]
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:274]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:289]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'NI__parameterized3' (24#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'plasma__parameterized3' (24#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'NoC_Node__parameterized3' (24#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NoC_Node.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'NoC_Node_2' (25#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_2/synth/NoC_Node_2.vhd:69]
INFO: [Synth 8-638] synthesizing module 'NoC_Node_3' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_3/synth/NoC_Node_3.vhd:69]
	Parameter current_address bound to: 3 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'NoC_Node__parameterized5' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NoC_Node.vhd:32]
	Parameter current_address bound to: 3 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: output.txt - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 3 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'plasma__parameterized5' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:79]
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: output.txt - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 3 - type: integer 
	Parameter stim_file bound to: code.txt - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter pipeline_stages bound to: 2 - type: integer 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter stim_file bound to: code.txt - type: string 
	Parameter log_file bound to: output.txt - type: string 
	Parameter current_address bound to: 3 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
INFO: [Synth 8-638] synthesizing module 'NI__parameterized5' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:54]
	Parameter current_address bound to: 3 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:97]
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:274]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:289]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'NI__parameterized5' (25#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'plasma__parameterized5' (25#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'NoC_Node__parameterized5' (25#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NoC_Node.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'NoC_Node_3' (26#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_3/synth/NoC_Node_3.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'tb_network_2x2' (27#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based_tb.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'noc2x2_v1_0_S00_AXI' (28#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/noc2x2_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'noc2x2_v1_0' (29#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/noc2x2_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_noc2x2_v1_0_0_1' (30#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/synth/design_1_noc2x2_v1_0_0_1.vhd:82]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/cad/x_16/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (31#1) [/cad/x_16/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/cad/x_16/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (32#1) [/cad/x_16/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/cad/x_16/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (33#1) [/cad/x_16/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (34#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:318]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (35#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/hdl/design_1.vhd:398]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/hdl/design_1.vhd:80]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' (36#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' (37#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' (38#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' (39#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' (40#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' (41#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' (41#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' (42#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' (43#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' (44#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' (44#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' (44#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' (45#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (46#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' (47#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' (47#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' (47#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' (47#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (48#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' (49#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (49#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' (49#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' (49#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' (49#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' (49#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' (49#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (49#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' (49#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s' (50#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' (51#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (52#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (53#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/hdl/design_1.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (54#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/hdl/design_1.vhd:398]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_50M_0' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/synth/design_1_rst_processing_system7_0_50M_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SRL16' [/cad/x_16/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (55#1) [/cad/x_16/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (56#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (57#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (58#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (59#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (60#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_50M_0' (61#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/synth/design_1_rst_processing_system7_0_50M_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'design_1' (62#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/hdl/design_1.vhd:621]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (63#1) [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:40]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm has unconnected port s_arlen[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm has unconnected port s_arlen[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm has unconnected port s_arlen[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm has unconnected port s_arlen[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm has unconnected port s_arlen[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm has unconnected port s_arlen[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1264.578 ; gain = 376.523 ; free physical = 269 ; free virtual = 5091
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[31] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[30] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[29] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[28] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[27] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[26] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[25] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[24] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[23] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[22] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[21] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[20] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[19] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[18] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[17] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[16] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[15] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[14] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[13] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[12] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[11] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[10] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[9] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[8] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[7] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[6] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[5] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[4] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[3] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[2] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[1] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_N[0] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[31] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[30] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[29] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[28] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[27] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[26] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[25] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[24] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[23] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[22] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[21] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[20] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[19] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[18] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[17] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[16] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[15] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[14] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[13] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[12] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[11] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[10] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[9] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[8] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[7] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[6] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[5] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[4] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[3] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[2] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[1] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:RX_W[0] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:credit_in_N to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:credit_in_W to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:valid_in_N to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_0:valid_in_W to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[31] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[30] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[29] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[28] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[27] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[26] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[25] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[24] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[23] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[22] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[21] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[20] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[19] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[18] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[17] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[16] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[15] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[14] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[13] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[12] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[11] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[10] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[9] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[8] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[7] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[6] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[5] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[4] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[3] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[2] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[1] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin R_1:RX_N[0] to constant 0 [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/network_2x2_NI_credit_based.vhd:136]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1264.578 ; gain = 376.523 ; free physical = 269 ; free virtual = 5088
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  FDR => FDRE: 12 instances
  RAMB16_S9 => RAMB18E1: 16 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1554.891 ; gain = 0.000 ; free physical = 196 ; free virtual = 4969
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1554.891 ; gain = 666.836 ; free physical = 194 ; free virtual = 4967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1554.891 ; gain = 666.836 ; free physical = 194 ; free virtual = 4967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_50M/U0. (constraint file  /home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/noc2x2_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_50M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1554.891 ; gain = 666.836 ; free physical = 194 ; free virtual = 4967
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Req_W_FF_reg' into 'Req_N_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:62]
INFO: [Synth 8-5544] ROM "state_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Req_E_FF_reg' into 'Req_N_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:61]
INFO: [Synth 8-4471] merging register 'Req_E_FF_reg' into 'Req_N_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:61]
INFO: [Synth 8-4471] merging register 'Req_E_FF_reg' into 'Req_N_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:61]
INFO: [Synth 8-4471] merging register 'Req_E_FF_reg' into 'Req_N_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:61]
INFO: [Synth 8-4471] merging register 'Req_E_FF_reg' into 'Req_N_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:61]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_W_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_W_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_W_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_W_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_W_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_E_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_E_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_E_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_E_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_E_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/user.org/noc2x2_v1_0_v1_0/src/LBDR.vhd:63]
INFO: [Synth 8-5546] ROM "is_syscall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_source" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_source" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mult_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_source" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "b_source" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "pc_source" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_source" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "do_add" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "negate_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "negate_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/uart.vhd:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:274]
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_misc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "irq_mask_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:274]
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_misc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "irq_mask_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:274]
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_misc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "irq_mask_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:274]
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_misc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "irq_mask_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
WARNING: [Synth 8-327] inferring latch for variable 'data_read_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:406]
WARNING: [Synth 8-327] inferring latch for variable 'data_read_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:406]
WARNING: [Synth 8-327] inferring latch for variable 'data_read_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:406]
WARNING: [Synth 8-327] inferring latch for variable 'data_read_reg' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/NI.vhd:406]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1554.891 ; gain = 666.836 ; free physical = 188 ; free virtual = 4957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |network_2x2              |           1|     24860|
|2     |tb_network_2x2__GB1      |           1|     24505|
|3     |tb_network_2x2__GB2      |           1|     24506|
|4     |noc2x2_v1_0_S00_AXI__GC0 |           1|       166|
|5     |design_1__GC0            |           1|      2858|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 10    
	   2 Input     10 Bit       Adders := 10    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 26    
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 776   
	   3 Input      1 Bit         XORs := 256   
+---XORs : 
	               31 Bit    Wide XORs := 12    
+---Registers : 
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 153   
	               30 Bit    Registers := 16    
	               18 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 11    
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 34    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 79    
	                3 Bit    Registers := 47    
	                2 Bit    Registers := 39    
	                1 Bit    Registers := 210   
+---RAMs : 
	             512K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 168   
	   4 Input     32 Bit        Muxes := 29    
	   5 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 32    
	   3 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 4     
	   3 Input     18 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 12    
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 56    
	   4 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 21    
	  29 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 4     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 50    
	  10 Input      4 Bit        Muxes := 4     
	  30 Input      4 Bit        Muxes := 12    
	   9 Input      4 Bit        Muxes := 4     
	  29 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 92    
	   2 Input      3 Bit        Muxes := 308   
	   6 Input      3 Bit        Muxes := 20    
	  30 Input      3 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 8     
	  29 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 116   
	   3 Input      2 Bit        Muxes := 44    
	   7 Input      2 Bit        Muxes := 8     
	  29 Input      2 Bit        Muxes := 16    
	  30 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 132   
	   2 Input      1 Bit        Muxes := 493   
	   6 Input      1 Bit        Muxes := 100   
	  30 Input      1 Bit        Muxes := 8     
	  29 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 44    
	   4 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIFO_credit_based__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module LBDR__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module arbiter_in__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_out__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module allocator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module XBAR__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module FIFO_credit_based__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module LBDR__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module arbiter_in__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_out__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module allocator__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module XBAR__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module FIFO_credit_based__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module LBDR__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module arbiter_in__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_out__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module allocator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module XBAR__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module FIFO_credit_based__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module LBDR__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module arbiter_in__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_out__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module allocator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module XBAR__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pc_next__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   3 Input     30 Bit        Muxes := 1     
Module mem_ctrl__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module control__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	  29 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  30 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	  29 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 4     
	  30 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 1     
Module reg_bank__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bus_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module alu__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module shifter__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
Module mult__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 131   
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 2     
Module mlite_cpu__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
Module uart__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module NI__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	               31 Bit    Wide XORs := 3     
+---Registers : 
	               32 Bit    Registers := 10    
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
Module plasma__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NoC_Node__parameterized1 
Detailed RTL Component Info : 
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module pc_next__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   3 Input     30 Bit        Muxes := 1     
Module mem_ctrl__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module control__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	  29 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  30 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	  29 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 4     
	  30 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 1     
Module reg_bank__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bus_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module alu__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module shifter__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
Module mult__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 131   
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 2     
Module mlite_cpu__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
Module uart__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module NI__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	               31 Bit    Wide XORs := 3     
+---Registers : 
	               32 Bit    Registers := 10    
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
Module plasma__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NoC_Node__parameterized3 
Detailed RTL Component Info : 
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module pc_next 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   3 Input     30 Bit        Muxes := 1     
Module mem_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	  29 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  30 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	  29 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 4     
	  30 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 1     
Module reg_bank 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bus_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 131   
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 2     
Module mlite_cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module NI__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	               31 Bit    Wide XORs := 3     
+---Registers : 
	               32 Bit    Registers := 10    
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
Module plasma__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NoC_Node__parameterized5 
Detailed RTL Component Info : 
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module pc_next__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   3 Input     30 Bit        Muxes := 1     
Module mem_ctrl__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module control__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	  29 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  30 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	  29 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 4     
	  30 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 1     
Module reg_bank__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bus_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module alu__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module shifter__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
Module mult__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 131   
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 2     
Module mlite_cpu__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
Module uart__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module NI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	               31 Bit    Wide XORs := 3     
+---Registers : 
	               32 Bit    Registers := 10    
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
Module plasma 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NoC_Node 
Detailed RTL Component Info : 
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module noc2x2_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_8_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_8_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_8_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_8_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_8_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_8_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_8_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_8_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_8_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_8_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_8_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_8_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_8_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_8_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_8_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_8_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1554.891 ; gain = 666.836 ; free physical = 188 ; free virtual = 4957
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'U0/u1_plasma/ram_address_late_reg[31:2]' into 'U0/u1_plasma/u4_ni/old_address_reg[31:2]' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:264]
INFO: [Synth 8-4471] merging register 'U0/u1_plasma/ram_address_late_reg[31:2]' into 'U0/u1_plasma/u4_ni/old_address_reg[31:2]' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:264]
INFO: [Synth 8-4471] merging register 'U0/u1_plasma/ram_address_late_reg[31:2]' into 'U0/u1_plasma/u4_ni/old_address_reg[31:2]' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:264]
INFO: [Synth 8-4471] merging register 'U0/u1_plasma/ram_address_late_reg[31:2]' into 'U0/u1_plasma/u4_ni/old_address_reg[31:2]' [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ip/design_1_noc2x2_v1_0_0_1/NoC_Node_0/src/plasma.vhd:264]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/tsotnep/ownCloud/workspace/vivado/noc_zynq_proj/noc_zynq_proj.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1554.891 ; gain = 666.836 ; free physical = 190 ; free virtual = 4960
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1554.891 ; gain = 666.836 ; free physical = 190 ; free virtual = 4960

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |network_2x2              |           1|     24732|
|2     |tb_network_2x2__GB1      |           1|     28292|
|3     |tb_network_2x2__GB2      |           1|     28293|
|4     |noc2x2_v1_0_S00_AXI__GC0 |           1|       230|
|5     |design_1__GC0            |           1|      2979|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------+-----------+----------------------+--------------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives         | 
+------------+----------------+-----------+----------------------+--------------------+
|NoC_Node_1  | U0/storage_reg | Implied   | 16 K x 32            | RAM256X1S x 2048   | 
|NoC_Node_2  | U0/storage_reg | Implied   | 16 K x 32            | RAM256X1S x 2048   | 
|NoC_Node_3  | U0/storage_reg | Implied   | 16 K x 32            | RAM256X1S x 2048   | 
|NoC_Node_0  | U0/storage_reg | Implied   | 16 K x 32            | RAM256X1S x 2048   | 
+------------+----------------+-----------+----------------------+--------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_2_reg[0]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[0]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_4_reg[0]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_1_reg[0]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_2_reg[0]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[0]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_4_reg[0]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_1_reg[0]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_2_reg[1]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[1]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_4_reg[1]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_1_reg[1]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_2_reg[1]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[1]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_4_reg[1]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_1_reg[1]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_2_reg[2]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[2]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_4_reg[2]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_1_reg[2]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_2_reg[2]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[2]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_4_reg[2]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_1_reg[2]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_2_reg[3]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[3]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_4_reg[3]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_1_reg[3]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_2_reg[3]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[3]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_4_reg[3]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_1_reg[3]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_2_reg[4]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[4]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_4_reg[4]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_1_reg[4]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_2_reg[4]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[4]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_4_reg[4]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_1_reg[4]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_2_reg[5]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[5]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_4_reg[5]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_1_reg[5]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_2_reg[5]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[5]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_4_reg[5]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_1_reg[5]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_2_reg[6]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[6]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_4_reg[6]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_1_reg[6]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_2_reg[6]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[6]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_4_reg[6]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_1_reg[6]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_2_reg[7]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[7]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_4_reg[7]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_1_reg[7]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_2_reg[7]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[7]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_4_reg[7]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_1_reg[7]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_2_reg[8]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[8]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_4_reg[8]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_1_reg[8]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_2_reg[8]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[8]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_4_reg[8]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_1_reg[8]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_2_reg[9]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[9]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_4_reg[9]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_1_reg[9]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_2_reg[9]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[9]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_4_reg[9]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_1_reg[9]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_2_reg[10]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[10]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_4_reg[10]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_1_reg[10]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_2_reg[10]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[10]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_4_reg[10]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_1_reg[10]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_2_reg[11]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[11]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_4_reg[11]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_1_reg[11]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_2_reg[11]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[11]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_4_reg[11]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_1_reg[11]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_E/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_2_reg[12]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[12]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_4_reg[12]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_1_reg[12]' (FDCE) to 'design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC/R_3/FIFO_S/FIFO_MEM_3_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_3/FIFO_S/\FIFO_MEM_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_3/FIFO_E/\FIFO_MEM_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_3/LBDR_W/Req_E_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_3/LBDR_E/Req_E_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_3/FIFO_E/\write_pointer_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_3/FIFO_E/\write_pointer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_3/FIFO_E/\write_pointer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_3/LBDR_S/Req_E_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_3/FIFO_S/\write_pointer_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_3/FIFO_S/\write_pointer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_3/FIFO_S/\write_pointer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_3/LBDR_L/Req_E_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_3/LBDR_N/Req_E_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_2/FIFO_S/\FIFO_MEM_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_2/FIFO_W/\FIFO_MEM_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_2/LBDR_W/Req_W_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_2/FIFO_W/\write_pointer_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_2/FIFO_W/\write_pointer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_2/FIFO_W/\write_pointer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_2/LBDR_E/Req_W_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_2/LBDR_S/Req_W_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_2/FIFO_S/\write_pointer_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_2/FIFO_S/\write_pointer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_2/FIFO_S/\write_pointer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_2/LBDR_L/Req_W_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_2/LBDR_N/Req_W_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_1/FIFO_E/\FIFO_MEM_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_1/FIFO_N/\FIFO_MEM_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_1/LBDR_W/Req_N_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_1/LBDR_E/Req_N_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_1/FIFO_E/\write_pointer_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_1/FIFO_E/\write_pointer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_1/FIFO_E/\write_pointer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_1/LBDR_S/Req_N_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_1/LBDR_L/Req_N_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_1/LBDR_N/Req_N_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_1/FIFO_N/\write_pointer_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_1/FIFO_N/\write_pointer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_1/FIFO_N/\write_pointer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_0/FIFO_W/\FIFO_MEM_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_0/FIFO_N/\FIFO_MEM_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_0/LBDR_W/Req_N_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_0/FIFO_W/\write_pointer_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_0/FIFO_W/\write_pointer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_0/FIFO_W/\write_pointer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_0/LBDR_E/Req_N_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_0/LBDR_S/Req_N_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_0/LBDR_L/Req_N_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_0/LBDR_N/Req_N_FF_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_0/FIFO_N/\write_pointer_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_0/FIFO_N/\write_pointer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_0/FIFO_N/\write_pointer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_3/allocator_unit/\arb_X_W/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_2/allocator_unit/\arb_X_E/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_1/allocator_unit/\arb_X_W/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/\U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/NoC /R_0/allocator_unit/\arb_X_E/state_reg[1] )
WARNING: [Synth 8-3332] Sequential element (read_pointer_reg[3]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (read_pointer_reg[2]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (read_pointer_reg[1]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (read_pointer_reg[0]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (write_pointer_reg[3]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (write_pointer_reg[1]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (write_pointer_reg[0]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (credit_out_reg) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[31]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[0]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[0]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[0]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[0]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[1]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[1]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[1]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[1]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[2]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[2]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[2]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[2]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[3]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[3]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[3]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[3]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[4]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[4]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[4]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[4]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[5]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[5]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[5]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[5]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[6]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[6]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[6]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[6]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[7]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[7]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[7]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[7]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[8]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[8]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[8]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[8]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[9]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[9]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[9]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[9]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[10]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[10]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[10]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[10]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[11]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[11]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[11]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[11]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[12]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[12]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[12]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[12]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[13]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[13]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[13]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[13]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[14]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[14]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[14]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[14]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[15]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[15]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[15]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[15]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[16]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[16]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[16]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[16]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[17]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[17]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[17]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[17]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[18]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[18]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[18]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[18]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[19]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[19]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[19]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[19]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[20]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[20]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[20]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[20]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[21]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[21]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[21]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_1_reg[21]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_2_reg[22]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_3_reg[22]) is unused and will be removed from module FIFO_credit_based__16.
WARNING: [Synth 8-3332] Sequential element (FIFO_MEM_4_reg[22]) is unused and will be removed from module FIFO_credit_based__16.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/u4_ni/flag_register_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/irq_mask_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/gpio0_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/u4_ni/storage_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/u4_ni/storage_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/u4_ni/storage_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_1/\U0/u1_plasma/u4_ni/storage_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_2/\U0/u1_plasma/u4_ni/flag_register_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_2/\U0/u1_plasma/gpio0_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_2/\U0/u1_plasma/gpio0_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_2/\U0/u1_plasma/gpio0_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_2/\U0/u1_plasma/gpio0_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/noc2x2_v1_0_0/tb_network_2x2_insti_0/PE_2/\U0/u1_plasma/gpio0_reg_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 1728.266 ; gain = 840.211 ; free physical = 194 ; free virtual = 4789
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 1728.266 ; gain = 840.211 ; free physical = 194 ; free virtual = 4789

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |network_2x2              |           1|      7921|
|2     |tb_network_2x2__GB1      |           1|     26258|
|3     |tb_network_2x2__GB2      |           1|     26346|
|4     |noc2x2_v1_0_S00_AXI__GC0 |           1|       220|
|5     |design_1__GC0            |           1|      1985|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:06 . Memory (MB): peak = 1967.617 ; gain = 1079.562 ; free physical = 215 ; free virtual = 4602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:16 . Memory (MB): peak = 2081.344 ; gain = 1193.289 ; free physical = 227 ; free virtual = 4539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |network_2x2              |           1|      7921|
|2     |tb_network_2x2__GB1      |           1|     26258|
|3     |tb_network_2x2__GB2      |           1|     26346|
|4     |noc2x2_v1_0_S00_AXI__GC0 |           1|       220|
|5     |design_1__GC0            |           1|      1985|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 2147.352 ; gain = 1259.297 ; free physical = 178 ; free virtual = 4481
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 2147.352 ; gain = 1259.297 ; free physical = 178 ; free virtual = 4481

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 2147.352 ; gain = 1259.297 ; free physical = 178 ; free virtual = 4481
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:30 ; elapsed = 00:02:34 . Memory (MB): peak = 2147.352 ; gain = 1259.297 ; free physical = 176 ; free virtual = 4480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:30 ; elapsed = 00:02:34 . Memory (MB): peak = 2147.352 ; gain = 1259.297 ; free physical = 176 ; free virtual = 4480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:33 ; elapsed = 00:02:36 . Memory (MB): peak = 2147.352 ; gain = 1259.297 ; free physical = 177 ; free virtual = 4480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:33 ; elapsed = 00:02:36 . Memory (MB): peak = 2147.352 ; gain = 1259.297 ; free physical = 177 ; free virtual = 4480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 2147.352 ; gain = 1259.297 ; free physical = 177 ; free virtual = 4481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 2147.352 ; gain = 1259.297 ; free physical = 177 ; free virtual = 4481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     5|
|3     |CARRY4    |    42|
|4     |LUT1      |   188|
|5     |LUT2      |   670|
|6     |LUT3      |   631|
|7     |LUT4      |  1271|
|8     |LUT5      |  2140|
|9     |LUT6      |  6950|
|10    |MUXF7     |  1196|
|11    |MUXF8     |   508|
|12    |PS7       |     1|
|13    |RAM256X1S |  1024|
|14    |RAMB16_S9 |    16|
|15    |SRL16     |     1|
|16    |SRL16E    |    22|
|17    |SRLC32E   |    47|
|18    |FDCE      |  4182|
|19    |FDPE      |   104|
|20    |FDR       |     8|
|21    |FDRE      |   631|
|22    |FDSE      |    55|
|23    |LD        |   128|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                           |Module                                                        |Cells |
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                |                                                              | 19950|
|2     |  design_1_i                                       |design_1                                                      | 19950|
|3     |    noc2x2_v1_0_0                                  |design_1_noc2x2_v1_0_0_1                                      | 18451|
|4     |      U0                                           |noc2x2_v1_0                                                   | 18451|
|5     |        noc2x2_v1_0_S00_AXI_inst                   |noc2x2_v1_0_S00_AXI                                           | 18451|
|6     |          tb_network_2x2_inst                      |tb_network_2x2                                                | 18404|
|7     |            PE_1                                   |NoC_Node_1                                                    |  3758|
|8     |              U0                                   |NoC_Node__parameterized1                                      |  3757|
|9     |                u1_plasma                          |plasma__parameterized1                                        |  3501|
|10    |                  u1_cpu                           |mlite_cpu_70                                                  |  2876|
|11    |                    u1_pc_next                     |pc_next_73                                                    |   128|
|12    |                    u2_mem_ctrl                    |mem_ctrl_74                                                   |  2378|
|13    |                    u4_reg_bank                    |reg_bank_75                                                   |     1|
|14    |                    u5_bus_mux                     |bus_mux_76                                                    |     1|
|15    |                    u8_mult                        |mult_77                                                       |   358|
|16    |                  u2_ram                           |ram_71                                                        |     8|
|17    |                  u3_uart                          |uart_72                                                       |   146|
|18    |                  u4_ni                            |NI__parameterized1                                            |   400|
|19    |            PE_2                                   |NoC_Node_2                                                    |  3792|
|20    |              U0                                   |NoC_Node__parameterized3                                      |  3791|
|21    |                u1_plasma                          |plasma__parameterized3                                        |  3535|
|22    |                  u1_cpu                           |mlite_cpu_62                                                  |  2883|
|23    |                    u1_pc_next                     |pc_next_65                                                    |   129|
|24    |                    u2_mem_ctrl                    |mem_ctrl_66                                                   |  2387|
|25    |                    u4_reg_bank                    |reg_bank_67                                                   |     1|
|26    |                    u5_bus_mux                     |bus_mux_68                                                    |     1|
|27    |                    u8_mult                        |mult_69                                                       |   355|
|28    |                  u2_ram                           |ram_63                                                        |    38|
|29    |                  u3_uart                          |uart_64                                                       |   142|
|30    |                  u4_ni                            |NI__parameterized3                                            |   397|
|31    |            PE_3                                   |NoC_Node_3                                                    |  3792|
|32    |              U0                                   |NoC_Node__parameterized5                                      |  3791|
|33    |                u1_plasma                          |plasma__parameterized5                                        |  3535|
|34    |                  u1_cpu                           |mlite_cpu_54                                                  |  2883|
|35    |                    u1_pc_next                     |pc_next_57                                                    |   129|
|36    |                    u2_mem_ctrl                    |mem_ctrl_58                                                   |  2387|
|37    |                    u4_reg_bank                    |reg_bank_59                                                   |     1|
|38    |                    u5_bus_mux                     |bus_mux_60                                                    |     1|
|39    |                    u8_mult                        |mult_61                                                       |   355|
|40    |                  u2_ram                           |ram_55                                                        |    38|
|41    |                  u3_uart                          |uart_56                                                       |   142|
|42    |                  u4_ni                            |NI__parameterized5                                            |   397|
|43    |            PE_0                                   |NoC_Node_0                                                    |  3791|
|44    |              U0                                   |NoC_Node                                                      |  3790|
|45    |                u1_plasma                          |plasma                                                        |  3534|
|46    |                  u1_cpu                           |mlite_cpu                                                     |  2883|
|47    |                    u1_pc_next                     |pc_next                                                       |   129|
|48    |                    u2_mem_ctrl                    |mem_ctrl                                                      |  2387|
|49    |                    u4_reg_bank                    |reg_bank                                                      |     1|
|50    |                    u5_bus_mux                     |bus_mux                                                       |     1|
|51    |                    u8_mult                        |mult                                                          |   355|
|52    |                  u2_ram                           |ram                                                           |    37|
|53    |                  u3_uart                          |uart                                                          |   142|
|54    |                  u4_ni                            |NI                                                            |   397|
|55    |            NoC__38                                |network_2x2                                                   |  3232|
|56    |              R_0                                  |router_credit_based                                           |   797|
|57    |                FIFO_E                             |FIFO_credit_based_39                                          |   214|
|58    |                FIFO_L                             |FIFO_credit_based_40                                          |   214|
|59    |                FIFO_S                             |FIFO_credit_based_41                                          |   215|
|60    |                LBDR_E                             |LBDR                                                          |     4|
|61    |                LBDR_L                             |LBDR_42                                                       |     3|
|62    |                LBDR_S                             |LBDR_43                                                       |     2|
|63    |                allocator_unit                     |allocator_47                                                  |    49|
|64    |                  arb_E_X                          |arbiter_in_48                                                 |     6|
|65    |                  arb_L_X                          |arbiter_in_49                                                 |     7|
|66    |                  arb_S_X                          |arbiter_in_50                                                 |     8|
|67    |                  arb_X_E                          |arbiter_out_51                                                |     5|
|68    |                  arb_X_L                          |arbiter_out_52                                                |     7|
|69    |                  arb_X_S                          |arbiter_out_53                                                |     7|
|70    |                XBAR_E                             |XBAR_44                                                       |    32|
|71    |                XBAR_L                             |XBAR_45                                                       |    32|
|72    |                XBAR_S                             |XBAR_46                                                       |    32|
|73    |              R_1                                  |router_credit_based__parameterized1                           |   805|
|74    |                FIFO_L                             |FIFO_credit_based_26                                          |   213|
|75    |                FIFO_S                             |FIFO_credit_based_27                                          |   215|
|76    |                FIFO_W                             |FIFO_credit_based_28                                          |   214|
|77    |                LBDR_L                             |LBDR__parameterized13                                         |     2|
|78    |                LBDR_S                             |LBDR__parameterized11                                         |     5|
|79    |                LBDR_W                             |LBDR__parameterized9                                          |     4|
|80    |                allocator_unit                     |allocator_32                                                  |    56|
|81    |                  arb_L_X                          |arbiter_in_33                                                 |    15|
|82    |                  arb_S_X                          |arbiter_in_34                                                 |     1|
|83    |                  arb_W_X                          |arbiter_in_35                                                 |    13|
|84    |                  arb_X_L                          |arbiter_out_36                                                |     6|
|85    |                  arb_X_S                          |arbiter_out_37                                                |     7|
|86    |                  arb_X_W                          |arbiter_out_38                                                |     5|
|87    |                XBAR_L                             |XBAR_29                                                       |    32|
|88    |                XBAR_S                             |XBAR_30                                                       |    32|
|89    |                XBAR_W                             |XBAR_31                                                       |    32|
|90    |              R_2                                  |router_credit_based__parameterized3                           |   800|
|91    |                XBAR_E                             |XBAR_16                                                       |    32|
|92    |                XBAR_L                             |XBAR_17                                                       |    32|
|93    |                FIFO_E                             |FIFO_credit_based_13                                          |   214|
|94    |                FIFO_L                             |FIFO_credit_based_14                                          |   214|
|95    |                FIFO_N                             |FIFO_credit_based_15                                          |   214|
|96    |                LBDR_E                             |LBDR__parameterized17                                         |     4|
|97    |                LBDR_L                             |LBDR__parameterized23                                         |     3|
|98    |                LBDR_N                             |LBDR__parameterized15                                         |     2|
|99    |                XBAR_N                             |XBAR_18                                                       |    32|
|100   |                allocator_unit                     |allocator_19                                                  |    53|
|101   |                  arb_E_X                          |arbiter_in_20                                                 |    10|
|102   |                  arb_L_X                          |arbiter_in_21                                                 |     8|
|103   |                  arb_N_X                          |arbiter_in_22                                                 |    11|
|104   |                  arb_X_E                          |arbiter_out_23                                                |     6|
|105   |                  arb_X_L                          |arbiter_out_24                                                |     3|
|106   |                  arb_X_N                          |arbiter_out_25                                                |     7|
|107   |              R_3                                  |router_credit_based__parameterized5                           |   830|
|108   |                XBAR_L                             |XBAR                                                          |    32|
|109   |                XBAR_W                             |XBAR_8                                                        |    32|
|110   |                FIFO_L                             |FIFO_credit_based                                             |   213|
|111   |                FIFO_N                             |FIFO_credit_based_5                                           |   216|
|112   |                FIFO_W                             |FIFO_credit_based_6                                           |   248|
|113   |                LBDR_L                             |LBDR__parameterized33                                         |     4|
|114   |                LBDR_N                             |LBDR__parameterized25                                         |     4|
|115   |                LBDR_W                             |LBDR__parameterized29                                         |     5|
|116   |                XBAR_N                             |XBAR_7                                                        |    32|
|117   |                allocator_unit                     |allocator                                                     |    44|
|118   |                  arb_L_X                          |arbiter_in                                                    |    11|
|119   |                  arb_N_X                          |arbiter_in_9                                                  |     2|
|120   |                  arb_W_X                          |arbiter_in_10                                                 |     4|
|121   |                  arb_X_L                          |arbiter_out                                                   |     4|
|122   |                  arb_X_N                          |arbiter_out_11                                                |     7|
|123   |                  arb_X_W                          |arbiter_out_12                                                |     7|
|124   |    processing_system7_0                           |design_1_processing_system7_0_0                               |   244|
|125   |      inst                                         |processing_system7_v5_5_processing_system7                    |   244|
|126   |    processing_system7_0_axi_periph                |design_1_processing_system7_0_axi_periph_0                    |  1189|
|127   |      s00_couplers                                 |s00_couplers_imp_1CFO1MB                                      |  1189|
|128   |        auto_pc                                    |design_1_auto_pc_0                                            |  1189|
|129   |          inst                                     |axi_protocol_converter_v2_1_8_axi_protocol_converter          |  1189|
|130   |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_8_b2s                             |  1189|
|131   |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_8_b2s_ar_channel                  |   181|
|132   |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm                  |    27|
|133   |                cmd_translator_0                   |axi_protocol_converter_v2_1_8_b2s_cmd_translator_2            |   142|
|134   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_8_b2s_incr_cmd_3                  |    48|
|135   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_8_b2s_wrap_cmd_4                  |    89|
|136   |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_8_b2s_r_channel                   |   121|
|137   |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1 |    70|
|138   |                transaction_fifo_0                 |axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2 |    37|
|139   |              SI_REG                               |axi_register_slice_v2_1_8_axi_register_slice                  |   627|
|140   |                ar_pipe                            |axi_register_slice_v2_1_8_axic_register_slice                 |   217|
|141   |                aw_pipe                            |axi_register_slice_v2_1_8_axic_register_slice_1               |   216|
|142   |                b_pipe                             |axi_register_slice_v2_1_8_axic_register_slice__parameterized1 |    48|
|143   |                r_pipe                             |axi_register_slice_v2_1_8_axic_register_slice__parameterized2 |   146|
|144   |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_8_b2s_aw_channel                  |   188|
|145   |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm                  |    34|
|146   |                cmd_translator_0                   |axi_protocol_converter_v2_1_8_b2s_cmd_translator              |   138|
|147   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_8_b2s_incr_cmd                    |    46|
|148   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_8_b2s_wrap_cmd                    |    88|
|149   |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_8_b2s_b_channel                   |    70|
|150   |                bid_fifo_0                         |axi_protocol_converter_v2_1_8_b2s_simple_fifo                 |    38|
|151   |                bresp_fifo_0                       |axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0 |     8|
|152   |    rst_processing_system7_0_50M                   |design_1_rst_processing_system7_0_50M_0                       |    66|
|153   |      U0                                           |proc_sys_reset                                                |    66|
|154   |        EXT_LPF                                    |lpf                                                           |    23|
|155   |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                      |     6|
|156   |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                    |     6|
|157   |        SEQ                                        |sequence_psr                                                  |    38|
|158   |          SEQ_COUNTER                              |upcnt_n                                                       |    13|
+------+---------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 2147.352 ; gain = 1259.297 ; free physical = 177 ; free virtual = 4481
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1542 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:23 ; elapsed = 00:02:25 . Memory (MB): peak = 2147.352 ; gain = 846.895 ; free physical = 177 ; free virtual = 4481
Synthesis Optimization Complete : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 2147.359 ; gain = 1259.305 ; free physical = 178 ; free virtual = 4482
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1177 instances were transformed.
  FDR => FDRE: 8 instances
  LD => LDCE: 128 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1024 instances
  RAMB16_S9 => RAMB18E1: 16 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
669 Infos, 400 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:35 ; elapsed = 00:02:37 . Memory (MB): peak = 2147.359 ; gain = 1149.801 ; free physical = 179 ; free virtual = 4483
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2179.367 ; gain = 0.000 ; free physical = 209 ; free virtual = 4499
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 15:38:58 2016...
