// Seed: 1032430138
module module_0 (
    output uwire id_0,
    output tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    output uwire id_4,
    output tri1 id_5,
    output supply0 id_6
);
  parameter id_8 = 1 < -1;
  assign id_5 = -1;
  parameter id_9 = -1;
  assign id_4 = 1'b0;
  assign id_1 = 1;
  wire id_10;
  assign id_4 = -1'b0;
  parameter id_11 = id_8;
  assign id_1 = id_8 ? 1 : id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output supply0 id_2,
    input tri0 id_3,
    output wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    output tri1 id_7,
    input wire id_8,
    output wor id_9
);
  real id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_8,
      id_7,
      id_2,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
