// Seed: 1753998040
module module_0 (
    input supply1 id_0,
    output wire id_1,
    input tri0 id_2,
    output wire id_3,
    input wor id_4,
    output supply1 id_5,
    input tri id_6,
    input wand id_7,
    output tri1 id_8,
    output tri id_9
);
  wire id_11;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17 = id_4 == 1'b0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output tri id_2
);
  wire id_4;
  module_0(
      id_1, id_2, id_0, id_2, id_1, id_2, id_1, id_1, id_2, id_2
  );
  wire id_5;
  nor (id_2, id_4, id_1);
  uwire id_6 = 1;
endmodule
