// Seed: 290949397
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5, id_6, id_7, id_8;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri id_5,
    id_9,
    input wand id_6,
    inout supply0 id_7
);
  assign id_7 = 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  not primCall (id_1, id_3);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  id_4(
      1, id_1
  );
endmodule
