#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000029eb89e6cf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000029eb8a2b470_0 .net "PC", 31 0, v0000029eb8a24a40_0;  1 drivers
v0000029eb8a2b830_0 .var "clk", 0 0;
v0000029eb8a2b8d0_0 .net "clkout", 0 0, L_0000029eb8a2cb70;  1 drivers
v0000029eb8a2ba10_0 .net "cycles_consumed", 31 0, v0000029eb8a2a250_0;  1 drivers
v0000029eb8a2a070_0 .var "rst", 0 0;
S_0000029eb89e7010 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000029eb89e6cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000029eb89ff3d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000029eb89ff408 .param/l "add" 0 4 5, C4<100000>;
P_0000029eb89ff440 .param/l "addi" 0 4 8, C4<001000>;
P_0000029eb89ff478 .param/l "addu" 0 4 5, C4<100001>;
P_0000029eb89ff4b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000029eb89ff4e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000029eb89ff520 .param/l "beq" 0 4 10, C4<000100>;
P_0000029eb89ff558 .param/l "bne" 0 4 10, C4<000101>;
P_0000029eb89ff590 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029eb89ff5c8 .param/l "j" 0 4 12, C4<000010>;
P_0000029eb89ff600 .param/l "jal" 0 4 12, C4<000011>;
P_0000029eb89ff638 .param/l "jr" 0 4 6, C4<001000>;
P_0000029eb89ff670 .param/l "lw" 0 4 8, C4<100011>;
P_0000029eb89ff6a8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029eb89ff6e0 .param/l "or_" 0 4 5, C4<100101>;
P_0000029eb89ff718 .param/l "ori" 0 4 8, C4<001101>;
P_0000029eb89ff750 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029eb89ff788 .param/l "sll" 0 4 6, C4<000000>;
P_0000029eb89ff7c0 .param/l "slt" 0 4 5, C4<101010>;
P_0000029eb89ff7f8 .param/l "slti" 0 4 8, C4<101010>;
P_0000029eb89ff830 .param/l "srl" 0 4 6, C4<000010>;
P_0000029eb89ff868 .param/l "sub" 0 4 5, C4<100010>;
P_0000029eb89ff8a0 .param/l "subu" 0 4 5, C4<100011>;
P_0000029eb89ff8d8 .param/l "sw" 0 4 8, C4<101011>;
P_0000029eb89ff910 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029eb89ff948 .param/l "xori" 0 4 8, C4<001110>;
L_0000029eb8a2c8d0 .functor NOT 1, v0000029eb8a2a070_0, C4<0>, C4<0>, C4<0>;
L_0000029eb8a2c1d0 .functor NOT 1, v0000029eb8a2a070_0, C4<0>, C4<0>, C4<0>;
L_0000029eb8a2c240 .functor NOT 1, v0000029eb8a2a070_0, C4<0>, C4<0>, C4<0>;
L_0000029eb8a2cc50 .functor NOT 1, v0000029eb8a2a070_0, C4<0>, C4<0>, C4<0>;
L_0000029eb8a2c780 .functor NOT 1, v0000029eb8a2a070_0, C4<0>, C4<0>, C4<0>;
L_0000029eb8a2c630 .functor NOT 1, v0000029eb8a2a070_0, C4<0>, C4<0>, C4<0>;
L_0000029eb8a2c7f0 .functor NOT 1, v0000029eb8a2a070_0, C4<0>, C4<0>, C4<0>;
L_0000029eb8a2ca90 .functor NOT 1, v0000029eb8a2a070_0, C4<0>, C4<0>, C4<0>;
L_0000029eb8a2cb70 .functor OR 1, v0000029eb8a2b830_0, v0000029eb89f28b0_0, C4<0>, C4<0>;
L_0000029eb8a2ca20 .functor OR 1, L_0000029eb8b1f880, L_0000029eb8b1e980, C4<0>, C4<0>;
L_0000029eb8a2c2b0 .functor AND 1, L_0000029eb8b1e020, L_0000029eb8b1e700, C4<1>, C4<1>;
L_0000029eb8a2ccc0 .functor NOT 1, v0000029eb8a2a070_0, C4<0>, C4<0>, C4<0>;
L_0000029eb8a2c5c0 .functor OR 1, L_0000029eb8b1e5c0, L_0000029eb8b1f4c0, C4<0>, C4<0>;
L_0000029eb8a2c320 .functor OR 1, L_0000029eb8a2c5c0, L_0000029eb8b1f600, C4<0>, C4<0>;
L_0000029eb8a2c4e0 .functor OR 1, L_0000029eb8b1f240, L_0000029eb8b302c0, C4<0>, C4<0>;
L_0000029eb8a2c710 .functor AND 1, L_0000029eb8b1f1a0, L_0000029eb8a2c4e0, C4<1>, C4<1>;
L_0000029eb8a2c860 .functor OR 1, L_0000029eb8b31a80, L_0000029eb8b30860, C4<0>, C4<0>;
L_0000029eb8a2c160 .functor AND 1, L_0000029eb8b30720, L_0000029eb8a2c860, C4<1>, C4<1>;
L_0000029eb8a2c6a0 .functor NOT 1, L_0000029eb8a2cb70, C4<0>, C4<0>, C4<0>;
v0000029eb8a25260_0 .net "ALUOp", 3 0, v0000029eb89f38f0_0;  1 drivers
v0000029eb8a25300_0 .net "ALUResult", 31 0, v0000029eb8a24f40_0;  1 drivers
v0000029eb8a254e0_0 .net "ALUSrc", 0 0, v0000029eb89f3d50_0;  1 drivers
v0000029eb8a26c30_0 .net "ALUin2", 31 0, L_0000029eb8b30a40;  1 drivers
v0000029eb8a265f0_0 .net "MemReadEn", 0 0, v0000029eb89f33f0_0;  1 drivers
v0000029eb8a262d0_0 .net "MemWriteEn", 0 0, v0000029eb89f42f0_0;  1 drivers
v0000029eb8a27090_0 .net "MemtoReg", 0 0, v0000029eb89f3df0_0;  1 drivers
v0000029eb8a26370_0 .net "PC", 31 0, v0000029eb8a24a40_0;  alias, 1 drivers
v0000029eb8a271d0_0 .net "PCPlus1", 31 0, L_0000029eb8b1f7e0;  1 drivers
v0000029eb8a27e50_0 .net "PCsrc", 0 0, v0000029eb8a24900_0;  1 drivers
v0000029eb8a27630_0 .net "RegDst", 0 0, v0000029eb89f3530_0;  1 drivers
v0000029eb8a26870_0 .net "RegWriteEn", 0 0, v0000029eb89f35d0_0;  1 drivers
v0000029eb8a26910_0 .net "WriteRegister", 4 0, L_0000029eb8b1e3e0;  1 drivers
v0000029eb8a27810_0 .net *"_ivl_0", 0 0, L_0000029eb8a2c8d0;  1 drivers
L_0000029eb8ad1ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a269b0_0 .net/2u *"_ivl_10", 4 0, L_0000029eb8ad1ec0;  1 drivers
L_0000029eb8ad22b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a278b0_0 .net *"_ivl_101", 15 0, L_0000029eb8ad22b0;  1 drivers
v0000029eb8a279f0_0 .net *"_ivl_102", 31 0, L_0000029eb8b1fba0;  1 drivers
L_0000029eb8ad22f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a27450_0 .net *"_ivl_105", 25 0, L_0000029eb8ad22f8;  1 drivers
L_0000029eb8ad2340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a27130_0 .net/2u *"_ivl_106", 31 0, L_0000029eb8ad2340;  1 drivers
v0000029eb8a26e10_0 .net *"_ivl_108", 0 0, L_0000029eb8b1e020;  1 drivers
L_0000029eb8ad2388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a26a50_0 .net/2u *"_ivl_110", 5 0, L_0000029eb8ad2388;  1 drivers
v0000029eb8a260f0_0 .net *"_ivl_112", 0 0, L_0000029eb8b1e700;  1 drivers
v0000029eb8a26190_0 .net *"_ivl_115", 0 0, L_0000029eb8a2c2b0;  1 drivers
v0000029eb8a26af0_0 .net *"_ivl_116", 47 0, L_0000029eb8b1ede0;  1 drivers
L_0000029eb8ad23d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a27950_0 .net *"_ivl_119", 15 0, L_0000029eb8ad23d0;  1 drivers
L_0000029eb8ad1f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029eb8a26b90_0 .net/2u *"_ivl_12", 5 0, L_0000029eb8ad1f08;  1 drivers
v0000029eb8a267d0_0 .net *"_ivl_120", 47 0, L_0000029eb8b1e0c0;  1 drivers
L_0000029eb8ad2418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a26cd0_0 .net *"_ivl_123", 15 0, L_0000029eb8ad2418;  1 drivers
v0000029eb8a26d70_0 .net *"_ivl_125", 0 0, L_0000029eb8b1f560;  1 drivers
v0000029eb8a27270_0 .net *"_ivl_126", 31 0, L_0000029eb8b1fa60;  1 drivers
v0000029eb8a27db0_0 .net *"_ivl_128", 47 0, L_0000029eb8b1fd80;  1 drivers
v0000029eb8a26eb0_0 .net *"_ivl_130", 47 0, L_0000029eb8b1e840;  1 drivers
v0000029eb8a26f50_0 .net *"_ivl_132", 47 0, L_0000029eb8b1e340;  1 drivers
v0000029eb8a27ef0_0 .net *"_ivl_134", 47 0, L_0000029eb8b1ee80;  1 drivers
v0000029eb8a26ff0_0 .net *"_ivl_14", 0 0, L_0000029eb8a2b290;  1 drivers
v0000029eb8a276d0_0 .net *"_ivl_140", 0 0, L_0000029eb8a2ccc0;  1 drivers
L_0000029eb8ad24a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a27310_0 .net/2u *"_ivl_142", 31 0, L_0000029eb8ad24a8;  1 drivers
L_0000029eb8ad2580 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000029eb8a26230_0 .net/2u *"_ivl_146", 5 0, L_0000029eb8ad2580;  1 drivers
v0000029eb8a26690_0 .net *"_ivl_148", 0 0, L_0000029eb8b1e5c0;  1 drivers
L_0000029eb8ad25c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000029eb8a27590_0 .net/2u *"_ivl_150", 5 0, L_0000029eb8ad25c8;  1 drivers
v0000029eb8a273b0_0 .net *"_ivl_152", 0 0, L_0000029eb8b1f4c0;  1 drivers
v0000029eb8a26050_0 .net *"_ivl_155", 0 0, L_0000029eb8a2c5c0;  1 drivers
L_0000029eb8ad2610 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000029eb8a274f0_0 .net/2u *"_ivl_156", 5 0, L_0000029eb8ad2610;  1 drivers
v0000029eb8a27770_0 .net *"_ivl_158", 0 0, L_0000029eb8b1f600;  1 drivers
L_0000029eb8ad1f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000029eb8a26410_0 .net/2u *"_ivl_16", 4 0, L_0000029eb8ad1f50;  1 drivers
v0000029eb8a264b0_0 .net *"_ivl_161", 0 0, L_0000029eb8a2c320;  1 drivers
L_0000029eb8ad2658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a26730_0 .net/2u *"_ivl_162", 15 0, L_0000029eb8ad2658;  1 drivers
v0000029eb8a27d10_0 .net *"_ivl_164", 31 0, L_0000029eb8b1e8e0;  1 drivers
v0000029eb8a26550_0 .net *"_ivl_167", 0 0, L_0000029eb8b1ea20;  1 drivers
v0000029eb8a27a90_0 .net *"_ivl_168", 15 0, L_0000029eb8b1eac0;  1 drivers
v0000029eb8a27b30_0 .net *"_ivl_170", 31 0, L_0000029eb8b1f060;  1 drivers
v0000029eb8a27bd0_0 .net *"_ivl_174", 31 0, L_0000029eb8b1ec00;  1 drivers
L_0000029eb8ad26a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a27c70_0 .net *"_ivl_177", 25 0, L_0000029eb8ad26a0;  1 drivers
L_0000029eb8ad26e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a281a0_0 .net/2u *"_ivl_178", 31 0, L_0000029eb8ad26e8;  1 drivers
v0000029eb8a28e20_0 .net *"_ivl_180", 0 0, L_0000029eb8b1f1a0;  1 drivers
L_0000029eb8ad2730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a29000_0 .net/2u *"_ivl_182", 5 0, L_0000029eb8ad2730;  1 drivers
v0000029eb8a286a0_0 .net *"_ivl_184", 0 0, L_0000029eb8b1f240;  1 drivers
L_0000029eb8ad2778 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029eb8a29a00_0 .net/2u *"_ivl_186", 5 0, L_0000029eb8ad2778;  1 drivers
v0000029eb8a28600_0 .net *"_ivl_188", 0 0, L_0000029eb8b302c0;  1 drivers
v0000029eb8a29aa0_0 .net *"_ivl_19", 4 0, L_0000029eb8a2b330;  1 drivers
v0000029eb8a290a0_0 .net *"_ivl_191", 0 0, L_0000029eb8a2c4e0;  1 drivers
v0000029eb8a28380_0 .net *"_ivl_193", 0 0, L_0000029eb8a2c710;  1 drivers
L_0000029eb8ad27c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029eb8a29960_0 .net/2u *"_ivl_194", 5 0, L_0000029eb8ad27c0;  1 drivers
v0000029eb8a29b40_0 .net *"_ivl_196", 0 0, L_0000029eb8b30b80;  1 drivers
L_0000029eb8ad2808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029eb8a29e60_0 .net/2u *"_ivl_198", 31 0, L_0000029eb8ad2808;  1 drivers
L_0000029eb8ad1e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a28b00_0 .net/2u *"_ivl_2", 5 0, L_0000029eb8ad1e78;  1 drivers
v0000029eb8a28880_0 .net *"_ivl_20", 4 0, L_0000029eb8a2a570;  1 drivers
v0000029eb8a29820_0 .net *"_ivl_200", 31 0, L_0000029eb8b318a0;  1 drivers
v0000029eb8a28920_0 .net *"_ivl_204", 31 0, L_0000029eb8b30400;  1 drivers
L_0000029eb8ad2850 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a298c0_0 .net *"_ivl_207", 25 0, L_0000029eb8ad2850;  1 drivers
L_0000029eb8ad2898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a29be0_0 .net/2u *"_ivl_208", 31 0, L_0000029eb8ad2898;  1 drivers
v0000029eb8a29c80_0 .net *"_ivl_210", 0 0, L_0000029eb8b30720;  1 drivers
L_0000029eb8ad28e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a29d20_0 .net/2u *"_ivl_212", 5 0, L_0000029eb8ad28e0;  1 drivers
v0000029eb8a282e0_0 .net *"_ivl_214", 0 0, L_0000029eb8b31a80;  1 drivers
L_0000029eb8ad2928 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029eb8a28ec0_0 .net/2u *"_ivl_216", 5 0, L_0000029eb8ad2928;  1 drivers
v0000029eb8a29dc0_0 .net *"_ivl_218", 0 0, L_0000029eb8b30860;  1 drivers
v0000029eb8a28100_0 .net *"_ivl_221", 0 0, L_0000029eb8a2c860;  1 drivers
v0000029eb8a28240_0 .net *"_ivl_223", 0 0, L_0000029eb8a2c160;  1 drivers
L_0000029eb8ad2970 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029eb8a28a60_0 .net/2u *"_ivl_224", 5 0, L_0000029eb8ad2970;  1 drivers
v0000029eb8a29f00_0 .net *"_ivl_226", 0 0, L_0000029eb8b304a0;  1 drivers
v0000029eb8a284c0_0 .net *"_ivl_228", 31 0, L_0000029eb8b30040;  1 drivers
v0000029eb8a28060_0 .net *"_ivl_24", 0 0, L_0000029eb8a2c240;  1 drivers
L_0000029eb8ad1f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a29320_0 .net/2u *"_ivl_26", 4 0, L_0000029eb8ad1f98;  1 drivers
v0000029eb8a291e0_0 .net *"_ivl_29", 4 0, L_0000029eb8a2b510;  1 drivers
v0000029eb8a28420_0 .net *"_ivl_32", 0 0, L_0000029eb8a2cc50;  1 drivers
L_0000029eb8ad1fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a28560_0 .net/2u *"_ivl_34", 4 0, L_0000029eb8ad1fe0;  1 drivers
v0000029eb8a29140_0 .net *"_ivl_37", 4 0, L_0000029eb8a2a7f0;  1 drivers
v0000029eb8a28740_0 .net *"_ivl_40", 0 0, L_0000029eb8a2c780;  1 drivers
L_0000029eb8ad2028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a287e0_0 .net/2u *"_ivl_42", 15 0, L_0000029eb8ad2028;  1 drivers
v0000029eb8a29500_0 .net *"_ivl_45", 15 0, L_0000029eb8b1f920;  1 drivers
v0000029eb8a289c0_0 .net *"_ivl_48", 0 0, L_0000029eb8a2c630;  1 drivers
v0000029eb8a28ba0_0 .net *"_ivl_5", 5 0, L_0000029eb8a2b010;  1 drivers
L_0000029eb8ad2070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a28ce0_0 .net/2u *"_ivl_50", 36 0, L_0000029eb8ad2070;  1 drivers
L_0000029eb8ad20b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a29280_0 .net/2u *"_ivl_52", 31 0, L_0000029eb8ad20b8;  1 drivers
v0000029eb8a28c40_0 .net *"_ivl_55", 4 0, L_0000029eb8b1e200;  1 drivers
v0000029eb8a28d80_0 .net *"_ivl_56", 36 0, L_0000029eb8b1e660;  1 drivers
v0000029eb8a28f60_0 .net *"_ivl_58", 36 0, L_0000029eb8b1e7a0;  1 drivers
v0000029eb8a293c0_0 .net *"_ivl_62", 0 0, L_0000029eb8a2c7f0;  1 drivers
L_0000029eb8ad2100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a29460_0 .net/2u *"_ivl_64", 5 0, L_0000029eb8ad2100;  1 drivers
v0000029eb8a295a0_0 .net *"_ivl_67", 5 0, L_0000029eb8b1f100;  1 drivers
v0000029eb8a29640_0 .net *"_ivl_70", 0 0, L_0000029eb8a2ca90;  1 drivers
L_0000029eb8ad2148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a296e0_0 .net/2u *"_ivl_72", 57 0, L_0000029eb8ad2148;  1 drivers
L_0000029eb8ad2190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a29780_0 .net/2u *"_ivl_74", 31 0, L_0000029eb8ad2190;  1 drivers
v0000029eb8a2b650_0 .net *"_ivl_77", 25 0, L_0000029eb8b1f740;  1 drivers
v0000029eb8a2a6b0_0 .net *"_ivl_78", 57 0, L_0000029eb8b1e480;  1 drivers
v0000029eb8a2b150_0 .net *"_ivl_8", 0 0, L_0000029eb8a2c1d0;  1 drivers
v0000029eb8a2ad90_0 .net *"_ivl_80", 57 0, L_0000029eb8b1efc0;  1 drivers
L_0000029eb8ad21d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029eb8a2acf0_0 .net/2u *"_ivl_84", 31 0, L_0000029eb8ad21d8;  1 drivers
L_0000029eb8ad2220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029eb8a2b970_0 .net/2u *"_ivl_88", 5 0, L_0000029eb8ad2220;  1 drivers
v0000029eb8a2aa70_0 .net *"_ivl_90", 0 0, L_0000029eb8b1f880;  1 drivers
L_0000029eb8ad2268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029eb8a2bdd0_0 .net/2u *"_ivl_92", 5 0, L_0000029eb8ad2268;  1 drivers
v0000029eb8a2bbf0_0 .net *"_ivl_94", 0 0, L_0000029eb8b1e980;  1 drivers
v0000029eb8a2a1b0_0 .net *"_ivl_97", 0 0, L_0000029eb8a2ca20;  1 drivers
v0000029eb8a2b1f0_0 .net *"_ivl_98", 47 0, L_0000029eb8b1eca0;  1 drivers
v0000029eb8a2a930_0 .net "adderResult", 31 0, L_0000029eb8b1f420;  1 drivers
v0000029eb8a2ae30_0 .net "address", 31 0, L_0000029eb8b1e2a0;  1 drivers
v0000029eb8a2aed0_0 .net "clk", 0 0, L_0000029eb8a2cb70;  alias, 1 drivers
v0000029eb8a2a250_0 .var "cycles_consumed", 31 0;
v0000029eb8a2b5b0_0 .net "extImm", 31 0, L_0000029eb8b1eb60;  1 drivers
v0000029eb8a2b3d0_0 .net "funct", 5 0, L_0000029eb8b1f380;  1 drivers
v0000029eb8a2b0b0_0 .net "hlt", 0 0, v0000029eb89f28b0_0;  1 drivers
v0000029eb8a2bc90_0 .net "imm", 15 0, L_0000029eb8b1fc40;  1 drivers
v0000029eb8a2be70_0 .net "immediate", 31 0, L_0000029eb8b30360;  1 drivers
v0000029eb8a2b790_0 .net "input_clk", 0 0, v0000029eb8a2b830_0;  1 drivers
v0000029eb8a2abb0_0 .net "instruction", 31 0, L_0000029eb8b1dee0;  1 drivers
v0000029eb8a2a110_0 .net "memoryReadData", 31 0, v0000029eb8a25080_0;  1 drivers
v0000029eb8a2a2f0_0 .net "nextPC", 31 0, L_0000029eb8b1fb00;  1 drivers
v0000029eb8a2a890_0 .net "opcode", 5 0, L_0000029eb8a2bb50;  1 drivers
v0000029eb8a2a4d0_0 .net "rd", 4 0, L_0000029eb8a2a610;  1 drivers
v0000029eb8a2a390_0 .net "readData1", 31 0, L_0000029eb8a2cda0;  1 drivers
v0000029eb8a2bd30_0 .net "readData1_w", 31 0, L_0000029eb8b30cc0;  1 drivers
v0000029eb8a2a750_0 .net "readData2", 31 0, L_0000029eb8a2ce10;  1 drivers
v0000029eb8a2ab10_0 .net "rs", 4 0, L_0000029eb8a2bab0;  1 drivers
v0000029eb8a2a9d0_0 .net "rst", 0 0, v0000029eb8a2a070_0;  1 drivers
v0000029eb8a2a430_0 .net "rt", 4 0, L_0000029eb8b1df80;  1 drivers
v0000029eb8a2ac50_0 .net "shamt", 31 0, L_0000029eb8b1f6a0;  1 drivers
v0000029eb8a2bf10_0 .net "wire_instruction", 31 0, L_0000029eb8a2cb00;  1 drivers
v0000029eb8a2b6f0_0 .net "writeData", 31 0, L_0000029eb8b30220;  1 drivers
v0000029eb8a2af70_0 .net "zero", 0 0, L_0000029eb8b31b20;  1 drivers
L_0000029eb8a2b010 .part L_0000029eb8b1dee0, 26, 6;
L_0000029eb8a2bb50 .functor MUXZ 6, L_0000029eb8a2b010, L_0000029eb8ad1e78, L_0000029eb8a2c8d0, C4<>;
L_0000029eb8a2b290 .cmp/eq 6, L_0000029eb8a2bb50, L_0000029eb8ad1f08;
L_0000029eb8a2b330 .part L_0000029eb8b1dee0, 11, 5;
L_0000029eb8a2a570 .functor MUXZ 5, L_0000029eb8a2b330, L_0000029eb8ad1f50, L_0000029eb8a2b290, C4<>;
L_0000029eb8a2a610 .functor MUXZ 5, L_0000029eb8a2a570, L_0000029eb8ad1ec0, L_0000029eb8a2c1d0, C4<>;
L_0000029eb8a2b510 .part L_0000029eb8b1dee0, 21, 5;
L_0000029eb8a2bab0 .functor MUXZ 5, L_0000029eb8a2b510, L_0000029eb8ad1f98, L_0000029eb8a2c240, C4<>;
L_0000029eb8a2a7f0 .part L_0000029eb8b1dee0, 16, 5;
L_0000029eb8b1df80 .functor MUXZ 5, L_0000029eb8a2a7f0, L_0000029eb8ad1fe0, L_0000029eb8a2cc50, C4<>;
L_0000029eb8b1f920 .part L_0000029eb8b1dee0, 0, 16;
L_0000029eb8b1fc40 .functor MUXZ 16, L_0000029eb8b1f920, L_0000029eb8ad2028, L_0000029eb8a2c780, C4<>;
L_0000029eb8b1e200 .part L_0000029eb8b1dee0, 6, 5;
L_0000029eb8b1e660 .concat [ 5 32 0 0], L_0000029eb8b1e200, L_0000029eb8ad20b8;
L_0000029eb8b1e7a0 .functor MUXZ 37, L_0000029eb8b1e660, L_0000029eb8ad2070, L_0000029eb8a2c630, C4<>;
L_0000029eb8b1f6a0 .part L_0000029eb8b1e7a0, 0, 32;
L_0000029eb8b1f100 .part L_0000029eb8b1dee0, 0, 6;
L_0000029eb8b1f380 .functor MUXZ 6, L_0000029eb8b1f100, L_0000029eb8ad2100, L_0000029eb8a2c7f0, C4<>;
L_0000029eb8b1f740 .part L_0000029eb8b1dee0, 0, 26;
L_0000029eb8b1e480 .concat [ 26 32 0 0], L_0000029eb8b1f740, L_0000029eb8ad2190;
L_0000029eb8b1efc0 .functor MUXZ 58, L_0000029eb8b1e480, L_0000029eb8ad2148, L_0000029eb8a2ca90, C4<>;
L_0000029eb8b1e2a0 .part L_0000029eb8b1efc0, 0, 32;
L_0000029eb8b1f7e0 .arith/sum 32, v0000029eb8a24a40_0, L_0000029eb8ad21d8;
L_0000029eb8b1f880 .cmp/eq 6, L_0000029eb8a2bb50, L_0000029eb8ad2220;
L_0000029eb8b1e980 .cmp/eq 6, L_0000029eb8a2bb50, L_0000029eb8ad2268;
L_0000029eb8b1eca0 .concat [ 32 16 0 0], L_0000029eb8b1e2a0, L_0000029eb8ad22b0;
L_0000029eb8b1fba0 .concat [ 6 26 0 0], L_0000029eb8a2bb50, L_0000029eb8ad22f8;
L_0000029eb8b1e020 .cmp/eq 32, L_0000029eb8b1fba0, L_0000029eb8ad2340;
L_0000029eb8b1e700 .cmp/eq 6, L_0000029eb8b1f380, L_0000029eb8ad2388;
L_0000029eb8b1ede0 .concat [ 32 16 0 0], L_0000029eb8a2cda0, L_0000029eb8ad23d0;
L_0000029eb8b1e0c0 .concat [ 32 16 0 0], v0000029eb8a24a40_0, L_0000029eb8ad2418;
L_0000029eb8b1f560 .part L_0000029eb8b1fc40, 15, 1;
LS_0000029eb8b1fa60_0_0 .concat [ 1 1 1 1], L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560;
LS_0000029eb8b1fa60_0_4 .concat [ 1 1 1 1], L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560;
LS_0000029eb8b1fa60_0_8 .concat [ 1 1 1 1], L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560;
LS_0000029eb8b1fa60_0_12 .concat [ 1 1 1 1], L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560;
LS_0000029eb8b1fa60_0_16 .concat [ 1 1 1 1], L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560;
LS_0000029eb8b1fa60_0_20 .concat [ 1 1 1 1], L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560;
LS_0000029eb8b1fa60_0_24 .concat [ 1 1 1 1], L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560;
LS_0000029eb8b1fa60_0_28 .concat [ 1 1 1 1], L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560, L_0000029eb8b1f560;
LS_0000029eb8b1fa60_1_0 .concat [ 4 4 4 4], LS_0000029eb8b1fa60_0_0, LS_0000029eb8b1fa60_0_4, LS_0000029eb8b1fa60_0_8, LS_0000029eb8b1fa60_0_12;
LS_0000029eb8b1fa60_1_4 .concat [ 4 4 4 4], LS_0000029eb8b1fa60_0_16, LS_0000029eb8b1fa60_0_20, LS_0000029eb8b1fa60_0_24, LS_0000029eb8b1fa60_0_28;
L_0000029eb8b1fa60 .concat [ 16 16 0 0], LS_0000029eb8b1fa60_1_0, LS_0000029eb8b1fa60_1_4;
L_0000029eb8b1fd80 .concat [ 16 32 0 0], L_0000029eb8b1fc40, L_0000029eb8b1fa60;
L_0000029eb8b1e840 .arith/sum 48, L_0000029eb8b1e0c0, L_0000029eb8b1fd80;
L_0000029eb8b1e340 .functor MUXZ 48, L_0000029eb8b1e840, L_0000029eb8b1ede0, L_0000029eb8a2c2b0, C4<>;
L_0000029eb8b1ee80 .functor MUXZ 48, L_0000029eb8b1e340, L_0000029eb8b1eca0, L_0000029eb8a2ca20, C4<>;
L_0000029eb8b1f420 .part L_0000029eb8b1ee80, 0, 32;
L_0000029eb8b1fb00 .functor MUXZ 32, L_0000029eb8b1f7e0, L_0000029eb8b1f420, v0000029eb8a24900_0, C4<>;
L_0000029eb8b1dee0 .functor MUXZ 32, L_0000029eb8a2cb00, L_0000029eb8ad24a8, L_0000029eb8a2ccc0, C4<>;
L_0000029eb8b1e5c0 .cmp/eq 6, L_0000029eb8a2bb50, L_0000029eb8ad2580;
L_0000029eb8b1f4c0 .cmp/eq 6, L_0000029eb8a2bb50, L_0000029eb8ad25c8;
L_0000029eb8b1f600 .cmp/eq 6, L_0000029eb8a2bb50, L_0000029eb8ad2610;
L_0000029eb8b1e8e0 .concat [ 16 16 0 0], L_0000029eb8b1fc40, L_0000029eb8ad2658;
L_0000029eb8b1ea20 .part L_0000029eb8b1fc40, 15, 1;
LS_0000029eb8b1eac0_0_0 .concat [ 1 1 1 1], L_0000029eb8b1ea20, L_0000029eb8b1ea20, L_0000029eb8b1ea20, L_0000029eb8b1ea20;
LS_0000029eb8b1eac0_0_4 .concat [ 1 1 1 1], L_0000029eb8b1ea20, L_0000029eb8b1ea20, L_0000029eb8b1ea20, L_0000029eb8b1ea20;
LS_0000029eb8b1eac0_0_8 .concat [ 1 1 1 1], L_0000029eb8b1ea20, L_0000029eb8b1ea20, L_0000029eb8b1ea20, L_0000029eb8b1ea20;
LS_0000029eb8b1eac0_0_12 .concat [ 1 1 1 1], L_0000029eb8b1ea20, L_0000029eb8b1ea20, L_0000029eb8b1ea20, L_0000029eb8b1ea20;
L_0000029eb8b1eac0 .concat [ 4 4 4 4], LS_0000029eb8b1eac0_0_0, LS_0000029eb8b1eac0_0_4, LS_0000029eb8b1eac0_0_8, LS_0000029eb8b1eac0_0_12;
L_0000029eb8b1f060 .concat [ 16 16 0 0], L_0000029eb8b1fc40, L_0000029eb8b1eac0;
L_0000029eb8b1eb60 .functor MUXZ 32, L_0000029eb8b1f060, L_0000029eb8b1e8e0, L_0000029eb8a2c320, C4<>;
L_0000029eb8b1ec00 .concat [ 6 26 0 0], L_0000029eb8a2bb50, L_0000029eb8ad26a0;
L_0000029eb8b1f1a0 .cmp/eq 32, L_0000029eb8b1ec00, L_0000029eb8ad26e8;
L_0000029eb8b1f240 .cmp/eq 6, L_0000029eb8b1f380, L_0000029eb8ad2730;
L_0000029eb8b302c0 .cmp/eq 6, L_0000029eb8b1f380, L_0000029eb8ad2778;
L_0000029eb8b30b80 .cmp/eq 6, L_0000029eb8a2bb50, L_0000029eb8ad27c0;
L_0000029eb8b318a0 .functor MUXZ 32, L_0000029eb8b1eb60, L_0000029eb8ad2808, L_0000029eb8b30b80, C4<>;
L_0000029eb8b30360 .functor MUXZ 32, L_0000029eb8b318a0, L_0000029eb8b1f6a0, L_0000029eb8a2c710, C4<>;
L_0000029eb8b30400 .concat [ 6 26 0 0], L_0000029eb8a2bb50, L_0000029eb8ad2850;
L_0000029eb8b30720 .cmp/eq 32, L_0000029eb8b30400, L_0000029eb8ad2898;
L_0000029eb8b31a80 .cmp/eq 6, L_0000029eb8b1f380, L_0000029eb8ad28e0;
L_0000029eb8b30860 .cmp/eq 6, L_0000029eb8b1f380, L_0000029eb8ad2928;
L_0000029eb8b304a0 .cmp/eq 6, L_0000029eb8a2bb50, L_0000029eb8ad2970;
L_0000029eb8b30040 .functor MUXZ 32, L_0000029eb8a2cda0, v0000029eb8a24a40_0, L_0000029eb8b304a0, C4<>;
L_0000029eb8b30cc0 .functor MUXZ 32, L_0000029eb8b30040, L_0000029eb8a2ce10, L_0000029eb8a2c160, C4<>;
S_0000029eb89e71a0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000029eb89e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000029eb89eadd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000029eb8a2c390 .functor NOT 1, v0000029eb89f3d50_0, C4<0>, C4<0>, C4<0>;
v0000029eb89f2db0_0 .net *"_ivl_0", 0 0, L_0000029eb8a2c390;  1 drivers
v0000029eb89f4250_0 .net "in1", 31 0, L_0000029eb8a2ce10;  alias, 1 drivers
v0000029eb89f2a90_0 .net "in2", 31 0, L_0000029eb8b30360;  alias, 1 drivers
v0000029eb89f2b30_0 .net "out", 31 0, L_0000029eb8b30a40;  alias, 1 drivers
v0000029eb89f3850_0 .net "s", 0 0, v0000029eb89f3d50_0;  alias, 1 drivers
L_0000029eb8b30a40 .functor MUXZ 32, L_0000029eb8b30360, L_0000029eb8a2ce10, L_0000029eb8a2c390, C4<>;
S_0000029eb8a969c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000029eb89e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000029eb8a21a20 .param/l "RType" 0 4 2, C4<000000>;
P_0000029eb8a21a58 .param/l "add" 0 4 5, C4<100000>;
P_0000029eb8a21a90 .param/l "addi" 0 4 8, C4<001000>;
P_0000029eb8a21ac8 .param/l "addu" 0 4 5, C4<100001>;
P_0000029eb8a21b00 .param/l "and_" 0 4 5, C4<100100>;
P_0000029eb8a21b38 .param/l "andi" 0 4 8, C4<001100>;
P_0000029eb8a21b70 .param/l "beq" 0 4 10, C4<000100>;
P_0000029eb8a21ba8 .param/l "bne" 0 4 10, C4<000101>;
P_0000029eb8a21be0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029eb8a21c18 .param/l "j" 0 4 12, C4<000010>;
P_0000029eb8a21c50 .param/l "jal" 0 4 12, C4<000011>;
P_0000029eb8a21c88 .param/l "jr" 0 4 6, C4<001000>;
P_0000029eb8a21cc0 .param/l "lw" 0 4 8, C4<100011>;
P_0000029eb8a21cf8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029eb8a21d30 .param/l "or_" 0 4 5, C4<100101>;
P_0000029eb8a21d68 .param/l "ori" 0 4 8, C4<001101>;
P_0000029eb8a21da0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029eb8a21dd8 .param/l "sll" 0 4 6, C4<000000>;
P_0000029eb8a21e10 .param/l "slt" 0 4 5, C4<101010>;
P_0000029eb8a21e48 .param/l "slti" 0 4 8, C4<101010>;
P_0000029eb8a21e80 .param/l "srl" 0 4 6, C4<000010>;
P_0000029eb8a21eb8 .param/l "sub" 0 4 5, C4<100010>;
P_0000029eb8a21ef0 .param/l "subu" 0 4 5, C4<100011>;
P_0000029eb8a21f28 .param/l "sw" 0 4 8, C4<101011>;
P_0000029eb8a21f60 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029eb8a21f98 .param/l "xori" 0 4 8, C4<001110>;
v0000029eb89f38f0_0 .var "ALUOp", 3 0;
v0000029eb89f3d50_0 .var "ALUSrc", 0 0;
v0000029eb89f33f0_0 .var "MemReadEn", 0 0;
v0000029eb89f42f0_0 .var "MemWriteEn", 0 0;
v0000029eb89f3df0_0 .var "MemtoReg", 0 0;
v0000029eb89f3530_0 .var "RegDst", 0 0;
v0000029eb89f35d0_0 .var "RegWriteEn", 0 0;
v0000029eb89f3c10_0 .net "funct", 5 0, L_0000029eb8b1f380;  alias, 1 drivers
v0000029eb89f28b0_0 .var "hlt", 0 0;
v0000029eb89f4390_0 .net "opcode", 5 0, L_0000029eb8a2bb50;  alias, 1 drivers
v0000029eb89f3670_0 .net "rst", 0 0, v0000029eb8a2a070_0;  alias, 1 drivers
E_0000029eb89eaed0 .event anyedge, v0000029eb89f3670_0, v0000029eb89f4390_0, v0000029eb89f3c10_0;
S_0000029eb8a96c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000029eb89e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000029eb89eb9d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000029eb8a2cb00 .functor BUFZ 32, L_0000029eb8b1ed40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029eb89f4430_0 .net "Data_Out", 31 0, L_0000029eb8a2cb00;  alias, 1 drivers
v0000029eb89f26d0 .array "InstMem", 0 1023, 31 0;
v0000029eb89f3710_0 .net *"_ivl_0", 31 0, L_0000029eb8b1ed40;  1 drivers
v0000029eb89f2bd0_0 .net *"_ivl_3", 9 0, L_0000029eb8b1fce0;  1 drivers
v0000029eb89f3a30_0 .net *"_ivl_4", 11 0, L_0000029eb8b1f9c0;  1 drivers
L_0000029eb8ad2460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029eb89f2c70_0 .net *"_ivl_7", 1 0, L_0000029eb8ad2460;  1 drivers
v0000029eb89f3ad0_0 .net "addr", 31 0, v0000029eb8a24a40_0;  alias, 1 drivers
v0000029eb89f2d10_0 .var/i "i", 31 0;
L_0000029eb8b1ed40 .array/port v0000029eb89f26d0, L_0000029eb8b1f9c0;
L_0000029eb8b1fce0 .part v0000029eb8a24a40_0, 0, 10;
L_0000029eb8b1f9c0 .concat [ 10 2 0 0], L_0000029eb8b1fce0, L_0000029eb8ad2460;
S_0000029eb8991320 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000029eb89e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000029eb8a2cda0 .functor BUFZ 32, L_0000029eb8b1ef20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029eb8a2ce10 .functor BUFZ 32, L_0000029eb8b1f2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029eb89f30d0_0 .net *"_ivl_0", 31 0, L_0000029eb8b1ef20;  1 drivers
v0000029eb89f3170_0 .net *"_ivl_10", 6 0, L_0000029eb8b1e520;  1 drivers
L_0000029eb8ad2538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029eb89d2b00_0 .net *"_ivl_13", 1 0, L_0000029eb8ad2538;  1 drivers
v0000029eb89d2c40_0 .net *"_ivl_2", 6 0, L_0000029eb8b1e160;  1 drivers
L_0000029eb8ad24f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029eb8a24400_0 .net *"_ivl_5", 1 0, L_0000029eb8ad24f0;  1 drivers
v0000029eb8a25760_0 .net *"_ivl_8", 31 0, L_0000029eb8b1f2e0;  1 drivers
v0000029eb8a25da0_0 .net "clk", 0 0, L_0000029eb8a2cb70;  alias, 1 drivers
v0000029eb8a24ae0_0 .var/i "i", 31 0;
v0000029eb8a24540_0 .net "readData1", 31 0, L_0000029eb8a2cda0;  alias, 1 drivers
v0000029eb8a256c0_0 .net "readData2", 31 0, L_0000029eb8a2ce10;  alias, 1 drivers
v0000029eb8a24b80_0 .net "readRegister1", 4 0, L_0000029eb8a2bab0;  alias, 1 drivers
v0000029eb8a25800_0 .net "readRegister2", 4 0, L_0000029eb8b1df80;  alias, 1 drivers
v0000029eb8a24cc0 .array "registers", 31 0, 31 0;
v0000029eb8a25440_0 .net "rst", 0 0, v0000029eb8a2a070_0;  alias, 1 drivers
v0000029eb8a247c0_0 .net "we", 0 0, v0000029eb89f35d0_0;  alias, 1 drivers
v0000029eb8a245e0_0 .net "writeData", 31 0, L_0000029eb8b30220;  alias, 1 drivers
v0000029eb8a25ee0_0 .net "writeRegister", 4 0, L_0000029eb8b1e3e0;  alias, 1 drivers
E_0000029eb89eb590/0 .event negedge, v0000029eb89f3670_0;
E_0000029eb89eb590/1 .event posedge, v0000029eb8a25da0_0;
E_0000029eb89eb590 .event/or E_0000029eb89eb590/0, E_0000029eb89eb590/1;
L_0000029eb8b1ef20 .array/port v0000029eb8a24cc0, L_0000029eb8b1e160;
L_0000029eb8b1e160 .concat [ 5 2 0 0], L_0000029eb8a2bab0, L_0000029eb8ad24f0;
L_0000029eb8b1f2e0 .array/port v0000029eb8a24cc0, L_0000029eb8b1e520;
L_0000029eb8b1e520 .concat [ 5 2 0 0], L_0000029eb8b1df80, L_0000029eb8ad2538;
S_0000029eb89914b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000029eb8991320;
 .timescale 0 0;
v0000029eb89f3030_0 .var/i "i", 31 0;
S_0000029eb897af60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000029eb89e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000029eb89eb950 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000029eb8a2c470 .functor NOT 1, v0000029eb89f3530_0, C4<0>, C4<0>, C4<0>;
v0000029eb8a24d60_0 .net *"_ivl_0", 0 0, L_0000029eb8a2c470;  1 drivers
v0000029eb8a258a0_0 .net "in1", 4 0, L_0000029eb8b1df80;  alias, 1 drivers
v0000029eb8a25620_0 .net "in2", 4 0, L_0000029eb8a2a610;  alias, 1 drivers
v0000029eb8a25120_0 .net "out", 4 0, L_0000029eb8b1e3e0;  alias, 1 drivers
v0000029eb8a24e00_0 .net "s", 0 0, v0000029eb89f3530_0;  alias, 1 drivers
L_0000029eb8b1e3e0 .functor MUXZ 5, L_0000029eb8a2a610, L_0000029eb8b1df80, L_0000029eb8a2c470, C4<>;
S_0000029eb897b0f0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000029eb89e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000029eb89eaf50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000029eb8a2c400 .functor NOT 1, v0000029eb89f3df0_0, C4<0>, C4<0>, C4<0>;
v0000029eb8a25940_0 .net *"_ivl_0", 0 0, L_0000029eb8a2c400;  1 drivers
v0000029eb8a24860_0 .net "in1", 31 0, v0000029eb8a24f40_0;  alias, 1 drivers
v0000029eb8a25e40_0 .net "in2", 31 0, v0000029eb8a25080_0;  alias, 1 drivers
v0000029eb8a24ea0_0 .net "out", 31 0, L_0000029eb8b30220;  alias, 1 drivers
v0000029eb8a25c60_0 .net "s", 0 0, v0000029eb89f3df0_0;  alias, 1 drivers
L_0000029eb8b30220 .functor MUXZ 32, v0000029eb8a25080_0, v0000029eb8a24f40_0, L_0000029eb8a2c400, C4<>;
S_0000029eb89c0980 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000029eb89e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000029eb89c0b10 .param/l "ADD" 0 9 12, C4<0000>;
P_0000029eb89c0b48 .param/l "AND" 0 9 12, C4<0010>;
P_0000029eb89c0b80 .param/l "NOR" 0 9 12, C4<0101>;
P_0000029eb89c0bb8 .param/l "OR" 0 9 12, C4<0011>;
P_0000029eb89c0bf0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000029eb89c0c28 .param/l "SLL" 0 9 12, C4<1000>;
P_0000029eb89c0c60 .param/l "SLT" 0 9 12, C4<0110>;
P_0000029eb89c0c98 .param/l "SRL" 0 9 12, C4<1001>;
P_0000029eb89c0cd0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000029eb89c0d08 .param/l "XOR" 0 9 12, C4<0100>;
P_0000029eb89c0d40 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000029eb89c0d78 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000029eb8ad29b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029eb8a25580_0 .net/2u *"_ivl_0", 31 0, L_0000029eb8ad29b8;  1 drivers
v0000029eb8a259e0_0 .net "opSel", 3 0, v0000029eb89f38f0_0;  alias, 1 drivers
v0000029eb8a24040_0 .net "operand1", 31 0, L_0000029eb8b30cc0;  alias, 1 drivers
v0000029eb8a25a80_0 .net "operand2", 31 0, L_0000029eb8b30a40;  alias, 1 drivers
v0000029eb8a24f40_0 .var "result", 31 0;
v0000029eb8a24220_0 .net "zero", 0 0, L_0000029eb8b31b20;  alias, 1 drivers
E_0000029eb89eaa10 .event anyedge, v0000029eb89f38f0_0, v0000029eb8a24040_0, v0000029eb89f2b30_0;
L_0000029eb8b31b20 .cmp/eq 32, v0000029eb8a24f40_0, L_0000029eb8ad29b8;
S_0000029eb89aa800 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000029eb89e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000029eb8ad10a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000029eb8ad10d8 .param/l "add" 0 4 5, C4<100000>;
P_0000029eb8ad1110 .param/l "addi" 0 4 8, C4<001000>;
P_0000029eb8ad1148 .param/l "addu" 0 4 5, C4<100001>;
P_0000029eb8ad1180 .param/l "and_" 0 4 5, C4<100100>;
P_0000029eb8ad11b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000029eb8ad11f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000029eb8ad1228 .param/l "bne" 0 4 10, C4<000101>;
P_0000029eb8ad1260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029eb8ad1298 .param/l "j" 0 4 12, C4<000010>;
P_0000029eb8ad12d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000029eb8ad1308 .param/l "jr" 0 4 6, C4<001000>;
P_0000029eb8ad1340 .param/l "lw" 0 4 8, C4<100011>;
P_0000029eb8ad1378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029eb8ad13b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000029eb8ad13e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000029eb8ad1420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029eb8ad1458 .param/l "sll" 0 4 6, C4<000000>;
P_0000029eb8ad1490 .param/l "slt" 0 4 5, C4<101010>;
P_0000029eb8ad14c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000029eb8ad1500 .param/l "srl" 0 4 6, C4<000010>;
P_0000029eb8ad1538 .param/l "sub" 0 4 5, C4<100010>;
P_0000029eb8ad1570 .param/l "subu" 0 4 5, C4<100011>;
P_0000029eb8ad15a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000029eb8ad15e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029eb8ad1618 .param/l "xori" 0 4 8, C4<001110>;
v0000029eb8a24900_0 .var "PCsrc", 0 0;
v0000029eb8a253a0_0 .net "funct", 5 0, L_0000029eb8b1f380;  alias, 1 drivers
v0000029eb8a249a0_0 .net "opcode", 5 0, L_0000029eb8a2bb50;  alias, 1 drivers
v0000029eb8a25d00_0 .net "operand1", 31 0, L_0000029eb8a2cda0;  alias, 1 drivers
v0000029eb8a24fe0_0 .net "operand2", 31 0, L_0000029eb8b30a40;  alias, 1 drivers
v0000029eb8a25b20_0 .net "rst", 0 0, v0000029eb8a2a070_0;  alias, 1 drivers
E_0000029eb89eaad0/0 .event anyedge, v0000029eb89f3670_0, v0000029eb89f4390_0, v0000029eb8a24540_0, v0000029eb89f2b30_0;
E_0000029eb89eaad0/1 .event anyedge, v0000029eb89f3c10_0;
E_0000029eb89eaad0 .event/or E_0000029eb89eaad0/0, E_0000029eb89eaad0/1;
S_0000029eb89aa990 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000029eb89e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000029eb8a242c0 .array "DataMem", 0 1023, 31 0;
v0000029eb8a24360_0 .net "address", 31 0, v0000029eb8a24f40_0;  alias, 1 drivers
v0000029eb8a24680_0 .net "clock", 0 0, L_0000029eb8a2c6a0;  1 drivers
v0000029eb8a244a0_0 .net "data", 31 0, L_0000029eb8a2ce10;  alias, 1 drivers
v0000029eb8a240e0_0 .var/i "i", 31 0;
v0000029eb8a25080_0 .var "q", 31 0;
v0000029eb8a25bc0_0 .net "rden", 0 0, v0000029eb89f33f0_0;  alias, 1 drivers
v0000029eb8a24180_0 .net "wren", 0 0, v0000029eb89f42f0_0;  alias, 1 drivers
E_0000029eb89eaa50 .event posedge, v0000029eb8a24680_0;
S_0000029eb8976a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000029eb89e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000029eb89eae90 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000029eb8a24720_0 .net "PCin", 31 0, L_0000029eb8b1fb00;  alias, 1 drivers
v0000029eb8a24a40_0 .var "PCout", 31 0;
v0000029eb8a251c0_0 .net "clk", 0 0, L_0000029eb8a2cb70;  alias, 1 drivers
v0000029eb8a24c20_0 .net "rst", 0 0, v0000029eb8a2a070_0;  alias, 1 drivers
    .scope S_0000029eb89aa800;
T_0 ;
    %wait E_0000029eb89eaad0;
    %load/vec4 v0000029eb8a25b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029eb8a24900_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029eb8a249a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000029eb8a25d00_0;
    %load/vec4 v0000029eb8a24fe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000029eb8a249a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000029eb8a25d00_0;
    %load/vec4 v0000029eb8a24fe0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000029eb8a249a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000029eb8a249a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000029eb8a249a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000029eb8a253a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000029eb8a24900_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000029eb8976a80;
T_1 ;
    %wait E_0000029eb89eb590;
    %load/vec4 v0000029eb8a24c20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029eb8a24a40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000029eb8a24720_0;
    %assign/vec4 v0000029eb8a24a40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029eb8a96c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029eb89f2d10_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000029eb89f2d10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029eb89f2d10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb89f26d0, 0, 4;
    %load/vec4 v0000029eb89f2d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029eb89f2d10_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb89f26d0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb89f26d0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb89f26d0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb89f26d0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb89f26d0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb89f26d0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb89f26d0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb89f26d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb89f26d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb89f26d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb89f26d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb89f26d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb89f26d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000029eb8a969c0;
T_3 ;
    %wait E_0000029eb89eaed0;
    %load/vec4 v0000029eb89f3670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000029eb89f28b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029eb89f3d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029eb89f35d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029eb89f42f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029eb89f3df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029eb89f33f0_0, 0;
    %assign/vec4 v0000029eb89f3530_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000029eb89f28b0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000029eb89f38f0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000029eb89f3d50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029eb89f35d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029eb89f42f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029eb89f3df0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029eb89f33f0_0, 0, 1;
    %store/vec4 v0000029eb89f3530_0, 0, 1;
    %load/vec4 v0000029eb89f4390_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f28b0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f3530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f35d0_0, 0;
    %load/vec4 v0000029eb89f3c10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f3d50_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f3d50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f35d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f3530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f3d50_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f35d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029eb89f3530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f3d50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f35d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f3d50_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f35d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f3d50_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f35d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f3d50_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f35d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f3d50_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f33f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f35d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f3d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f3df0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f42f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029eb89f3d50_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029eb89f38f0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000029eb8991320;
T_4 ;
    %wait E_0000029eb89eb590;
    %fork t_1, S_0000029eb89914b0;
    %jmp t_0;
    .scope S_0000029eb89914b0;
t_1 ;
    %load/vec4 v0000029eb8a25440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029eb89f3030_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000029eb89f3030_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029eb89f3030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb8a24cc0, 0, 4;
    %load/vec4 v0000029eb89f3030_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029eb89f3030_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029eb8a247c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000029eb8a245e0_0;
    %load/vec4 v0000029eb8a25ee0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb8a24cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb8a24cc0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000029eb8991320;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029eb8991320;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029eb8a24ae0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000029eb8a24ae0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000029eb8a24ae0_0;
    %ix/getv/s 4, v0000029eb8a24ae0_0;
    %load/vec4a v0000029eb8a24cc0, 4;
    %ix/getv/s 4, v0000029eb8a24ae0_0;
    %load/vec4a v0000029eb8a24cc0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000029eb8a24ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029eb8a24ae0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000029eb89c0980;
T_6 ;
    %wait E_0000029eb89eaa10;
    %load/vec4 v0000029eb8a259e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029eb8a24f40_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000029eb8a24040_0;
    %load/vec4 v0000029eb8a25a80_0;
    %add;
    %assign/vec4 v0000029eb8a24f40_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000029eb8a24040_0;
    %load/vec4 v0000029eb8a25a80_0;
    %sub;
    %assign/vec4 v0000029eb8a24f40_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000029eb8a24040_0;
    %load/vec4 v0000029eb8a25a80_0;
    %and;
    %assign/vec4 v0000029eb8a24f40_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000029eb8a24040_0;
    %load/vec4 v0000029eb8a25a80_0;
    %or;
    %assign/vec4 v0000029eb8a24f40_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000029eb8a24040_0;
    %load/vec4 v0000029eb8a25a80_0;
    %xor;
    %assign/vec4 v0000029eb8a24f40_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000029eb8a24040_0;
    %load/vec4 v0000029eb8a25a80_0;
    %or;
    %inv;
    %assign/vec4 v0000029eb8a24f40_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000029eb8a24040_0;
    %load/vec4 v0000029eb8a25a80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000029eb8a24f40_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000029eb8a25a80_0;
    %load/vec4 v0000029eb8a24040_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000029eb8a24f40_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000029eb8a24040_0;
    %ix/getv 4, v0000029eb8a25a80_0;
    %shiftl 4;
    %assign/vec4 v0000029eb8a24f40_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000029eb8a24040_0;
    %ix/getv 4, v0000029eb8a25a80_0;
    %shiftr 4;
    %assign/vec4 v0000029eb8a24f40_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000029eb89aa990;
T_7 ;
    %wait E_0000029eb89eaa50;
    %load/vec4 v0000029eb8a25bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000029eb8a24360_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000029eb8a242c0, 4;
    %assign/vec4 v0000029eb8a25080_0, 0;
T_7.0 ;
    %load/vec4 v0000029eb8a24180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000029eb8a244a0_0;
    %ix/getv 3, v0000029eb8a24360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb8a242c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000029eb89aa990;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029eb8a240e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000029eb8a240e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029eb8a240e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029eb8a242c0, 0, 4;
    %load/vec4 v0000029eb8a240e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029eb8a240e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000029eb89aa990;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029eb8a240e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000029eb8a240e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000029eb8a240e0_0;
    %load/vec4a v0000029eb8a242c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000029eb8a240e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000029eb8a240e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029eb8a240e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000029eb89e7010;
T_10 ;
    %wait E_0000029eb89eb590;
    %load/vec4 v0000029eb8a2a9d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029eb8a2a250_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000029eb8a2a250_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000029eb8a2a250_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000029eb89e6cf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029eb8a2b830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029eb8a2a070_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000029eb89e6cf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000029eb8a2b830_0;
    %inv;
    %assign/vec4 v0000029eb8a2b830_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000029eb89e6cf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029eb8a2a070_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029eb8a2a070_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000029eb8a2ba10_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
