/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [3:0] _03_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [15:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_25z;
  wire [14:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_35z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [5:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_63z = celloutsig_0_25z[1] ? celloutsig_0_29z : celloutsig_0_18z[4];
  assign celloutsig_0_90z = celloutsig_0_16z ? celloutsig_0_35z[4] : celloutsig_0_63z;
  assign celloutsig_1_13z = ~(celloutsig_1_1z[3] & celloutsig_1_12z[2]);
  assign celloutsig_0_16z = ~(in_data[20] & celloutsig_0_3z[5]);
  assign celloutsig_1_9z = !(celloutsig_1_3z ? celloutsig_1_2z : celloutsig_1_4z);
  assign celloutsig_0_23z = ~_00_;
  assign celloutsig_0_7z = ~((celloutsig_0_4z | celloutsig_0_6z[4]) & (celloutsig_0_6z[7] | celloutsig_0_0z[3]));
  assign celloutsig_1_18z = ~((celloutsig_1_2z | celloutsig_1_6z) & (celloutsig_1_5z[2] | celloutsig_1_2z));
  assign celloutsig_1_19z = ~((celloutsig_1_18z | celloutsig_1_10z[1]) & (celloutsig_1_15z[0] | celloutsig_1_17z));
  assign celloutsig_0_14z = ~((celloutsig_0_13z | celloutsig_0_8z) & (celloutsig_0_0z[3] | celloutsig_0_5z));
  assign celloutsig_0_5z = celloutsig_0_4z | ~(celloutsig_0_2z);
  assign celloutsig_1_2z = celloutsig_1_0z[5] | ~(celloutsig_1_1z[3]);
  assign celloutsig_1_4z = celloutsig_1_1z[4] | ~(celloutsig_1_3z);
  reg [4:0] _17_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _17_ <= 5'h00;
    else _17_ <= celloutsig_0_3z[6:2];
  assign { _02_[4:3], _00_, _02_[1:0] } = _17_;
  reg [3:0] _18_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _18_ <= 4'h0;
    else _18_ <= { celloutsig_0_0z[3:1], celloutsig_0_19z };
  assign { _01_, _03_[2:0] } = _18_;
  assign celloutsig_1_15z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_13z } & celloutsig_1_1z[4:2];
  assign celloutsig_0_15z = { celloutsig_0_1z[11:2], celloutsig_0_4z, celloutsig_0_4z } & { celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_11z, _02_[4:3], _00_, _02_[1:0], celloutsig_0_12z };
  assign celloutsig_0_25z = _03_[2:0] & celloutsig_0_11z[2:0];
  assign celloutsig_1_11z = celloutsig_1_1z / { 1'h1, celloutsig_1_0z[4:0] };
  assign celloutsig_0_1z = { in_data[17:13], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[82:75], celloutsig_0_0z[3:1], in_data[0] };
  assign celloutsig_0_8z = { celloutsig_0_1z[11:8], celloutsig_0_5z } === { celloutsig_0_1z[5:3], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_29z = celloutsig_0_1z >= { celloutsig_0_17z[8:3], celloutsig_0_0z, celloutsig_0_25z };
  assign celloutsig_1_8z = in_data[162:148] >= in_data[140:126];
  assign celloutsig_0_19z = { celloutsig_0_15z[10:9], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_16z } && { celloutsig_0_6z[5:1], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_2z = celloutsig_0_1z[9:7] && celloutsig_0_0z[2:0];
  assign celloutsig_1_17z = ! { celloutsig_1_11z[4:1], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_20z = celloutsig_0_10z & ~(celloutsig_0_4z);
  assign celloutsig_0_0z = in_data[2] ? in_data[55:52] : in_data[63:60];
  assign celloutsig_1_0z = in_data[144] ? in_data[115:110] : in_data[121:116];
  assign celloutsig_0_89z = celloutsig_0_18z[5:2] | celloutsig_0_15z[7:4];
  assign celloutsig_1_12z = celloutsig_1_5z[6:4] | { in_data[156], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_18z = { in_data[62:61], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_5z } | { celloutsig_0_6z[6:1], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_4z = ~^ { in_data[14:12], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_6z = ~^ { in_data[183:177], celloutsig_1_5z };
  assign celloutsig_0_12z = ^ { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_35z = celloutsig_0_26z[13:7] >> { celloutsig_0_6z[5:0], celloutsig_0_7z };
  assign celloutsig_1_5z = { celloutsig_1_1z[5:3], celloutsig_1_0z } >> { in_data[150:148], celloutsig_1_1z };
  assign celloutsig_0_26z = { celloutsig_0_0z[3], celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_12z } >> { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_25z };
  assign celloutsig_0_3z = in_data[76:70] <<< { celloutsig_0_1z[5:0], celloutsig_0_2z };
  assign celloutsig_1_1z = celloutsig_1_0z <<< in_data[159:154];
  assign celloutsig_1_10z = celloutsig_1_5z[2:0] >>> celloutsig_1_0z[5:3];
  assign celloutsig_0_6z = { celloutsig_0_1z[5:2], celloutsig_0_0z } ^ in_data[61:54];
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_8z } ^ { in_data[76:74], celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_15z[11:9], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_13z } ^ { celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_1_3z = ~((in_data[158] & celloutsig_1_2z) | celloutsig_1_2z);
  assign celloutsig_0_10z = ~((celloutsig_0_6z[6] & celloutsig_0_3z[3]) | (celloutsig_0_0z[0] & celloutsig_0_8z));
  assign celloutsig_0_13z = ~((celloutsig_0_7z & celloutsig_0_1z[9]) | (in_data[64] & celloutsig_0_1z[9]));
  assign _02_[2] = _00_;
  assign _03_[3] = _01_;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
