
3300Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac9c  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000bf34  0800ae88  0800ae88  0001ae88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016dbc  08016dbc  000300b0  2**0
                  CONTENTS
  4 .ARM          00000008  08016dbc  08016dbc  00026dbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016dc4  08016dc4  000300b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  08016dc4  08016dc4  00026dc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016dd0  08016dd0  00026dd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  08016dd4  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c88  200000b0  08016e84  000300b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d38  08016e84  00030d38  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000300b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d16d  00000000  00000000  000300d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fa7  00000000  00000000  0004d246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015c8  00000000  00000000  000521f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013a0  00000000  00000000  000537b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020b60  00000000  00000000  00054b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dc46  00000000  00000000  000756b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f3b3  00000000  00000000  000932fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001226b1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006230  00000000  00000000  00122704  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200000b0 	.word	0x200000b0
 8000204:	00000000 	.word	0x00000000
 8000208:	0800ae6c 	.word	0x0800ae6c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200000b4 	.word	0x200000b4
 8000224:	0800ae6c 	.word	0x0800ae6c

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_d2iz>:
 8000ae4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aec:	d215      	bcs.n	8000b1a <__aeabi_d2iz+0x36>
 8000aee:	d511      	bpl.n	8000b14 <__aeabi_d2iz+0x30>
 8000af0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000af4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af8:	d912      	bls.n	8000b20 <__aeabi_d2iz+0x3c>
 8000afa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000afe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b02:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b0e:	bf18      	it	ne
 8000b10:	4240      	negne	r0, r0
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1e:	d105      	bne.n	8000b2c <__aeabi_d2iz+0x48>
 8000b20:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b24:	bf08      	it	eq
 8000b26:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b2a:	4770      	bx	lr
 8000b2c:	f04f 0000 	mov.w	r0, #0
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop

08000b34 <__aeabi_d2uiz>:
 8000b34:	004a      	lsls	r2, r1, #1
 8000b36:	d211      	bcs.n	8000b5c <__aeabi_d2uiz+0x28>
 8000b38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b3c:	d211      	bcs.n	8000b62 <__aeabi_d2uiz+0x2e>
 8000b3e:	d50d      	bpl.n	8000b5c <__aeabi_d2uiz+0x28>
 8000b40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b48:	d40e      	bmi.n	8000b68 <__aeabi_d2uiz+0x34>
 8000b4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b56:	fa23 f002 	lsr.w	r0, r3, r2
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d102      	bne.n	8000b6e <__aeabi_d2uiz+0x3a>
 8000b68:	f04f 30ff 	mov.w	r0, #4294967295
 8000b6c:	4770      	bx	lr
 8000b6e:	f04f 0000 	mov.w	r0, #0
 8000b72:	4770      	bx	lr

08000b74 <__aeabi_frsub>:
 8000b74:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b78:	e002      	b.n	8000b80 <__addsf3>
 8000b7a:	bf00      	nop

08000b7c <__aeabi_fsub>:
 8000b7c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b80 <__addsf3>:
 8000b80:	0042      	lsls	r2, r0, #1
 8000b82:	bf1f      	itttt	ne
 8000b84:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b88:	ea92 0f03 	teqne	r2, r3
 8000b8c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b90:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b94:	d06a      	beq.n	8000c6c <__addsf3+0xec>
 8000b96:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b9a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b9e:	bfc1      	itttt	gt
 8000ba0:	18d2      	addgt	r2, r2, r3
 8000ba2:	4041      	eorgt	r1, r0
 8000ba4:	4048      	eorgt	r0, r1
 8000ba6:	4041      	eorgt	r1, r0
 8000ba8:	bfb8      	it	lt
 8000baa:	425b      	neglt	r3, r3
 8000bac:	2b19      	cmp	r3, #25
 8000bae:	bf88      	it	hi
 8000bb0:	4770      	bxhi	lr
 8000bb2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bb6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bba:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bbe:	bf18      	it	ne
 8000bc0:	4240      	negne	r0, r0
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bc6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bca:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bce:	bf18      	it	ne
 8000bd0:	4249      	negne	r1, r1
 8000bd2:	ea92 0f03 	teq	r2, r3
 8000bd6:	d03f      	beq.n	8000c58 <__addsf3+0xd8>
 8000bd8:	f1a2 0201 	sub.w	r2, r2, #1
 8000bdc:	fa41 fc03 	asr.w	ip, r1, r3
 8000be0:	eb10 000c 	adds.w	r0, r0, ip
 8000be4:	f1c3 0320 	rsb	r3, r3, #32
 8000be8:	fa01 f103 	lsl.w	r1, r1, r3
 8000bec:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bf0:	d502      	bpl.n	8000bf8 <__addsf3+0x78>
 8000bf2:	4249      	negs	r1, r1
 8000bf4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bf8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bfc:	d313      	bcc.n	8000c26 <__addsf3+0xa6>
 8000bfe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c02:	d306      	bcc.n	8000c12 <__addsf3+0x92>
 8000c04:	0840      	lsrs	r0, r0, #1
 8000c06:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c0a:	f102 0201 	add.w	r2, r2, #1
 8000c0e:	2afe      	cmp	r2, #254	; 0xfe
 8000c10:	d251      	bcs.n	8000cb6 <__addsf3+0x136>
 8000c12:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c1a:	bf08      	it	eq
 8000c1c:	f020 0001 	biceq.w	r0, r0, #1
 8000c20:	ea40 0003 	orr.w	r0, r0, r3
 8000c24:	4770      	bx	lr
 8000c26:	0049      	lsls	r1, r1, #1
 8000c28:	eb40 0000 	adc.w	r0, r0, r0
 8000c2c:	3a01      	subs	r2, #1
 8000c2e:	bf28      	it	cs
 8000c30:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c34:	d2ed      	bcs.n	8000c12 <__addsf3+0x92>
 8000c36:	fab0 fc80 	clz	ip, r0
 8000c3a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c3e:	ebb2 020c 	subs.w	r2, r2, ip
 8000c42:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c46:	bfaa      	itet	ge
 8000c48:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c4c:	4252      	neglt	r2, r2
 8000c4e:	4318      	orrge	r0, r3
 8000c50:	bfbc      	itt	lt
 8000c52:	40d0      	lsrlt	r0, r2
 8000c54:	4318      	orrlt	r0, r3
 8000c56:	4770      	bx	lr
 8000c58:	f092 0f00 	teq	r2, #0
 8000c5c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c60:	bf06      	itte	eq
 8000c62:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c66:	3201      	addeq	r2, #1
 8000c68:	3b01      	subne	r3, #1
 8000c6a:	e7b5      	b.n	8000bd8 <__addsf3+0x58>
 8000c6c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c70:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c74:	bf18      	it	ne
 8000c76:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c7a:	d021      	beq.n	8000cc0 <__addsf3+0x140>
 8000c7c:	ea92 0f03 	teq	r2, r3
 8000c80:	d004      	beq.n	8000c8c <__addsf3+0x10c>
 8000c82:	f092 0f00 	teq	r2, #0
 8000c86:	bf08      	it	eq
 8000c88:	4608      	moveq	r0, r1
 8000c8a:	4770      	bx	lr
 8000c8c:	ea90 0f01 	teq	r0, r1
 8000c90:	bf1c      	itt	ne
 8000c92:	2000      	movne	r0, #0
 8000c94:	4770      	bxne	lr
 8000c96:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c9a:	d104      	bne.n	8000ca6 <__addsf3+0x126>
 8000c9c:	0040      	lsls	r0, r0, #1
 8000c9e:	bf28      	it	cs
 8000ca0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ca4:	4770      	bx	lr
 8000ca6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000caa:	bf3c      	itt	cc
 8000cac:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cb0:	4770      	bxcc	lr
 8000cb2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cb6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cbe:	4770      	bx	lr
 8000cc0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cc4:	bf16      	itet	ne
 8000cc6:	4608      	movne	r0, r1
 8000cc8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ccc:	4601      	movne	r1, r0
 8000cce:	0242      	lsls	r2, r0, #9
 8000cd0:	bf06      	itte	eq
 8000cd2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cd6:	ea90 0f01 	teqeq	r0, r1
 8000cda:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cde:	4770      	bx	lr

08000ce0 <__aeabi_ui2f>:
 8000ce0:	f04f 0300 	mov.w	r3, #0
 8000ce4:	e004      	b.n	8000cf0 <__aeabi_i2f+0x8>
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_i2f>:
 8000ce8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cec:	bf48      	it	mi
 8000cee:	4240      	negmi	r0, r0
 8000cf0:	ea5f 0c00 	movs.w	ip, r0
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cfc:	4601      	mov	r1, r0
 8000cfe:	f04f 0000 	mov.w	r0, #0
 8000d02:	e01c      	b.n	8000d3e <__aeabi_l2f+0x2a>

08000d04 <__aeabi_ul2f>:
 8000d04:	ea50 0201 	orrs.w	r2, r0, r1
 8000d08:	bf08      	it	eq
 8000d0a:	4770      	bxeq	lr
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e00a      	b.n	8000d28 <__aeabi_l2f+0x14>
 8000d12:	bf00      	nop

08000d14 <__aeabi_l2f>:
 8000d14:	ea50 0201 	orrs.w	r2, r0, r1
 8000d18:	bf08      	it	eq
 8000d1a:	4770      	bxeq	lr
 8000d1c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d20:	d502      	bpl.n	8000d28 <__aeabi_l2f+0x14>
 8000d22:	4240      	negs	r0, r0
 8000d24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d28:	ea5f 0c01 	movs.w	ip, r1
 8000d2c:	bf02      	ittt	eq
 8000d2e:	4684      	moveq	ip, r0
 8000d30:	4601      	moveq	r1, r0
 8000d32:	2000      	moveq	r0, #0
 8000d34:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d38:	bf08      	it	eq
 8000d3a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d3e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d42:	fabc f28c 	clz	r2, ip
 8000d46:	3a08      	subs	r2, #8
 8000d48:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d4c:	db10      	blt.n	8000d70 <__aeabi_l2f+0x5c>
 8000d4e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d52:	4463      	add	r3, ip
 8000d54:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d58:	f1c2 0220 	rsb	r2, r2, #32
 8000d5c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d60:	fa20 f202 	lsr.w	r2, r0, r2
 8000d64:	eb43 0002 	adc.w	r0, r3, r2
 8000d68:	bf08      	it	eq
 8000d6a:	f020 0001 	biceq.w	r0, r0, #1
 8000d6e:	4770      	bx	lr
 8000d70:	f102 0220 	add.w	r2, r2, #32
 8000d74:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d78:	f1c2 0220 	rsb	r2, r2, #32
 8000d7c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d80:	fa21 f202 	lsr.w	r2, r1, r2
 8000d84:	eb43 0002 	adc.w	r0, r3, r2
 8000d88:	bf08      	it	eq
 8000d8a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d8e:	4770      	bx	lr

08000d90 <__aeabi_fmul>:
 8000d90:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d94:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d98:	bf1e      	ittt	ne
 8000d9a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d9e:	ea92 0f0c 	teqne	r2, ip
 8000da2:	ea93 0f0c 	teqne	r3, ip
 8000da6:	d06f      	beq.n	8000e88 <__aeabi_fmul+0xf8>
 8000da8:	441a      	add	r2, r3
 8000daa:	ea80 0c01 	eor.w	ip, r0, r1
 8000dae:	0240      	lsls	r0, r0, #9
 8000db0:	bf18      	it	ne
 8000db2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000db6:	d01e      	beq.n	8000df6 <__aeabi_fmul+0x66>
 8000db8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dbc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dc0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dc4:	fba0 3101 	umull	r3, r1, r0, r1
 8000dc8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dcc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dd0:	bf3e      	ittt	cc
 8000dd2:	0049      	lslcc	r1, r1, #1
 8000dd4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dd8:	005b      	lslcc	r3, r3, #1
 8000dda:	ea40 0001 	orr.w	r0, r0, r1
 8000dde:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000de2:	2afd      	cmp	r2, #253	; 0xfd
 8000de4:	d81d      	bhi.n	8000e22 <__aeabi_fmul+0x92>
 8000de6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dee:	bf08      	it	eq
 8000df0:	f020 0001 	biceq.w	r0, r0, #1
 8000df4:	4770      	bx	lr
 8000df6:	f090 0f00 	teq	r0, #0
 8000dfa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dfe:	bf08      	it	eq
 8000e00:	0249      	lsleq	r1, r1, #9
 8000e02:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e06:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e0a:	3a7f      	subs	r2, #127	; 0x7f
 8000e0c:	bfc2      	ittt	gt
 8000e0e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e12:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e16:	4770      	bxgt	lr
 8000e18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e1c:	f04f 0300 	mov.w	r3, #0
 8000e20:	3a01      	subs	r2, #1
 8000e22:	dc5d      	bgt.n	8000ee0 <__aeabi_fmul+0x150>
 8000e24:	f112 0f19 	cmn.w	r2, #25
 8000e28:	bfdc      	itt	le
 8000e2a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e2e:	4770      	bxle	lr
 8000e30:	f1c2 0200 	rsb	r2, r2, #0
 8000e34:	0041      	lsls	r1, r0, #1
 8000e36:	fa21 f102 	lsr.w	r1, r1, r2
 8000e3a:	f1c2 0220 	rsb	r2, r2, #32
 8000e3e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e42:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e46:	f140 0000 	adc.w	r0, r0, #0
 8000e4a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e4e:	bf08      	it	eq
 8000e50:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e54:	4770      	bx	lr
 8000e56:	f092 0f00 	teq	r2, #0
 8000e5a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e5e:	bf02      	ittt	eq
 8000e60:	0040      	lsleq	r0, r0, #1
 8000e62:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e66:	3a01      	subeq	r2, #1
 8000e68:	d0f9      	beq.n	8000e5e <__aeabi_fmul+0xce>
 8000e6a:	ea40 000c 	orr.w	r0, r0, ip
 8000e6e:	f093 0f00 	teq	r3, #0
 8000e72:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e76:	bf02      	ittt	eq
 8000e78:	0049      	lsleq	r1, r1, #1
 8000e7a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e7e:	3b01      	subeq	r3, #1
 8000e80:	d0f9      	beq.n	8000e76 <__aeabi_fmul+0xe6>
 8000e82:	ea41 010c 	orr.w	r1, r1, ip
 8000e86:	e78f      	b.n	8000da8 <__aeabi_fmul+0x18>
 8000e88:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e8c:	ea92 0f0c 	teq	r2, ip
 8000e90:	bf18      	it	ne
 8000e92:	ea93 0f0c 	teqne	r3, ip
 8000e96:	d00a      	beq.n	8000eae <__aeabi_fmul+0x11e>
 8000e98:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e9c:	bf18      	it	ne
 8000e9e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ea2:	d1d8      	bne.n	8000e56 <__aeabi_fmul+0xc6>
 8000ea4:	ea80 0001 	eor.w	r0, r0, r1
 8000ea8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eac:	4770      	bx	lr
 8000eae:	f090 0f00 	teq	r0, #0
 8000eb2:	bf17      	itett	ne
 8000eb4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eb8:	4608      	moveq	r0, r1
 8000eba:	f091 0f00 	teqne	r1, #0
 8000ebe:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ec2:	d014      	beq.n	8000eee <__aeabi_fmul+0x15e>
 8000ec4:	ea92 0f0c 	teq	r2, ip
 8000ec8:	d101      	bne.n	8000ece <__aeabi_fmul+0x13e>
 8000eca:	0242      	lsls	r2, r0, #9
 8000ecc:	d10f      	bne.n	8000eee <__aeabi_fmul+0x15e>
 8000ece:	ea93 0f0c 	teq	r3, ip
 8000ed2:	d103      	bne.n	8000edc <__aeabi_fmul+0x14c>
 8000ed4:	024b      	lsls	r3, r1, #9
 8000ed6:	bf18      	it	ne
 8000ed8:	4608      	movne	r0, r1
 8000eda:	d108      	bne.n	8000eee <__aeabi_fmul+0x15e>
 8000edc:	ea80 0001 	eor.w	r0, r0, r1
 8000ee0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ee4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000eec:	4770      	bx	lr
 8000eee:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ef2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ef6:	4770      	bx	lr

08000ef8 <__aeabi_fdiv>:
 8000ef8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000efc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f00:	bf1e      	ittt	ne
 8000f02:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f06:	ea92 0f0c 	teqne	r2, ip
 8000f0a:	ea93 0f0c 	teqne	r3, ip
 8000f0e:	d069      	beq.n	8000fe4 <__aeabi_fdiv+0xec>
 8000f10:	eba2 0203 	sub.w	r2, r2, r3
 8000f14:	ea80 0c01 	eor.w	ip, r0, r1
 8000f18:	0249      	lsls	r1, r1, #9
 8000f1a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f1e:	d037      	beq.n	8000f90 <__aeabi_fdiv+0x98>
 8000f20:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f24:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f28:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f2c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f30:	428b      	cmp	r3, r1
 8000f32:	bf38      	it	cc
 8000f34:	005b      	lslcc	r3, r3, #1
 8000f36:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f3a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f3e:	428b      	cmp	r3, r1
 8000f40:	bf24      	itt	cs
 8000f42:	1a5b      	subcs	r3, r3, r1
 8000f44:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f48:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f4c:	bf24      	itt	cs
 8000f4e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f52:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f56:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f5a:	bf24      	itt	cs
 8000f5c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f60:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f64:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f68:	bf24      	itt	cs
 8000f6a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f6e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f72:	011b      	lsls	r3, r3, #4
 8000f74:	bf18      	it	ne
 8000f76:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f7a:	d1e0      	bne.n	8000f3e <__aeabi_fdiv+0x46>
 8000f7c:	2afd      	cmp	r2, #253	; 0xfd
 8000f7e:	f63f af50 	bhi.w	8000e22 <__aeabi_fmul+0x92>
 8000f82:	428b      	cmp	r3, r1
 8000f84:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f88:	bf08      	it	eq
 8000f8a:	f020 0001 	biceq.w	r0, r0, #1
 8000f8e:	4770      	bx	lr
 8000f90:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f94:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f98:	327f      	adds	r2, #127	; 0x7f
 8000f9a:	bfc2      	ittt	gt
 8000f9c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fa0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fa4:	4770      	bxgt	lr
 8000fa6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000faa:	f04f 0300 	mov.w	r3, #0
 8000fae:	3a01      	subs	r2, #1
 8000fb0:	e737      	b.n	8000e22 <__aeabi_fmul+0x92>
 8000fb2:	f092 0f00 	teq	r2, #0
 8000fb6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fba:	bf02      	ittt	eq
 8000fbc:	0040      	lsleq	r0, r0, #1
 8000fbe:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fc2:	3a01      	subeq	r2, #1
 8000fc4:	d0f9      	beq.n	8000fba <__aeabi_fdiv+0xc2>
 8000fc6:	ea40 000c 	orr.w	r0, r0, ip
 8000fca:	f093 0f00 	teq	r3, #0
 8000fce:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fd2:	bf02      	ittt	eq
 8000fd4:	0049      	lsleq	r1, r1, #1
 8000fd6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fda:	3b01      	subeq	r3, #1
 8000fdc:	d0f9      	beq.n	8000fd2 <__aeabi_fdiv+0xda>
 8000fde:	ea41 010c 	orr.w	r1, r1, ip
 8000fe2:	e795      	b.n	8000f10 <__aeabi_fdiv+0x18>
 8000fe4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fe8:	ea92 0f0c 	teq	r2, ip
 8000fec:	d108      	bne.n	8001000 <__aeabi_fdiv+0x108>
 8000fee:	0242      	lsls	r2, r0, #9
 8000ff0:	f47f af7d 	bne.w	8000eee <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	f47f af70 	bne.w	8000edc <__aeabi_fmul+0x14c>
 8000ffc:	4608      	mov	r0, r1
 8000ffe:	e776      	b.n	8000eee <__aeabi_fmul+0x15e>
 8001000:	ea93 0f0c 	teq	r3, ip
 8001004:	d104      	bne.n	8001010 <__aeabi_fdiv+0x118>
 8001006:	024b      	lsls	r3, r1, #9
 8001008:	f43f af4c 	beq.w	8000ea4 <__aeabi_fmul+0x114>
 800100c:	4608      	mov	r0, r1
 800100e:	e76e      	b.n	8000eee <__aeabi_fmul+0x15e>
 8001010:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001014:	bf18      	it	ne
 8001016:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800101a:	d1ca      	bne.n	8000fb2 <__aeabi_fdiv+0xba>
 800101c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001020:	f47f af5c 	bne.w	8000edc <__aeabi_fmul+0x14c>
 8001024:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001028:	f47f af3c 	bne.w	8000ea4 <__aeabi_fmul+0x114>
 800102c:	e75f      	b.n	8000eee <__aeabi_fmul+0x15e>
 800102e:	bf00      	nop

08001030 <__gesf2>:
 8001030:	f04f 3cff 	mov.w	ip, #4294967295
 8001034:	e006      	b.n	8001044 <__cmpsf2+0x4>
 8001036:	bf00      	nop

08001038 <__lesf2>:
 8001038:	f04f 0c01 	mov.w	ip, #1
 800103c:	e002      	b.n	8001044 <__cmpsf2+0x4>
 800103e:	bf00      	nop

08001040 <__cmpsf2>:
 8001040:	f04f 0c01 	mov.w	ip, #1
 8001044:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001048:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800104c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001050:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001054:	bf18      	it	ne
 8001056:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800105a:	d011      	beq.n	8001080 <__cmpsf2+0x40>
 800105c:	b001      	add	sp, #4
 800105e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001062:	bf18      	it	ne
 8001064:	ea90 0f01 	teqne	r0, r1
 8001068:	bf58      	it	pl
 800106a:	ebb2 0003 	subspl.w	r0, r2, r3
 800106e:	bf88      	it	hi
 8001070:	17c8      	asrhi	r0, r1, #31
 8001072:	bf38      	it	cc
 8001074:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001078:	bf18      	it	ne
 800107a:	f040 0001 	orrne.w	r0, r0, #1
 800107e:	4770      	bx	lr
 8001080:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001084:	d102      	bne.n	800108c <__cmpsf2+0x4c>
 8001086:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800108a:	d105      	bne.n	8001098 <__cmpsf2+0x58>
 800108c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001090:	d1e4      	bne.n	800105c <__cmpsf2+0x1c>
 8001092:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001096:	d0e1      	beq.n	800105c <__cmpsf2+0x1c>
 8001098:	f85d 0b04 	ldr.w	r0, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop

080010a0 <__aeabi_cfrcmple>:
 80010a0:	4684      	mov	ip, r0
 80010a2:	4608      	mov	r0, r1
 80010a4:	4661      	mov	r1, ip
 80010a6:	e7ff      	b.n	80010a8 <__aeabi_cfcmpeq>

080010a8 <__aeabi_cfcmpeq>:
 80010a8:	b50f      	push	{r0, r1, r2, r3, lr}
 80010aa:	f7ff ffc9 	bl	8001040 <__cmpsf2>
 80010ae:	2800      	cmp	r0, #0
 80010b0:	bf48      	it	mi
 80010b2:	f110 0f00 	cmnmi.w	r0, #0
 80010b6:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010b8 <__aeabi_fcmpeq>:
 80010b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010bc:	f7ff fff4 	bl	80010a8 <__aeabi_cfcmpeq>
 80010c0:	bf0c      	ite	eq
 80010c2:	2001      	moveq	r0, #1
 80010c4:	2000      	movne	r0, #0
 80010c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ca:	bf00      	nop

080010cc <__aeabi_fcmplt>:
 80010cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d0:	f7ff ffea 	bl	80010a8 <__aeabi_cfcmpeq>
 80010d4:	bf34      	ite	cc
 80010d6:	2001      	movcc	r0, #1
 80010d8:	2000      	movcs	r0, #0
 80010da:	f85d fb08 	ldr.w	pc, [sp], #8
 80010de:	bf00      	nop

080010e0 <__aeabi_fcmple>:
 80010e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e4:	f7ff ffe0 	bl	80010a8 <__aeabi_cfcmpeq>
 80010e8:	bf94      	ite	ls
 80010ea:	2001      	movls	r0, #1
 80010ec:	2000      	movhi	r0, #0
 80010ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f2:	bf00      	nop

080010f4 <__aeabi_fcmpge>:
 80010f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f8:	f7ff ffd2 	bl	80010a0 <__aeabi_cfrcmple>
 80010fc:	bf94      	ite	ls
 80010fe:	2001      	movls	r0, #1
 8001100:	2000      	movhi	r0, #0
 8001102:	f85d fb08 	ldr.w	pc, [sp], #8
 8001106:	bf00      	nop

08001108 <__aeabi_fcmpgt>:
 8001108:	f84d ed08 	str.w	lr, [sp, #-8]!
 800110c:	f7ff ffc8 	bl	80010a0 <__aeabi_cfrcmple>
 8001110:	bf34      	ite	cc
 8001112:	2001      	movcc	r0, #1
 8001114:	2000      	movcs	r0, #0
 8001116:	f85d fb08 	ldr.w	pc, [sp], #8
 800111a:	bf00      	nop

0800111c <__aeabi_fcmpun>:
 800111c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001120:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001124:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001128:	d102      	bne.n	8001130 <__aeabi_fcmpun+0x14>
 800112a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800112e:	d108      	bne.n	8001142 <__aeabi_fcmpun+0x26>
 8001130:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001134:	d102      	bne.n	800113c <__aeabi_fcmpun+0x20>
 8001136:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800113a:	d102      	bne.n	8001142 <__aeabi_fcmpun+0x26>
 800113c:	f04f 0000 	mov.w	r0, #0
 8001140:	4770      	bx	lr
 8001142:	f04f 0001 	mov.w	r0, #1
 8001146:	4770      	bx	lr

08001148 <__aeabi_f2uiz>:
 8001148:	0042      	lsls	r2, r0, #1
 800114a:	d20e      	bcs.n	800116a <__aeabi_f2uiz+0x22>
 800114c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001150:	d30b      	bcc.n	800116a <__aeabi_f2uiz+0x22>
 8001152:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001156:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800115a:	d409      	bmi.n	8001170 <__aeabi_f2uiz+0x28>
 800115c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001160:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001164:	fa23 f002 	lsr.w	r0, r3, r2
 8001168:	4770      	bx	lr
 800116a:	f04f 0000 	mov.w	r0, #0
 800116e:	4770      	bx	lr
 8001170:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001174:	d101      	bne.n	800117a <__aeabi_f2uiz+0x32>
 8001176:	0242      	lsls	r2, r0, #9
 8001178:	d102      	bne.n	8001180 <__aeabi_f2uiz+0x38>
 800117a:	f04f 30ff 	mov.w	r0, #4294967295
 800117e:	4770      	bx	lr
 8001180:	f04f 0000 	mov.w	r0, #0
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop

08001188 <__aeabi_uldivmod>:
 8001188:	b953      	cbnz	r3, 80011a0 <__aeabi_uldivmod+0x18>
 800118a:	b94a      	cbnz	r2, 80011a0 <__aeabi_uldivmod+0x18>
 800118c:	2900      	cmp	r1, #0
 800118e:	bf08      	it	eq
 8001190:	2800      	cmpeq	r0, #0
 8001192:	bf1c      	itt	ne
 8001194:	f04f 31ff 	movne.w	r1, #4294967295
 8001198:	f04f 30ff 	movne.w	r0, #4294967295
 800119c:	f000 b976 	b.w	800148c <__aeabi_idiv0>
 80011a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80011a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011a8:	f000 f806 	bl	80011b8 <__udivmoddi4>
 80011ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011b4:	b004      	add	sp, #16
 80011b6:	4770      	bx	lr

080011b8 <__udivmoddi4>:
 80011b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011bc:	9e08      	ldr	r6, [sp, #32]
 80011be:	460d      	mov	r5, r1
 80011c0:	4604      	mov	r4, r0
 80011c2:	4688      	mov	r8, r1
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d14d      	bne.n	8001264 <__udivmoddi4+0xac>
 80011c8:	428a      	cmp	r2, r1
 80011ca:	4694      	mov	ip, r2
 80011cc:	d968      	bls.n	80012a0 <__udivmoddi4+0xe8>
 80011ce:	fab2 f282 	clz	r2, r2
 80011d2:	b152      	cbz	r2, 80011ea <__udivmoddi4+0x32>
 80011d4:	fa01 f302 	lsl.w	r3, r1, r2
 80011d8:	f1c2 0120 	rsb	r1, r2, #32
 80011dc:	fa20 f101 	lsr.w	r1, r0, r1
 80011e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80011e4:	ea41 0803 	orr.w	r8, r1, r3
 80011e8:	4094      	lsls	r4, r2
 80011ea:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80011ee:	fbb8 f7f1 	udiv	r7, r8, r1
 80011f2:	fa1f fe8c 	uxth.w	lr, ip
 80011f6:	fb01 8817 	mls	r8, r1, r7, r8
 80011fa:	fb07 f00e 	mul.w	r0, r7, lr
 80011fe:	0c23      	lsrs	r3, r4, #16
 8001200:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001204:	4298      	cmp	r0, r3
 8001206:	d90a      	bls.n	800121e <__udivmoddi4+0x66>
 8001208:	eb1c 0303 	adds.w	r3, ip, r3
 800120c:	f107 35ff 	add.w	r5, r7, #4294967295
 8001210:	f080 811e 	bcs.w	8001450 <__udivmoddi4+0x298>
 8001214:	4298      	cmp	r0, r3
 8001216:	f240 811b 	bls.w	8001450 <__udivmoddi4+0x298>
 800121a:	3f02      	subs	r7, #2
 800121c:	4463      	add	r3, ip
 800121e:	1a1b      	subs	r3, r3, r0
 8001220:	fbb3 f0f1 	udiv	r0, r3, r1
 8001224:	fb01 3310 	mls	r3, r1, r0, r3
 8001228:	fb00 fe0e 	mul.w	lr, r0, lr
 800122c:	b2a4      	uxth	r4, r4
 800122e:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001232:	45a6      	cmp	lr, r4
 8001234:	d90a      	bls.n	800124c <__udivmoddi4+0x94>
 8001236:	eb1c 0404 	adds.w	r4, ip, r4
 800123a:	f100 33ff 	add.w	r3, r0, #4294967295
 800123e:	f080 8109 	bcs.w	8001454 <__udivmoddi4+0x29c>
 8001242:	45a6      	cmp	lr, r4
 8001244:	f240 8106 	bls.w	8001454 <__udivmoddi4+0x29c>
 8001248:	4464      	add	r4, ip
 800124a:	3802      	subs	r0, #2
 800124c:	2100      	movs	r1, #0
 800124e:	eba4 040e 	sub.w	r4, r4, lr
 8001252:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001256:	b11e      	cbz	r6, 8001260 <__udivmoddi4+0xa8>
 8001258:	2300      	movs	r3, #0
 800125a:	40d4      	lsrs	r4, r2
 800125c:	e9c6 4300 	strd	r4, r3, [r6]
 8001260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001264:	428b      	cmp	r3, r1
 8001266:	d908      	bls.n	800127a <__udivmoddi4+0xc2>
 8001268:	2e00      	cmp	r6, #0
 800126a:	f000 80ee 	beq.w	800144a <__udivmoddi4+0x292>
 800126e:	2100      	movs	r1, #0
 8001270:	e9c6 0500 	strd	r0, r5, [r6]
 8001274:	4608      	mov	r0, r1
 8001276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800127a:	fab3 f183 	clz	r1, r3
 800127e:	2900      	cmp	r1, #0
 8001280:	d14a      	bne.n	8001318 <__udivmoddi4+0x160>
 8001282:	42ab      	cmp	r3, r5
 8001284:	d302      	bcc.n	800128c <__udivmoddi4+0xd4>
 8001286:	4282      	cmp	r2, r0
 8001288:	f200 80fc 	bhi.w	8001484 <__udivmoddi4+0x2cc>
 800128c:	1a84      	subs	r4, r0, r2
 800128e:	eb65 0303 	sbc.w	r3, r5, r3
 8001292:	2001      	movs	r0, #1
 8001294:	4698      	mov	r8, r3
 8001296:	2e00      	cmp	r6, #0
 8001298:	d0e2      	beq.n	8001260 <__udivmoddi4+0xa8>
 800129a:	e9c6 4800 	strd	r4, r8, [r6]
 800129e:	e7df      	b.n	8001260 <__udivmoddi4+0xa8>
 80012a0:	b902      	cbnz	r2, 80012a4 <__udivmoddi4+0xec>
 80012a2:	deff      	udf	#255	; 0xff
 80012a4:	fab2 f282 	clz	r2, r2
 80012a8:	2a00      	cmp	r2, #0
 80012aa:	f040 8091 	bne.w	80013d0 <__udivmoddi4+0x218>
 80012ae:	eba1 000c 	sub.w	r0, r1, ip
 80012b2:	2101      	movs	r1, #1
 80012b4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80012b8:	fa1f fe8c 	uxth.w	lr, ip
 80012bc:	fbb0 f3f7 	udiv	r3, r0, r7
 80012c0:	fb07 0013 	mls	r0, r7, r3, r0
 80012c4:	0c25      	lsrs	r5, r4, #16
 80012c6:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80012ca:	fb0e f003 	mul.w	r0, lr, r3
 80012ce:	42a8      	cmp	r0, r5
 80012d0:	d908      	bls.n	80012e4 <__udivmoddi4+0x12c>
 80012d2:	eb1c 0505 	adds.w	r5, ip, r5
 80012d6:	f103 38ff 	add.w	r8, r3, #4294967295
 80012da:	d202      	bcs.n	80012e2 <__udivmoddi4+0x12a>
 80012dc:	42a8      	cmp	r0, r5
 80012de:	f200 80ce 	bhi.w	800147e <__udivmoddi4+0x2c6>
 80012e2:	4643      	mov	r3, r8
 80012e4:	1a2d      	subs	r5, r5, r0
 80012e6:	fbb5 f0f7 	udiv	r0, r5, r7
 80012ea:	fb07 5510 	mls	r5, r7, r0, r5
 80012ee:	fb0e fe00 	mul.w	lr, lr, r0
 80012f2:	b2a4      	uxth	r4, r4
 80012f4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80012f8:	45a6      	cmp	lr, r4
 80012fa:	d908      	bls.n	800130e <__udivmoddi4+0x156>
 80012fc:	eb1c 0404 	adds.w	r4, ip, r4
 8001300:	f100 35ff 	add.w	r5, r0, #4294967295
 8001304:	d202      	bcs.n	800130c <__udivmoddi4+0x154>
 8001306:	45a6      	cmp	lr, r4
 8001308:	f200 80b6 	bhi.w	8001478 <__udivmoddi4+0x2c0>
 800130c:	4628      	mov	r0, r5
 800130e:	eba4 040e 	sub.w	r4, r4, lr
 8001312:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001316:	e79e      	b.n	8001256 <__udivmoddi4+0x9e>
 8001318:	f1c1 0720 	rsb	r7, r1, #32
 800131c:	408b      	lsls	r3, r1
 800131e:	fa22 fc07 	lsr.w	ip, r2, r7
 8001322:	ea4c 0c03 	orr.w	ip, ip, r3
 8001326:	fa25 fa07 	lsr.w	sl, r5, r7
 800132a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800132e:	fbba f8f9 	udiv	r8, sl, r9
 8001332:	fa20 f307 	lsr.w	r3, r0, r7
 8001336:	fb09 aa18 	mls	sl, r9, r8, sl
 800133a:	408d      	lsls	r5, r1
 800133c:	fa1f fe8c 	uxth.w	lr, ip
 8001340:	431d      	orrs	r5, r3
 8001342:	fa00 f301 	lsl.w	r3, r0, r1
 8001346:	fb08 f00e 	mul.w	r0, r8, lr
 800134a:	0c2c      	lsrs	r4, r5, #16
 800134c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001350:	42a0      	cmp	r0, r4
 8001352:	fa02 f201 	lsl.w	r2, r2, r1
 8001356:	d90b      	bls.n	8001370 <__udivmoddi4+0x1b8>
 8001358:	eb1c 0404 	adds.w	r4, ip, r4
 800135c:	f108 3aff 	add.w	sl, r8, #4294967295
 8001360:	f080 8088 	bcs.w	8001474 <__udivmoddi4+0x2bc>
 8001364:	42a0      	cmp	r0, r4
 8001366:	f240 8085 	bls.w	8001474 <__udivmoddi4+0x2bc>
 800136a:	f1a8 0802 	sub.w	r8, r8, #2
 800136e:	4464      	add	r4, ip
 8001370:	1a24      	subs	r4, r4, r0
 8001372:	fbb4 f0f9 	udiv	r0, r4, r9
 8001376:	fb09 4410 	mls	r4, r9, r0, r4
 800137a:	fb00 fe0e 	mul.w	lr, r0, lr
 800137e:	b2ad      	uxth	r5, r5
 8001380:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001384:	45a6      	cmp	lr, r4
 8001386:	d908      	bls.n	800139a <__udivmoddi4+0x1e2>
 8001388:	eb1c 0404 	adds.w	r4, ip, r4
 800138c:	f100 35ff 	add.w	r5, r0, #4294967295
 8001390:	d26c      	bcs.n	800146c <__udivmoddi4+0x2b4>
 8001392:	45a6      	cmp	lr, r4
 8001394:	d96a      	bls.n	800146c <__udivmoddi4+0x2b4>
 8001396:	3802      	subs	r0, #2
 8001398:	4464      	add	r4, ip
 800139a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800139e:	fba0 9502 	umull	r9, r5, r0, r2
 80013a2:	eba4 040e 	sub.w	r4, r4, lr
 80013a6:	42ac      	cmp	r4, r5
 80013a8:	46c8      	mov	r8, r9
 80013aa:	46ae      	mov	lr, r5
 80013ac:	d356      	bcc.n	800145c <__udivmoddi4+0x2a4>
 80013ae:	d053      	beq.n	8001458 <__udivmoddi4+0x2a0>
 80013b0:	2e00      	cmp	r6, #0
 80013b2:	d069      	beq.n	8001488 <__udivmoddi4+0x2d0>
 80013b4:	ebb3 0208 	subs.w	r2, r3, r8
 80013b8:	eb64 040e 	sbc.w	r4, r4, lr
 80013bc:	fa22 f301 	lsr.w	r3, r2, r1
 80013c0:	fa04 f707 	lsl.w	r7, r4, r7
 80013c4:	431f      	orrs	r7, r3
 80013c6:	40cc      	lsrs	r4, r1
 80013c8:	e9c6 7400 	strd	r7, r4, [r6]
 80013cc:	2100      	movs	r1, #0
 80013ce:	e747      	b.n	8001260 <__udivmoddi4+0xa8>
 80013d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80013d4:	f1c2 0120 	rsb	r1, r2, #32
 80013d8:	fa25 f301 	lsr.w	r3, r5, r1
 80013dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80013e0:	fa20 f101 	lsr.w	r1, r0, r1
 80013e4:	4095      	lsls	r5, r2
 80013e6:	430d      	orrs	r5, r1
 80013e8:	fbb3 f1f7 	udiv	r1, r3, r7
 80013ec:	fb07 3311 	mls	r3, r7, r1, r3
 80013f0:	fa1f fe8c 	uxth.w	lr, ip
 80013f4:	0c28      	lsrs	r0, r5, #16
 80013f6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80013fa:	fb01 f30e 	mul.w	r3, r1, lr
 80013fe:	4283      	cmp	r3, r0
 8001400:	fa04 f402 	lsl.w	r4, r4, r2
 8001404:	d908      	bls.n	8001418 <__udivmoddi4+0x260>
 8001406:	eb1c 0000 	adds.w	r0, ip, r0
 800140a:	f101 38ff 	add.w	r8, r1, #4294967295
 800140e:	d22f      	bcs.n	8001470 <__udivmoddi4+0x2b8>
 8001410:	4283      	cmp	r3, r0
 8001412:	d92d      	bls.n	8001470 <__udivmoddi4+0x2b8>
 8001414:	3902      	subs	r1, #2
 8001416:	4460      	add	r0, ip
 8001418:	1ac0      	subs	r0, r0, r3
 800141a:	fbb0 f3f7 	udiv	r3, r0, r7
 800141e:	fb07 0013 	mls	r0, r7, r3, r0
 8001422:	b2ad      	uxth	r5, r5
 8001424:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001428:	fb03 f00e 	mul.w	r0, r3, lr
 800142c:	42a8      	cmp	r0, r5
 800142e:	d908      	bls.n	8001442 <__udivmoddi4+0x28a>
 8001430:	eb1c 0505 	adds.w	r5, ip, r5
 8001434:	f103 38ff 	add.w	r8, r3, #4294967295
 8001438:	d216      	bcs.n	8001468 <__udivmoddi4+0x2b0>
 800143a:	42a8      	cmp	r0, r5
 800143c:	d914      	bls.n	8001468 <__udivmoddi4+0x2b0>
 800143e:	3b02      	subs	r3, #2
 8001440:	4465      	add	r5, ip
 8001442:	1a28      	subs	r0, r5, r0
 8001444:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001448:	e738      	b.n	80012bc <__udivmoddi4+0x104>
 800144a:	4631      	mov	r1, r6
 800144c:	4630      	mov	r0, r6
 800144e:	e707      	b.n	8001260 <__udivmoddi4+0xa8>
 8001450:	462f      	mov	r7, r5
 8001452:	e6e4      	b.n	800121e <__udivmoddi4+0x66>
 8001454:	4618      	mov	r0, r3
 8001456:	e6f9      	b.n	800124c <__udivmoddi4+0x94>
 8001458:	454b      	cmp	r3, r9
 800145a:	d2a9      	bcs.n	80013b0 <__udivmoddi4+0x1f8>
 800145c:	ebb9 0802 	subs.w	r8, r9, r2
 8001460:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001464:	3801      	subs	r0, #1
 8001466:	e7a3      	b.n	80013b0 <__udivmoddi4+0x1f8>
 8001468:	4643      	mov	r3, r8
 800146a:	e7ea      	b.n	8001442 <__udivmoddi4+0x28a>
 800146c:	4628      	mov	r0, r5
 800146e:	e794      	b.n	800139a <__udivmoddi4+0x1e2>
 8001470:	4641      	mov	r1, r8
 8001472:	e7d1      	b.n	8001418 <__udivmoddi4+0x260>
 8001474:	46d0      	mov	r8, sl
 8001476:	e77b      	b.n	8001370 <__udivmoddi4+0x1b8>
 8001478:	4464      	add	r4, ip
 800147a:	3802      	subs	r0, #2
 800147c:	e747      	b.n	800130e <__udivmoddi4+0x156>
 800147e:	3b02      	subs	r3, #2
 8001480:	4465      	add	r5, ip
 8001482:	e72f      	b.n	80012e4 <__udivmoddi4+0x12c>
 8001484:	4608      	mov	r0, r1
 8001486:	e706      	b.n	8001296 <__udivmoddi4+0xde>
 8001488:	4631      	mov	r1, r6
 800148a:	e6e9      	b.n	8001260 <__udivmoddi4+0xa8>

0800148c <__aeabi_idiv0>:
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop

08001490 <_ZN6Screen6updateEv>:
    touch.y = 0;
    // Update all UI elements
}

void Screen::update() // this replace the original updateAllElements function
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af02      	add	r7, sp, #8
 8001496:	6078      	str	r0, [r7, #4]
    static bool firstCall = true;
    if (firstCall)
 8001498:	4b1e      	ldr	r3, [pc, #120]	; (8001514 <_ZN6Screen6updateEv+0x84>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d00f      	beq.n	80014c0 <_ZN6Screen6updateEv+0x30>
    {
        LCD_Clear_Color(0, 0, 240, 320, WHITE);
 80014a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80014aa:	22f0      	movs	r2, #240	; 0xf0
 80014ac:	2100      	movs	r1, #0
 80014ae:	2000      	movs	r0, #0
 80014b0:	f002 f80e 	bl	80034d0 <LCD_Clear_Color>
        render();
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f000 f831 	bl	800151c <_ZN6Screen6renderEv>
        // printToLCD("x=   , y=   ", 0);
        firstCall = false;
 80014ba:	4b16      	ldr	r3, [pc, #88]	; (8001514 <_ZN6Screen6updateEv+0x84>)
 80014bc:	2200      	movs	r2, #0
 80014be:	701a      	strb	r2, [r3, #0]
    }
    strType_XPT2046_Coordinate touch;
    XPT2046_Get_TouchedPoint(&touch, &strXPT2046_TouchPara);
 80014c0:	f107 0308 	add.w	r3, r7, #8
 80014c4:	4914      	ldr	r1, [pc, #80]	; (8001518 <_ZN6Screen6updateEv+0x88>)
 80014c6:	4618      	mov	r0, r3
 80014c8:	f005 f940 	bl	800674c <XPT2046_Get_TouchedPoint>
    sprintf(str, "x=%d, y=%d", touch.x, touch.y);
    // printToLCD(str, 0);
    // }
    // }
#endif
    for (int i = 0; i < elementNum; i++)
 80014cc:	2300      	movs	r3, #0
 80014ce:	60fb      	str	r3, [r7, #12]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80014d6:	461a      	mov	r2, r3
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	4293      	cmp	r3, r2
 80014dc:	da11      	bge.n	8001502 <_ZN6Screen6updateEv+0x72>
    {
        elements[i]->update(touch.x, touch.y);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	68fa      	ldr	r2, [r7, #12]
 80014ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	3304      	adds	r3, #4
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	8939      	ldrh	r1, [r7, #8]
 80014f6:	897a      	ldrh	r2, [r7, #10]
 80014f8:	4798      	blx	r3
    for (int i = 0; i < elementNum; i++)
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	3301      	adds	r3, #1
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	e7e6      	b.n	80014d0 <_ZN6Screen6updateEv+0x40>
    }
    touch.x = 0;
 8001502:	2300      	movs	r3, #0
 8001504:	813b      	strh	r3, [r7, #8]
    touch.y = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	817b      	strh	r3, [r7, #10]
}
 800150a:	bf00      	nop
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000000 	.word	0x20000000
 8001518:	20000010 	.word	0x20000010

0800151c <_ZN6Screen6renderEv>:

void Screen::render()
    {
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < elementNum; i++)
 8001524:	2300      	movs	r3, #0
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800152e:	461a      	mov	r2, r3
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	4293      	cmp	r3, r2
 8001534:	da0f      	bge.n	8001556 <_ZN6Screen6renderEv+0x3a>
        {
            elements[i]->render();
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	68fa      	ldr	r2, [r7, #12]
 800153a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	68fa      	ldr	r2, [r7, #12]
 8001542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4608      	mov	r0, r1
 800154c:	4798      	blx	r3
        for (int i = 0; i < elementNum; i++)
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	3301      	adds	r3, #1
 8001552:	60fb      	str	r3, [r7, #12]
 8001554:	e7e8      	b.n	8001528 <_ZN6Screen6renderEv+0xc>
        }
 8001556:	bf00      	nop
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <_ZN6StringC1EPKc>:
    char str[STRING_LEN];
    int len;
    String(){
        len = 0;
    }
    String(const char* s){
 800155e:	b580      	push	{r7, lr}
 8001560:	b082      	sub	sp, #8
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
 8001566:	6039      	str	r1, [r7, #0]
        len = strlen(s);
 8001568:	6838      	ldr	r0, [r7, #0]
 800156a:	f7fe fe5d 	bl	8000228 <strlen>
 800156e:	4603      	mov	r3, r0
 8001570:	461a      	mov	r2, r3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	641a      	str	r2, [r3, #64]	; 0x40
        strcpy(str, s);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6839      	ldr	r1, [r7, #0]
 800157a:	4618      	mov	r0, r3
 800157c:	f009 f814 	bl	800a5a8 <strcpy>
    }
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	4618      	mov	r0, r3
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
	...

0800158c <_ZN10PulseMotorC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeft>:

protected:
    int32_t stepSum = 0;

public:
    PulseMotor(TIM_HandleTypeDef *pTim, uint32_t timChannel, GPIO_TypeDef *pGPIO, uint16_t GPIO_Pin)
 800158c:	b480      	push	{r7}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
 8001592:	60f8      	str	r0, [r7, #12]
 8001594:	60b9      	str	r1, [r7, #8]
 8001596:	607a      	str	r2, [r7, #4]
 8001598:	603b      	str	r3, [r7, #0]
    {
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015a0:	611a      	str	r2, [r3, #16]
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	4a0c      	ldr	r2, [pc, #48]	; (80015d8 <_ZN10PulseMotorC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeft+0x4c>)
 80015a6:	615a      	str	r2, [r3, #20]
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	2247      	movs	r2, #71	; 0x47
 80015ac:	831a      	strh	r2, [r3, #24]
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	2200      	movs	r2, #0
 80015b2:	61da      	str	r2, [r3, #28]
        this->pTim = pTim;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	68ba      	ldr	r2, [r7, #8]
 80015b8:	601a      	str	r2, [r3, #0]
        this->timChannel = timChannel;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	605a      	str	r2, [r3, #4]
        this->pGPIO = pGPIO;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	683a      	ldr	r2, [r7, #0]
 80015c4:	609a      	str	r2, [r3, #8]
        this->GPIO_Pin = GPIO_Pin;
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	8b3a      	ldrh	r2, [r7, #24]
 80015ca:	819a      	strh	r2, [r3, #12]
    }
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	4618      	mov	r0, r3
 80015d0:	3714      	adds	r7, #20
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bc80      	pop	{r7}
 80015d6:	4770      	bx	lr
 80015d8:	044aa200 	.word	0x044aa200

080015dc <_ZN10PulseMotor12getFrequencyEv>:

    uint16_t getFrequency()
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
    {
        return inputFrequency / (prescaler + 1) / (CounterPeriod + 1);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	695a      	ldr	r2, [r3, #20]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	691b      	ldr	r3, [r3, #16]
 80015ec:	3301      	adds	r3, #1
 80015ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80015f2:	687a      	ldr	r2, [r7, #4]
 80015f4:	8b12      	ldrh	r2, [r2, #24]
 80015f6:	3201      	adds	r2, #1
 80015f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80015fc:	b29b      	uxth	r3, r3
    }
 80015fe:	4618      	mov	r0, r3
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr

08001608 <_ZN10PulseMotor12setFrequencyEt>:

    // pulse sending frequency
    void setFrequency(uint16_t frequency)
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	460b      	mov	r3, r1
 8001612:	807b      	strh	r3, [r7, #2]
    {
        prescaler = inputFrequency / (CounterPeriod + 1) / frequency - 1;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	695b      	ldr	r3, [r3, #20]
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	8b12      	ldrh	r2, [r2, #24]
 800161c:	3201      	adds	r2, #1
 800161e:	fbb3 f2f2 	udiv	r2, r3, r2
 8001622:	887b      	ldrh	r3, [r7, #2]
 8001624:	fbb2 f3f3 	udiv	r3, r2, r3
 8001628:	1e5a      	subs	r2, r3, #1
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	611a      	str	r2, [r3, #16]
        __HAL_TIM_SET_PRESCALER(pTim, prescaler);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	6912      	ldr	r2, [r2, #16]
 8001638:	629a      	str	r2, [r3, #40]	; 0x28
    }
 800163a:	bf00      	nop
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr

08001644 <_ZN10PulseMotor12setDirectionEh>:

    // direction: 0 or 1
    void setDirection(uint8_t direction)
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	460b      	mov	r3, r1
 800164e:	70fb      	strb	r3, [r7, #3]
    {
        HAL_GPIO_WritePin(pGPIO, GPIO_Pin, direction ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6898      	ldr	r0, [r3, #8]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	8999      	ldrh	r1, [r3, #12]
 8001658:	78fb      	ldrb	r3, [r7, #3]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <_ZN10PulseMotor12setDirectionEh+0x1e>
 800165e:	2301      	movs	r3, #1
 8001660:	e000      	b.n	8001664 <_ZN10PulseMotor12setDirectionEh+0x20>
 8001662:	2300      	movs	r3, #0
 8001664:	461a      	mov	r2, r3
 8001666:	f006 fac2 	bl	8007bee <HAL_GPIO_WritePin>
    }
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
	...

08001674 <_ZN10PulseMotor5pulseEt>:

    void pulse(uint16_t pulseNum)
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	460b      	mov	r3, r1
 800167e:	807b      	strh	r3, [r7, #2]
    {
        // PulseDMABuff[pulseNum] = 0;
        HAL_TIM_PWM_Start_DMA(pTim, timChannel, (uint32_t *)PulseDMABuff, pulseNum);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6818      	ldr	r0, [r3, #0]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6859      	ldr	r1, [r3, #4]
 8001688:	887b      	ldrh	r3, [r7, #2]
 800168a:	4a03      	ldr	r2, [pc, #12]	; (8001698 <_ZN10PulseMotor5pulseEt+0x24>)
 800168c:	f007 f978 	bl	8008980 <HAL_TIM_PWM_Start_DMA>
    }
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	0800af5c 	.word	0x0800af5c

0800169c <_ZN10PulseMotor4stepEhm>:
    {
        pulse(pulseNum);
        HAL_Delay((float)pulseNum / getFrequency() * 1000 + 10);
    }

    void step(uint8_t direction, uint32_t stepNum)
 800169c:	b580      	push	{r7, lr}
 800169e:	b096      	sub	sp, #88	; 0x58
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	460b      	mov	r3, r1
 80016a6:	607a      	str	r2, [r7, #4]
 80016a8:	72fb      	strb	r3, [r7, #11]
    {   
        if (stepNum == 0)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d02b      	beq.n	8001708 <_ZN10PulseMotor4stepEhm+0x6c>
        {
            return;
        }
        if (stepNum > DMA_BUFFER_SIZE)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f641 3258 	movw	r2, #7000	; 0x1b58
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d90c      	bls.n	80016d4 <_ZN10PulseMotor4stepEhm+0x38>
        {
            printToLCD("StepNum too large", 18);
 80016ba:	f107 0314 	add.w	r3, r7, #20
 80016be:	4914      	ldr	r1, [pc, #80]	; (8001710 <_ZN10PulseMotor4stepEhm+0x74>)
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7ff ff4c 	bl	800155e <_ZN6StringC1EPKc>
 80016c6:	f107 0314 	add.w	r3, r7, #20
 80016ca:	2112      	movs	r1, #18
 80016cc:	4618      	mov	r0, r3
 80016ce:	f004 fe27 	bl	8006320 <_Z10printToLCDRK6Stringt>
            return;
 80016d2:	e01a      	b.n	800170a <_ZN10PulseMotor4stepEhm+0x6e>
        }
        stepSum += direction ? stepNum : -stepNum;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	69db      	ldr	r3, [r3, #28]
 80016d8:	461a      	mov	r2, r3
 80016da:	7afb      	ldrb	r3, [r7, #11]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d102      	bne.n	80016e6 <_ZN10PulseMotor4stepEhm+0x4a>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	425b      	negs	r3, r3
 80016e4:	e000      	b.n	80016e8 <_ZN10PulseMotor4stepEhm+0x4c>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4413      	add	r3, r2
 80016ea:	461a      	mov	r2, r3
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	61da      	str	r2, [r3, #28]
        setDirection(direction);
 80016f0:	7afb      	ldrb	r3, [r7, #11]
 80016f2:	4619      	mov	r1, r3
 80016f4:	68f8      	ldr	r0, [r7, #12]
 80016f6:	f7ff ffa5 	bl	8001644 <_ZN10PulseMotor12setDirectionEh>
        pulse(stepNum);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	4619      	mov	r1, r3
 8001700:	68f8      	ldr	r0, [r7, #12]
 8001702:	f7ff ffb7 	bl	8001674 <_ZN10PulseMotor5pulseEt>
 8001706:	e000      	b.n	800170a <_ZN10PulseMotor4stepEhm+0x6e>
            return;
 8001708:	bf00      	nop
    }
 800170a:	3758      	adds	r7, #88	; 0x58
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	0800ae88 	.word	0x0800ae88

08001714 <_ZN14SERVO42C_Pulse30getStepCountFromTargetPositionEfRh>:
    const int maxDistance = 0; // 264 for x, 146 for z, 适用于用电机驱动丝杆
    uint8_t stepDivision = 1;
    float stepAngle = 1.8; // degree, depends on motor type, the version we are using is 1.8
    float mmPerLap = 2;    // mm, depends on the mechanical structure of 丝杆

    uint32_t getStepCountFromTargetPosition(float targetPosition, uint8_t &direction)
 8001714:	b590      	push	{r4, r7, lr}
 8001716:	b089      	sub	sp, #36	; 0x24
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	607a      	str	r2, [r7, #4]
    {
        float currentPosition = getPosition();
 8001720:	68f8      	ldr	r0, [r7, #12]
 8001722:	f000 f8e5 	bl	80018f0 <_ZN14SERVO42C_Pulse11getPositionEv>
 8001726:	61f8      	str	r0, [r7, #28]
        float error = targetPosition - currentPosition;
 8001728:	69f9      	ldr	r1, [r7, #28]
 800172a:	68b8      	ldr	r0, [r7, #8]
 800172c:	f7ff fa26 	bl	8000b7c <__aeabi_fsub>
 8001730:	4603      	mov	r3, r0
 8001732:	61bb      	str	r3, [r7, #24]
        direction = error > 0 ? 1 : 0;
 8001734:	f04f 0100 	mov.w	r1, #0
 8001738:	69b8      	ldr	r0, [r7, #24]
 800173a:	f7ff fce5 	bl	8001108 <__aeabi_fcmpgt>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <_ZN14SERVO42C_Pulse30getStepCountFromTargetPositionEfRh+0x34>
 8001744:	2201      	movs	r2, #1
 8001746:	e000      	b.n	800174a <_ZN14SERVO42C_Pulse30getStepCountFromTargetPositionEfRh+0x36>
 8001748:	2200      	movs	r2, #0
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	701a      	strb	r2, [r3, #0]
        error = error > 0 ? error : -error;
 800174e:	f04f 0100 	mov.w	r1, #0
 8001752:	69b8      	ldr	r0, [r7, #24]
 8001754:	f7ff fcd8 	bl	8001108 <__aeabi_fcmpgt>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <_ZN14SERVO42C_Pulse30getStepCountFromTargetPositionEfRh+0x4e>
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	e002      	b.n	8001768 <_ZN14SERVO42C_Pulse30getStepCountFromTargetPositionEfRh+0x54>
 8001762:	69bb      	ldr	r3, [r7, #24]
 8001764:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001768:	61bb      	str	r3, [r7, #24]
        uint32_t stepCount = error / (mmPerLap) * (360 / stepAngle) * stepDivision;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800176e:	4619      	mov	r1, r3
 8001770:	69b8      	ldr	r0, [r7, #24]
 8001772:	f7ff fbc1 	bl	8000ef8 <__aeabi_fdiv>
 8001776:	4603      	mov	r3, r0
 8001778:	461c      	mov	r4, r3
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800177e:	4619      	mov	r1, r3
 8001780:	480f      	ldr	r0, [pc, #60]	; (80017c0 <_ZN14SERVO42C_Pulse30getStepCountFromTargetPositionEfRh+0xac>)
 8001782:	f7ff fbb9 	bl	8000ef8 <__aeabi_fdiv>
 8001786:	4603      	mov	r3, r0
 8001788:	4619      	mov	r1, r3
 800178a:	4620      	mov	r0, r4
 800178c:	f7ff fb00 	bl	8000d90 <__aeabi_fmul>
 8001790:	4603      	mov	r3, r0
 8001792:	461c      	mov	r4, r3
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff faa4 	bl	8000ce8 <__aeabi_i2f>
 80017a0:	4603      	mov	r3, r0
 80017a2:	4619      	mov	r1, r3
 80017a4:	4620      	mov	r0, r4
 80017a6:	f7ff faf3 	bl	8000d90 <__aeabi_fmul>
 80017aa:	4603      	mov	r3, r0
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff fccb 	bl	8001148 <__aeabi_f2uiz>
 80017b2:	4603      	mov	r3, r0
 80017b4:	617b      	str	r3, [r7, #20]
        return stepCount;
 80017b6:	697b      	ldr	r3, [r7, #20]
    }
 80017b8:	4618      	mov	r0, r3
 80017ba:	3724      	adds	r7, #36	; 0x24
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd90      	pop	{r4, r7, pc}
 80017c0:	43b40000 	.word	0x43b40000

080017c4 <_ZN14SERVO42C_Pulse16frequencyToSpeedEt>:
    {
        float rpm = linearSpeed * 60 / mmPerLap;
        return getSpeedParamOfRPM(rpm);
    }

    float frequencyToSpeed(uint16_t frequency)
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	460b      	mov	r3, r1
 80017ce:	807b      	strh	r3, [r7, #2]
    {
        // frequency是每秒脉冲数，speed是每秒毫米数
        // 所以需要返回一秒内走过的distance，一秒内的step数就是frequency
        return stepcountToDistance(frequency);
 80017d0:	887b      	ldrh	r3, [r7, #2]
 80017d2:	4619      	mov	r1, r3
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f000 f833 	bl	8001840 <_ZN14SERVO42C_Pulse19stepcountToDistanceEm>
 80017da:	4603      	mov	r3, r0
    }
 80017dc:	4618      	mov	r0, r3
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <_ZN14SERVO42C_Pulse16speedToFrequencyEf>:

    float speedToFrequency(float speed)
 80017e4:	b590      	push	{r4, r7, lr}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	6039      	str	r1, [r7, #0]
    {
        float rps = speed / mmPerLap;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017f2:	4619      	mov	r1, r3
 80017f4:	6838      	ldr	r0, [r7, #0]
 80017f6:	f7ff fb7f 	bl	8000ef8 <__aeabi_fdiv>
 80017fa:	4603      	mov	r3, r0
 80017fc:	60fb      	str	r3, [r7, #12]
        return rps * 360 / stepAngle * stepDivision;
 80017fe:	490f      	ldr	r1, [pc, #60]	; (800183c <_ZN14SERVO42C_Pulse16speedToFrequencyEf+0x58>)
 8001800:	68f8      	ldr	r0, [r7, #12]
 8001802:	f7ff fac5 	bl	8000d90 <__aeabi_fmul>
 8001806:	4603      	mov	r3, r0
 8001808:	461a      	mov	r2, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800180e:	4619      	mov	r1, r3
 8001810:	4610      	mov	r0, r2
 8001812:	f7ff fb71 	bl	8000ef8 <__aeabi_fdiv>
 8001816:	4603      	mov	r3, r0
 8001818:	461c      	mov	r4, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001820:	4618      	mov	r0, r3
 8001822:	f7ff fa61 	bl	8000ce8 <__aeabi_i2f>
 8001826:	4603      	mov	r3, r0
 8001828:	4619      	mov	r1, r3
 800182a:	4620      	mov	r0, r4
 800182c:	f7ff fab0 	bl	8000d90 <__aeabi_fmul>
 8001830:	4603      	mov	r3, r0
    }
 8001832:	4618      	mov	r0, r3
 8001834:	3714      	adds	r7, #20
 8001836:	46bd      	mov	sp, r7
 8001838:	bd90      	pop	{r4, r7, pc}
 800183a:	bf00      	nop
 800183c:	43b40000 	.word	0x43b40000

08001840 <_ZN14SERVO42C_Pulse19stepcountToDistanceEm>:

public:
    bool stepCompleted = false;
    float stepcountToDistance(uint32_t stepCount)
 8001840:	b590      	push	{r4, r7, lr}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
    {
        return stepCount / (float)stepDivision * stepAngle / 360 * mmPerLap;
 800184a:	6838      	ldr	r0, [r7, #0]
 800184c:	f7ff fa48 	bl	8000ce0 <__aeabi_ui2f>
 8001850:	4604      	mov	r4, r0
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff fa41 	bl	8000ce0 <__aeabi_ui2f>
 800185e:	4603      	mov	r3, r0
 8001860:	4619      	mov	r1, r3
 8001862:	4620      	mov	r0, r4
 8001864:	f7ff fb48 	bl	8000ef8 <__aeabi_fdiv>
 8001868:	4603      	mov	r3, r0
 800186a:	461a      	mov	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001870:	4619      	mov	r1, r3
 8001872:	4610      	mov	r0, r2
 8001874:	f7ff fa8c 	bl	8000d90 <__aeabi_fmul>
 8001878:	4603      	mov	r3, r0
 800187a:	4908      	ldr	r1, [pc, #32]	; (800189c <_ZN14SERVO42C_Pulse19stepcountToDistanceEm+0x5c>)
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff fb3b 	bl	8000ef8 <__aeabi_fdiv>
 8001882:	4603      	mov	r3, r0
 8001884:	461a      	mov	r2, r3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800188a:	4619      	mov	r1, r3
 800188c:	4610      	mov	r0, r2
 800188e:	f7ff fa7f 	bl	8000d90 <__aeabi_fmul>
 8001892:	4603      	mov	r3, r0
    }
 8001894:	4618      	mov	r0, r3
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	bd90      	pop	{r4, r7, pc}
 800189c:	43b40000 	.word	0x43b40000

080018a0 <_ZN14SERVO42C_PulseC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeft>:
    
    SERVO42C_Pulse(TIM_HandleTypeDef *pTim, uint32_t timChannel, GPIO_TypeDef *pGPIO, uint16_t GPIO_Pin) : PulseMotor(pTim, timChannel, pGPIO, GPIO_Pin) {}
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b086      	sub	sp, #24
 80018a4:	af02      	add	r7, sp, #8
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]
 80018ac:	603b      	str	r3, [r7, #0]
 80018ae:	68f8      	ldr	r0, [r7, #12]
 80018b0:	8b3b      	ldrh	r3, [r7, #24]
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	68b9      	ldr	r1, [r7, #8]
 80018ba:	f7ff fe67 	bl	800158c <_ZN10PulseMotorC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeft>
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2200      	movs	r2, #0
 80018c2:	621a      	str	r2, [r3, #32]
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2201      	movs	r2, #1
 80018c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	4a07      	ldr	r2, [pc, #28]	; (80018ec <_ZN14SERVO42C_PulseC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeft+0x4c>)
 80018d0:	629a      	str	r2, [r3, #40]	; 0x28
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	2200      	movs	r2, #0
 80018de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	4618      	mov	r0, r3
 80018e6:	3710      	adds	r7, #16
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	3fe66666 	.word	0x3fe66666

080018f0 <_ZN14SERVO42C_Pulse11getPositionEv>:

    // position: distance in mm from zero position
    // zero position: where the motor is set
    float getPosition()
 80018f0:	b590      	push	{r4, r7, lr}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
    {
        return (float)stepSum / stepDivision * stepAngle / 360 * mmPerLap;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	69db      	ldr	r3, [r3, #28]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff f9f3 	bl	8000ce8 <__aeabi_i2f>
 8001902:	4604      	mov	r4, r0
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800190a:	4618      	mov	r0, r3
 800190c:	f7ff f9ec 	bl	8000ce8 <__aeabi_i2f>
 8001910:	4603      	mov	r3, r0
 8001912:	4619      	mov	r1, r3
 8001914:	4620      	mov	r0, r4
 8001916:	f7ff faef 	bl	8000ef8 <__aeabi_fdiv>
 800191a:	4603      	mov	r3, r0
 800191c:	461a      	mov	r2, r3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001922:	4619      	mov	r1, r3
 8001924:	4610      	mov	r0, r2
 8001926:	f7ff fa33 	bl	8000d90 <__aeabi_fmul>
 800192a:	4603      	mov	r3, r0
 800192c:	4908      	ldr	r1, [pc, #32]	; (8001950 <_ZN14SERVO42C_Pulse11getPositionEv+0x60>)
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff fae2 	bl	8000ef8 <__aeabi_fdiv>
 8001934:	4603      	mov	r3, r0
 8001936:	461a      	mov	r2, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800193c:	4619      	mov	r1, r3
 800193e:	4610      	mov	r0, r2
 8001940:	f7ff fa26 	bl	8000d90 <__aeabi_fmul>
 8001944:	4603      	mov	r3, r0
    }
 8001946:	4618      	mov	r0, r3
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	bd90      	pop	{r4, r7, pc}
 800194e:	bf00      	nop
 8001950:	43b40000 	.word	0x43b40000

08001954 <_ZN14SERVO42C_Pulse8getSpeedEv>:
        uint8_t direction = 0;
        uint32_t stepCount = getStepCountFromTargetPosition(position, direction);
        step(direction, stepCount);
    }

    float getSpeed()
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
    {
        return frequencyToSpeed(getFrequency());
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	4618      	mov	r0, r3
 8001960:	f7ff fe3c 	bl	80015dc <_ZN10PulseMotor12getFrequencyEv>
 8001964:	4603      	mov	r3, r0
 8001966:	4619      	mov	r1, r3
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f7ff ff2b 	bl	80017c4 <_ZN14SERVO42C_Pulse16frequencyToSpeedEt>
 800196e:	4603      	mov	r3, r0
    }
 8001970:	4618      	mov	r0, r3
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}

08001978 <_ZN14SERVO42C_Pulse8setSpeedEf>:
    void setSpeed(float speed)
 8001978:	b590      	push	{r4, r7, lr}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
    {
        if (speed > 0.001)
 8001982:	6838      	ldr	r0, [r7, #0]
 8001984:	f7fe fdbc 	bl	8000500 <__aeabi_f2d>
 8001988:	a30d      	add	r3, pc, #52	; (adr r3, 80019c0 <_ZN14SERVO42C_Pulse8setSpeedEf+0x48>)
 800198a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198e:	f7ff f89f 	bl	8000ad0 <__aeabi_dcmpgt>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d100      	bne.n	800199a <_ZN14SERVO42C_Pulse8setSpeedEf+0x22>
            setFrequency(speedToFrequency(speed));
    }
 8001998:	e00e      	b.n	80019b8 <_ZN14SERVO42C_Pulse8setSpeedEf+0x40>
            setFrequency(speedToFrequency(speed));
 800199a:	687c      	ldr	r4, [r7, #4]
 800199c:	6839      	ldr	r1, [r7, #0]
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f7ff ff20 	bl	80017e4 <_ZN14SERVO42C_Pulse16speedToFrequencyEf>
 80019a4:	4603      	mov	r3, r0
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff fbce 	bl	8001148 <__aeabi_f2uiz>
 80019ac:	4603      	mov	r3, r0
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	4619      	mov	r1, r3
 80019b2:	4620      	mov	r0, r4
 80019b4:	f7ff fe28 	bl	8001608 <_ZN10PulseMotor12setFrequencyEt>
    }
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd90      	pop	{r4, r7, pc}
 80019c0:	d2f1a9fc 	.word	0xd2f1a9fc
 80019c4:	3f50624d 	.word	0x3f50624d

080019c8 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80019d6:	4618      	mov	r0, r3
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	bc80      	pop	{r7}
 80019de:	4770      	bx	lr

080019e0 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	6878      	ldr	r0, [r7, #4]
 80019ea:	f008 fcd4 	bl	800a396 <sqrtf>
 80019ee:	4603      	mov	r3, r0
 80019f0:	4618      	mov	r0, r3
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <_Z6step3dmhmhmhf>:
SERVO42C_Pulse zPulseMotor(&htim8, TIM_CHANNEL_1, GPIOA, GPIO_PIN_7);

// speed: mm/s
// WARNING: max stepCount = DMA_BUFFER_SIZE for each axis!!!!
void step3d(uint32_t xStepCount, uint8_t xDir, uint32_t yStepCount, uint8_t yDir, uint32_t zStepCount, uint8_t zDir, float speed)
{
 80019f8:	b590      	push	{r4, r7, lr}
 80019fa:	b091      	sub	sp, #68	; 0x44
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	60f8      	str	r0, [r7, #12]
 8001a00:	607a      	str	r2, [r7, #4]
 8001a02:	461a      	mov	r2, r3
 8001a04:	460b      	mov	r3, r1
 8001a06:	72fb      	strb	r3, [r7, #11]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	72bb      	strb	r3, [r7, #10]
    float xDistance = xPulseMotor.stepcountToDistance(xStepCount);
 8001a0c:	68f9      	ldr	r1, [r7, #12]
 8001a0e:	487c      	ldr	r0, [pc, #496]	; (8001c00 <_Z6step3dmhmhmhf+0x208>)
 8001a10:	f7ff ff16 	bl	8001840 <_ZN14SERVO42C_Pulse19stepcountToDistanceEm>
 8001a14:	63f8      	str	r0, [r7, #60]	; 0x3c
    float yDistance = yPulseMotor.stepcountToDistance(yStepCount);
 8001a16:	6879      	ldr	r1, [r7, #4]
 8001a18:	487a      	ldr	r0, [pc, #488]	; (8001c04 <_Z6step3dmhmhmhf+0x20c>)
 8001a1a:	f7ff ff11 	bl	8001840 <_ZN14SERVO42C_Pulse19stepcountToDistanceEm>
 8001a1e:	63b8      	str	r0, [r7, #56]	; 0x38
    float zDistance = zPulseMotor.stepcountToDistance(zStepCount);
 8001a20:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001a22:	4879      	ldr	r0, [pc, #484]	; (8001c08 <_Z6step3dmhmhmhf+0x210>)
 8001a24:	f7ff ff0c 	bl	8001840 <_ZN14SERVO42C_Pulse19stepcountToDistanceEm>
 8001a28:	6378      	str	r0, [r7, #52]	; 0x34
    float linearDistance = sqrt(xDistance * xDistance + yDistance * yDistance + zDistance * zDistance); // mm
 8001a2a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001a2c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001a2e:	f7ff f9af 	bl	8000d90 <__aeabi_fmul>
 8001a32:	4603      	mov	r3, r0
 8001a34:	461c      	mov	r4, r3
 8001a36:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001a38:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001a3a:	f7ff f9a9 	bl	8000d90 <__aeabi_fmul>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	4619      	mov	r1, r3
 8001a42:	4620      	mov	r0, r4
 8001a44:	f7ff f89c 	bl	8000b80 <__addsf3>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	461c      	mov	r4, r3
 8001a4c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001a4e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001a50:	f7ff f99e 	bl	8000d90 <__aeabi_fmul>
 8001a54:	4603      	mov	r3, r0
 8001a56:	4619      	mov	r1, r3
 8001a58:	4620      	mov	r0, r4
 8001a5a:	f7ff f891 	bl	8000b80 <__addsf3>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff ffbd 	bl	80019e0 <_ZSt4sqrtf>
 8001a66:	6338      	str	r0, [r7, #48]	; 0x30
    if (abs(linearDistance) < 0.0001)
 8001a68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a6a:	f7ff ffad 	bl	80019c8 <_ZSt3absf>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7fe fd45 	bl	8000500 <__aeabi_f2d>
 8001a76:	2301      	movs	r3, #1
 8001a78:	461c      	mov	r4, r3
 8001a7a:	a35d      	add	r3, pc, #372	; (adr r3, 8001bf0 <_Z6step3dmhmhmhf+0x1f8>)
 8001a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a80:	f7ff f808 	bl	8000a94 <__aeabi_dcmplt>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d101      	bne.n	8001a8e <_Z6step3dmhmhmhf+0x96>
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	461c      	mov	r4, r3
 8001a8e:	b2e3      	uxtb	r3, r4
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	f040 80a7 	bne.w	8001be4 <_Z6step3dmhmhmhf+0x1ec>
    {
        return;
    }
    float timeConsumed = linearDistance / speed;
 8001a96:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001a98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a9a:	f7ff fa2d 	bl	8000ef8 <__aeabi_fdiv>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
    float speedX = xPulseMotor.stepcountToDistance(xStepCount) / timeConsumed;
 8001aa2:	68f9      	ldr	r1, [r7, #12]
 8001aa4:	4856      	ldr	r0, [pc, #344]	; (8001c00 <_Z6step3dmhmhmhf+0x208>)
 8001aa6:	f7ff fecb 	bl	8001840 <_ZN14SERVO42C_Pulse19stepcountToDistanceEm>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff fa22 	bl	8000ef8 <__aeabi_fdiv>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	62bb      	str	r3, [r7, #40]	; 0x28
    float speedY = yPulseMotor.stepcountToDistance(yStepCount) / timeConsumed;
 8001ab8:	6879      	ldr	r1, [r7, #4]
 8001aba:	4852      	ldr	r0, [pc, #328]	; (8001c04 <_Z6step3dmhmhmhf+0x20c>)
 8001abc:	f7ff fec0 	bl	8001840 <_ZN14SERVO42C_Pulse19stepcountToDistanceEm>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff fa17 	bl	8000ef8 <__aeabi_fdiv>
 8001aca:	4603      	mov	r3, r0
 8001acc:	627b      	str	r3, [r7, #36]	; 0x24
    float speedZ = zPulseMotor.stepcountToDistance(zStepCount) / timeConsumed;
 8001ace:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001ad0:	484d      	ldr	r0, [pc, #308]	; (8001c08 <_Z6step3dmhmhmhf+0x210>)
 8001ad2:	f7ff feb5 	bl	8001840 <_ZN14SERVO42C_Pulse19stepcountToDistanceEm>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff fa0c 	bl	8000ef8 <__aeabi_fdiv>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	623b      	str	r3, [r7, #32]
    
    float originalSpeedX = xPulseMotor.getSpeed();
 8001ae4:	4846      	ldr	r0, [pc, #280]	; (8001c00 <_Z6step3dmhmhmhf+0x208>)
 8001ae6:	f7ff ff35 	bl	8001954 <_ZN14SERVO42C_Pulse8getSpeedEv>
 8001aea:	61f8      	str	r0, [r7, #28]
    float originalSpeedY = yPulseMotor.getSpeed();
 8001aec:	4845      	ldr	r0, [pc, #276]	; (8001c04 <_Z6step3dmhmhmhf+0x20c>)
 8001aee:	f7ff ff31 	bl	8001954 <_ZN14SERVO42C_Pulse8getSpeedEv>
 8001af2:	61b8      	str	r0, [r7, #24]
    float originalSpeedZ = zPulseMotor.getSpeed();
 8001af4:	4844      	ldr	r0, [pc, #272]	; (8001c08 <_Z6step3dmhmhmhf+0x210>)
 8001af6:	f7ff ff2d 	bl	8001954 <_ZN14SERVO42C_Pulse8getSpeedEv>
 8001afa:	6178      	str	r0, [r7, #20]

    xPulseMotor.setSpeed(speedX);
 8001afc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001afe:	4840      	ldr	r0, [pc, #256]	; (8001c00 <_Z6step3dmhmhmhf+0x208>)
 8001b00:	f7ff ff3a 	bl	8001978 <_ZN14SERVO42C_Pulse8setSpeedEf>
    yPulseMotor.setSpeed(speedY);
 8001b04:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001b06:	483f      	ldr	r0, [pc, #252]	; (8001c04 <_Z6step3dmhmhmhf+0x20c>)
 8001b08:	f7ff ff36 	bl	8001978 <_ZN14SERVO42C_Pulse8setSpeedEf>
    zPulseMotor.setSpeed(speedZ);
 8001b0c:	6a39      	ldr	r1, [r7, #32]
 8001b0e:	483e      	ldr	r0, [pc, #248]	; (8001c08 <_Z6step3dmhmhmhf+0x210>)
 8001b10:	f7ff ff32 	bl	8001978 <_ZN14SERVO42C_Pulse8setSpeedEf>

    xStepCompleted = xStepCount > 0 ? 0: 1;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	bf0c      	ite	eq
 8001b1a:	2301      	moveq	r3, #1
 8001b1c:	2300      	movne	r3, #0
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	461a      	mov	r2, r3
 8001b22:	4b3a      	ldr	r3, [pc, #232]	; (8001c0c <_Z6step3dmhmhmhf+0x214>)
 8001b24:	701a      	strb	r2, [r3, #0]
    yStepCompleted = yStepCount > 0 ? 0: 1;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	bf0c      	ite	eq
 8001b2c:	2301      	moveq	r3, #1
 8001b2e:	2300      	movne	r3, #0
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	461a      	mov	r2, r3
 8001b34:	4b36      	ldr	r3, [pc, #216]	; (8001c10 <_Z6step3dmhmhmhf+0x218>)
 8001b36:	701a      	strb	r2, [r3, #0]
    zStepCompleted = zStepCount > 0 ? 0: 1;
 8001b38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	bf0c      	ite	eq
 8001b3e:	2301      	moveq	r3, #1
 8001b40:	2300      	movne	r3, #0
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	461a      	mov	r2, r3
 8001b46:	4b33      	ldr	r3, [pc, #204]	; (8001c14 <_Z6step3dmhmhmhf+0x21c>)
 8001b48:	701a      	strb	r2, [r3, #0]

    xPulseMotor.step(xDir, xStepCount);
 8001b4a:	7afb      	ldrb	r3, [r7, #11]
 8001b4c:	68fa      	ldr	r2, [r7, #12]
 8001b4e:	4619      	mov	r1, r3
 8001b50:	482b      	ldr	r0, [pc, #172]	; (8001c00 <_Z6step3dmhmhmhf+0x208>)
 8001b52:	f7ff fda3 	bl	800169c <_ZN10PulseMotor4stepEhm>
    yPulseMotor.step(yDir, yStepCount);
 8001b56:	7abb      	ldrb	r3, [r7, #10]
 8001b58:	687a      	ldr	r2, [r7, #4]
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4829      	ldr	r0, [pc, #164]	; (8001c04 <_Z6step3dmhmhmhf+0x20c>)
 8001b5e:	f7ff fd9d 	bl	800169c <_ZN10PulseMotor4stepEhm>
    zPulseMotor.step(zDir, zStepCount);
 8001b62:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001b66:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4827      	ldr	r0, [pc, #156]	; (8001c08 <_Z6step3dmhmhmhf+0x210>)
 8001b6c:	f7ff fd96 	bl	800169c <_ZN10PulseMotor4stepEhm>

    
    while (!xStepCompleted || !yStepCompleted || !zStepCompleted)
 8001b70:	4b26      	ldr	r3, [pc, #152]	; (8001c0c <_Z6step3dmhmhmhf+0x214>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d0fb      	beq.n	8001b70 <_Z6step3dmhmhmhf+0x178>
 8001b78:	4b25      	ldr	r3, [pc, #148]	; (8001c10 <_Z6step3dmhmhmhf+0x218>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d0f7      	beq.n	8001b70 <_Z6step3dmhmhmhf+0x178>
 8001b80:	4b24      	ldr	r3, [pc, #144]	; (8001c14 <_Z6step3dmhmhmhf+0x21c>)
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d100      	bne.n	8001b8a <_Z6step3dmhmhmhf+0x192>
 8001b88:	e7f2      	b.n	8001b70 <_Z6step3dmhmhmhf+0x178>
    {
        
    }

    HAL_Delay(5 + (xStepCount + yStepCount + zStepCount) * 0.05);
 8001b8a:	68fa      	ldr	r2, [r7, #12]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	441a      	add	r2, r3
 8001b90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b92:	4413      	add	r3, r2
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7fe fc91 	bl	80004bc <__aeabi_ui2d>
 8001b9a:	a317      	add	r3, pc, #92	; (adr r3, 8001bf8 <_Z6step3dmhmhmhf+0x200>)
 8001b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba0:	f7fe fd06 	bl	80005b0 <__aeabi_dmul>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	4610      	mov	r0, r2
 8001baa:	4619      	mov	r1, r3
 8001bac:	f04f 0200 	mov.w	r2, #0
 8001bb0:	4b19      	ldr	r3, [pc, #100]	; (8001c18 <_Z6step3dmhmhmhf+0x220>)
 8001bb2:	f7fe fb47 	bl	8000244 <__adddf3>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	460b      	mov	r3, r1
 8001bba:	4610      	mov	r0, r2
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	f7fe ffb9 	bl	8000b34 <__aeabi_d2uiz>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f004 fed1 	bl	800696c <HAL_Delay>

    // HAL_Delay(timeConsumed * 1000 * 1.2 + 25);// 1.2 is a factor to make sure the motor has enough time to 
    xPulseMotor.setSpeed(originalSpeedX);
 8001bca:	69f9      	ldr	r1, [r7, #28]
 8001bcc:	480c      	ldr	r0, [pc, #48]	; (8001c00 <_Z6step3dmhmhmhf+0x208>)
 8001bce:	f7ff fed3 	bl	8001978 <_ZN14SERVO42C_Pulse8setSpeedEf>
    yPulseMotor.setSpeed(originalSpeedY);
 8001bd2:	69b9      	ldr	r1, [r7, #24]
 8001bd4:	480b      	ldr	r0, [pc, #44]	; (8001c04 <_Z6step3dmhmhmhf+0x20c>)
 8001bd6:	f7ff fecf 	bl	8001978 <_ZN14SERVO42C_Pulse8setSpeedEf>
    zPulseMotor.setSpeed(originalSpeedZ); 
 8001bda:	6979      	ldr	r1, [r7, #20]
 8001bdc:	480a      	ldr	r0, [pc, #40]	; (8001c08 <_Z6step3dmhmhmhf+0x210>)
 8001bde:	f7ff fecb 	bl	8001978 <_ZN14SERVO42C_Pulse8setSpeedEf>
 8001be2:	e000      	b.n	8001be6 <_Z6step3dmhmhmhf+0x1ee>
        return;
 8001be4:	bf00      	nop
}
 8001be6:	3744      	adds	r7, #68	; 0x44
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd90      	pop	{r4, r7, pc}
 8001bec:	f3af 8000 	nop.w
 8001bf0:	eb1c432d 	.word	0xeb1c432d
 8001bf4:	3f1a36e2 	.word	0x3f1a36e2
 8001bf8:	9999999a 	.word	0x9999999a
 8001bfc:	3fa99999 	.word	0x3fa99999
 8001c00:	20000150 	.word	0x20000150
 8001c04:	20000184 	.word	0x20000184
 8001c08:	200001b8 	.word	0x200001b8
 8001c0c:	200001ec 	.word	0x200001ec
 8001c10:	200001ed 	.word	0x200001ed
 8001c14:	200001ee 	.word	0x200001ee
 8001c18:	40140000 	.word	0x40140000

08001c1c <_Z13setPosition3dffff>:

    HAL_Delay(timeConsumed * 1000 * 1.2 + 10); ////1.2 is a factor to make sure the motor has enough time to finish the movement
}

void setPosition3d(float x, float y, float z, float speed)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08c      	sub	sp, #48	; 0x30
 8001c20:	af04      	add	r7, sp, #16
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
 8001c28:	603b      	str	r3, [r7, #0]
    uint8_t xDir = 0;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	74fb      	strb	r3, [r7, #19]
    uint32_t xStepCount = xPulseMotor.getStepCountFromTargetPosition(x, xDir);
 8001c2e:	f107 0313 	add.w	r3, r7, #19
 8001c32:	461a      	mov	r2, r3
 8001c34:	68f9      	ldr	r1, [r7, #12]
 8001c36:	4814      	ldr	r0, [pc, #80]	; (8001c88 <_Z13setPosition3dffff+0x6c>)
 8001c38:	f7ff fd6c 	bl	8001714 <_ZN14SERVO42C_Pulse30getStepCountFromTargetPositionEfRh>
 8001c3c:	61f8      	str	r0, [r7, #28]
    uint8_t yDir = 0;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	74bb      	strb	r3, [r7, #18]
    uint32_t yStepCount = yPulseMotor.getStepCountFromTargetPosition(y, yDir);
 8001c42:	f107 0312 	add.w	r3, r7, #18
 8001c46:	461a      	mov	r2, r3
 8001c48:	68b9      	ldr	r1, [r7, #8]
 8001c4a:	4810      	ldr	r0, [pc, #64]	; (8001c8c <_Z13setPosition3dffff+0x70>)
 8001c4c:	f7ff fd62 	bl	8001714 <_ZN14SERVO42C_Pulse30getStepCountFromTargetPositionEfRh>
 8001c50:	61b8      	str	r0, [r7, #24]
    uint8_t zDir = 0;
 8001c52:	2300      	movs	r3, #0
 8001c54:	747b      	strb	r3, [r7, #17]
    uint32_t zStepCount = zPulseMotor.getStepCountFromTargetPosition(z, zDir);
 8001c56:	f107 0311 	add.w	r3, r7, #17
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	6879      	ldr	r1, [r7, #4]
 8001c5e:	480c      	ldr	r0, [pc, #48]	; (8001c90 <_Z13setPosition3dffff+0x74>)
 8001c60:	f7ff fd58 	bl	8001714 <_ZN14SERVO42C_Pulse30getStepCountFromTargetPositionEfRh>
 8001c64:	6178      	str	r0, [r7, #20]
    step3d(xStepCount, xDir, yStepCount, yDir, zStepCount, zDir, speed);
 8001c66:	7cf9      	ldrb	r1, [r7, #19]
 8001c68:	7cb8      	ldrb	r0, [r7, #18]
 8001c6a:	7c7b      	ldrb	r3, [r7, #17]
 8001c6c:	683a      	ldr	r2, [r7, #0]
 8001c6e:	9202      	str	r2, [sp, #8]
 8001c70:	9301      	str	r3, [sp, #4]
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	9300      	str	r3, [sp, #0]
 8001c76:	4603      	mov	r3, r0
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	69f8      	ldr	r0, [r7, #28]
 8001c7c:	f7ff febc 	bl	80019f8 <_Z6step3dmhmhmhf>
 8001c80:	bf00      	nop
 8001c82:	3720      	adds	r7, #32
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	20000150 	.word	0x20000150
 8001c8c:	20000184 	.word	0x20000184
 8001c90:	200001b8 	.word	0x200001b8

08001c94 <_Z41__static_initialization_and_destruction_0ii>:
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af02      	add	r7, sp, #8
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d11c      	bne.n	8001cde <_Z41__static_initialization_and_destruction_0ii+0x4a>
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d117      	bne.n	8001cde <_Z41__static_initialization_and_destruction_0ii+0x4a>
SERVO42C_Pulse xPulseMotor(&htim3, TIM_CHANNEL_1, GPIOA, GPIO_PIN_4); // tim, tim channel, dir gpio, dir gpio pin
 8001cae:	2310      	movs	r3, #16
 8001cb0:	9300      	str	r3, [sp, #0]
 8001cb2:	4b0d      	ldr	r3, [pc, #52]	; (8001ce8 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	490d      	ldr	r1, [pc, #52]	; (8001cec <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8001cb8:	480d      	ldr	r0, [pc, #52]	; (8001cf0 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8001cba:	f7ff fdf1 	bl	80018a0 <_ZN14SERVO42C_PulseC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeft>
SERVO42C_Pulse yPulseMotor(&htim4, TIM_CHANNEL_1, GPIOB, GPIO_PIN_7);
 8001cbe:	2380      	movs	r3, #128	; 0x80
 8001cc0:	9300      	str	r3, [sp, #0]
 8001cc2:	4b0c      	ldr	r3, [pc, #48]	; (8001cf4 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	490c      	ldr	r1, [pc, #48]	; (8001cf8 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8001cc8:	480c      	ldr	r0, [pc, #48]	; (8001cfc <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8001cca:	f7ff fde9 	bl	80018a0 <_ZN14SERVO42C_PulseC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeft>
SERVO42C_Pulse zPulseMotor(&htim8, TIM_CHANNEL_1, GPIOA, GPIO_PIN_7);
 8001cce:	2380      	movs	r3, #128	; 0x80
 8001cd0:	9300      	str	r3, [sp, #0]
 8001cd2:	4b05      	ldr	r3, [pc, #20]	; (8001ce8 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	490a      	ldr	r1, [pc, #40]	; (8001d00 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8001cd8:	480a      	ldr	r0, [pc, #40]	; (8001d04 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8001cda:	f7ff fde1 	bl	80018a0 <_ZN14SERVO42C_PulseC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeft>
 8001cde:	bf00      	nop
 8001ce0:	3708      	adds	r7, #8
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40010800 	.word	0x40010800
 8001cec:	20000a90 	.word	0x20000a90
 8001cf0:	20000150 	.word	0x20000150
 8001cf4:	40010c00 	.word	0x40010c00
 8001cf8:	20000ad0 	.word	0x20000ad0
 8001cfc:	20000184 	.word	0x20000184
 8001d00:	20000b50 	.word	0x20000b50
 8001d04:	200001b8 	.word	0x200001b8

08001d08 <_GLOBAL__sub_I_PulseDMABuff>:
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001d10:	2001      	movs	r0, #1
 8001d12:	f7ff ffbf 	bl	8001c94 <_Z41__static_initialization_and_destruction_0ii>
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001d1e:	1d3b      	adds	r3, r7, #4
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	605a      	str	r2, [r3, #4]
 8001d26:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001d28:	4b18      	ldr	r3, [pc, #96]	; (8001d8c <MX_ADC1_Init+0x74>)
 8001d2a:	4a19      	ldr	r2, [pc, #100]	; (8001d90 <MX_ADC1_Init+0x78>)
 8001d2c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001d2e:	4b17      	ldr	r3, [pc, #92]	; (8001d8c <MX_ADC1_Init+0x74>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001d34:	4b15      	ldr	r3, [pc, #84]	; (8001d8c <MX_ADC1_Init+0x74>)
 8001d36:	2201      	movs	r2, #1
 8001d38:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d3a:	4b14      	ldr	r3, [pc, #80]	; (8001d8c <MX_ADC1_Init+0x74>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d40:	4b12      	ldr	r3, [pc, #72]	; (8001d8c <MX_ADC1_Init+0x74>)
 8001d42:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001d46:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d48:	4b10      	ldr	r3, [pc, #64]	; (8001d8c <MX_ADC1_Init+0x74>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001d4e:	4b0f      	ldr	r3, [pc, #60]	; (8001d8c <MX_ADC1_Init+0x74>)
 8001d50:	2201      	movs	r2, #1
 8001d52:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d54:	480d      	ldr	r0, [pc, #52]	; (8001d8c <MX_ADC1_Init+0x74>)
 8001d56:	f004 fe2d 	bl	80069b4 <HAL_ADC_Init>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001d60:	f001 fd94 	bl	800388c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001d64:	230c      	movs	r3, #12
 8001d66:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001d6c:	2305      	movs	r3, #5
 8001d6e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d70:	1d3b      	adds	r3, r7, #4
 8001d72:	4619      	mov	r1, r3
 8001d74:	4805      	ldr	r0, [pc, #20]	; (8001d8c <MX_ADC1_Init+0x74>)
 8001d76:	f004 ff07 	bl	8006b88 <HAL_ADC_ConfigChannel>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001d80:	f001 fd84 	bl	800388c <Error_Handler>
  }

}
 8001d84:	bf00      	nop
 8001d86:	3710      	adds	r7, #16
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	200001f0 	.word	0x200001f0
 8001d90:	40012400 	.word	0x40012400

08001d94 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b088      	sub	sp, #32
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d9c:	f107 0310 	add.w	r3, r7, #16
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
 8001da4:	605a      	str	r2, [r3, #4]
 8001da6:	609a      	str	r2, [r3, #8]
 8001da8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a14      	ldr	r2, [pc, #80]	; (8001e00 <HAL_ADC_MspInit+0x6c>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d121      	bne.n	8001df8 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001db4:	4b13      	ldr	r3, [pc, #76]	; (8001e04 <HAL_ADC_MspInit+0x70>)
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	4a12      	ldr	r2, [pc, #72]	; (8001e04 <HAL_ADC_MspInit+0x70>)
 8001dba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dbe:	6193      	str	r3, [r2, #24]
 8001dc0:	4b10      	ldr	r3, [pc, #64]	; (8001e04 <HAL_ADC_MspInit+0x70>)
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001dc8:	60fb      	str	r3, [r7, #12]
 8001dca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dcc:	4b0d      	ldr	r3, [pc, #52]	; (8001e04 <HAL_ADC_MspInit+0x70>)
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	4a0c      	ldr	r2, [pc, #48]	; (8001e04 <HAL_ADC_MspInit+0x70>)
 8001dd2:	f043 0310 	orr.w	r3, r3, #16
 8001dd6:	6193      	str	r3, [r2, #24]
 8001dd8:	4b0a      	ldr	r3, [pc, #40]	; (8001e04 <HAL_ADC_MspInit+0x70>)
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	f003 0310 	and.w	r3, r3, #16
 8001de0:	60bb      	str	r3, [r7, #8]
 8001de2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001de4:	2304      	movs	r3, #4
 8001de6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001de8:	2303      	movs	r3, #3
 8001dea:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dec:	f107 0310 	add.w	r3, r7, #16
 8001df0:	4619      	mov	r1, r3
 8001df2:	4805      	ldr	r0, [pc, #20]	; (8001e08 <HAL_ADC_MspInit+0x74>)
 8001df4:	f005 fd4c 	bl	8007890 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001df8:	bf00      	nop
 8001dfa:	3720      	adds	r7, #32
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	40012400 	.word	0x40012400
 8001e04:	40021000 	.word	0x40021000
 8001e08:	40011000 	.word	0x40011000

08001e0c <DEBUG_USART_Config>:
//WifiUart
UART_HandleTypeDef WifiUartHandle;

//配置与硬件底层无关内容：如串口协议，其中包括波特率，奇偶校验，停止位
void DEBUG_USART_Config()
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
    DebugUartHandle.Instance = DEBUG_USART;
 8001e10:	4b11      	ldr	r3, [pc, #68]	; (8001e58 <DEBUG_USART_Config+0x4c>)
 8001e12:	4a12      	ldr	r2, [pc, #72]	; (8001e5c <DEBUG_USART_Config+0x50>)
 8001e14:	601a      	str	r2, [r3, #0]

    //波特率，8位字长，1停止位，无奇偶校验，无硬件控制，收发模式
    DebugUartHandle.Init.BaudRate = DEBUG_USART_BAUDRATE;
 8001e16:	4b10      	ldr	r3, [pc, #64]	; (8001e58 <DEBUG_USART_Config+0x4c>)
 8001e18:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e1c:	605a      	str	r2, [r3, #4]
    DebugUartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8001e1e:	4b0e      	ldr	r3, [pc, #56]	; (8001e58 <DEBUG_USART_Config+0x4c>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	609a      	str	r2, [r3, #8]
    DebugUartHandle.Init.StopBits = UART_STOPBITS_1;//stm32f1xx_hal_uart.h
 8001e24:	4b0c      	ldr	r3, [pc, #48]	; (8001e58 <DEBUG_USART_Config+0x4c>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	60da      	str	r2, [r3, #12]
    DebugUartHandle.Init.Parity = UART_PARITY_NONE;
 8001e2a:	4b0b      	ldr	r3, [pc, #44]	; (8001e58 <DEBUG_USART_Config+0x4c>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	611a      	str	r2, [r3, #16]
    DebugUartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e30:	4b09      	ldr	r3, [pc, #36]	; (8001e58 <DEBUG_USART_Config+0x4c>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	619a      	str	r2, [r3, #24]
    DebugUartHandle.Init.Mode = UART_MODE_TX_RX;
 8001e36:	4b08      	ldr	r3, [pc, #32]	; (8001e58 <DEBUG_USART_Config+0x4c>)
 8001e38:	220c      	movs	r2, #12
 8001e3a:	615a      	str	r2, [r3, #20]

    HAL_UART_Init(&DebugUartHandle);
 8001e3c:	4806      	ldr	r0, [pc, #24]	; (8001e58 <DEBUG_USART_Config+0x4c>)
 8001e3e:	f007 fe10 	bl	8009a62 <HAL_UART_Init>

    //使能串口接收
    __HAL_UART_ENABLE_IT(&DebugUartHandle,UART_IT_RXNE);
 8001e42:	4b05      	ldr	r3, [pc, #20]	; (8001e58 <DEBUG_USART_Config+0x4c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	68da      	ldr	r2, [r3, #12]
 8001e48:	4b03      	ldr	r3, [pc, #12]	; (8001e58 <DEBUG_USART_Config+0x4c>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f042 0220 	orr.w	r2, r2, #32
 8001e50:	60da      	str	r2, [r3, #12]
}
 8001e52:	bf00      	nop
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	20000220 	.word	0x20000220
 8001e5c:	40013800 	.word	0x40013800

08001e60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e66:	4b1a      	ldr	r3, [pc, #104]	; (8001ed0 <MX_DMA_Init+0x70>)
 8001e68:	695b      	ldr	r3, [r3, #20]
 8001e6a:	4a19      	ldr	r2, [pc, #100]	; (8001ed0 <MX_DMA_Init+0x70>)
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	6153      	str	r3, [r2, #20]
 8001e72:	4b17      	ldr	r3, [pc, #92]	; (8001ed0 <MX_DMA_Init+0x70>)
 8001e74:	695b      	ldr	r3, [r3, #20]
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	607b      	str	r3, [r7, #4]
 8001e7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001e7e:	4b14      	ldr	r3, [pc, #80]	; (8001ed0 <MX_DMA_Init+0x70>)
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	4a13      	ldr	r2, [pc, #76]	; (8001ed0 <MX_DMA_Init+0x70>)
 8001e84:	f043 0302 	orr.w	r3, r3, #2
 8001e88:	6153      	str	r3, [r2, #20]
 8001e8a:	4b11      	ldr	r3, [pc, #68]	; (8001ed0 <MX_DMA_Init+0x70>)
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	f003 0302 	and.w	r3, r3, #2
 8001e92:	603b      	str	r3, [r7, #0]
 8001e94:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001e96:	2200      	movs	r2, #0
 8001e98:	2100      	movs	r1, #0
 8001e9a:	200b      	movs	r0, #11
 8001e9c:	f005 f879 	bl	8006f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001ea0:	200b      	movs	r0, #11
 8001ea2:	f005 f892 	bl	8006fca <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	2010      	movs	r0, #16
 8001eac:	f005 f871 	bl	8006f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001eb0:	2010      	movs	r0, #16
 8001eb2:	f005 f88a 	bl	8006fca <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2100      	movs	r1, #0
 8001eba:	203a      	movs	r0, #58	; 0x3a
 8001ebc:	f005 f869 	bl	8006f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8001ec0:	203a      	movs	r0, #58	; 0x3a
 8001ec2:	f005 f882 	bl	8006fca <HAL_NVIC_EnableIRQ>

}
 8001ec6:	bf00      	nop
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40021000 	.word	0x40021000

08001ed4 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b088      	sub	sp, #32
 8001ed8:	af00      	add	r7, sp, #0
  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001eda:	1d3b      	adds	r3, r7, #4
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]
 8001ee6:	611a      	str	r2, [r3, #16]
 8001ee8:	615a      	str	r2, [r3, #20]
 8001eea:	619a      	str	r2, [r3, #24]

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001eec:	4b28      	ldr	r3, [pc, #160]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001eee:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001ef2:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001ef4:	4b26      	ldr	r3, [pc, #152]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001ef6:	4a27      	ldr	r2, [pc, #156]	; (8001f94 <MX_FSMC_Init+0xc0>)
 8001ef8:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001efa:	4b25      	ldr	r3, [pc, #148]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001f00:	4b23      	ldr	r3, [pc, #140]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001f06:	4b22      	ldr	r3, [pc, #136]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001f0c:	4b20      	ldr	r3, [pc, #128]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001f0e:	2210      	movs	r2, #16
 8001f10:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001f12:	4b1f      	ldr	r3, [pc, #124]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001f18:	4b1d      	ldr	r3, [pc, #116]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001f1e:	4b1c      	ldr	r3, [pc, #112]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001f24:	4b1a      	ldr	r3, [pc, #104]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001f2a:	4b19      	ldr	r3, [pc, #100]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001f2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f30:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001f32:	4b17      	ldr	r3, [pc, #92]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001f38:	4b15      	ldr	r3, [pc, #84]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001f3e:	4b14      	ldr	r3, [pc, #80]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001f44:	4b12      	ldr	r3, [pc, #72]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 1;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001f4e:	230f      	movs	r3, #15
 8001f50:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 1;
 8001f52:	2301      	movs	r3, #1
 8001f54:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 1;
 8001f56:	2301      	movs	r3, #1
 8001f58:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001f5a:	2310      	movs	r3, #16
 8001f5c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001f5e:	2311      	movs	r3, #17
 8001f60:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001f62:	2300      	movs	r3, #0
 8001f64:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001f66:	1d3b      	adds	r3, r7, #4
 8001f68:	2200      	movs	r2, #0
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4808      	ldr	r0, [pc, #32]	; (8001f90 <MX_FSMC_Init+0xbc>)
 8001f6e:	f006 fb4f 	bl	8008610 <HAL_SRAM_Init>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8001f78:	f001 fc88 	bl	800388c <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001f7c:	4b06      	ldr	r3, [pc, #24]	; (8001f98 <MX_FSMC_Init+0xc4>)
 8001f7e:	69db      	ldr	r3, [r3, #28]
 8001f80:	4a05      	ldr	r2, [pc, #20]	; (8001f98 <MX_FSMC_Init+0xc4>)
 8001f82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f86:	61d3      	str	r3, [r2, #28]

}
 8001f88:	bf00      	nop
 8001f8a:	3720      	adds	r7, #32
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	200002a0 	.word	0x200002a0
 8001f94:	a0000104 	.word	0xa0000104
 8001f98:	40010000 	.word	0x40010000

08001f9c <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa2:	f107 0308 	add.w	r3, r7, #8
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	605a      	str	r2, [r3, #4]
 8001fac:	609a      	str	r2, [r3, #8]
 8001fae:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8001fb0:	4b18      	ldr	r3, [pc, #96]	; (8002014 <HAL_FSMC_MspInit+0x78>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d129      	bne.n	800200c <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8001fb8:	4b16      	ldr	r3, [pc, #88]	; (8002014 <HAL_FSMC_MspInit+0x78>)
 8001fba:	2201      	movs	r2, #1
 8001fbc:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001fbe:	4b16      	ldr	r3, [pc, #88]	; (8002018 <HAL_FSMC_MspInit+0x7c>)
 8001fc0:	695b      	ldr	r3, [r3, #20]
 8001fc2:	4a15      	ldr	r2, [pc, #84]	; (8002018 <HAL_FSMC_MspInit+0x7c>)
 8001fc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fc8:	6153      	str	r3, [r2, #20]
 8001fca:	4b13      	ldr	r3, [pc, #76]	; (8002018 <HAL_FSMC_MspInit+0x7c>)
 8001fcc:	695b      	ldr	r3, [r3, #20]
 8001fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd2:	607b      	str	r3, [r7, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001fd6:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001fda:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fe4:	f107 0308 	add.w	r3, r7, #8
 8001fe8:	4619      	mov	r1, r3
 8001fea:	480c      	ldr	r0, [pc, #48]	; (800201c <HAL_FSMC_MspInit+0x80>)
 8001fec:	f005 fc50 	bl	8007890 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001ff0:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8001ff4:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ffe:	f107 0308 	add.w	r3, r7, #8
 8002002:	4619      	mov	r1, r3
 8002004:	4806      	ldr	r0, [pc, #24]	; (8002020 <HAL_FSMC_MspInit+0x84>)
 8002006:	f005 fc43 	bl	8007890 <HAL_GPIO_Init>
 800200a:	e000      	b.n	800200e <HAL_FSMC_MspInit+0x72>
    return;
 800200c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800200e:	3718      	adds	r7, #24
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	200002e4 	.word	0x200002e4
 8002018:	40021000 	.word	0x40021000
 800201c:	40011800 	.word	0x40011800
 8002020:	40011400 	.word	0x40011400

08002024 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 800202c:	f7ff ffb6 	bl	8001f9c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8002030:	bf00      	nop
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b08a      	sub	sp, #40	; 0x28
 800203c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203e:	f107 0318 	add.w	r3, r7, #24
 8002042:	2200      	movs	r2, #0
 8002044:	601a      	str	r2, [r3, #0]
 8002046:	605a      	str	r2, [r3, #4]
 8002048:	609a      	str	r2, [r3, #8]
 800204a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800204c:	4b7e      	ldr	r3, [pc, #504]	; (8002248 <MX_GPIO_Init+0x210>)
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	4a7d      	ldr	r2, [pc, #500]	; (8002248 <MX_GPIO_Init+0x210>)
 8002052:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002056:	6193      	str	r3, [r2, #24]
 8002058:	4b7b      	ldr	r3, [pc, #492]	; (8002248 <MX_GPIO_Init+0x210>)
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002064:	4b78      	ldr	r3, [pc, #480]	; (8002248 <MX_GPIO_Init+0x210>)
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	4a77      	ldr	r2, [pc, #476]	; (8002248 <MX_GPIO_Init+0x210>)
 800206a:	f043 0310 	orr.w	r3, r3, #16
 800206e:	6193      	str	r3, [r2, #24]
 8002070:	4b75      	ldr	r3, [pc, #468]	; (8002248 <MX_GPIO_Init+0x210>)
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	f003 0310 	and.w	r3, r3, #16
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800207c:	4b72      	ldr	r3, [pc, #456]	; (8002248 <MX_GPIO_Init+0x210>)
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	4a71      	ldr	r2, [pc, #452]	; (8002248 <MX_GPIO_Init+0x210>)
 8002082:	f043 0304 	orr.w	r3, r3, #4
 8002086:	6193      	str	r3, [r2, #24]
 8002088:	4b6f      	ldr	r3, [pc, #444]	; (8002248 <MX_GPIO_Init+0x210>)
 800208a:	699b      	ldr	r3, [r3, #24]
 800208c:	f003 0304 	and.w	r3, r3, #4
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002094:	4b6c      	ldr	r3, [pc, #432]	; (8002248 <MX_GPIO_Init+0x210>)
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	4a6b      	ldr	r2, [pc, #428]	; (8002248 <MX_GPIO_Init+0x210>)
 800209a:	f043 0308 	orr.w	r3, r3, #8
 800209e:	6193      	str	r3, [r2, #24]
 80020a0:	4b69      	ldr	r3, [pc, #420]	; (8002248 <MX_GPIO_Init+0x210>)
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	f003 0308 	and.w	r3, r3, #8
 80020a8:	60bb      	str	r3, [r7, #8]
 80020aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020ac:	4b66      	ldr	r3, [pc, #408]	; (8002248 <MX_GPIO_Init+0x210>)
 80020ae:	699b      	ldr	r3, [r3, #24]
 80020b0:	4a65      	ldr	r2, [pc, #404]	; (8002248 <MX_GPIO_Init+0x210>)
 80020b2:	f043 0320 	orr.w	r3, r3, #32
 80020b6:	6193      	str	r3, [r2, #24]
 80020b8:	4b63      	ldr	r3, [pc, #396]	; (8002248 <MX_GPIO_Init+0x210>)
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	f003 0320 	and.w	r3, r3, #32
 80020c0:	607b      	str	r3, [r7, #4]
 80020c2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80020c4:	2200      	movs	r2, #0
 80020c6:	2107      	movs	r1, #7
 80020c8:	4860      	ldr	r0, [pc, #384]	; (800224c <MX_GPIO_Init+0x214>)
 80020ca:	f005 fd90 	bl	8007bee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_SET);
 80020ce:	2201      	movs	r2, #1
 80020d0:	2140      	movs	r1, #64	; 0x40
 80020d2:	485e      	ldr	r0, [pc, #376]	; (800224c <MX_GPIO_Init+0x214>)
 80020d4:	f005 fd8b 	bl	8007bee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, XMOTOR_DIR_PIN_Pin|ZMOTOR_DIR_PIN_Pin, GPIO_PIN_RESET);
 80020d8:	2200      	movs	r2, #0
 80020da:	2190      	movs	r1, #144	; 0x90
 80020dc:	485c      	ldr	r0, [pc, #368]	; (8002250 <MX_GPIO_Init+0x218>)
 80020de:	f005 fd86 	bl	8007bee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_SET);
 80020e2:	2201      	movs	r2, #1
 80020e4:	2123      	movs	r1, #35	; 0x23
 80020e6:	485b      	ldr	r0, [pc, #364]	; (8002254 <MX_GPIO_Init+0x21c>)
 80020e8:	f005 fd81 	bl	8007bee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80020ec:	2200      	movs	r2, #0
 80020ee:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80020f2:	4859      	ldr	r0, [pc, #356]	; (8002258 <MX_GPIO_Init+0x220>)
 80020f4:	f005 fd7b 	bl	8007bee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, YMOTOR_DIR_PIN_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80020f8:	2200      	movs	r2, #0
 80020fa:	f44f 7160 	mov.w	r1, #896	; 0x380
 80020fe:	4855      	ldr	r0, [pc, #340]	; (8002254 <MX_GPIO_Init+0x21c>)
 8002100:	f005 fd75 	bl	8007bee <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PEPin PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|DHT11_Pin|GPIO_PIN_0|GPIO_PIN_1;
 8002104:	2347      	movs	r3, #71	; 0x47
 8002106:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002108:	2301      	movs	r3, #1
 800210a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002110:	2303      	movs	r3, #3
 8002112:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002114:	f107 0318 	add.w	r3, r7, #24
 8002118:	4619      	mov	r1, r3
 800211a:	484c      	ldr	r0, [pc, #304]	; (800224c <MX_GPIO_Init+0x214>)
 800211c:	f005 fbb8 	bl	8007890 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002120:	2308      	movs	r3, #8
 8002122:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002124:	2300      	movs	r3, #0
 8002126:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002128:	2301      	movs	r3, #1
 800212a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800212c:	f107 0318 	add.w	r3, r7, #24
 8002130:	4619      	mov	r1, r3
 8002132:	4846      	ldr	r0, [pc, #280]	; (800224c <MX_GPIO_Init+0x214>)
 8002134:	f005 fbac 	bl	8007890 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002138:	2310      	movs	r3, #16
 800213a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800213c:	4b47      	ldr	r3, [pc, #284]	; (800225c <MX_GPIO_Init+0x224>)
 800213e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002140:	2301      	movs	r3, #1
 8002142:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002144:	f107 0318 	add.w	r3, r7, #24
 8002148:	4619      	mov	r1, r3
 800214a:	4840      	ldr	r0, [pc, #256]	; (800224c <MX_GPIO_Init+0x214>)
 800214c:	f005 fba0 	bl	8007890 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = K2_Pin;
 8002150:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002154:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002156:	4b42      	ldr	r3, [pc, #264]	; (8002260 <MX_GPIO_Init+0x228>)
 8002158:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800215a:	2302      	movs	r3, #2
 800215c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(K2_GPIO_Port, &GPIO_InitStruct);
 800215e:	f107 0318 	add.w	r3, r7, #24
 8002162:	4619      	mov	r1, r3
 8002164:	483f      	ldr	r0, [pc, #252]	; (8002264 <MX_GPIO_Init+0x22c>)
 8002166:	f005 fb93 	bl	8007890 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800216a:	2301      	movs	r3, #1
 800216c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800216e:	4b3c      	ldr	r3, [pc, #240]	; (8002260 <MX_GPIO_Init+0x228>)
 8002170:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002172:	2302      	movs	r3, #2
 8002174:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002176:	f107 0318 	add.w	r3, r7, #24
 800217a:	4619      	mov	r1, r3
 800217c:	4834      	ldr	r0, [pc, #208]	; (8002250 <MX_GPIO_Init+0x218>)
 800217e:	f005 fb87 	bl	8007890 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = XMOTOR_DIR_PIN_Pin|ZMOTOR_DIR_PIN_Pin;
 8002182:	2390      	movs	r3, #144	; 0x90
 8002184:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002186:	2301      	movs	r3, #1
 8002188:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218a:	2300      	movs	r3, #0
 800218c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218e:	2302      	movs	r3, #2
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002192:	f107 0318 	add.w	r3, r7, #24
 8002196:	4619      	mov	r1, r3
 8002198:	482d      	ldr	r0, [pc, #180]	; (8002250 <MX_GPIO_Init+0x218>)
 800219a:	f005 fb79 	bl	8007890 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SWITCH_X_Pin;
 800219e:	2320      	movs	r3, #32
 80021a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021a2:	2300      	movs	r3, #0
 80021a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021a6:	2301      	movs	r3, #1
 80021a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SWITCH_X_GPIO_Port, &GPIO_InitStruct);
 80021aa:	f107 0318 	add.w	r3, r7, #24
 80021ae:	4619      	mov	r1, r3
 80021b0:	482c      	ldr	r0, [pc, #176]	; (8002264 <MX_GPIO_Init+0x22c>)
 80021b2:	f005 fb6d 	bl	8007890 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB5 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_8;
 80021b6:	f240 1323 	movw	r3, #291	; 0x123
 80021ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021bc:	2301      	movs	r3, #1
 80021be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021c4:	2303      	movs	r3, #3
 80021c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c8:	f107 0318 	add.w	r3, r7, #24
 80021cc:	4619      	mov	r1, r3
 80021ce:	4821      	ldr	r0, [pc, #132]	; (8002254 <MX_GPIO_Init+0x21c>)
 80021d0:	f005 fb5e 	bl	8007890 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80021d4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80021d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021da:	2301      	movs	r3, #1
 80021dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021de:	2300      	movs	r3, #0
 80021e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021e2:	2303      	movs	r3, #3
 80021e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021e6:	f107 0318 	add.w	r3, r7, #24
 80021ea:	4619      	mov	r1, r3
 80021ec:	481a      	ldr	r0, [pc, #104]	; (8002258 <MX_GPIO_Init+0x220>)
 80021ee:	f005 fb4f 	bl	8007890 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB9 */
  GPIO_InitStruct.Pin = YMOTOR_DIR_PIN_Pin|GPIO_PIN_9;
 80021f2:	f44f 7320 	mov.w	r3, #640	; 0x280
 80021f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021f8:	2301      	movs	r3, #1
 80021fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fc:	2300      	movs	r3, #0
 80021fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002200:	2302      	movs	r3, #2
 8002202:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002204:	f107 0318 	add.w	r3, r7, #24
 8002208:	4619      	mov	r1, r3
 800220a:	4812      	ldr	r0, [pc, #72]	; (8002254 <MX_GPIO_Init+0x21c>)
 800220c:	f005 fb40 	bl	8007890 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002210:	2200      	movs	r2, #0
 8002212:	2100      	movs	r1, #0
 8002214:	2006      	movs	r0, #6
 8002216:	f004 febc 	bl	8006f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800221a:	2006      	movs	r0, #6
 800221c:	f004 fed5 	bl	8006fca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002220:	2200      	movs	r2, #0
 8002222:	2100      	movs	r1, #0
 8002224:	200a      	movs	r0, #10
 8002226:	f004 feb4 	bl	8006f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800222a:	200a      	movs	r0, #10
 800222c:	f004 fecd 	bl	8006fca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002230:	2200      	movs	r2, #0
 8002232:	2100      	movs	r1, #0
 8002234:	2028      	movs	r0, #40	; 0x28
 8002236:	f004 feac 	bl	8006f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800223a:	2028      	movs	r0, #40	; 0x28
 800223c:	f004 fec5 	bl	8006fca <HAL_NVIC_EnableIRQ>

}
 8002240:	bf00      	nop
 8002242:	3728      	adds	r7, #40	; 0x28
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40021000 	.word	0x40021000
 800224c:	40011800 	.word	0x40011800
 8002250:	40010800 	.word	0x40010800
 8002254:	40010c00 	.word	0x40010c00
 8002258:	40011400 	.word	0x40011400
 800225c:	10210000 	.word	0x10210000
 8002260:	10110000 	.word	0x10110000
 8002264:	40011000 	.word	0x40011000

08002268 <_ZN6StringC1Ei>:
    String(const String& s){
        len = s.len;
        strcpy(str, s.str);
    }
    String(int n){
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	6039      	str	r1, [r7, #0]
        len = sprintf(str, "%d", n);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	683a      	ldr	r2, [r7, #0]
 8002276:	4906      	ldr	r1, [pc, #24]	; (8002290 <_ZN6StringC1Ei+0x28>)
 8002278:	4618      	mov	r0, r3
 800227a:	f008 f975 	bl	800a568 <siprintf>
 800227e:	4602      	mov	r2, r0
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	641a      	str	r2, [r3, #64]	; 0x40
    }
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	4618      	mov	r0, r3
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	0800ae9c 	.word	0x0800ae9c

08002294 <_ZN6StringC1Em>:
    String(uint8_t n): String((int)n){}
    String(uint16_t n): String((int)n){}
    String(uint32_t n): String((int)n){}
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	4619      	mov	r1, r3
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f7ff ffe0 	bl	8002268 <_ZN6StringC1Ei>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4618      	mov	r0, r3
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <_ZN10PulseMotor9spinStartEv>:
    void spinStart()
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b082      	sub	sp, #8
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
        __HAL_TIM_SET_COMPARE(pTim, timChannel, 36);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	089b      	lsrs	r3, r3, #2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	4413      	add	r3, r2
 80022ce:	2224      	movs	r2, #36	; 0x24
 80022d0:	601a      	str	r2, [r3, #0]
        HAL_TIM_PWM_Start(pTim, timChannel);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	4619      	mov	r1, r3
 80022dc:	4610      	mov	r0, r2
 80022de:	f006 fac3 	bl	8008868 <HAL_TIM_PWM_Start>
    }
 80022e2:	bf00      	nop
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <_ZN10PulseMotor8spinStopEv>:
    void spinStop()
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b082      	sub	sp, #8
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
        HAL_TIM_PWM_Stop(pTim, timChannel);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	4619      	mov	r1, r3
 80022fc:	4610      	mov	r0, r2
 80022fe:	f006 fae7 	bl	80088d0 <HAL_TIM_PWM_Stop>
    }
 8002302:	bf00      	nop
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
	...

0800230c <_ZN10PulseMotor8step_infEhm>:
    void step_inf(uint8_t direction, uint32_t stepNum)
 800230c:	b590      	push	{r4, r7, lr}
 800230e:	b087      	sub	sp, #28
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	460b      	mov	r3, r1
 8002316:	607a      	str	r2, [r7, #4]
 8002318:	72fb      	strb	r3, [r7, #11]
        if (stepNum == 0)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d047      	beq.n	80023b0 <_ZN10PulseMotor8step_infEhm+0xa4>
        setDirection(direction);
 8002320:	7afb      	ldrb	r3, [r7, #11]
 8002322:	4619      	mov	r1, r3
 8002324:	68f8      	ldr	r0, [r7, #12]
 8002326:	f7ff f98d 	bl	8001644 <_ZN10PulseMotor12setDirectionEh>
        while (stepNum > 0)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d040      	beq.n	80023b2 <_ZN10PulseMotor8step_infEhm+0xa6>
            uint16_t pulseNum = stepNum < DMA_BUFFER_SIZE ? stepNum : DMA_BUFFER_SIZE;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f641 3258 	movw	r2, #7000	; 0x1b58
 8002336:	4293      	cmp	r3, r2
 8002338:	bf28      	it	cs
 800233a:	4613      	movcs	r3, r2
 800233c:	82fb      	strh	r3, [r7, #22]
            stepSum+= direction ? pulseNum : -pulseNum;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	69da      	ldr	r2, [r3, #28]
 8002342:	7afb      	ldrb	r3, [r7, #11]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <_ZN10PulseMotor8step_infEhm+0x40>
 8002348:	8afb      	ldrh	r3, [r7, #22]
 800234a:	e001      	b.n	8002350 <_ZN10PulseMotor8step_infEhm+0x44>
 800234c:	8afb      	ldrh	r3, [r7, #22]
 800234e:	425b      	negs	r3, r3
 8002350:	441a      	add	r2, r3
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	61da      	str	r2, [r3, #28]
            stepNum -= pulseNum;
 8002356:	8afb      	ldrh	r3, [r7, #22]
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	607b      	str	r3, [r7, #4]
            pulse(pulseNum);
 800235e:	8afb      	ldrh	r3, [r7, #22]
 8002360:	4619      	mov	r1, r3
 8002362:	68f8      	ldr	r0, [r7, #12]
 8002364:	f7ff f986 	bl	8001674 <_ZN10PulseMotor5pulseEt>
            HAL_Delay((float)pulseNum / getFrequency() * 1000+5);
 8002368:	8afb      	ldrh	r3, [r7, #22]
 800236a:	4618      	mov	r0, r3
 800236c:	f7fe fcb8 	bl	8000ce0 <__aeabi_ui2f>
 8002370:	4604      	mov	r4, r0
 8002372:	68f8      	ldr	r0, [r7, #12]
 8002374:	f7ff f932 	bl	80015dc <_ZN10PulseMotor12getFrequencyEv>
 8002378:	4603      	mov	r3, r0
 800237a:	4618      	mov	r0, r3
 800237c:	f7fe fcb4 	bl	8000ce8 <__aeabi_i2f>
 8002380:	4603      	mov	r3, r0
 8002382:	4619      	mov	r1, r3
 8002384:	4620      	mov	r0, r4
 8002386:	f7fe fdb7 	bl	8000ef8 <__aeabi_fdiv>
 800238a:	4603      	mov	r3, r0
 800238c:	490a      	ldr	r1, [pc, #40]	; (80023b8 <_ZN10PulseMotor8step_infEhm+0xac>)
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe fcfe 	bl	8000d90 <__aeabi_fmul>
 8002394:	4603      	mov	r3, r0
 8002396:	4909      	ldr	r1, [pc, #36]	; (80023bc <_ZN10PulseMotor8step_infEhm+0xb0>)
 8002398:	4618      	mov	r0, r3
 800239a:	f7fe fbf1 	bl	8000b80 <__addsf3>
 800239e:	4603      	mov	r3, r0
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7fe fed1 	bl	8001148 <__aeabi_f2uiz>
 80023a6:	4603      	mov	r3, r0
 80023a8:	4618      	mov	r0, r3
 80023aa:	f004 fadf 	bl	800696c <HAL_Delay>
        while (stepNum > 0)
 80023ae:	e7bc      	b.n	800232a <_ZN10PulseMotor8step_infEhm+0x1e>
            return;
 80023b0:	bf00      	nop
    }
 80023b2:	371c      	adds	r7, #28
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd90      	pop	{r4, r7, pc}
 80023b8:	447a0000 	.word	0x447a0000
 80023bc:	40a00000 	.word	0x40a00000

080023c0 <_ZN6ScreenC1Ev>:
public:
    UIElement *elements[MAX_UI_ELEMENTS];
    uint8_t elementNum = 0;


    Screen()
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
    {
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
        allScreens[screenNum++] = this;
 80023d0:	4b0a      	ldr	r3, [pc, #40]	; (80023fc <_ZN6ScreenC1Ev+0x3c>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	1c5a      	adds	r2, r3, #1
 80023d6:	b2d1      	uxtb	r1, r2
 80023d8:	4a08      	ldr	r2, [pc, #32]	; (80023fc <_ZN6ScreenC1Ev+0x3c>)
 80023da:	7011      	strb	r1, [r2, #0]
 80023dc:	4619      	mov	r1, r3
 80023de:	4a08      	ldr	r2, [pc, #32]	; (8002400 <_ZN6ScreenC1Ev+0x40>)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        elementNum = 0;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    }
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4618      	mov	r0, r3
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bc80      	pop	{r7}
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	20000370 	.word	0x20000370
 8002400:	200002f0 	.word	0x200002f0

08002404 <_ZN9UIElementC1EP6Screentttt>:

    uint16_t x, y;
    uint16_t width, height;

protected:
    UIElement(Screen *screen, uint16_t x, uint16_t y, uint16_t width, uint16_t height)
 8002404:	b480      	push	{r7}
 8002406:	b085      	sub	sp, #20
 8002408:	af00      	add	r7, sp, #0
 800240a:	60f8      	str	r0, [r7, #12]
 800240c:	60b9      	str	r1, [r7, #8]
 800240e:	4611      	mov	r1, r2
 8002410:	461a      	mov	r2, r3
 8002412:	460b      	mov	r3, r1
 8002414:	80fb      	strh	r3, [r7, #6]
 8002416:	4613      	mov	r3, r2
 8002418:	80bb      	strh	r3, [r7, #4]
    {
 800241a:	4a16      	ldr	r2, [pc, #88]	; (8002474 <_ZN9UIElementC1EP6Screentttt+0x70>)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	601a      	str	r2, [r3, #0]
        this->x = x;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	88fa      	ldrh	r2, [r7, #6]
 8002424:	809a      	strh	r2, [r3, #4]
        this->y = y;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	88ba      	ldrh	r2, [r7, #4]
 800242a:	80da      	strh	r2, [r3, #6]
        this->width = width;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	8b3a      	ldrh	r2, [r7, #24]
 8002430:	811a      	strh	r2, [r3, #8]
        this->height = height;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	8bba      	ldrh	r2, [r7, #28]
 8002436:	815a      	strh	r2, [r3, #10]
        allElements[elementNum++] = this;
 8002438:	4b0f      	ldr	r3, [pc, #60]	; (8002478 <_ZN9UIElementC1EP6Screentttt+0x74>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	1c5a      	adds	r2, r3, #1
 800243e:	b2d1      	uxtb	r1, r2
 8002440:	4a0d      	ldr	r2, [pc, #52]	; (8002478 <_ZN9UIElementC1EP6Screentttt+0x74>)
 8002442:	7011      	strb	r1, [r2, #0]
 8002444:	4619      	mov	r1, r3
 8002446:	4a0d      	ldr	r2, [pc, #52]	; (800247c <_ZN9UIElementC1EP6Screentttt+0x78>)
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        screen->elements[screen->elementNum++] = this;
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002454:	1c5a      	adds	r2, r3, #1
 8002456:	b2d1      	uxtb	r1, r2
 8002458:	68ba      	ldr	r2, [r7, #8]
 800245a:	f882 1080 	strb.w	r1, [r2, #128]	; 0x80
 800245e:	4619      	mov	r1, r3
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	68fa      	ldr	r2, [r7, #12]
 8002464:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    }
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	4618      	mov	r0, r3
 800246c:	3714      	adds	r7, #20
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr
 8002474:	08016724 	.word	0x08016724
 8002478:	2000014c 	.word	0x2000014c
 800247c:	200000cc 	.word	0x200000cc

08002480 <_ZN9UIElement10checkTouchEtt>:
    bool checkTouch(uint16_t x, uint16_t y)
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	460b      	mov	r3, r1
 800248a:	807b      	strh	r3, [r7, #2]
 800248c:	4613      	mov	r3, r2
 800248e:	803b      	strh	r3, [r7, #0]
    {
        return x >= this->x && x <= this->x + width && y >= this->y && y <= this->y + height;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	889b      	ldrh	r3, [r3, #4]
 8002494:	887a      	ldrh	r2, [r7, #2]
 8002496:	429a      	cmp	r2, r3
 8002498:	d318      	bcc.n	80024cc <_ZN9UIElement10checkTouchEtt+0x4c>
 800249a:	887a      	ldrh	r2, [r7, #2]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	889b      	ldrh	r3, [r3, #4]
 80024a0:	4619      	mov	r1, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	891b      	ldrh	r3, [r3, #8]
 80024a6:	440b      	add	r3, r1
 80024a8:	429a      	cmp	r2, r3
 80024aa:	dc0f      	bgt.n	80024cc <_ZN9UIElement10checkTouchEtt+0x4c>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	88db      	ldrh	r3, [r3, #6]
 80024b0:	883a      	ldrh	r2, [r7, #0]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d30a      	bcc.n	80024cc <_ZN9UIElement10checkTouchEtt+0x4c>
 80024b6:	883a      	ldrh	r2, [r7, #0]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	88db      	ldrh	r3, [r3, #6]
 80024bc:	4619      	mov	r1, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	895b      	ldrh	r3, [r3, #10]
 80024c2:	440b      	add	r3, r1
 80024c4:	429a      	cmp	r2, r3
 80024c6:	dc01      	bgt.n	80024cc <_ZN9UIElement10checkTouchEtt+0x4c>
 80024c8:	2301      	movs	r3, #1
 80024ca:	e000      	b.n	80024ce <_ZN9UIElement10checkTouchEtt+0x4e>
 80024cc:	2300      	movs	r3, #0
    }
 80024ce:	4618      	mov	r0, r3
 80024d0:	370c      	adds	r7, #12
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bc80      	pop	{r7}
 80024d6:	4770      	bx	lr

080024d8 <_ZN6ButtonC1EP6ScreenttPctttt>:
    bool isPressed = false;
    void (*onPressed)() = nullptr;
    void (*whilePressing)() = nullptr;
    void (*onReleased)() = nullptr;

    Button(Screen *screen, uint16_t x, uint16_t y, char text[TEXT_CHAR_NUM], uint16_t width = 85, uint16_t height = 50, uint16_t color = CYAN, uint16_t textColor = BLACK)
 80024d8:	b580      	push	{r7, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	af02      	add	r7, sp, #8
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	4611      	mov	r1, r2
 80024e4:	461a      	mov	r2, r3
 80024e6:	460b      	mov	r3, r1
 80024e8:	80fb      	strh	r3, [r7, #6]
 80024ea:	4613      	mov	r3, r2
 80024ec:	80bb      	strh	r3, [r7, #4]
        : UIElement(screen, x, y, width, height)
 80024ee:	68f8      	ldr	r0, [r7, #12]
 80024f0:	88b9      	ldrh	r1, [r7, #4]
 80024f2:	88fa      	ldrh	r2, [r7, #6]
 80024f4:	8c3b      	ldrh	r3, [r7, #32]
 80024f6:	9301      	str	r3, [sp, #4]
 80024f8:	8bbb      	ldrh	r3, [r7, #28]
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	460b      	mov	r3, r1
 80024fe:	68b9      	ldr	r1, [r7, #8]
 8002500:	f7ff ff80 	bl	8002404 <_ZN9UIElementC1EP6Screentttt>
 8002504:	4a13      	ldr	r2, [pc, #76]	; (8002554 <_ZN6ButtonC1EP6ScreenttPctttt+0x7c>)
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	601a      	str	r2, [r3, #0]
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2200      	movs	r2, #0
 800250e:	819a      	strh	r2, [r3, #12]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2200      	movs	r2, #0
 8002514:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2200      	movs	r2, #0
 800251c:	629a      	str	r2, [r3, #40]	; 0x28
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2200      	movs	r2, #0
 8002522:	62da      	str	r2, [r3, #44]	; 0x2c
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2200      	movs	r2, #0
 8002528:	631a      	str	r2, [r3, #48]	; 0x30
    {
        this->initialColor = color;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800252e:	81da      	strh	r2, [r3, #14]
        this->color = color;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002534:	821a      	strh	r2, [r3, #16]
        this->textColor = textColor;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800253a:	825a      	strh	r2, [r3, #18]
        strcpy(this->text, text);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	3314      	adds	r3, #20
 8002540:	69b9      	ldr	r1, [r7, #24]
 8002542:	4618      	mov	r0, r3
 8002544:	f008 f830 	bl	800a5a8 <strcpy>
    }
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	4618      	mov	r0, r3
 800254c:	3710      	adds	r7, #16
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	08016714 	.word	0x08016714

08002558 <_ZN6Button6renderEv>:
    void setOnReleased(void (*onReleased)())
    {
        this->onReleased = onReleased;
    }

    void render() override
 8002558:	b590      	push	{r4, r7, lr}
 800255a:	b085      	sub	sp, #20
 800255c:	af02      	add	r7, sp, #8
 800255e:	6078      	str	r0, [r7, #4]
        // render background
        // for (int i=y; height<y?i<y+height:i>y-height; height<y?i++:i--)
        // {
        //     LCD_DrawLine(x, i, x+width, i, color);
        // }
        LCD_OpenWindow(x, y, width, height);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	8898      	ldrh	r0, [r3, #4]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	88d9      	ldrh	r1, [r3, #6]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	891a      	ldrh	r2, [r3, #8]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	895b      	ldrh	r3, [r3, #10]
 8002570:	f000 ff08 	bl	8003384 <LCD_OpenWindow>
        LCD_FillColor(width * height, color);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	891b      	ldrh	r3, [r3, #8]
 8002578:	461a      	mov	r2, r3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	895b      	ldrh	r3, [r3, #10]
 800257e:	fb02 f303 	mul.w	r3, r2, r3
 8002582:	461a      	mov	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	8a1b      	ldrh	r3, [r3, #16]
 8002588:	4619      	mov	r1, r3
 800258a:	4610      	mov	r0, r2
 800258c:	f000 ff53 	bl	8003436 <LCD_FillColor>

        // render text
        LCD_DrawString_Color(x + width / 3, y + height / 3, text, color, textColor);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	889a      	ldrh	r2, [r3, #4]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	891b      	ldrh	r3, [r3, #8]
 8002598:	4910      	ldr	r1, [pc, #64]	; (80025dc <_ZN6Button6renderEv+0x84>)
 800259a:	fba1 1303 	umull	r1, r3, r1, r3
 800259e:	085b      	lsrs	r3, r3, #1
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	4413      	add	r3, r2
 80025a4:	b298      	uxth	r0, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	88da      	ldrh	r2, [r3, #6]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	895b      	ldrh	r3, [r3, #10]
 80025ae:	490b      	ldr	r1, [pc, #44]	; (80025dc <_ZN6Button6renderEv+0x84>)
 80025b0:	fba1 1303 	umull	r1, r3, r1, r3
 80025b4:	085b      	lsrs	r3, r3, #1
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	4413      	add	r3, r2
 80025ba:	b299      	uxth	r1, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f103 0214 	add.w	r2, r3, #20
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	8a1c      	ldrh	r4, [r3, #16]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	8a5b      	ldrh	r3, [r3, #18]
 80025ca:	9300      	str	r3, [sp, #0]
 80025cc:	4623      	mov	r3, r4
 80025ce:	f001 f87d 	bl	80036cc <LCD_DrawString_Color>
    }
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd90      	pop	{r4, r7, pc}
 80025da:	bf00      	nop
 80025dc:	aaaaaaab 	.word	0xaaaaaaab

080025e0 <_ZN6Button6updateEtt>:

    void update(u_int16_t x, u_int16_t y) override
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	460b      	mov	r3, r1
 80025ea:	807b      	strh	r3, [r7, #2]
 80025ec:	4613      	mov	r3, r2
 80025ee:	803b      	strh	r3, [r7, #0]
    {
        if (checkTouch(x, y))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	883a      	ldrh	r2, [r7, #0]
 80025f4:	8879      	ldrh	r1, [r7, #2]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7ff ff42 	bl	8002480 <_ZN9UIElement10checkTouchEtt>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d00f      	beq.n	8002622 <_ZN6Button6updateEtt+0x42>
        {
            color = YELLOW;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002608:	821a      	strh	r2, [r3, #16]
            // if (!isPressed)
            //{ // only trigger once
            isPressed = true;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2201      	movs	r2, #1
 800260e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            if (whilePressing)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002616:	2b00      	cmp	r3, #0
 8002618:	d00b      	beq.n	8002632 <_ZN6Button6updateEtt+0x52>
                whilePressing();
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800261e:	4798      	blx	r3
 8002620:	e007      	b.n	8002632 <_ZN6Button6updateEtt+0x52>
            //}
        }
        else
        {
            color = initialColor;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	89da      	ldrh	r2, [r3, #14]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	821a      	strh	r2, [r3, #16]
            isPressed = false;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }
        if (last_color != color)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	899a      	ldrh	r2, [r3, #12]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	8a1b      	ldrh	r3, [r3, #16]
 800263a:	429a      	cmp	r2, r3
 800263c:	d023      	beq.n	8002686 <_ZN6Button6updateEtt+0xa6>
        {
            if (isPressed && onPressed)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002644:	2b00      	cmp	r3, #0
 8002646:	d006      	beq.n	8002656 <_ZN6Button6updateEtt+0x76>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800264c:	2b00      	cmp	r3, #0
 800264e:	d002      	beq.n	8002656 <_ZN6Button6updateEtt+0x76>
            {
                onPressed();
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002654:	4798      	blx	r3
            }
            if (!isPressed && onReleased)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800265c:	f083 0301 	eor.w	r3, r3, #1
 8002660:	b2db      	uxtb	r3, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	d006      	beq.n	8002674 <_ZN6Button6updateEtt+0x94>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266a:	2b00      	cmp	r3, #0
 800266c:	d002      	beq.n	8002674 <_ZN6Button6updateEtt+0x94>
                onReleased();
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002672:	4798      	blx	r3
            render();
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	4798      	blx	r3
            last_color = color;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	8a1a      	ldrh	r2, [r3, #16]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	819a      	strh	r2, [r3, #12]
        }
    }
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
	...

08002690 <_ZN6SliderC1EP6Screentttttt>:

    uint16_t draggerX;
    uint16_t draggerY;

public:
    Slider(
 8002690:	b580      	push	{r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af02      	add	r7, sp, #8
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	4611      	mov	r1, r2
 800269c:	461a      	mov	r2, r3
 800269e:	460b      	mov	r3, r1
 80026a0:	80fb      	strh	r3, [r7, #6]
 80026a2:	4613      	mov	r3, r2
 80026a4:	80bb      	strh	r3, [r7, #4]
        uint16_t x,
        uint16_t y,
        uint16_t maxValue = 0,
        uint16_t width = 10,
        uint16_t height = 130,
        uint16_t barColor = CYAN) : UIElement(screen, x, y, width, height)
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	88b9      	ldrh	r1, [r7, #4]
 80026aa:	88fa      	ldrh	r2, [r7, #6]
 80026ac:	8c3b      	ldrh	r3, [r7, #32]
 80026ae:	9301      	str	r3, [sp, #4]
 80026b0:	8bbb      	ldrh	r3, [r7, #28]
 80026b2:	9300      	str	r3, [sp, #0]
 80026b4:	460b      	mov	r3, r1
 80026b6:	68b9      	ldr	r1, [r7, #8]
 80026b8:	f7ff fea4 	bl	8002404 <_ZN9UIElementC1EP6Screentttt>
 80026bc:	4a11      	ldr	r2, [pc, #68]	; (8002704 <_ZN6SliderC1EP6Screentttttt+0x74>)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2214      	movs	r2, #20
 80026c6:	82da      	strh	r2, [r3, #22]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2200      	movs	r2, #0
 80026cc:	761a      	strb	r2, [r3, #24]
    {
        this->maxValue = maxValue;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	8b3a      	ldrh	r2, [r7, #24]
 80026d2:	829a      	strh	r2, [r3, #20]
        this->barColor = barColor;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80026d8:	819a      	strh	r2, [r3, #12]
        draggerX = x + width / 2;
 80026da:	8bbb      	ldrh	r3, [r7, #28]
 80026dc:	085b      	lsrs	r3, r3, #1
 80026de:	b29a      	uxth	r2, r3
 80026e0:	88fb      	ldrh	r3, [r7, #6]
 80026e2:	4413      	add	r3, r2
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	835a      	strh	r2, [r3, #26]
        draggerY = y + height / 2;
 80026ea:	8c3b      	ldrh	r3, [r7, #32]
 80026ec:	085b      	lsrs	r3, r3, #1
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	88bb      	ldrh	r3, [r7, #4]
 80026f2:	4413      	add	r3, r2
 80026f4:	b29a      	uxth	r2, r3
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	839a      	strh	r2, [r3, #28]
    }
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	4618      	mov	r0, r3
 80026fe:	3710      	adds	r7, #16
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	08016704 	.word	0x08016704

08002708 <_ZN6Slider6renderEv>:

    void render() override
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
    {
        // render bar
        LCD_OpenWindow(x, y, width, height);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	8898      	ldrh	r0, [r3, #4]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	88d9      	ldrh	r1, [r3, #6]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	891a      	ldrh	r2, [r3, #8]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	895b      	ldrh	r3, [r3, #10]
 8002720:	f000 fe30 	bl	8003384 <LCD_OpenWindow>
        LCD_FillColor(width * height, barColor);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	891b      	ldrh	r3, [r3, #8]
 8002728:	461a      	mov	r2, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	895b      	ldrh	r3, [r3, #10]
 800272e:	fb02 f303 	mul.w	r3, r2, r3
 8002732:	461a      	mov	r2, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	899b      	ldrh	r3, [r3, #12]
 8002738:	4619      	mov	r1, r3
 800273a:	4610      	mov	r0, r2
 800273c:	f000 fe7b 	bl	8003436 <LCD_FillColor>

        // render dragger
        LCD_OpenWindow(x, draggerY, width, draggerRadius);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	8898      	ldrh	r0, [r3, #4]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	8b99      	ldrh	r1, [r3, #28]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	891a      	ldrh	r2, [r3, #8]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	8adb      	ldrh	r3, [r3, #22]
 8002750:	f000 fe18 	bl	8003384 <LCD_OpenWindow>
        LCD_FillColor(width * draggerRadius, RED);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	891b      	ldrh	r3, [r3, #8]
 8002758:	461a      	mov	r2, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	8adb      	ldrh	r3, [r3, #22]
 800275e:	fb02 f303 	mul.w	r3, r2, r3
 8002762:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 8002766:	4618      	mov	r0, r3
 8002768:	f000 fe65 	bl	8003436 <LCD_FillColor>
    }
 800276c:	bf00      	nop
 800276e:	3708      	adds	r7, #8
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <_ZN6Slider5wrapYEt>:

    uint16_t wrapY(u_int16_t y)
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	460b      	mov	r3, r1
 800277e:	807b      	strh	r3, [r7, #2]
    {
        if (y > 500 || y <= 32)
 8002780:	887b      	ldrh	r3, [r7, #2]
 8002782:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002786:	d802      	bhi.n	800278e <_ZN6Slider5wrapYEt+0x1a>
 8002788:	887b      	ldrh	r3, [r7, #2]
 800278a:	2b20      	cmp	r3, #32
 800278c:	d802      	bhi.n	8002794 <_ZN6Slider5wrapYEt+0x20>
            return draggerY; // y=2048 if not touched
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	8b9b      	ldrh	r3, [r3, #28]
 8002792:	e01f      	b.n	80027d4 <_ZN6Slider5wrapYEt+0x60>
        if (y < this->y)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	88db      	ldrh	r3, [r3, #6]
 8002798:	887a      	ldrh	r2, [r7, #2]
 800279a:	429a      	cmp	r2, r3
 800279c:	d202      	bcs.n	80027a4 <_ZN6Slider5wrapYEt+0x30>
            return this->y;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	88db      	ldrh	r3, [r3, #6]
 80027a2:	e017      	b.n	80027d4 <_ZN6Slider5wrapYEt+0x60>
        if (y > this->y + height - draggerRadius)
 80027a4:	887a      	ldrh	r2, [r7, #2]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	88db      	ldrh	r3, [r3, #6]
 80027aa:	4619      	mov	r1, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	895b      	ldrh	r3, [r3, #10]
 80027b0:	440b      	add	r3, r1
 80027b2:	6879      	ldr	r1, [r7, #4]
 80027b4:	8ac9      	ldrh	r1, [r1, #22]
 80027b6:	1a5b      	subs	r3, r3, r1
 80027b8:	429a      	cmp	r2, r3
 80027ba:	dd0a      	ble.n	80027d2 <_ZN6Slider5wrapYEt+0x5e>
            return this->y + height - draggerRadius;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	88da      	ldrh	r2, [r3, #6]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	895b      	ldrh	r3, [r3, #10]
 80027c4:	4413      	add	r3, r2
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	8adb      	ldrh	r3, [r3, #22]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	e000      	b.n	80027d4 <_ZN6Slider5wrapYEt+0x60>
        return y;
 80027d2:	887b      	ldrh	r3, [r7, #2]
    }
 80027d4:	4618      	mov	r0, r3
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	bc80      	pop	{r7}
 80027dc:	4770      	bx	lr

080027de <_ZN6Slider6updateEtt>:

    void update(u_int16_t x, u_int16_t y) override
 80027de:	b580      	push	{r7, lr}
 80027e0:	b084      	sub	sp, #16
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
 80027e6:	460b      	mov	r3, r1
 80027e8:	807b      	strh	r3, [r7, #2]
 80027ea:	4613      	mov	r3, r2
 80027ec:	803b      	strh	r3, [r7, #0]
    {
        bool isDraggerTouched;
        if (isDragging)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	7e1b      	ldrb	r3, [r3, #24]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d071      	beq.n	80028da <_ZN6Slider6updateEtt+0xfc>
        {
            LCD_OpenWindow(this->x, draggerY, width, draggerRadius);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	8898      	ldrh	r0, [r3, #4]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	8b99      	ldrh	r1, [r3, #28]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	891a      	ldrh	r2, [r3, #8]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	8adb      	ldrh	r3, [r3, #22]
 8002806:	f000 fdbd 	bl	8003384 <LCD_OpenWindow>
            LCD_FillColor(width * draggerRadius, CYAN);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	891b      	ldrh	r3, [r3, #8]
 800280e:	461a      	mov	r2, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	8adb      	ldrh	r3, [r3, #22]
 8002814:	fb02 f303 	mul.w	r3, r2, r3
 8002818:	f647 71ff 	movw	r1, #32767	; 0x7fff
 800281c:	4618      	mov	r0, r3
 800281e:	f000 fe0a 	bl	8003436 <LCD_FillColor>
            draggerY = wrapY(y);
 8002822:	883b      	ldrh	r3, [r7, #0]
 8002824:	4619      	mov	r1, r3
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f7ff ffa4 	bl	8002774 <_ZN6Slider5wrapYEt>
 800282c:	4603      	mov	r3, r0
 800282e:	461a      	mov	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	839a      	strh	r2, [r3, #28]
            LCD_OpenWindow(this->x, draggerY, width, draggerRadius);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	8898      	ldrh	r0, [r3, #4]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	8b99      	ldrh	r1, [r3, #28]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	891a      	ldrh	r2, [r3, #8]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	8adb      	ldrh	r3, [r3, #22]
 8002844:	f000 fd9e 	bl	8003384 <LCD_OpenWindow>
            LCD_FillColor(width * draggerRadius, RED);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	891b      	ldrh	r3, [r3, #8]
 800284c:	461a      	mov	r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	8adb      	ldrh	r3, [r3, #22]
 8002852:	fb02 f303 	mul.w	r3, r2, r3
 8002856:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 800285a:	4618      	mov	r0, r3
 800285c:	f000 fdeb 	bl	8003436 <LCD_FillColor>
            isDraggerTouched = x >= draggerX - 6 * draggerRadius && x <= draggerX + 6 * draggerRadius && y >= draggerY - 6 * draggerRadius && y <= draggerY + 6 * draggerRadius;
 8002860:	887a      	ldrh	r2, [r7, #2]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	8b5b      	ldrh	r3, [r3, #26]
 8002866:	4618      	mov	r0, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	8adb      	ldrh	r3, [r3, #22]
 800286c:	4619      	mov	r1, r3
 800286e:	460b      	mov	r3, r1
 8002870:	0089      	lsls	r1, r1, #2
 8002872:	1a5b      	subs	r3, r3, r1
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	4403      	add	r3, r0
 8002878:	429a      	cmp	r2, r3
 800287a:	db2b      	blt.n	80028d4 <_ZN6Slider6updateEtt+0xf6>
 800287c:	887a      	ldrh	r2, [r7, #2]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	8b5b      	ldrh	r3, [r3, #26]
 8002882:	4618      	mov	r0, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	8adb      	ldrh	r3, [r3, #22]
 8002888:	4619      	mov	r1, r3
 800288a:	460b      	mov	r3, r1
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	440b      	add	r3, r1
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	4403      	add	r3, r0
 8002894:	429a      	cmp	r2, r3
 8002896:	dc1d      	bgt.n	80028d4 <_ZN6Slider6updateEtt+0xf6>
 8002898:	883a      	ldrh	r2, [r7, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	8b9b      	ldrh	r3, [r3, #28]
 800289e:	4618      	mov	r0, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	8adb      	ldrh	r3, [r3, #22]
 80028a4:	4619      	mov	r1, r3
 80028a6:	460b      	mov	r3, r1
 80028a8:	0089      	lsls	r1, r1, #2
 80028aa:	1a5b      	subs	r3, r3, r1
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	4403      	add	r3, r0
 80028b0:	429a      	cmp	r2, r3
 80028b2:	db0f      	blt.n	80028d4 <_ZN6Slider6updateEtt+0xf6>
 80028b4:	883a      	ldrh	r2, [r7, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	8b9b      	ldrh	r3, [r3, #28]
 80028ba:	4618      	mov	r0, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	8adb      	ldrh	r3, [r3, #22]
 80028c0:	4619      	mov	r1, r3
 80028c2:	460b      	mov	r3, r1
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	440b      	add	r3, r1
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	4403      	add	r3, r0
 80028cc:	429a      	cmp	r2, r3
 80028ce:	dc01      	bgt.n	80028d4 <_ZN6Slider6updateEtt+0xf6>
 80028d0:	2301      	movs	r3, #1
 80028d2:	e000      	b.n	80028d6 <_ZN6Slider6updateEtt+0xf8>
 80028d4:	2300      	movs	r3, #0
 80028d6:	73fb      	strb	r3, [r7, #15]
 80028d8:	e027      	b.n	800292a <_ZN6Slider6updateEtt+0x14c>
        }
        else
        {
            isDraggerTouched = x >= draggerX - draggerRadius && x <= draggerX + draggerRadius && y >= draggerY - draggerRadius && y <= draggerY + draggerRadius;
 80028da:	887a      	ldrh	r2, [r7, #2]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	8b5b      	ldrh	r3, [r3, #26]
 80028e0:	4619      	mov	r1, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	8adb      	ldrh	r3, [r3, #22]
 80028e6:	1acb      	subs	r3, r1, r3
 80028e8:	429a      	cmp	r2, r3
 80028ea:	db1c      	blt.n	8002926 <_ZN6Slider6updateEtt+0x148>
 80028ec:	887a      	ldrh	r2, [r7, #2]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	8b5b      	ldrh	r3, [r3, #26]
 80028f2:	4619      	mov	r1, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	8adb      	ldrh	r3, [r3, #22]
 80028f8:	440b      	add	r3, r1
 80028fa:	429a      	cmp	r2, r3
 80028fc:	dc13      	bgt.n	8002926 <_ZN6Slider6updateEtt+0x148>
 80028fe:	883a      	ldrh	r2, [r7, #0]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	8b9b      	ldrh	r3, [r3, #28]
 8002904:	4619      	mov	r1, r3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	8adb      	ldrh	r3, [r3, #22]
 800290a:	1acb      	subs	r3, r1, r3
 800290c:	429a      	cmp	r2, r3
 800290e:	db0a      	blt.n	8002926 <_ZN6Slider6updateEtt+0x148>
 8002910:	883a      	ldrh	r2, [r7, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	8b9b      	ldrh	r3, [r3, #28]
 8002916:	4619      	mov	r1, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	8adb      	ldrh	r3, [r3, #22]
 800291c:	440b      	add	r3, r1
 800291e:	429a      	cmp	r2, r3
 8002920:	dc01      	bgt.n	8002926 <_ZN6Slider6updateEtt+0x148>
 8002922:	2301      	movs	r3, #1
 8002924:	e000      	b.n	8002928 <_ZN6Slider6updateEtt+0x14a>
 8002926:	2300      	movs	r3, #0
 8002928:	73fb      	strb	r3, [r7, #15]
        }
        isDragging = isDraggerTouched;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	7bfa      	ldrb	r2, [r7, #15]
 800292e:	761a      	strb	r2, [r3, #24]
        value = (draggerY - this->y) * maxValue / height;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	8b9b      	ldrh	r3, [r3, #28]
 8002934:	461a      	mov	r2, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	88db      	ldrh	r3, [r3, #6]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	687a      	ldr	r2, [r7, #4]
 800293e:	8a92      	ldrh	r2, [r2, #20]
 8002940:	fb02 f303 	mul.w	r3, r2, r3
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	8952      	ldrh	r2, [r2, #10]
 8002948:	fb93 f3f2 	sdiv	r3, r3, r2
 800294c:	4618      	mov	r0, r3
 800294e:	f7fe f9cb 	bl	8000ce8 <__aeabi_i2f>
 8002952:	4602      	mov	r2, r0
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	611a      	str	r2, [r3, #16]
    }
 8002958:	bf00      	nop
 800295a:	3710      	adds	r7, #16
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <_ZN6Slider8getValueEv>:
    float getValue()
 8002960:	b590      	push	{r4, r7, lr}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
    {
        return value / maxValue;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	691c      	ldr	r4, [r3, #16]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	8a9b      	ldrh	r3, [r3, #20]
 8002970:	4618      	mov	r0, r3
 8002972:	f7fe f9b9 	bl	8000ce8 <__aeabi_i2f>
 8002976:	4603      	mov	r3, r0
 8002978:	4619      	mov	r1, r3
 800297a:	4620      	mov	r0, r4
 800297c:	f7fe fabc 	bl	8000ef8 <__aeabi_fdiv>
 8002980:	4603      	mov	r3, r0
    }
 8002982:	4618      	mov	r0, r3
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	bd90      	pop	{r4, r7, pc}
	...

0800298c <_Z16printTargetMotorv>:

// uint32_t PulseDMABuff[2560];

SERVO42C_Pulse *pTargetMotor = &xPulseMotor;
void printTargetMotor()
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b09a      	sub	sp, #104	; 0x68
 8002990:	af00      	add	r7, sp, #0
  char str[32];
  if (pTargetMotor == &xPulseMotor)
 8002992:	4b16      	ldr	r3, [pc, #88]	; (80029ec <_Z16printTargetMotorv+0x60>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a16      	ldr	r2, [pc, #88]	; (80029f0 <_Z16printTargetMotorv+0x64>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d105      	bne.n	80029a8 <_Z16printTargetMotorv+0x1c>
  {
    sprintf(str, "Target: X");
 800299c:	1d3b      	adds	r3, r7, #4
 800299e:	4915      	ldr	r1, [pc, #84]	; (80029f4 <_Z16printTargetMotorv+0x68>)
 80029a0:	4618      	mov	r0, r3
 80029a2:	f002 fbb9 	bl	8005118 <sprintf_>
 80029a6:	e00f      	b.n	80029c8 <_Z16printTargetMotorv+0x3c>
  }
  else if (pTargetMotor == &yPulseMotor)
 80029a8:	4b10      	ldr	r3, [pc, #64]	; (80029ec <_Z16printTargetMotorv+0x60>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a12      	ldr	r2, [pc, #72]	; (80029f8 <_Z16printTargetMotorv+0x6c>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d105      	bne.n	80029be <_Z16printTargetMotorv+0x32>
  {
    sprintf(str, "Target: Y");
 80029b2:	1d3b      	adds	r3, r7, #4
 80029b4:	4911      	ldr	r1, [pc, #68]	; (80029fc <_Z16printTargetMotorv+0x70>)
 80029b6:	4618      	mov	r0, r3
 80029b8:	f002 fbae 	bl	8005118 <sprintf_>
 80029bc:	e004      	b.n	80029c8 <_Z16printTargetMotorv+0x3c>
  }
  else
  {
    sprintf(str, "Target: Z");
 80029be:	1d3b      	adds	r3, r7, #4
 80029c0:	490f      	ldr	r1, [pc, #60]	; (8002a00 <_Z16printTargetMotorv+0x74>)
 80029c2:	4618      	mov	r0, r3
 80029c4:	f002 fba8 	bl	8005118 <sprintf_>
  }
  printToLCD(str, 2);
 80029c8:	1d3a      	adds	r2, r7, #4
 80029ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029ce:	4611      	mov	r1, r2
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7fe fdc4 	bl	800155e <_ZN6StringC1EPKc>
 80029d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029da:	2102      	movs	r1, #2
 80029dc:	4618      	mov	r0, r3
 80029de:	f003 fc9f 	bl	8006320 <_Z10printToLCDRK6Stringt>
}
 80029e2:	bf00      	nop
 80029e4:	3768      	adds	r7, #104	; 0x68
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	20000004 	.word	0x20000004
 80029f0:	20000150 	.word	0x20000150
 80029f4:	0800aea0 	.word	0x0800aea0
 80029f8:	20000184 	.word	0x20000184
 80029fc:	0800aeac 	.word	0x0800aeac
 8002a00:	0800aeb8 	.word	0x0800aeb8

08002a04 <_Z13printPositionv>:

void printPosition()
{
 8002a04:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002a08:	b09e      	sub	sp, #120	; 0x78
 8002a0a:	af04      	add	r7, sp, #16
  char str[32];
  sprintf(str, "x=%.1f y=%.1f z=%.1f", xPulseMotor.getPosition(), yPulseMotor.getPosition(), zPulseMotor.getPosition());
 8002a0c:	481b      	ldr	r0, [pc, #108]	; (8002a7c <_Z13printPositionv+0x78>)
 8002a0e:	f7fe ff6f 	bl	80018f0 <_ZN14SERVO42C_Pulse11getPositionEv>
 8002a12:	4603      	mov	r3, r0
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7fd fd73 	bl	8000500 <__aeabi_f2d>
 8002a1a:	4680      	mov	r8, r0
 8002a1c:	4689      	mov	r9, r1
 8002a1e:	4818      	ldr	r0, [pc, #96]	; (8002a80 <_Z13printPositionv+0x7c>)
 8002a20:	f7fe ff66 	bl	80018f0 <_ZN14SERVO42C_Pulse11getPositionEv>
 8002a24:	4603      	mov	r3, r0
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7fd fd6a 	bl	8000500 <__aeabi_f2d>
 8002a2c:	4604      	mov	r4, r0
 8002a2e:	460d      	mov	r5, r1
 8002a30:	4814      	ldr	r0, [pc, #80]	; (8002a84 <_Z13printPositionv+0x80>)
 8002a32:	f7fe ff5d 	bl	80018f0 <_ZN14SERVO42C_Pulse11getPositionEv>
 8002a36:	4603      	mov	r3, r0
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7fd fd61 	bl	8000500 <__aeabi_f2d>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	460b      	mov	r3, r1
 8002a42:	1d38      	adds	r0, r7, #4
 8002a44:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a48:	e9cd 4500 	strd	r4, r5, [sp]
 8002a4c:	4642      	mov	r2, r8
 8002a4e:	464b      	mov	r3, r9
 8002a50:	490d      	ldr	r1, [pc, #52]	; (8002a88 <_Z13printPositionv+0x84>)
 8002a52:	f002 fb61 	bl	8005118 <sprintf_>
  printToLCD(str, 1);
 8002a56:	1d3a      	adds	r2, r7, #4
 8002a58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a5c:	4611      	mov	r1, r2
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7fe fd7d 	bl	800155e <_ZN6StringC1EPKc>
 8002a64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a68:	2101      	movs	r1, #1
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f003 fc58 	bl	8006320 <_Z10printToLCDRK6Stringt>
}
 8002a70:	bf00      	nop
 8002a72:	3768      	adds	r7, #104	; 0x68
 8002a74:	46bd      	mov	sp, r7
 8002a76:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002a7a:	bf00      	nop
 8002a7c:	20000150 	.word	0x20000150
 8002a80:	20000184 	.word	0x20000184
 8002a84:	200001b8 	.word	0x200001b8
 8002a88:	0800aec4 	.word	0x0800aec4

08002a8c <_ZZ6myfuncENKUlvE_clEv>:
  xPulseMotor.setFrequency(1000);
  yPulseMotor.setFrequency(1000);
  zPulseMotor.setFrequency(1000);
  printTargetMotor();

  CWButton.onPressed = []()
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  {
    pTargetMotor->setDirection(0);
 8002a94:	4b07      	ldr	r3, [pc, #28]	; (8002ab4 <_ZZ6myfuncENKUlvE_clEv+0x28>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2100      	movs	r1, #0
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7fe fdd2 	bl	8001644 <_ZN10PulseMotor12setDirectionEh>
    pTargetMotor->spinStart();
 8002aa0:	4b04      	ldr	r3, [pc, #16]	; (8002ab4 <_ZZ6myfuncENKUlvE_clEv+0x28>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7ff fc04 	bl	80022b2 <_ZN10PulseMotor9spinStartEv>
  };
 8002aaa:	bf00      	nop
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	20000004 	.word	0x20000004

08002ab8 <_ZZ6myfuncENUlvE_4_FUNEv>:
  CWButton.onPressed = []()
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  };
 8002abc:	2000      	movs	r0, #0
 8002abe:	f7ff ffe5 	bl	8002a8c <_ZZ6myfuncENKUlvE_clEv>
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <_ZZ6myfuncENKUlvE_cvPFvvEEv>:
  CWButton.onPressed = []()
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  };
 8002acc:	4b02      	ldr	r3, [pc, #8]	; (8002ad8 <_ZZ6myfuncENKUlvE_cvPFvvEEv+0x14>)
 8002ace:	4618      	mov	r0, r3
 8002ad0:	370c      	adds	r7, #12
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc80      	pop	{r7}
 8002ad6:	4770      	bx	lr
 8002ad8:	08002ab9 	.word	0x08002ab9

08002adc <_ZZ6myfuncENKUlvE0_clEv>:
  CWButton.onReleased = []()
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  {
    pTargetMotor->spinStop();
 8002ae4:	4b04      	ldr	r3, [pc, #16]	; (8002af8 <_ZZ6myfuncENKUlvE0_clEv+0x1c>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7ff fbfe 	bl	80022ea <_ZN10PulseMotor8spinStopEv>
  };
 8002aee:	bf00      	nop
 8002af0:	3708      	adds	r7, #8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	20000004 	.word	0x20000004

08002afc <_ZZ6myfuncENUlvE0_4_FUNEv>:
  CWButton.onReleased = []()
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  };
 8002b00:	2000      	movs	r0, #0
 8002b02:	f7ff ffeb 	bl	8002adc <_ZZ6myfuncENKUlvE0_clEv>
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <_ZZ6myfuncENKUlvE0_cvPFvvEEv>:
  CWButton.onReleased = []()
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  };
 8002b10:	4b02      	ldr	r3, [pc, #8]	; (8002b1c <_ZZ6myfuncENKUlvE0_cvPFvvEEv+0x14>)
 8002b12:	4618      	mov	r0, r3
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr
 8002b1c:	08002afd 	.word	0x08002afd

08002b20 <_ZZ6myfuncENKUlvE1_clEv>:
  CCWButton.onPressed = []()
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  {
    pTargetMotor->setDirection(1);
 8002b28:	4b07      	ldr	r3, [pc, #28]	; (8002b48 <_ZZ6myfuncENKUlvE1_clEv+0x28>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2101      	movs	r1, #1
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7fe fd88 	bl	8001644 <_ZN10PulseMotor12setDirectionEh>
    pTargetMotor->spinStart();
 8002b34:	4b04      	ldr	r3, [pc, #16]	; (8002b48 <_ZZ6myfuncENKUlvE1_clEv+0x28>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f7ff fbba 	bl	80022b2 <_ZN10PulseMotor9spinStartEv>
  };
 8002b3e:	bf00      	nop
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	20000004 	.word	0x20000004

08002b4c <_ZZ6myfuncENUlvE1_4_FUNEv>:
  CCWButton.onPressed = []()
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  };
 8002b50:	2000      	movs	r0, #0
 8002b52:	f7ff ffe5 	bl	8002b20 <_ZZ6myfuncENKUlvE1_clEv>
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <_ZZ6myfuncENKUlvE1_cvPFvvEEv>:
  CCWButton.onPressed = []()
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  };
 8002b60:	4b02      	ldr	r3, [pc, #8]	; (8002b6c <_ZZ6myfuncENKUlvE1_cvPFvvEEv+0x14>)
 8002b62:	4618      	mov	r0, r3
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bc80      	pop	{r7}
 8002b6a:	4770      	bx	lr
 8002b6c:	08002b4d 	.word	0x08002b4d

08002b70 <_ZZ6myfuncENKUlvE2_clEv>:
  CCWButton.onReleased = []()
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  {
    pTargetMotor->spinStop();
 8002b78:	4b04      	ldr	r3, [pc, #16]	; (8002b8c <_ZZ6myfuncENKUlvE2_clEv+0x1c>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7ff fbb4 	bl	80022ea <_ZN10PulseMotor8spinStopEv>
  };
 8002b82:	bf00      	nop
 8002b84:	3708      	adds	r7, #8
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	20000004 	.word	0x20000004

08002b90 <_ZZ6myfuncENUlvE2_4_FUNEv>:
  CCWButton.onReleased = []()
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  };
 8002b94:	2000      	movs	r0, #0
 8002b96:	f7ff ffeb 	bl	8002b70 <_ZZ6myfuncENKUlvE2_clEv>
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <_ZZ6myfuncENKUlvE2_cvPFvvEEv>:
  CCWButton.onReleased = []()
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  };
 8002ba4:	4b02      	ldr	r3, [pc, #8]	; (8002bb0 <_ZZ6myfuncENKUlvE2_cvPFvvEEv+0x14>)
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr
 8002bb0:	08002b91 	.word	0x08002b91

08002bb4 <_ZZ6myfuncENKUlvE3_clEv>:

  switchButton.onPressed = []()
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  {
    if (pTargetMotor == &xPulseMotor)
 8002bbc:	4b0d      	ldr	r3, [pc, #52]	; (8002bf4 <_ZZ6myfuncENKUlvE3_clEv+0x40>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a0d      	ldr	r2, [pc, #52]	; (8002bf8 <_ZZ6myfuncENKUlvE3_clEv+0x44>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d103      	bne.n	8002bce <_ZZ6myfuncENKUlvE3_clEv+0x1a>
    {
      pTargetMotor = &yPulseMotor;
 8002bc6:	4b0b      	ldr	r3, [pc, #44]	; (8002bf4 <_ZZ6myfuncENKUlvE3_clEv+0x40>)
 8002bc8:	4a0c      	ldr	r2, [pc, #48]	; (8002bfc <_ZZ6myfuncENKUlvE3_clEv+0x48>)
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	e00b      	b.n	8002be6 <_ZZ6myfuncENKUlvE3_clEv+0x32>
    }
    else if (pTargetMotor == &yPulseMotor)
 8002bce:	4b09      	ldr	r3, [pc, #36]	; (8002bf4 <_ZZ6myfuncENKUlvE3_clEv+0x40>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a0a      	ldr	r2, [pc, #40]	; (8002bfc <_ZZ6myfuncENKUlvE3_clEv+0x48>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d103      	bne.n	8002be0 <_ZZ6myfuncENKUlvE3_clEv+0x2c>
    {
      pTargetMotor = &zPulseMotor;
 8002bd8:	4b06      	ldr	r3, [pc, #24]	; (8002bf4 <_ZZ6myfuncENKUlvE3_clEv+0x40>)
 8002bda:	4a09      	ldr	r2, [pc, #36]	; (8002c00 <_ZZ6myfuncENKUlvE3_clEv+0x4c>)
 8002bdc:	601a      	str	r2, [r3, #0]
 8002bde:	e002      	b.n	8002be6 <_ZZ6myfuncENKUlvE3_clEv+0x32>
    }
    else
    {
      pTargetMotor = &xPulseMotor;
 8002be0:	4b04      	ldr	r3, [pc, #16]	; (8002bf4 <_ZZ6myfuncENKUlvE3_clEv+0x40>)
 8002be2:	4a05      	ldr	r2, [pc, #20]	; (8002bf8 <_ZZ6myfuncENKUlvE3_clEv+0x44>)
 8002be4:	601a      	str	r2, [r3, #0]
    }
    printTargetMotor();
 8002be6:	f7ff fed1 	bl	800298c <_Z16printTargetMotorv>
  };
 8002bea:	bf00      	nop
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	20000004 	.word	0x20000004
 8002bf8:	20000150 	.word	0x20000150
 8002bfc:	20000184 	.word	0x20000184
 8002c00:	200001b8 	.word	0x200001b8

08002c04 <_ZZ6myfuncENUlvE3_4_FUNEv>:
  switchButton.onPressed = []()
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  };
 8002c08:	2000      	movs	r0, #0
 8002c0a:	f7ff ffd3 	bl	8002bb4 <_ZZ6myfuncENKUlvE3_clEv>
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <_ZZ6myfuncENKUlvE3_cvPFvvEEv>:
  switchButton.onPressed = []()
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  };
 8002c18:	4b02      	ldr	r3, [pc, #8]	; (8002c24 <_ZZ6myfuncENKUlvE3_cvPFvvEEv+0x14>)
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bc80      	pop	{r7}
 8002c22:	4770      	bx	lr
 8002c24:	08002c05 	.word	0x08002c05

08002c28 <_ZZ6myfuncENKUlvE4_clEv>:
  test2Button.onPressed = []()
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  {
    // setPosition3d(testTouchPad.getXRatio()*100, testTouchPad.getYRatio()*100, testSlider.getValue()*100);
    xPulseMotor.step_inf(1, 15000);
 8002c30:	f643 2298 	movw	r2, #15000	; 0x3a98
 8002c34:	2101      	movs	r1, #1
 8002c36:	4803      	ldr	r0, [pc, #12]	; (8002c44 <_ZZ6myfuncENKUlvE4_clEv+0x1c>)
 8002c38:	f7ff fb68 	bl	800230c <_ZN10PulseMotor8step_infEhm>
  };
 8002c3c:	bf00      	nop
 8002c3e:	3708      	adds	r7, #8
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	20000150 	.word	0x20000150

08002c48 <_ZZ6myfuncENUlvE4_4_FUNEv>:
  test2Button.onPressed = []()
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  };
 8002c4c:	2000      	movs	r0, #0
 8002c4e:	f7ff ffeb 	bl	8002c28 <_ZZ6myfuncENKUlvE4_clEv>
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <_ZZ6myfuncENKUlvE4_cvPFvvEEv>:
  test2Button.onPressed = []()
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  };
 8002c5c:	4b02      	ldr	r3, [pc, #8]	; (8002c68 <_ZZ6myfuncENKUlvE4_cvPFvvEEv+0x14>)
 8002c5e:	4618      	mov	r0, r3
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr
 8002c68:	08002c49 	.word	0x08002c49

08002c6c <_ZZ6myfuncENKUlvE5_clEv>:
  test3Button.onPressed = []()
 8002c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
    // setPosition3d(25, -25, 0, speed);
    // setPosition3d(25, -25, 10, speed);
    // setPosition3d(25, 0, 10, speed);
    // setPosition3d(25, 0, 0, speed);
    // setPosition3d(25, -50, 0, speed);
    for (float *cmd = (float *)gcode; cmd < (float *)gcode + gcodeLegth * 4; cmd += 4)
 8002c74:	4b12      	ldr	r3, [pc, #72]	; (8002cc0 <_ZZ6myfuncENKUlvE5_clEv+0x54>)
 8002c76:	60fb      	str	r3, [r7, #12]
 8002c78:	4a12      	ldr	r2, [pc, #72]	; (8002cc4 <_ZZ6myfuncENKUlvE5_clEv+0x58>)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d21a      	bcs.n	8002cb6 <_ZZ6myfuncENKUlvE5_clEv+0x4a>
    {
      setPosition3d(cmd[0], cmd[1], cmd[2], cmd[3] / 60.0); // divide by 60 to convert to seconds
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681c      	ldr	r4, [r3, #0]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	3304      	adds	r3, #4
 8002c88:	681d      	ldr	r5, [r3, #0]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	3308      	adds	r3, #8
 8002c8e:	681e      	ldr	r6, [r3, #0]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	330c      	adds	r3, #12
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	490c      	ldr	r1, [pc, #48]	; (8002cc8 <_ZZ6myfuncENKUlvE5_clEv+0x5c>)
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7fe f92d 	bl	8000ef8 <__aeabi_fdiv>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	4632      	mov	r2, r6
 8002ca2:	4629      	mov	r1, r5
 8002ca4:	4620      	mov	r0, r4
 8002ca6:	f7fe ffb9 	bl	8001c1c <_Z13setPosition3dffff>
      printPosition();
 8002caa:	f7ff feab 	bl	8002a04 <_Z13printPositionv>
    for (float *cmd = (float *)gcode; cmd < (float *)gcode + gcodeLegth * 4; cmd += 4)
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	3310      	adds	r3, #16
 8002cb2:	60fb      	str	r3, [r7, #12]
 8002cb4:	e7e0      	b.n	8002c78 <_ZZ6myfuncENKUlvE5_clEv+0xc>
    }
  };
 8002cb6:	bf00      	nop
 8002cb8:	3714      	adds	r7, #20
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	08011cbc 	.word	0x08011cbc
 8002cc4:	080166fc 	.word	0x080166fc
 8002cc8:	42700000 	.word	0x42700000

08002ccc <_ZZ6myfuncENUlvE5_4_FUNEv>:
  test3Button.onPressed = []()
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
  };
 8002cd0:	2000      	movs	r0, #0
 8002cd2:	f7ff ffcb 	bl	8002c6c <_ZZ6myfuncENKUlvE5_clEv>
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <_ZZ6myfuncENKUlvE5_cvPFvvEEv>:
  test3Button.onPressed = []()
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  };
 8002ce0:	4b02      	ldr	r3, [pc, #8]	; (8002cec <_ZZ6myfuncENKUlvE5_cvPFvvEEv+0x14>)
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bc80      	pop	{r7}
 8002cea:	4770      	bx	lr
 8002cec:	08002ccd 	.word	0x08002ccd

08002cf0 <_ZZ6myfuncENKUlvE6_clEv>:
  resetButton.onPressed = []()
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  {
    xPulseMotor.setDirection(0);
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	4808      	ldr	r0, [pc, #32]	; (8002d1c <_ZZ6myfuncENKUlvE6_clEv+0x2c>)
 8002cfc:	f7fe fca2 	bl	8001644 <_ZN10PulseMotor12setDirectionEh>
    xPulseMotor.spinStart();
 8002d00:	4806      	ldr	r0, [pc, #24]	; (8002d1c <_ZZ6myfuncENKUlvE6_clEv+0x2c>)
 8002d02:	f7ff fad6 	bl	80022b2 <_ZN10PulseMotor9spinStartEv>
    yPulseMotor.setDirection(0);
 8002d06:	2100      	movs	r1, #0
 8002d08:	4805      	ldr	r0, [pc, #20]	; (8002d20 <_ZZ6myfuncENKUlvE6_clEv+0x30>)
 8002d0a:	f7fe fc9b 	bl	8001644 <_ZN10PulseMotor12setDirectionEh>
    yPulseMotor.spinStart();
 8002d0e:	4804      	ldr	r0, [pc, #16]	; (8002d20 <_ZZ6myfuncENKUlvE6_clEv+0x30>)
 8002d10:	f7ff facf 	bl	80022b2 <_ZN10PulseMotor9spinStartEv>
    // zPulseMotor.setDirection(0);
    // zPulseMotor.spinStart();
  };
 8002d14:	bf00      	nop
 8002d16:	3708      	adds	r7, #8
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	20000150 	.word	0x20000150
 8002d20:	20000184 	.word	0x20000184

08002d24 <_ZZ6myfuncENUlvE6_4_FUNEv>:
  resetButton.onPressed = []()
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  };
 8002d28:	2000      	movs	r0, #0
 8002d2a:	f7ff ffe1 	bl	8002cf0 <_ZZ6myfuncENKUlvE6_clEv>
 8002d2e:	bd80      	pop	{r7, pc}

08002d30 <_ZZ6myfuncENKUlvE6_cvPFvvEEv>:
  resetButton.onPressed = []()
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  };
 8002d38:	4b02      	ldr	r3, [pc, #8]	; (8002d44 <_ZZ6myfuncENKUlvE6_cvPFvvEEv+0x14>)
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr
 8002d44:	08002d25 	.word	0x08002d25

08002d48 <myfunc>:
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b0ac      	sub	sp, #176	; 0xb0
 8002d4c:	af00      	add	r7, sp, #0
  xPulseMotor.setFrequency(1000);
 8002d4e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002d52:	484f      	ldr	r0, [pc, #316]	; (8002e90 <myfunc+0x148>)
 8002d54:	f7fe fc58 	bl	8001608 <_ZN10PulseMotor12setFrequencyEt>
  yPulseMotor.setFrequency(1000);
 8002d58:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002d5c:	484d      	ldr	r0, [pc, #308]	; (8002e94 <myfunc+0x14c>)
 8002d5e:	f7fe fc53 	bl	8001608 <_ZN10PulseMotor12setFrequencyEt>
  zPulseMotor.setFrequency(1000);
 8002d62:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002d66:	484c      	ldr	r0, [pc, #304]	; (8002e98 <myfunc+0x150>)
 8002d68:	f7fe fc4e 	bl	8001608 <_ZN10PulseMotor12setFrequencyEt>
  printTargetMotor();
 8002d6c:	f7ff fe0e 	bl	800298c <_Z16printTargetMotorv>
  };
 8002d70:	1d3b      	adds	r3, r7, #4
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff fea6 	bl	8002ac4 <_ZZ6myfuncENKUlvE_cvPFvvEEv>
 8002d78:	4603      	mov	r3, r0
  CWButton.onPressed = []()
 8002d7a:	4a48      	ldr	r2, [pc, #288]	; (8002e9c <myfunc+0x154>)
 8002d7c:	6293      	str	r3, [r2, #40]	; 0x28
  };
 8002d7e:	f107 0308 	add.w	r3, r7, #8
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff fec0 	bl	8002b08 <_ZZ6myfuncENKUlvE0_cvPFvvEEv>
 8002d88:	4603      	mov	r3, r0
  CWButton.onReleased = []()
 8002d8a:	4a44      	ldr	r2, [pc, #272]	; (8002e9c <myfunc+0x154>)
 8002d8c:	6313      	str	r3, [r2, #48]	; 0x30
  };
 8002d8e:	f107 030c 	add.w	r3, r7, #12
 8002d92:	4618      	mov	r0, r3
 8002d94:	f7ff fee0 	bl	8002b58 <_ZZ6myfuncENKUlvE1_cvPFvvEEv>
 8002d98:	4603      	mov	r3, r0
  CCWButton.onPressed = []()
 8002d9a:	4a41      	ldr	r2, [pc, #260]	; (8002ea0 <myfunc+0x158>)
 8002d9c:	6293      	str	r3, [r2, #40]	; 0x28
  };
 8002d9e:	f107 0310 	add.w	r3, r7, #16
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7ff fefa 	bl	8002b9c <_ZZ6myfuncENKUlvE2_cvPFvvEEv>
 8002da8:	4603      	mov	r3, r0
  CCWButton.onReleased = []()
 8002daa:	4a3d      	ldr	r2, [pc, #244]	; (8002ea0 <myfunc+0x158>)
 8002dac:	6313      	str	r3, [r2, #48]	; 0x30
  };
 8002dae:	f107 0314 	add.w	r3, r7, #20
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7ff ff2c 	bl	8002c10 <_ZZ6myfuncENKUlvE3_cvPFvvEEv>
 8002db8:	4603      	mov	r3, r0
  switchButton.onPressed = []()
 8002dba:	4a3a      	ldr	r2, [pc, #232]	; (8002ea4 <myfunc+0x15c>)
 8002dbc:	6293      	str	r3, [r2, #40]	; 0x28
  };
 8002dbe:	f107 0318 	add.w	r3, r7, #24
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f7ff ff46 	bl	8002c54 <_ZZ6myfuncENKUlvE4_cvPFvvEEv>
 8002dc8:	4603      	mov	r3, r0
  test2Button.onPressed = []()
 8002dca:	4a37      	ldr	r2, [pc, #220]	; (8002ea8 <myfunc+0x160>)
 8002dcc:	6293      	str	r3, [r2, #40]	; 0x28
  };
 8002dce:	f107 031c 	add.w	r3, r7, #28
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff ff80 	bl	8002cd8 <_ZZ6myfuncENKUlvE5_cvPFvvEEv>
 8002dd8:	4603      	mov	r3, r0
  test3Button.onPressed = []()
 8002dda:	4a34      	ldr	r2, [pc, #208]	; (8002eac <myfunc+0x164>)
 8002ddc:	6293      	str	r3, [r2, #40]	; 0x28
  };
 8002dde:	f107 0320 	add.w	r3, r7, #32
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7ff ffa4 	bl	8002d30 <_ZZ6myfuncENKUlvE6_cvPFvvEEv>
 8002de8:	4603      	mov	r3, r0
  resetButton.onPressed = []()
 8002dea:	4a31      	ldr	r2, [pc, #196]	; (8002eb0 <myfunc+0x168>)
 8002dec:	6293      	str	r3, [r2, #40]	; 0x28

  strType_XPT2046_Coordinate touch;
  printToLCD("Hello World 1", 1);
 8002dee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002df2:	4930      	ldr	r1, [pc, #192]	; (8002eb4 <myfunc+0x16c>)
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7fe fbb2 	bl	800155e <_ZN6StringC1EPKc>
 8002dfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002dfe:	2101      	movs	r1, #1
 8002e00:	4618      	mov	r0, r3
 8002e02:	f003 fa8d 	bl	8006320 <_Z10printToLCDRK6Stringt>
  // printToLCD("Aligning Motor Z", 1);
  // zServo.alignAbsolutePosition(0);

  while (1)
  {
    int startTick = HAL_GetTick();
 8002e06:	f003 fda7 	bl	8006958 <HAL_GetTick>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    // map2d();
    rotateAngleX = xSlider.getValue() * 90;
 8002e10:	4829      	ldr	r0, [pc, #164]	; (8002eb8 <myfunc+0x170>)
 8002e12:	f7ff fda5 	bl	8002960 <_ZN6Slider8getValueEv>
 8002e16:	4603      	mov	r3, r0
 8002e18:	4928      	ldr	r1, [pc, #160]	; (8002ebc <myfunc+0x174>)
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7fd ffb8 	bl	8000d90 <__aeabi_fmul>
 8002e20:	4603      	mov	r3, r0
 8002e22:	461a      	mov	r2, r3
 8002e24:	4b26      	ldr	r3, [pc, #152]	; (8002ec0 <myfunc+0x178>)
 8002e26:	601a      	str	r2, [r3, #0]
    // rotateAngleY = ySlider.getValue() * 90;
    rotateAngleZ = zSlider.getValue() * 90;
 8002e28:	4826      	ldr	r0, [pc, #152]	; (8002ec4 <myfunc+0x17c>)
 8002e2a:	f7ff fd99 	bl	8002960 <_ZN6Slider8getValueEv>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	4922      	ldr	r1, [pc, #136]	; (8002ebc <myfunc+0x174>)
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7fd ffac 	bl	8000d90 <__aeabi_fmul>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	4b22      	ldr	r3, [pc, #136]	; (8002ec8 <myfunc+0x180>)
 8002e3e:	601a      	str	r2, [r3, #0]
    // sprintf(str, "%02X", data[0]);

    // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);

    // UIElement::updateAllElements(); // TODO: change to updateScreen
    if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET)
 8002e40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002e44:	4821      	ldr	r0, [pc, #132]	; (8002ecc <myfunc+0x184>)
 8002e46:	f004 febb 	bl	8007bc0 <HAL_GPIO_ReadPin>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	bf0c      	ite	eq
 8002e50:	2301      	moveq	r3, #1
 8002e52:	2300      	movne	r3, #0
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d003      	beq.n	8002e62 <myfunc+0x11a>
    {
      mainScreen.update();
 8002e5a:	481d      	ldr	r0, [pc, #116]	; (8002ed0 <myfunc+0x188>)
 8002e5c:	f7fe fb18 	bl	8001490 <_ZN6Screen6updateEv>
 8002e60:	e002      	b.n	8002e68 <myfunc+0x120>
    }
    else
    {
      operationScreen.update();
 8002e62:	481c      	ldr	r0, [pc, #112]	; (8002ed4 <myfunc+0x18c>)
 8002e64:	f7fe fb14 	bl	8001490 <_ZN6Screen6updateEv>
    }
    // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
    // HAL_Delay(500);
    debugLog(String(HAL_GetTick() - startTick), 7);
 8002e68:	f003 fd76 	bl	8006958 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e72:	1ad2      	subs	r2, r2, r3
 8002e74:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002e78:	4611      	mov	r1, r2
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7ff fa0a 	bl	8002294 <_ZN6StringC1Em>
 8002e80:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002e84:	2107      	movs	r1, #7
 8002e86:	4618      	mov	r0, r3
 8002e88:	f003 fa72 	bl	8006370 <_Z8debugLogRK6Stringt>
  }
 8002e8c:	e7bb      	b.n	8002e06 <myfunc+0xbe>
 8002e8e:	bf00      	nop
 8002e90:	20000150 	.word	0x20000150
 8002e94:	20000184 	.word	0x20000184
 8002e98:	200001b8 	.word	0x200001b8
 8002e9c:	20000518 	.word	0x20000518
 8002ea0:	200004e4 	.word	0x200004e4
 8002ea4:	2000047c 	.word	0x2000047c
 8002ea8:	200004b0 	.word	0x200004b0
 8002eac:	2000054c 	.word	0x2000054c
 8002eb0:	20000580 	.word	0x20000580
 8002eb4:	0800aedc 	.word	0x0800aedc
 8002eb8:	200005b4 	.word	0x200005b4
 8002ebc:	42b40000 	.word	0x42b40000
 8002ec0:	200002e8 	.word	0x200002e8
 8002ec4:	200005d4 	.word	0x200005d4
 8002ec8:	200002ec 	.word	0x200002ec
 8002ecc:	40011000 	.word	0x40011000
 8002ed0:	20000374 	.word	0x20000374
 8002ed4:	200003f8 	.word	0x200003f8

08002ed8 <_Z41__static_initialization_and_destruction_0ii>:
}
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b088      	sub	sp, #32
 8002edc:	af06      	add	r7, sp, #24
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	f040 8090 	bne.w	800300a <_Z41__static_initialization_and_destruction_0ii+0x132>
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	f040 808a 	bne.w	800300a <_Z41__static_initialization_and_destruction_0ii+0x132>
Screen mainScreen;
 8002ef6:	4847      	ldr	r0, [pc, #284]	; (8003014 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8002ef8:	f7ff fa62 	bl	80023c0 <_ZN6ScreenC1Ev>
Screen operationScreen;
 8002efc:	4846      	ldr	r0, [pc, #280]	; (8003018 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8002efe:	f7ff fa5f 	bl	80023c0 <_ZN6ScreenC1Ev>
Button switchButton(&operationScreen, 170, 50, "Motor?", 40, 40);
 8002f02:	2300      	movs	r3, #0
 8002f04:	9304      	str	r3, [sp, #16]
 8002f06:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8002f0a:	9303      	str	r3, [sp, #12]
 8002f0c:	2328      	movs	r3, #40	; 0x28
 8002f0e:	9302      	str	r3, [sp, #8]
 8002f10:	2328      	movs	r3, #40	; 0x28
 8002f12:	9301      	str	r3, [sp, #4]
 8002f14:	4b41      	ldr	r3, [pc, #260]	; (800301c <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8002f16:	9300      	str	r3, [sp, #0]
 8002f18:	2332      	movs	r3, #50	; 0x32
 8002f1a:	22aa      	movs	r2, #170	; 0xaa
 8002f1c:	493e      	ldr	r1, [pc, #248]	; (8003018 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8002f1e:	4840      	ldr	r0, [pc, #256]	; (8003020 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8002f20:	f7ff fada 	bl	80024d8 <_ZN6ButtonC1EP6ScreenttPctttt>
Button test2Button(&operationScreen, 170, 0, "SetPos", 40, 40);
 8002f24:	2300      	movs	r3, #0
 8002f26:	9304      	str	r3, [sp, #16]
 8002f28:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8002f2c:	9303      	str	r3, [sp, #12]
 8002f2e:	2328      	movs	r3, #40	; 0x28
 8002f30:	9302      	str	r3, [sp, #8]
 8002f32:	2328      	movs	r3, #40	; 0x28
 8002f34:	9301      	str	r3, [sp, #4]
 8002f36:	4b3b      	ldr	r3, [pc, #236]	; (8003024 <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 8002f38:	9300      	str	r3, [sp, #0]
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	22aa      	movs	r2, #170	; 0xaa
 8002f3e:	4936      	ldr	r1, [pc, #216]	; (8003018 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8002f40:	4839      	ldr	r0, [pc, #228]	; (8003028 <_Z41__static_initialization_and_destruction_0ii+0x150>)
 8002f42:	f7ff fac9 	bl	80024d8 <_ZN6ButtonC1EP6ScreenttPctttt>
Button CCWButton(&operationScreen, 10, 50, "YCCW", 40, 40);
 8002f46:	2300      	movs	r3, #0
 8002f48:	9304      	str	r3, [sp, #16]
 8002f4a:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8002f4e:	9303      	str	r3, [sp, #12]
 8002f50:	2328      	movs	r3, #40	; 0x28
 8002f52:	9302      	str	r3, [sp, #8]
 8002f54:	2328      	movs	r3, #40	; 0x28
 8002f56:	9301      	str	r3, [sp, #4]
 8002f58:	4b34      	ldr	r3, [pc, #208]	; (800302c <_Z41__static_initialization_and_destruction_0ii+0x154>)
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	2332      	movs	r3, #50	; 0x32
 8002f5e:	220a      	movs	r2, #10
 8002f60:	492d      	ldr	r1, [pc, #180]	; (8003018 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8002f62:	4833      	ldr	r0, [pc, #204]	; (8003030 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 8002f64:	f7ff fab8 	bl	80024d8 <_ZN6ButtonC1EP6ScreenttPctttt>
Button CWButton(&operationScreen, 65, 50, "YCW", 40, 40);
 8002f68:	2300      	movs	r3, #0
 8002f6a:	9304      	str	r3, [sp, #16]
 8002f6c:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8002f70:	9303      	str	r3, [sp, #12]
 8002f72:	2328      	movs	r3, #40	; 0x28
 8002f74:	9302      	str	r3, [sp, #8]
 8002f76:	2328      	movs	r3, #40	; 0x28
 8002f78:	9301      	str	r3, [sp, #4]
 8002f7a:	4b2e      	ldr	r3, [pc, #184]	; (8003034 <_Z41__static_initialization_and_destruction_0ii+0x15c>)
 8002f7c:	9300      	str	r3, [sp, #0]
 8002f7e:	2332      	movs	r3, #50	; 0x32
 8002f80:	2241      	movs	r2, #65	; 0x41
 8002f82:	4925      	ldr	r1, [pc, #148]	; (8003018 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8002f84:	482c      	ldr	r0, [pc, #176]	; (8003038 <_Z41__static_initialization_and_destruction_0ii+0x160>)
 8002f86:	f7ff faa7 	bl	80024d8 <_ZN6ButtonC1EP6ScreenttPctttt>
Button test3Button(&operationScreen, 120, 50, "START", 40, 40);
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	9304      	str	r3, [sp, #16]
 8002f8e:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8002f92:	9303      	str	r3, [sp, #12]
 8002f94:	2328      	movs	r3, #40	; 0x28
 8002f96:	9302      	str	r3, [sp, #8]
 8002f98:	2328      	movs	r3, #40	; 0x28
 8002f9a:	9301      	str	r3, [sp, #4]
 8002f9c:	4b27      	ldr	r3, [pc, #156]	; (800303c <_Z41__static_initialization_and_destruction_0ii+0x164>)
 8002f9e:	9300      	str	r3, [sp, #0]
 8002fa0:	2332      	movs	r3, #50	; 0x32
 8002fa2:	2278      	movs	r2, #120	; 0x78
 8002fa4:	491c      	ldr	r1, [pc, #112]	; (8003018 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8002fa6:	4826      	ldr	r0, [pc, #152]	; (8003040 <_Z41__static_initialization_and_destruction_0ii+0x168>)
 8002fa8:	f7ff fa96 	bl	80024d8 <_ZN6ButtonC1EP6ScreenttPctttt>
Button resetButton(&operationScreen, 120, 0, "REST", 40, 40);
 8002fac:	2300      	movs	r3, #0
 8002fae:	9304      	str	r3, [sp, #16]
 8002fb0:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8002fb4:	9303      	str	r3, [sp, #12]
 8002fb6:	2328      	movs	r3, #40	; 0x28
 8002fb8:	9302      	str	r3, [sp, #8]
 8002fba:	2328      	movs	r3, #40	; 0x28
 8002fbc:	9301      	str	r3, [sp, #4]
 8002fbe:	4b21      	ldr	r3, [pc, #132]	; (8003044 <_Z41__static_initialization_and_destruction_0ii+0x16c>)
 8002fc0:	9300      	str	r3, [sp, #0]
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	2278      	movs	r2, #120	; 0x78
 8002fc6:	4914      	ldr	r1, [pc, #80]	; (8003018 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8002fc8:	481f      	ldr	r0, [pc, #124]	; (8003048 <_Z41__static_initialization_and_destruction_0ii+0x170>)
 8002fca:	f7ff fa85 	bl	80024d8 <_ZN6ButtonC1EP6ScreenttPctttt>
Slider xSlider(&mainScreen, 180, 120, 100);
 8002fce:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8002fd2:	9303      	str	r3, [sp, #12]
 8002fd4:	2382      	movs	r3, #130	; 0x82
 8002fd6:	9302      	str	r3, [sp, #8]
 8002fd8:	230a      	movs	r3, #10
 8002fda:	9301      	str	r3, [sp, #4]
 8002fdc:	2364      	movs	r3, #100	; 0x64
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	2378      	movs	r3, #120	; 0x78
 8002fe2:	22b4      	movs	r2, #180	; 0xb4
 8002fe4:	490b      	ldr	r1, [pc, #44]	; (8003014 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8002fe6:	4819      	ldr	r0, [pc, #100]	; (800304c <_Z41__static_initialization_and_destruction_0ii+0x174>)
 8002fe8:	f7ff fb52 	bl	8002690 <_ZN6SliderC1EP6Screentttttt>
Slider zSlider(&mainScreen, 220, 120, 100);
 8002fec:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8002ff0:	9303      	str	r3, [sp, #12]
 8002ff2:	2382      	movs	r3, #130	; 0x82
 8002ff4:	9302      	str	r3, [sp, #8]
 8002ff6:	230a      	movs	r3, #10
 8002ff8:	9301      	str	r3, [sp, #4]
 8002ffa:	2364      	movs	r3, #100	; 0x64
 8002ffc:	9300      	str	r3, [sp, #0]
 8002ffe:	2378      	movs	r3, #120	; 0x78
 8003000:	22dc      	movs	r2, #220	; 0xdc
 8003002:	4904      	ldr	r1, [pc, #16]	; (8003014 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8003004:	4812      	ldr	r0, [pc, #72]	; (8003050 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 8003006:	f7ff fb43 	bl	8002690 <_ZN6SliderC1EP6Screentttttt>
}
 800300a:	bf00      	nop
 800300c:	3708      	adds	r7, #8
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	20000374 	.word	0x20000374
 8003018:	200003f8 	.word	0x200003f8
 800301c:	0800aeec 	.word	0x0800aeec
 8003020:	2000047c 	.word	0x2000047c
 8003024:	0800aef4 	.word	0x0800aef4
 8003028:	200004b0 	.word	0x200004b0
 800302c:	0800aefc 	.word	0x0800aefc
 8003030:	200004e4 	.word	0x200004e4
 8003034:	0800af04 	.word	0x0800af04
 8003038:	20000518 	.word	0x20000518
 800303c:	0800af08 	.word	0x0800af08
 8003040:	2000054c 	.word	0x2000054c
 8003044:	0800af10 	.word	0x0800af10
 8003048:	20000580 	.word	0x20000580
 800304c:	200005b4 	.word	0x200005b4
 8003050:	200005d4 	.word	0x200005d4

08003054 <_GLOBAL__sub_I_scale>:
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
 8003058:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800305c:	2001      	movs	r0, #1
 800305e:	f7ff ff3b 	bl	8002ed8 <_Z41__static_initialization_and_destruction_0ii>
 8003062:	bd80      	pop	{r7, pc}

08003064 <Delay>:
void		LCD_REG_Config          ( void );
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );


void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	e002      	b.n	8003074 <Delay+0x10>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	3b01      	subs	r3, #1
 8003072:	607b      	str	r3, [r7, #4]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d1f9      	bne.n	800306e <Delay+0xa>
 800307a:	bf00      	nop
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	bc80      	pop	{r7}
 8003084:	4770      	bx	lr

08003086 <LCD_INIT>:
uint8_t darkmode_toggle = 0;


void LCD_INIT ( void )
{
 8003086:	b580      	push	{r7, lr}
 8003088:	af00      	add	r7, sp, #0
	LCD_BackLed_Control(ENABLE);      
 800308a:	2001      	movs	r0, #1
 800308c:	f000 f826 	bl	80030dc <LCD_BackLed_Control>
	LCD_Rst();
 8003090:	f000 f80c 	bl	80030ac <LCD_Rst>
	LCD_REG_Config();
 8003094:	f000 f85c 	bl	8003150 <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320);
 8003098:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800309c:	22f0      	movs	r2, #240	; 0xf0
 800309e:	2100      	movs	r1, #0
 80030a0:	2000      	movs	r0, #0
 80030a2:	f000 f9e7 	bl	8003474 <LCD_Clear>
}
 80030a6:	bf00      	nop
 80030a8:	bd80      	pop	{r7, pc}
	...

080030ac <LCD_Rst>:


void LCD_Rst ( void )
{			
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 80030b0:	2200      	movs	r2, #0
 80030b2:	2102      	movs	r1, #2
 80030b4:	4807      	ldr	r0, [pc, #28]	; (80030d4 <LCD_Rst+0x28>)
 80030b6:	f004 fd9a 	bl	8007bee <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 80030ba:	4807      	ldr	r0, [pc, #28]	; (80030d8 <LCD_Rst+0x2c>)
 80030bc:	f7ff ffd2 	bl	8003064 <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 80030c0:	2201      	movs	r2, #1
 80030c2:	2102      	movs	r1, #2
 80030c4:	4803      	ldr	r0, [pc, #12]	; (80030d4 <LCD_Rst+0x28>)
 80030c6:	f004 fd92 	bl	8007bee <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 80030ca:	4803      	ldr	r0, [pc, #12]	; (80030d8 <LCD_Rst+0x2c>)
 80030cc:	f7ff ffca 	bl	8003064 <Delay>
}
 80030d0:	bf00      	nop
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	40011800 	.word	0x40011800
 80030d8:	0002bffc 	.word	0x0002bffc

080030dc <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	4603      	mov	r3, r0
 80030e4:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 80030e6:	79fb      	ldrb	r3, [r7, #7]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d006      	beq.n	80030fa <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 80030ec:	2200      	movs	r2, #0
 80030ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030f2:	4807      	ldr	r0, [pc, #28]	; (8003110 <LCD_BackLed_Control+0x34>)
 80030f4:	f004 fd7b 	bl	8007bee <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 80030f8:	e005      	b.n	8003106 <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 80030fa:	2201      	movs	r2, #1
 80030fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003100:	4803      	ldr	r0, [pc, #12]	; (8003110 <LCD_BackLed_Control+0x34>)
 8003102:	f004 fd74 	bl	8007bee <HAL_GPIO_WritePin>
}
 8003106:	bf00      	nop
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	40011400 	.word	0x40011400

08003114 <LCD_Write_Cmd>:


void LCD_Write_Cmd ( uint16_t usCmd )
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	4603      	mov	r3, r0
 800311c:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 800311e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8003122:	88fb      	ldrh	r3, [r7, #6]
 8003124:	8013      	strh	r3, [r2, #0]
}
 8003126:	bf00      	nop
 8003128:	370c      	adds	r7, #12
 800312a:	46bd      	mov	sp, r7
 800312c:	bc80      	pop	{r7}
 800312e:	4770      	bx	lr

08003130 <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	4603      	mov	r3, r0
 8003138:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 800313a:	4a04      	ldr	r2, [pc, #16]	; (800314c <LCD_Write_Data+0x1c>)
 800313c:	88fb      	ldrh	r3, [r7, #6]
 800313e:	8013      	strh	r3, [r2, #0]
}
 8003140:	bf00      	nop
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	bc80      	pop	{r7}
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	60020000 	.word	0x60020000

08003150 <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8003154:	20cf      	movs	r0, #207	; 0xcf
 8003156:	f7ff ffdd 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 800315a:	2000      	movs	r0, #0
 800315c:	f7ff ffe8 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 8003160:	2081      	movs	r0, #129	; 0x81
 8003162:	f7ff ffe5 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8003166:	2030      	movs	r0, #48	; 0x30
 8003168:	f7ff ffe2 	bl	8003130 <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 800316c:	20ed      	movs	r0, #237	; 0xed
 800316e:	f7ff ffd1 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 8003172:	2064      	movs	r0, #100	; 0x64
 8003174:	f7ff ffdc 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8003178:	2003      	movs	r0, #3
 800317a:	f7ff ffd9 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 800317e:	2012      	movs	r0, #18
 8003180:	f7ff ffd6 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8003184:	2081      	movs	r0, #129	; 0x81
 8003186:	f7ff ffd3 	bl	8003130 <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 800318a:	20e8      	movs	r0, #232	; 0xe8
 800318c:	f7ff ffc2 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 8003190:	2085      	movs	r0, #133	; 0x85
 8003192:	f7ff ffcd 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8003196:	2010      	movs	r0, #16
 8003198:	f7ff ffca 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 800319c:	2078      	movs	r0, #120	; 0x78
 800319e:	f7ff ffc7 	bl	8003130 <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 80031a2:	20cb      	movs	r0, #203	; 0xcb
 80031a4:	f7ff ffb6 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 80031a8:	2039      	movs	r0, #57	; 0x39
 80031aa:	f7ff ffc1 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 80031ae:	202c      	movs	r0, #44	; 0x2c
 80031b0:	f7ff ffbe 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80031b4:	2000      	movs	r0, #0
 80031b6:	f7ff ffbb 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 80031ba:	2034      	movs	r0, #52	; 0x34
 80031bc:	f7ff ffb8 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 80031c0:	2002      	movs	r0, #2
 80031c2:	f7ff ffb5 	bl	8003130 <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 80031c6:	20f7      	movs	r0, #247	; 0xf7
 80031c8:	f7ff ffa4 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 80031cc:	2020      	movs	r0, #32
 80031ce:	f7ff ffaf 	bl	8003130 <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 80031d2:	20ea      	movs	r0, #234	; 0xea
 80031d4:	f7ff ff9e 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80031d8:	2000      	movs	r0, #0
 80031da:	f7ff ffa9 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80031de:	2000      	movs	r0, #0
 80031e0:	f7ff ffa6 	bl	8003130 <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 80031e4:	20b1      	movs	r0, #177	; 0xb1
 80031e6:	f7ff ff95 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80031ea:	2000      	movs	r0, #0
 80031ec:	f7ff ffa0 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 80031f0:	201b      	movs	r0, #27
 80031f2:	f7ff ff9d 	bl	8003130 <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 80031f6:	20b6      	movs	r0, #182	; 0xb6
 80031f8:	f7ff ff8c 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 80031fc:	200a      	movs	r0, #10
 80031fe:	f7ff ff97 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 8003202:	20a2      	movs	r0, #162	; 0xa2
 8003204:	f7ff ff94 	bl	8003130 <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 8003208:	20c0      	movs	r0, #192	; 0xc0
 800320a:	f7ff ff83 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 800320e:	2035      	movs	r0, #53	; 0x35
 8003210:	f7ff ff8e 	bl	8003130 <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 8003214:	20c1      	movs	r0, #193	; 0xc1
 8003216:	f7ff ff7d 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 800321a:	2011      	movs	r0, #17
 800321c:	f7ff ff88 	bl	8003130 <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 8003220:	20c5      	movs	r0, #197	; 0xc5
 8003222:	f7ff ff77 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 8003226:	2045      	movs	r0, #69	; 0x45
 8003228:	f7ff ff82 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 800322c:	2045      	movs	r0, #69	; 0x45
 800322e:	f7ff ff7f 	bl	8003130 <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 8003232:	20c7      	movs	r0, #199	; 0xc7
 8003234:	f7ff ff6e 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 8003238:	20a2      	movs	r0, #162	; 0xa2
 800323a:	f7ff ff79 	bl	8003130 <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 800323e:	20f2      	movs	r0, #242	; 0xf2
 8003240:	f7ff ff68 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8003244:	2000      	movs	r0, #0
 8003246:	f7ff ff73 	bl	8003130 <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 800324a:	2026      	movs	r0, #38	; 0x26
 800324c:	f7ff ff62 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 8003250:	2001      	movs	r0, #1
 8003252:	f7ff ff6d 	bl	8003130 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8003256:	20e0      	movs	r0, #224	; 0xe0
 8003258:	f7ff ff5c 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 800325c:	200f      	movs	r0, #15
 800325e:	f7ff ff67 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 8003262:	2026      	movs	r0, #38	; 0x26
 8003264:	f7ff ff64 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8003268:	2024      	movs	r0, #36	; 0x24
 800326a:	f7ff ff61 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 800326e:	200b      	movs	r0, #11
 8003270:	f7ff ff5e 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8003274:	200e      	movs	r0, #14
 8003276:	f7ff ff5b 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 800327a:	2009      	movs	r0, #9
 800327c:	f7ff ff58 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 8003280:	2054      	movs	r0, #84	; 0x54
 8003282:	f7ff ff55 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 8003286:	20a8      	movs	r0, #168	; 0xa8
 8003288:	f7ff ff52 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 800328c:	2046      	movs	r0, #70	; 0x46
 800328e:	f7ff ff4f 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 8003292:	200c      	movs	r0, #12
 8003294:	f7ff ff4c 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8003298:	2017      	movs	r0, #23
 800329a:	f7ff ff49 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 800329e:	2009      	movs	r0, #9
 80032a0:	f7ff ff46 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 80032a4:	200f      	movs	r0, #15
 80032a6:	f7ff ff43 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 80032aa:	2007      	movs	r0, #7
 80032ac:	f7ff ff40 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80032b0:	2000      	movs	r0, #0
 80032b2:	f7ff ff3d 	bl	8003130 <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 80032b6:	20e1      	movs	r0, #225	; 0xe1
 80032b8:	f7ff ff2c 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80032bc:	2000      	movs	r0, #0
 80032be:	f7ff ff37 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 80032c2:	2019      	movs	r0, #25
 80032c4:	f7ff ff34 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 80032c8:	201b      	movs	r0, #27
 80032ca:	f7ff ff31 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 80032ce:	2004      	movs	r0, #4
 80032d0:	f7ff ff2e 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 80032d4:	2010      	movs	r0, #16
 80032d6:	f7ff ff2b 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 80032da:	2007      	movs	r0, #7
 80032dc:	f7ff ff28 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 80032e0:	202a      	movs	r0, #42	; 0x2a
 80032e2:	f7ff ff25 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 80032e6:	2047      	movs	r0, #71	; 0x47
 80032e8:	f7ff ff22 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 80032ec:	2039      	movs	r0, #57	; 0x39
 80032ee:	f7ff ff1f 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 80032f2:	2003      	movs	r0, #3
 80032f4:	f7ff ff1c 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80032f8:	2006      	movs	r0, #6
 80032fa:	f7ff ff19 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80032fe:	2006      	movs	r0, #6
 8003300:	f7ff ff16 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 8003304:	2030      	movs	r0, #48	; 0x30
 8003306:	f7ff ff13 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 800330a:	2038      	movs	r0, #56	; 0x38
 800330c:	f7ff ff10 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8003310:	200f      	movs	r0, #15
 8003312:	f7ff ff0d 	bl	8003130 <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 8003316:	2036      	movs	r0, #54	; 0x36
 8003318:	f7ff fefc 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );    
 800331c:	20c8      	movs	r0, #200	; 0xc8
 800331e:	f7ff ff07 	bl	8003130 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 8003322:	202a      	movs	r0, #42	; 0x2a
 8003324:	f7ff fef6 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8003328:	2000      	movs	r0, #0
 800332a:	f7ff ff01 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800332e:	2000      	movs	r0, #0
 8003330:	f7ff fefe 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8003334:	2000      	movs	r0, #0
 8003336:	f7ff fefb 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 800333a:	20ef      	movs	r0, #239	; 0xef
 800333c:	f7ff fef8 	bl	8003130 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 8003340:	202b      	movs	r0, #43	; 0x2b
 8003342:	f7ff fee7 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8003346:	2000      	movs	r0, #0
 8003348:	f7ff fef2 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800334c:	2000      	movs	r0, #0
 800334e:	f7ff feef 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 8003352:	2001      	movs	r0, #1
 8003354:	f7ff feec 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8003358:	203f      	movs	r0, #63	; 0x3f
 800335a:	f7ff fee9 	bl	8003130 <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 800335e:	203a      	movs	r0, #58	; 0x3a
 8003360:	f7ff fed8 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 8003364:	2055      	movs	r0, #85	; 0x55
 8003366:	f7ff fee3 	bl	8003130 <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 800336a:	2011      	movs	r0, #17
 800336c:	f7ff fed2 	bl	8003114 <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 8003370:	4803      	ldr	r0, [pc, #12]	; (8003380 <LCD_REG_Config+0x230>)
 8003372:	f7ff fe77 	bl	8003064 <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 8003376:	2029      	movs	r0, #41	; 0x29
 8003378:	f7ff fecc 	bl	8003114 <LCD_Write_Cmd>
	
}
 800337c:	bf00      	nop
 800337e:	bd80      	pop	{r7, pc}
 8003380:	0002bffc 	.word	0x0002bffc

08003384 <LCD_OpenWindow>:


void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8003384:	b590      	push	{r4, r7, lr}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	4604      	mov	r4, r0
 800338c:	4608      	mov	r0, r1
 800338e:	4611      	mov	r1, r2
 8003390:	461a      	mov	r2, r3
 8003392:	4623      	mov	r3, r4
 8003394:	80fb      	strh	r3, [r7, #6]
 8003396:	4603      	mov	r3, r0
 8003398:	80bb      	strh	r3, [r7, #4]
 800339a:	460b      	mov	r3, r1
 800339c:	807b      	strh	r3, [r7, #2]
 800339e:	4613      	mov	r3, r2
 80033a0:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 80033a2:	202a      	movs	r0, #42	; 0x2a
 80033a4:	f7ff feb6 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 80033a8:	88fb      	ldrh	r3, [r7, #6]
 80033aa:	0a1b      	lsrs	r3, r3, #8
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	4618      	mov	r0, r3
 80033b0:	f7ff febe 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 80033b4:	88fb      	ldrh	r3, [r7, #6]
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	4618      	mov	r0, r3
 80033bc:	f7ff feb8 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 80033c0:	88fa      	ldrh	r2, [r7, #6]
 80033c2:	887b      	ldrh	r3, [r7, #2]
 80033c4:	4413      	add	r3, r2
 80033c6:	3b01      	subs	r3, #1
 80033c8:	121b      	asrs	r3, r3, #8
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	4618      	mov	r0, r3
 80033ce:	f7ff feaf 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 80033d2:	88fa      	ldrh	r2, [r7, #6]
 80033d4:	887b      	ldrh	r3, [r7, #2]
 80033d6:	4413      	add	r3, r2
 80033d8:	b29b      	uxth	r3, r3
 80033da:	3b01      	subs	r3, #1
 80033dc:	b29b      	uxth	r3, r3
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	4618      	mov	r0, r3
 80033e4:	f7ff fea4 	bl	8003130 <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 80033e8:	202b      	movs	r0, #43	; 0x2b
 80033ea:	f7ff fe93 	bl	8003114 <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 80033ee:	88bb      	ldrh	r3, [r7, #4]
 80033f0:	0a1b      	lsrs	r3, r3, #8
 80033f2:	b29b      	uxth	r3, r3
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7ff fe9b 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 80033fa:	88bb      	ldrh	r3, [r7, #4]
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	b29b      	uxth	r3, r3
 8003400:	4618      	mov	r0, r3
 8003402:	f7ff fe95 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 8003406:	88ba      	ldrh	r2, [r7, #4]
 8003408:	883b      	ldrh	r3, [r7, #0]
 800340a:	4413      	add	r3, r2
 800340c:	3b01      	subs	r3, #1
 800340e:	121b      	asrs	r3, r3, #8
 8003410:	b29b      	uxth	r3, r3
 8003412:	4618      	mov	r0, r3
 8003414:	f7ff fe8c 	bl	8003130 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 8003418:	88ba      	ldrh	r2, [r7, #4]
 800341a:	883b      	ldrh	r3, [r7, #0]
 800341c:	4413      	add	r3, r2
 800341e:	b29b      	uxth	r3, r3
 8003420:	3b01      	subs	r3, #1
 8003422:	b29b      	uxth	r3, r3
 8003424:	b2db      	uxtb	r3, r3
 8003426:	b29b      	uxth	r3, r3
 8003428:	4618      	mov	r0, r3
 800342a:	f7ff fe81 	bl	8003130 <LCD_Write_Data>
	
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	bd90      	pop	{r4, r7, pc}

08003436 <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 8003436:	b580      	push	{r7, lr}
 8003438:	b084      	sub	sp, #16
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
 800343e:	460b      	mov	r3, r1
 8003440:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8003442:	2300      	movs	r3, #0
 8003444:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 8003446:	202c      	movs	r0, #44	; 0x2c
 8003448:	f7ff fe64 	bl	8003114 <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 800344c:	2300      	movs	r3, #0
 800344e:	60fb      	str	r3, [r7, #12]
 8003450:	e006      	b.n	8003460 <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 8003452:	887b      	ldrh	r3, [r7, #2]
 8003454:	4618      	mov	r0, r3
 8003456:	f7ff fe6b 	bl	8003130 <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	3301      	adds	r3, #1
 800345e:	60fb      	str	r3, [r7, #12]
 8003460:	68fa      	ldr	r2, [r7, #12]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	429a      	cmp	r2, r3
 8003466:	d3f4      	bcc.n	8003452 <LCD_FillColor+0x1c>
		
}
 8003468:	bf00      	nop
 800346a:	bf00      	nop
 800346c:	3710      	adds	r7, #16
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
	...

08003474 <LCD_Clear>:


void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight)
{
 8003474:	b590      	push	{r4, r7, lr}
 8003476:	b085      	sub	sp, #20
 8003478:	af00      	add	r7, sp, #0
 800347a:	4604      	mov	r4, r0
 800347c:	4608      	mov	r0, r1
 800347e:	4611      	mov	r1, r2
 8003480:	461a      	mov	r2, r3
 8003482:	4623      	mov	r3, r4
 8003484:	80fb      	strh	r3, [r7, #6]
 8003486:	4603      	mov	r3, r0
 8003488:	80bb      	strh	r3, [r7, #4]
 800348a:	460b      	mov	r3, r1
 800348c:	807b      	strh	r3, [r7, #2]
 800348e:	4613      	mov	r3, r2
 8003490:	803b      	strh	r3, [r7, #0]
	//Check Dark Mode Is Toggle
	uint16_t bg_color = darkmode_toggle?BLACK:WHITE;
 8003492:	4b0e      	ldr	r3, [pc, #56]	; (80034cc <LCD_Clear+0x58>)
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <LCD_Clear+0x2a>
 800349a:	2300      	movs	r3, #0
 800349c:	e001      	b.n	80034a2 <LCD_Clear+0x2e>
 800349e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034a2:	81fb      	strh	r3, [r7, #14]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 80034a4:	883b      	ldrh	r3, [r7, #0]
 80034a6:	887a      	ldrh	r2, [r7, #2]
 80034a8:	88b9      	ldrh	r1, [r7, #4]
 80034aa:	88f8      	ldrh	r0, [r7, #6]
 80034ac:	f7ff ff6a 	bl	8003384 <LCD_OpenWindow>

	LCD_FillColor ( usWidth * usHeight, bg_color );
 80034b0:	887b      	ldrh	r3, [r7, #2]
 80034b2:	883a      	ldrh	r2, [r7, #0]
 80034b4:	fb02 f303 	mul.w	r3, r2, r3
 80034b8:	461a      	mov	r2, r3
 80034ba:	89fb      	ldrh	r3, [r7, #14]
 80034bc:	4619      	mov	r1, r3
 80034be:	4610      	mov	r0, r2
 80034c0:	f7ff ffb9 	bl	8003436 <LCD_FillColor>
	
}
 80034c4:	bf00      	nop
 80034c6:	3714      	adds	r7, #20
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd90      	pop	{r4, r7, pc}
 80034cc:	200005f4 	.word	0x200005f4

080034d0 <LCD_Clear_Color>:

void LCD_Clear_Color ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor){
 80034d0:	b590      	push	{r4, r7, lr}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	4604      	mov	r4, r0
 80034d8:	4608      	mov	r0, r1
 80034da:	4611      	mov	r1, r2
 80034dc:	461a      	mov	r2, r3
 80034de:	4623      	mov	r3, r4
 80034e0:	80fb      	strh	r3, [r7, #6]
 80034e2:	4603      	mov	r3, r0
 80034e4:	80bb      	strh	r3, [r7, #4]
 80034e6:	460b      	mov	r3, r1
 80034e8:	807b      	strh	r3, [r7, #2]
 80034ea:	4613      	mov	r3, r2
 80034ec:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 80034ee:	883b      	ldrh	r3, [r7, #0]
 80034f0:	887a      	ldrh	r2, [r7, #2]
 80034f2:	88b9      	ldrh	r1, [r7, #4]
 80034f4:	88f8      	ldrh	r0, [r7, #6]
 80034f6:	f7ff ff45 	bl	8003384 <LCD_OpenWindow>
	LCD_FillColor ( usWidth * usHeight, usColor );
 80034fa:	887b      	ldrh	r3, [r7, #2]
 80034fc:	883a      	ldrh	r2, [r7, #0]
 80034fe:	fb02 f303 	mul.w	r3, r2, r3
 8003502:	461a      	mov	r2, r3
 8003504:	8b3b      	ldrh	r3, [r7, #24]
 8003506:	4619      	mov	r1, r3
 8003508:	4610      	mov	r0, r2
 800350a:	f7ff ff94 	bl	8003436 <LCD_FillColor>
}
 800350e:	bf00      	nop
 8003510:	370c      	adds	r7, #12
 8003512:	46bd      	mov	sp, r7
 8003514:	bd90      	pop	{r4, r7, pc}
	...

08003518 <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0
 800351e:	4603      	mov	r3, r0
 8003520:	80fb      	strh	r3, [r7, #6]
 8003522:	460b      	mov	r3, r1
 8003524:	80bb      	strh	r3, [r7, #4]
 8003526:	4613      	mov	r3, r2
 8003528:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	//Invert Color If Darkmode is Toggle
	uint16_t ft_color = darkmode_toggle?WHITE:BLACK;
 800352a:	4b27      	ldr	r3, [pc, #156]	; (80035c8 <LCD_DrawChar+0xb0>)
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d002      	beq.n	8003538 <LCD_DrawChar+0x20>
 8003532:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003536:	e000      	b.n	800353a <LCD_DrawChar+0x22>
 8003538:	2300      	movs	r3, #0
 800353a:	827b      	strh	r3, [r7, #18]
	uint16_t bg_color = darkmode_toggle?BLACK:WHITE;
 800353c:	4b22      	ldr	r3, [pc, #136]	; (80035c8 <LCD_DrawChar+0xb0>)
 800353e:	781b      	ldrb	r3, [r3, #0]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d001      	beq.n	8003548 <LCD_DrawChar+0x30>
 8003544:	2300      	movs	r3, #0
 8003546:	e001      	b.n	800354c <LCD_DrawChar+0x34>
 8003548:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800354c:	823b      	strh	r3, [r7, #16]

	ucRelativePositon = cChar - ' ';
 800354e:	78fb      	ldrb	r3, [r7, #3]
 8003550:	3b20      	subs	r3, #32
 8003552:	73fb      	strb	r3, [r7, #15]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8003554:	88b9      	ldrh	r1, [r7, #4]
 8003556:	88f8      	ldrh	r0, [r7, #6]
 8003558:	2310      	movs	r3, #16
 800355a:	2208      	movs	r2, #8
 800355c:	f7ff ff12 	bl	8003384 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 8003560:	202c      	movs	r0, #44	; 0x2c
 8003562:	f7ff fdd7 	bl	8003114 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8003566:	2300      	movs	r3, #0
 8003568:	75bb      	strb	r3, [r7, #22]
 800356a:	e024      	b.n	80035b6 <LCD_DrawChar+0x9e>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 800356c:	7bfa      	ldrb	r2, [r7, #15]
 800356e:	7dbb      	ldrb	r3, [r7, #22]
 8003570:	4916      	ldr	r1, [pc, #88]	; (80035cc <LCD_DrawChar+0xb4>)
 8003572:	0112      	lsls	r2, r2, #4
 8003574:	440a      	add	r2, r1
 8003576:	4413      	add	r3, r2
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	75fb      	strb	r3, [r7, #23]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 800357c:	2300      	movs	r3, #0
 800357e:	757b      	strb	r3, [r7, #21]
 8003580:	e013      	b.n	80035aa <LCD_DrawChar+0x92>
		{
			if ( ucTemp & 0x01 )
 8003582:	7dfb      	ldrb	r3, [r7, #23]
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b00      	cmp	r3, #0
 800358a:	d004      	beq.n	8003596 <LCD_DrawChar+0x7e>
				LCD_Write_Data ( ft_color );
 800358c:	8a7b      	ldrh	r3, [r7, #18]
 800358e:	4618      	mov	r0, r3
 8003590:	f7ff fdce 	bl	8003130 <LCD_Write_Data>
 8003594:	e003      	b.n	800359e <LCD_DrawChar+0x86>
			
			else
				LCD_Write_Data (  bg_color );
 8003596:	8a3b      	ldrh	r3, [r7, #16]
 8003598:	4618      	mov	r0, r3
 800359a:	f7ff fdc9 	bl	8003130 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 800359e:	7dfb      	ldrb	r3, [r7, #23]
 80035a0:	085b      	lsrs	r3, r3, #1
 80035a2:	75fb      	strb	r3, [r7, #23]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80035a4:	7d7b      	ldrb	r3, [r7, #21]
 80035a6:	3301      	adds	r3, #1
 80035a8:	757b      	strb	r3, [r7, #21]
 80035aa:	7d7b      	ldrb	r3, [r7, #21]
 80035ac:	2b07      	cmp	r3, #7
 80035ae:	d9e8      	bls.n	8003582 <LCD_DrawChar+0x6a>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80035b0:	7dbb      	ldrb	r3, [r7, #22]
 80035b2:	3301      	adds	r3, #1
 80035b4:	75bb      	strb	r3, [r7, #22]
 80035b6:	7dbb      	ldrb	r3, [r7, #22]
 80035b8:	2b0f      	cmp	r3, #15
 80035ba:	d9d7      	bls.n	800356c <LCD_DrawChar+0x54>
			
		}
		
	}
	
}
 80035bc:	bf00      	nop
 80035be:	bf00      	nop
 80035c0:	3718      	adds	r7, #24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	200005f4 	.word	0x200005f4
 80035cc:	0801672c 	.word	0x0801672c

080035d0 <LCD_DrawString>:



void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	4603      	mov	r3, r0
 80035d8:	603a      	str	r2, [r7, #0]
 80035da:	80fb      	strh	r3, [r7, #6]
 80035dc:	460b      	mov	r3, r1
 80035de:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 80035e0:	e01c      	b.n	800361c <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 80035e2:	88fb      	ldrh	r3, [r7, #6]
 80035e4:	2be8      	cmp	r3, #232	; 0xe8
 80035e6:	d904      	bls.n	80035f2 <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80035e8:	2300      	movs	r3, #0
 80035ea:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 80035ec:	88bb      	ldrh	r3, [r7, #4]
 80035ee:	3310      	adds	r3, #16
 80035f0:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 80035f2:	88bb      	ldrh	r3, [r7, #4]
 80035f4:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80035f8:	d903      	bls.n	8003602 <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80035fa:	2300      	movs	r3, #0
 80035fc:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 80035fe:	2300      	movs	r3, #0
 8003600:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr);
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	781a      	ldrb	r2, [r3, #0]
 8003606:	88b9      	ldrh	r1, [r7, #4]
 8003608:	88fb      	ldrh	r3, [r7, #6]
 800360a:	4618      	mov	r0, r3
 800360c:	f7ff ff84 	bl	8003518 <LCD_DrawChar>
		
		pStr ++;
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	3301      	adds	r3, #1
 8003614:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 8003616:	88fb      	ldrh	r3, [r7, #6]
 8003618:	3308      	adds	r3, #8
 800361a:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d1de      	bne.n	80035e2 <LCD_DrawString+0x12>
		
	}
	
}
 8003624:	bf00      	nop
 8003626:	bf00      	nop
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
	...

08003630 <LCD_DrawChar_Color>:
			LCD_DrawDot(x,y,usColor);
		}
}

void LCD_DrawChar_Color ( uint16_t usC, uint16_t usP, const char cChar, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 8003630:	b590      	push	{r4, r7, lr}
 8003632:	b085      	sub	sp, #20
 8003634:	af00      	add	r7, sp, #0
 8003636:	4604      	mov	r4, r0
 8003638:	4608      	mov	r0, r1
 800363a:	4611      	mov	r1, r2
 800363c:	461a      	mov	r2, r3
 800363e:	4623      	mov	r3, r4
 8003640:	80fb      	strh	r3, [r7, #6]
 8003642:	4603      	mov	r3, r0
 8003644:	80bb      	strh	r3, [r7, #4]
 8003646:	460b      	mov	r3, r1
 8003648:	70fb      	strb	r3, [r7, #3]
 800364a:	4613      	mov	r3, r2
 800364c:	803b      	strh	r3, [r7, #0]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	ucRelativePositon = cChar - ' ';
 800364e:	78fb      	ldrb	r3, [r7, #3]
 8003650:	3b20      	subs	r3, #32
 8003652:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8003654:	88b9      	ldrh	r1, [r7, #4]
 8003656:	88f8      	ldrh	r0, [r7, #6]
 8003658:	2310      	movs	r3, #16
 800365a:	2208      	movs	r2, #8
 800365c:	f7ff fe92 	bl	8003384 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 8003660:	202c      	movs	r0, #44	; 0x2c
 8003662:	f7ff fd57 	bl	8003114 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8003666:	2300      	movs	r3, #0
 8003668:	73bb      	strb	r3, [r7, #14]
 800366a:	e024      	b.n	80036b6 <LCD_DrawChar_Color+0x86>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 800366c:	7b3a      	ldrb	r2, [r7, #12]
 800366e:	7bbb      	ldrb	r3, [r7, #14]
 8003670:	4915      	ldr	r1, [pc, #84]	; (80036c8 <LCD_DrawChar_Color+0x98>)
 8003672:	0112      	lsls	r2, r2, #4
 8003674:	440a      	add	r2, r1
 8003676:	4413      	add	r3, r2
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 800367c:	2300      	movs	r3, #0
 800367e:	737b      	strb	r3, [r7, #13]
 8003680:	e013      	b.n	80036aa <LCD_DrawChar_Color+0x7a>
		{
			if ( ucTemp & 0x01 )
 8003682:	7bfb      	ldrb	r3, [r7, #15]
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	2b00      	cmp	r3, #0
 800368a:	d004      	beq.n	8003696 <LCD_DrawChar_Color+0x66>
				LCD_Write_Data ( usColor_Foreground );
 800368c:	8c3b      	ldrh	r3, [r7, #32]
 800368e:	4618      	mov	r0, r3
 8003690:	f7ff fd4e 	bl	8003130 <LCD_Write_Data>
 8003694:	e003      	b.n	800369e <LCD_DrawChar_Color+0x6e>
			
			else
				LCD_Write_Data ( usColor_Background );								
 8003696:	883b      	ldrh	r3, [r7, #0]
 8003698:	4618      	mov	r0, r3
 800369a:	f7ff fd49 	bl	8003130 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 800369e:	7bfb      	ldrb	r3, [r7, #15]
 80036a0:	085b      	lsrs	r3, r3, #1
 80036a2:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80036a4:	7b7b      	ldrb	r3, [r7, #13]
 80036a6:	3301      	adds	r3, #1
 80036a8:	737b      	strb	r3, [r7, #13]
 80036aa:	7b7b      	ldrb	r3, [r7, #13]
 80036ac:	2b07      	cmp	r3, #7
 80036ae:	d9e8      	bls.n	8003682 <LCD_DrawChar_Color+0x52>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80036b0:	7bbb      	ldrb	r3, [r7, #14]
 80036b2:	3301      	adds	r3, #1
 80036b4:	73bb      	strb	r3, [r7, #14]
 80036b6:	7bbb      	ldrb	r3, [r7, #14]
 80036b8:	2b0f      	cmp	r3, #15
 80036ba:	d9d7      	bls.n	800366c <LCD_DrawChar_Color+0x3c>
			
		}
		
	}
	
}
 80036bc:	bf00      	nop
 80036be:	bf00      	nop
 80036c0:	3714      	adds	r7, #20
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd90      	pop	{r4, r7, pc}
 80036c6:	bf00      	nop
 80036c8:	0801672c 	.word	0x0801672c

080036cc <LCD_DrawString_Color>:
	
}


void LCD_DrawString_Color ( uint16_t usC, uint16_t usP, const char * pStr, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 80036cc:	b590      	push	{r4, r7, lr}
 80036ce:	b087      	sub	sp, #28
 80036d0:	af02      	add	r7, sp, #8
 80036d2:	60ba      	str	r2, [r7, #8]
 80036d4:	461a      	mov	r2, r3
 80036d6:	4603      	mov	r3, r0
 80036d8:	81fb      	strh	r3, [r7, #14]
 80036da:	460b      	mov	r3, r1
 80036dc:	81bb      	strh	r3, [r7, #12]
 80036de:	4613      	mov	r3, r2
 80036e0:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 80036e2:	e01f      	b.n	8003724 <LCD_DrawString_Color+0x58>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 80036e4:	89fb      	ldrh	r3, [r7, #14]
 80036e6:	2be8      	cmp	r3, #232	; 0xe8
 80036e8:	d904      	bls.n	80036f4 <LCD_DrawString_Color+0x28>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80036ea:	2300      	movs	r3, #0
 80036ec:	81fb      	strh	r3, [r7, #14]
			usP += HEIGHT_EN_CHAR;
 80036ee:	89bb      	ldrh	r3, [r7, #12]
 80036f0:	3310      	adds	r3, #16
 80036f2:	81bb      	strh	r3, [r7, #12]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 80036f4:	89bb      	ldrh	r3, [r7, #12]
 80036f6:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80036fa:	d903      	bls.n	8003704 <LCD_DrawString_Color+0x38>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80036fc:	2300      	movs	r3, #0
 80036fe:	81fb      	strh	r3, [r7, #14]
			usP = LCD_DispWindow_Start_PAGE;
 8003700:	2300      	movs	r3, #0
 8003702:	81bb      	strh	r3, [r7, #12]
		}
		
		LCD_DrawChar_Color  ( usC, usP, * pStr, usColor_Background, usColor_Foreground );
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	781a      	ldrb	r2, [r3, #0]
 8003708:	88fc      	ldrh	r4, [r7, #6]
 800370a:	89b9      	ldrh	r1, [r7, #12]
 800370c:	89f8      	ldrh	r0, [r7, #14]
 800370e:	8c3b      	ldrh	r3, [r7, #32]
 8003710:	9300      	str	r3, [sp, #0]
 8003712:	4623      	mov	r3, r4
 8003714:	f7ff ff8c 	bl	8003630 <LCD_DrawChar_Color>
		
		pStr ++;
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	3301      	adds	r3, #1
 800371c:	60bb      	str	r3, [r7, #8]
		
		usC += WIDTH_EN_CHAR;
 800371e:	89fb      	ldrh	r3, [r7, #14]
 8003720:	3308      	adds	r3, #8
 8003722:	81fb      	strh	r3, [r7, #14]
	while ( * pStr != '\0' )
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1db      	bne.n	80036e4 <LCD_DrawString_Color+0x18>
		
	}
	
}
 800372c:	bf00      	nop
 800372e:	bf00      	nop
 8003730:	3714      	adds	r7, #20
 8003732:	46bd      	mov	sp, r7
 8003734:	bd90      	pop	{r4, r7, pc}
	...

08003738 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800373c:	f003 f8b4 	bl	80068a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003740:	f000 f842 	bl	80037c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003744:	f7fe fc78 	bl	8002038 <MX_GPIO_Init>
  MX_DMA_Init();
 8003748:	f7fe fb8a 	bl	8001e60 <MX_DMA_Init>
  MX_FSMC_Init();
 800374c:	f7fe fbc2 	bl	8001ed4 <MX_FSMC_Init>
  MX_USART1_UART_Init();
 8003750:	f002 fc84 	bl	800605c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8003754:	f002 f816 	bl	8005784 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003758:	f002 f888 	bl	800586c <MX_TIM3_Init>
  MX_TIM5_Init();
 800375c:	f002 f972 	bl	8005a44 <MX_TIM5_Init>
  MX_TIM1_Init();
 8003760:	f001 ff6a 	bl	8005638 <MX_TIM1_Init>
  MX_ADC1_Init();
 8003764:	f7fe fad8 	bl	8001d18 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8003768:	f002 fccc 	bl	8006104 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 800376c:	f002 fca0 	bl	80060b0 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8003770:	f002 f8f2 	bl	8005958 <MX_TIM4_Init>
  MX_TIM8_Init();
 8003774:	f002 f9b4 	bl	8005ae0 <MX_TIM8_Init>
  	 * LCD
  	 * ADC (Photoresistor)
  	 * ESP8266
  	 */
	
	macXPT2046_CS_DISABLE();
 8003778:	2200      	movs	r2, #0
 800377a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800377e:	480e      	ldr	r0, [pc, #56]	; (80037b8 <main+0x80>)
 8003780:	f004 fa35 	bl	8007bee <HAL_GPIO_WritePin>
	LCD_INIT();
 8003784:	f7ff fc7f 	bl	8003086 <LCD_INIT>
	
	
	DEBUG_USART_Config();
 8003788:	f7fe fb40 	bl	8001e0c <DEBUG_USART_Config>
	/*
	 * Scheduling Event
	 * Tim3: Water Alarm
	 * Tim5: Update Temperature/ Weather Data
	 */
	TIMER_INIT();
 800378c:	f002 fc32 	bl	8005ff4 <TIMER_INIT>
	timer_min(1);
 8003790:	2001      	movs	r0, #1
 8003792:	f002 fc41 	bl	8006018 <timer_min>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8003796:	2108      	movs	r1, #8
 8003798:	4808      	ldr	r0, [pc, #32]	; (80037bc <main+0x84>)
 800379a:	f005 f865 	bl	8008868 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 10);
 800379e:	4b07      	ldr	r3, [pc, #28]	; (80037bc <main+0x84>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	3334      	adds	r3, #52	; 0x34
 80037a4:	3308      	adds	r3, #8
 80037a6:	220a      	movs	r2, #10
 80037a8:	601a      	str	r2, [r3, #0]
  // HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
  myfunc();
 80037aa:	f7ff facd 	bl	8002d48 <myfunc>
  /* USER CODE BEGIN WHILE */

	
  while (1)
  {
	  XPT2046_Get_TouchedPoint(&Coordinate,
 80037ae:	4904      	ldr	r1, [pc, #16]	; (80037c0 <main+0x88>)
 80037b0:	4804      	ldr	r0, [pc, #16]	; (80037c4 <main+0x8c>)
 80037b2:	f002 ffcb 	bl	800674c <XPT2046_Get_TouchedPoint>
 80037b6:	e7fa      	b.n	80037ae <main+0x76>
 80037b8:	40011400 	.word	0x40011400
 80037bc:	20000a50 	.word	0x20000a50
 80037c0:	20000010 	.word	0x20000010
 80037c4:	200005f8 	.word	0x200005f8

080037c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b096      	sub	sp, #88	; 0x58
 80037cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037ce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80037d2:	2228      	movs	r2, #40	; 0x28
 80037d4:	2100      	movs	r1, #0
 80037d6:	4618      	mov	r0, r3
 80037d8:	f006 fe7a 	bl	800a4d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80037dc:	f107 031c 	add.w	r3, r7, #28
 80037e0:	2200      	movs	r2, #0
 80037e2:	601a      	str	r2, [r3, #0]
 80037e4:	605a      	str	r2, [r3, #4]
 80037e6:	609a      	str	r2, [r3, #8]
 80037e8:	60da      	str	r2, [r3, #12]
 80037ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80037ec:	1d3b      	adds	r3, r7, #4
 80037ee:	2200      	movs	r2, #0
 80037f0:	601a      	str	r2, [r3, #0]
 80037f2:	605a      	str	r2, [r3, #4]
 80037f4:	609a      	str	r2, [r3, #8]
 80037f6:	60da      	str	r2, [r3, #12]
 80037f8:	611a      	str	r2, [r3, #16]
 80037fa:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80037fc:	2305      	movs	r3, #5
 80037fe:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003800:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003804:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003806:	2300      	movs	r3, #0
 8003808:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800380a:	2301      	movs	r3, #1
 800380c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800380e:	2301      	movs	r3, #1
 8003810:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003812:	2302      	movs	r3, #2
 8003814:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003816:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800381a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800381c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003820:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003822:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003826:	4618      	mov	r0, r3
 8003828:	f004 fa1c 	bl	8007c64 <HAL_RCC_OscConfig>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d001      	beq.n	8003836 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8003832:	f000 f82b 	bl	800388c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003836:	230f      	movs	r3, #15
 8003838:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800383a:	2302      	movs	r3, #2
 800383c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800383e:	2300      	movs	r3, #0
 8003840:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003842:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003846:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003848:	2300      	movs	r3, #0
 800384a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800384c:	f107 031c 	add.w	r3, r7, #28
 8003850:	2102      	movs	r1, #2
 8003852:	4618      	mov	r0, r3
 8003854:	f004 fc6a 	bl	800812c <HAL_RCC_ClockConfig>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d001      	beq.n	8003862 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800385e:	f000 f815 	bl	800388c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8003862:	2303      	movs	r3, #3
 8003864:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003866:	f44f 7380 	mov.w	r3, #256	; 0x100
 800386a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800386c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003870:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003872:	1d3b      	adds	r3, r7, #4
 8003874:	4618      	mov	r0, r3
 8003876:	f004 fe15 	bl	80084a4 <HAL_RCCEx_PeriphCLKConfig>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d001      	beq.n	8003884 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8003880:	f000 f804 	bl	800388c <Error_Handler>
  }
}
 8003884:	bf00      	nop
 8003886:	3758      	adds	r7, #88	; 0x58
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}

0800388c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003890:	bf00      	nop
 8003892:	46bd      	mov	sp, r7
 8003894:	bc80      	pop	{r7}
 8003896:	4770      	bx	lr

08003898 <_out_buffer>:
} out_fct_wrap_type;


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003898:	b480      	push	{r7}
 800389a:	b085      	sub	sp, #20
 800389c:	af00      	add	r7, sp, #0
 800389e:	60b9      	str	r1, [r7, #8]
 80038a0:	607a      	str	r2, [r7, #4]
 80038a2:	603b      	str	r3, [r7, #0]
 80038a4:	4603      	mov	r3, r0
 80038a6:	73fb      	strb	r3, [r7, #15]
  if (idx < maxlen) {
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d204      	bcs.n	80038ba <_out_buffer+0x22>
    ((char*)buffer)[idx] = character;
 80038b0:	68ba      	ldr	r2, [r7, #8]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4413      	add	r3, r2
 80038b6:	7bfa      	ldrb	r2, [r7, #15]
 80038b8:	701a      	strb	r2, [r3, #0]
  }
}
 80038ba:	bf00      	nop
 80038bc:	3714      	adds	r7, #20
 80038be:	46bd      	mov	sp, r7
 80038c0:	bc80      	pop	{r7}
 80038c2:	4770      	bx	lr

080038c4 <_out_null>:


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b085      	sub	sp, #20
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60b9      	str	r1, [r7, #8]
 80038cc:	607a      	str	r2, [r7, #4]
 80038ce:	603b      	str	r3, [r7, #0]
 80038d0:	4603      	mov	r3, r0
 80038d2:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 80038d4:	bf00      	nop
 80038d6:	3714      	adds	r7, #20
 80038d8:	46bd      	mov	sp, r7
 80038da:	bc80      	pop	{r7}
 80038dc:	4770      	bx	lr

080038de <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 80038de:	b480      	push	{r7}
 80038e0:	b085      	sub	sp, #20
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
 80038e6:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	60fb      	str	r3, [r7, #12]
 80038ec:	e002      	b.n	80038f4 <_strnlen_s+0x16>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	3301      	adds	r3, #1
 80038f2:	60fb      	str	r3, [r7, #12]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d004      	beq.n	8003906 <_strnlen_s+0x28>
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	1e5a      	subs	r2, r3, #1
 8003900:	603a      	str	r2, [r7, #0]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d1f3      	bne.n	80038ee <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	1ad3      	subs	r3, r2, r3
}
 800390c:	4618      	mov	r0, r3
 800390e:	3714      	adds	r7, #20
 8003910:	46bd      	mov	sp, r7
 8003912:	bc80      	pop	{r7}
 8003914:	4770      	bx	lr

08003916 <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 8003916:	b480      	push	{r7}
 8003918:	b083      	sub	sp, #12
 800391a:	af00      	add	r7, sp, #0
 800391c:	4603      	mov	r3, r0
 800391e:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 8003920:	79fb      	ldrb	r3, [r7, #7]
 8003922:	2b2f      	cmp	r3, #47	; 0x2f
 8003924:	d904      	bls.n	8003930 <_is_digit+0x1a>
 8003926:	79fb      	ldrb	r3, [r7, #7]
 8003928:	2b39      	cmp	r3, #57	; 0x39
 800392a:	d801      	bhi.n	8003930 <_is_digit+0x1a>
 800392c:	2301      	movs	r3, #1
 800392e:	e000      	b.n	8003932 <_is_digit+0x1c>
 8003930:	2300      	movs	r3, #0
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	b2db      	uxtb	r3, r3
}
 8003938:	4618      	mov	r0, r3
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	bc80      	pop	{r7}
 8003940:	4770      	bx	lr

08003942 <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 8003942:	b580      	push	{r7, lr}
 8003944:	b084      	sub	sp, #16
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 800394a:	2300      	movs	r3, #0
 800394c:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 800394e:	e00e      	b.n	800396e <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	4613      	mov	r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	4413      	add	r3, r2
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	4618      	mov	r0, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	1c59      	adds	r1, r3, #1
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	6011      	str	r1, [r2, #0]
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	4403      	add	r3, r0
 800396a:	3b30      	subs	r3, #48	; 0x30
 800396c:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	781b      	ldrb	r3, [r3, #0]
 8003974:	4618      	mov	r0, r3
 8003976:	f7ff ffce 	bl	8003916 <_is_digit>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d1e7      	bne.n	8003950 <_atoi+0xe>
  }
  return i;
 8003980:	68fb      	ldr	r3, [r7, #12]
}
 8003982:	4618      	mov	r0, r3
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}

0800398a <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 800398a:	b590      	push	{r4, r7, lr}
 800398c:	b087      	sub	sp, #28
 800398e:	af00      	add	r7, sp, #0
 8003990:	60f8      	str	r0, [r7, #12]
 8003992:	60b9      	str	r1, [r7, #8]
 8003994:	607a      	str	r2, [r7, #4]
 8003996:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 800399c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800399e:	f003 0302 	and.w	r3, r3, #2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d125      	bne.n	80039f2 <_out_rev+0x68>
 80039a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039a8:	f003 0301 	and.w	r3, r3, #1
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d120      	bne.n	80039f2 <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 80039b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039b2:	617b      	str	r3, [r7, #20]
 80039b4:	e00a      	b.n	80039cc <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	1c53      	adds	r3, r2, #1
 80039ba:	607b      	str	r3, [r7, #4]
 80039bc:	68fc      	ldr	r4, [r7, #12]
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	68b9      	ldr	r1, [r7, #8]
 80039c2:	2020      	movs	r0, #32
 80039c4:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	3301      	adds	r3, #1
 80039ca:	617b      	str	r3, [r7, #20]
 80039cc:	697a      	ldr	r2, [r7, #20]
 80039ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d3f0      	bcc.n	80039b6 <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 80039d4:	e00d      	b.n	80039f2 <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 80039d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039d8:	3b01      	subs	r3, #1
 80039da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039e0:	4413      	add	r3, r2
 80039e2:	7818      	ldrb	r0, [r3, #0]
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	1c53      	adds	r3, r2, #1
 80039e8:	607b      	str	r3, [r7, #4]
 80039ea:	68fc      	ldr	r4, [r7, #12]
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	68b9      	ldr	r1, [r7, #8]
 80039f0:	47a0      	blx	r4
  while (len) {
 80039f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1ee      	bne.n	80039d6 <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 80039f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d00e      	beq.n	8003a20 <_out_rev+0x96>
    while (idx - start_idx < width) {
 8003a02:	e007      	b.n	8003a14 <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	1c53      	adds	r3, r2, #1
 8003a08:	607b      	str	r3, [r7, #4]
 8003a0a:	68fc      	ldr	r4, [r7, #12]
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	68b9      	ldr	r1, [r7, #8]
 8003a10:	2020      	movs	r0, #32
 8003a12:	47a0      	blx	r4
    while (idx - start_idx < width) {
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d8f1      	bhi.n	8003a04 <_out_rev+0x7a>
    }
  }

  return idx;
 8003a20:	687b      	ldr	r3, [r7, #4]
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	371c      	adds	r7, #28
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd90      	pop	{r4, r7, pc}

08003a2a <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b088      	sub	sp, #32
 8003a2e:	af04      	add	r7, sp, #16
 8003a30:	60f8      	str	r0, [r7, #12]
 8003a32:	60b9      	str	r1, [r7, #8]
 8003a34:	607a      	str	r2, [r7, #4]
 8003a36:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8003a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a3a:	f003 0302 	and.w	r3, r3, #2
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d136      	bne.n	8003ab0 <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d018      	beq.n	8003a7a <_ntoa_format+0x50>
 8003a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d013      	beq.n	8003a7a <_ntoa_format+0x50>
 8003a52:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d104      	bne.n	8003a64 <_ntoa_format+0x3a>
 8003a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a5c:	f003 030c 	and.w	r3, r3, #12
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d00a      	beq.n	8003a7a <_ntoa_format+0x50>
      width--;
 8003a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a66:	3b01      	subs	r3, #1
 8003a68:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003a6a:	e006      	b.n	8003a7a <_ntoa_format+0x50>
      buf[len++] = '0';
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	1c5a      	adds	r2, r3, #1
 8003a70:	61fa      	str	r2, [r7, #28]
 8003a72:	69ba      	ldr	r2, [r7, #24]
 8003a74:	4413      	add	r3, r2
 8003a76:	2230      	movs	r2, #48	; 0x30
 8003a78:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003a7a:	69fa      	ldr	r2, [r7, #28]
 8003a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d20a      	bcs.n	8003a98 <_ntoa_format+0x6e>
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	2b1f      	cmp	r3, #31
 8003a86:	d9f1      	bls.n	8003a6c <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003a88:	e006      	b.n	8003a98 <_ntoa_format+0x6e>
      buf[len++] = '0';
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	1c5a      	adds	r2, r3, #1
 8003a8e:	61fa      	str	r2, [r7, #28]
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	4413      	add	r3, r2
 8003a94:	2230      	movs	r2, #48	; 0x30
 8003a96:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d006      	beq.n	8003ab0 <_ntoa_format+0x86>
 8003aa2:	69fa      	ldr	r2, [r7, #28]
 8003aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d202      	bcs.n	8003ab0 <_ntoa_format+0x86>
 8003aaa:	69fb      	ldr	r3, [r7, #28]
 8003aac:	2b1f      	cmp	r3, #31
 8003aae:	d9ec      	bls.n	8003a8a <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 8003ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab2:	f003 0310 	and.w	r3, r3, #16
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d058      	beq.n	8003b6c <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8003aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003abc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d116      	bne.n	8003af2 <_ntoa_format+0xc8>
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d013      	beq.n	8003af2 <_ntoa_format+0xc8>
 8003aca:	69fa      	ldr	r2, [r7, #28]
 8003acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d003      	beq.n	8003ada <_ntoa_format+0xb0>
 8003ad2:	69fa      	ldr	r2, [r7, #28]
 8003ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d10b      	bne.n	8003af2 <_ntoa_format+0xc8>
      len--;
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	3b01      	subs	r3, #1
 8003ade:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d005      	beq.n	8003af2 <_ntoa_format+0xc8>
 8003ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae8:	2b10      	cmp	r3, #16
 8003aea:	d102      	bne.n	8003af2 <_ntoa_format+0xc8>
        len--;
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	3b01      	subs	r3, #1
 8003af0:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af4:	2b10      	cmp	r3, #16
 8003af6:	d10f      	bne.n	8003b18 <_ntoa_format+0xee>
 8003af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003afa:	f003 0320 	and.w	r3, r3, #32
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d10a      	bne.n	8003b18 <_ntoa_format+0xee>
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	2b1f      	cmp	r3, #31
 8003b06:	d807      	bhi.n	8003b18 <_ntoa_format+0xee>
      buf[len++] = 'x';
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	1c5a      	adds	r2, r3, #1
 8003b0c:	61fa      	str	r2, [r7, #28]
 8003b0e:	69ba      	ldr	r2, [r7, #24]
 8003b10:	4413      	add	r3, r2
 8003b12:	2278      	movs	r2, #120	; 0x78
 8003b14:	701a      	strb	r2, [r3, #0]
 8003b16:	e01f      	b.n	8003b58 <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1a:	2b10      	cmp	r3, #16
 8003b1c:	d10f      	bne.n	8003b3e <_ntoa_format+0x114>
 8003b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b20:	f003 0320 	and.w	r3, r3, #32
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00a      	beq.n	8003b3e <_ntoa_format+0x114>
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	2b1f      	cmp	r3, #31
 8003b2c:	d807      	bhi.n	8003b3e <_ntoa_format+0x114>
      buf[len++] = 'X';
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	1c5a      	adds	r2, r3, #1
 8003b32:	61fa      	str	r2, [r7, #28]
 8003b34:	69ba      	ldr	r2, [r7, #24]
 8003b36:	4413      	add	r3, r2
 8003b38:	2258      	movs	r2, #88	; 0x58
 8003b3a:	701a      	strb	r2, [r3, #0]
 8003b3c:	e00c      	b.n	8003b58 <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d109      	bne.n	8003b58 <_ntoa_format+0x12e>
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	2b1f      	cmp	r3, #31
 8003b48:	d806      	bhi.n	8003b58 <_ntoa_format+0x12e>
      buf[len++] = 'b';
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	1c5a      	adds	r2, r3, #1
 8003b4e:	61fa      	str	r2, [r7, #28]
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	4413      	add	r3, r2
 8003b54:	2262      	movs	r2, #98	; 0x62
 8003b56:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	2b1f      	cmp	r3, #31
 8003b5c:	d806      	bhi.n	8003b6c <_ntoa_format+0x142>
      buf[len++] = '0';
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	1c5a      	adds	r2, r3, #1
 8003b62:	61fa      	str	r2, [r7, #28]
 8003b64:	69ba      	ldr	r2, [r7, #24]
 8003b66:	4413      	add	r3, r2
 8003b68:	2230      	movs	r2, #48	; 0x30
 8003b6a:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	2b1f      	cmp	r3, #31
 8003b70:	d824      	bhi.n	8003bbc <_ntoa_format+0x192>
    if (negative) {
 8003b72:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d007      	beq.n	8003b8a <_ntoa_format+0x160>
      buf[len++] = '-';
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	1c5a      	adds	r2, r3, #1
 8003b7e:	61fa      	str	r2, [r7, #28]
 8003b80:	69ba      	ldr	r2, [r7, #24]
 8003b82:	4413      	add	r3, r2
 8003b84:	222d      	movs	r2, #45	; 0x2d
 8003b86:	701a      	strb	r2, [r3, #0]
 8003b88:	e018      	b.n	8003bbc <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 8003b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b8c:	f003 0304 	and.w	r3, r3, #4
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d007      	beq.n	8003ba4 <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	1c5a      	adds	r2, r3, #1
 8003b98:	61fa      	str	r2, [r7, #28]
 8003b9a:	69ba      	ldr	r2, [r7, #24]
 8003b9c:	4413      	add	r3, r2
 8003b9e:	222b      	movs	r2, #43	; 0x2b
 8003ba0:	701a      	strb	r2, [r3, #0]
 8003ba2:	e00b      	b.n	8003bbc <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 8003ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ba6:	f003 0308 	and.w	r3, r3, #8
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d006      	beq.n	8003bbc <_ntoa_format+0x192>
      buf[len++] = ' ';
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	1c5a      	adds	r2, r3, #1
 8003bb2:	61fa      	str	r2, [r7, #28]
 8003bb4:	69ba      	ldr	r2, [r7, #24]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	2220      	movs	r2, #32
 8003bba:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8003bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bbe:	9303      	str	r3, [sp, #12]
 8003bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bc2:	9302      	str	r3, [sp, #8]
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	9301      	str	r3, [sp, #4]
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	9300      	str	r3, [sp, #0]
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	68b9      	ldr	r1, [r7, #8]
 8003bd2:	68f8      	ldr	r0, [r7, #12]
 8003bd4:	f7ff fed9 	bl	800398a <_out_rev>
 8003bd8:	4603      	mov	r3, r0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b096      	sub	sp, #88	; 0x58
 8003be6:	af08      	add	r7, sp, #32
 8003be8:	60f8      	str	r0, [r7, #12]
 8003bea:	60b9      	str	r1, [r7, #8]
 8003bec:	607a      	str	r2, [r7, #4]
 8003bee:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8003bf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d103      	bne.n	8003c02 <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 8003bfa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bfc:	f023 0310 	bic.w	r3, r3, #16
 8003c00:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8003c02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d002      	beq.n	8003c12 <_ntoa_long+0x30>
 8003c0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d032      	beq.n	8003c78 <_ntoa_long+0x96>
    do {
      const char digit = (char)(value % base);
 8003c12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c16:	fbb3 f2f2 	udiv	r2, r3, r2
 8003c1a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003c1c:	fb01 f202 	mul.w	r2, r1, r2
 8003c20:	1a9b      	subs	r3, r3, r2
 8003c22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003c26:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003c2a:	2b09      	cmp	r3, #9
 8003c2c:	d804      	bhi.n	8003c38 <_ntoa_long+0x56>
 8003c2e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003c32:	3330      	adds	r3, #48	; 0x30
 8003c34:	b2da      	uxtb	r2, r3
 8003c36:	e00d      	b.n	8003c54 <_ntoa_long+0x72>
 8003c38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c3a:	f003 0320 	and.w	r3, r3, #32
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d001      	beq.n	8003c46 <_ntoa_long+0x64>
 8003c42:	2241      	movs	r2, #65	; 0x41
 8003c44:	e000      	b.n	8003c48 <_ntoa_long+0x66>
 8003c46:	2261      	movs	r2, #97	; 0x61
 8003c48:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003c4c:	4413      	add	r3, r2
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	3b0a      	subs	r3, #10
 8003c52:	b2da      	uxtb	r2, r3
 8003c54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c56:	1c59      	adds	r1, r3, #1
 8003c58:	6379      	str	r1, [r7, #52]	; 0x34
 8003c5a:	3338      	adds	r3, #56	; 0x38
 8003c5c:	443b      	add	r3, r7
 8003c5e:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8003c62:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003c64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c6a:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003c6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d002      	beq.n	8003c78 <_ntoa_long+0x96>
 8003c72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c74:	2b1f      	cmp	r3, #31
 8003c76:	d9cc      	bls.n	8003c12 <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003c78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c7a:	9306      	str	r3, [sp, #24]
 8003c7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c7e:	9305      	str	r3, [sp, #20]
 8003c80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c82:	9304      	str	r3, [sp, #16]
 8003c84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c86:	9303      	str	r3, [sp, #12]
 8003c88:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003c8c:	9302      	str	r3, [sp, #8]
 8003c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c90:	9301      	str	r3, [sp, #4]
 8003c92:	f107 0310 	add.w	r3, r7, #16
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	68b9      	ldr	r1, [r7, #8]
 8003c9e:	68f8      	ldr	r0, [r7, #12]
 8003ca0:	f7ff fec3 	bl	8003a2a <_ntoa_format>
 8003ca4:	4603      	mov	r3, r0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3738      	adds	r7, #56	; 0x38
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b096      	sub	sp, #88	; 0x58
 8003cb2:	af08      	add	r7, sp, #32
 8003cb4:	60f8      	str	r0, [r7, #12]
 8003cb6:	60b9      	str	r1, [r7, #8]
 8003cb8:	607a      	str	r2, [r7, #4]
 8003cba:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8003cc0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	d103      	bne.n	8003cd0 <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 8003cc8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003cca:	f023 0310 	bic.w	r3, r3, #16
 8003cce:	663b      	str	r3, [r7, #96]	; 0x60
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8003cd0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003cd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d003      	beq.n	8003ce2 <_ntoa_long_long+0x34>
 8003cda:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	d037      	beq.n	8003d52 <_ntoa_long_long+0xa4>
    do {
      const char digit = (char)(value % base);
 8003ce2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003ce6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003cea:	f7fd fa4d 	bl	8001188 <__aeabi_uldivmod>
 8003cee:	4613      	mov	r3, r2
 8003cf0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003cf4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003cf8:	2b09      	cmp	r3, #9
 8003cfa:	d804      	bhi.n	8003d06 <_ntoa_long_long+0x58>
 8003cfc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003d00:	3330      	adds	r3, #48	; 0x30
 8003d02:	b2da      	uxtb	r2, r3
 8003d04:	e00d      	b.n	8003d22 <_ntoa_long_long+0x74>
 8003d06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d08:	f003 0320 	and.w	r3, r3, #32
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d001      	beq.n	8003d14 <_ntoa_long_long+0x66>
 8003d10:	2241      	movs	r2, #65	; 0x41
 8003d12:	e000      	b.n	8003d16 <_ntoa_long_long+0x68>
 8003d14:	2261      	movs	r2, #97	; 0x61
 8003d16:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003d1a:	4413      	add	r3, r2
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	3b0a      	subs	r3, #10
 8003d20:	b2da      	uxtb	r2, r3
 8003d22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d24:	1c59      	adds	r1, r3, #1
 8003d26:	6379      	str	r1, [r7, #52]	; 0x34
 8003d28:	3338      	adds	r3, #56	; 0x38
 8003d2a:	443b      	add	r3, r7
 8003d2c:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8003d30:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003d34:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003d38:	f7fd fa26 	bl	8001188 <__aeabi_uldivmod>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	460b      	mov	r3, r1
 8003d40:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003d44:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	d002      	beq.n	8003d52 <_ntoa_long_long+0xa4>
 8003d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d4e:	2b1f      	cmp	r3, #31
 8003d50:	d9c7      	bls.n	8003ce2 <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003d52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d54:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003d56:	9206      	str	r2, [sp, #24]
 8003d58:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003d5a:	9205      	str	r2, [sp, #20]
 8003d5c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003d5e:	9204      	str	r2, [sp, #16]
 8003d60:	9303      	str	r3, [sp, #12]
 8003d62:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8003d66:	9302      	str	r3, [sp, #8]
 8003d68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d6a:	9301      	str	r3, [sp, #4]
 8003d6c:	f107 0310 	add.w	r3, r7, #16
 8003d70:	9300      	str	r3, [sp, #0]
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	68b9      	ldr	r1, [r7, #8]
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f7ff fe56 	bl	8003a2a <_ntoa_format>
 8003d7e:	4603      	mov	r3, r0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3738      	adds	r7, #56	; 0x38
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003d88:	b590      	push	{r4, r7, lr}
 8003d8a:	b09d      	sub	sp, #116	; 0x74
 8003d8c:	af06      	add	r7, sp, #24
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
 8003d94:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 8003d96:	2300      	movs	r3, #0
 8003d98:	657b      	str	r3, [r7, #84]	; 0x54
  double diff = 0.0;
 8003d9a:	f04f 0200 	mov.w	r2, #0
 8003d9e:	f04f 0300 	mov.w	r3, #0
 8003da2:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 8003da6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8003daa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003dae:	f7fc fe67 	bl	8000a80 <__aeabi_dcmpeq>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d10f      	bne.n	8003dd8 <_ftoa+0x50>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8003db8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003dba:	9303      	str	r3, [sp, #12]
 8003dbc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003dbe:	9302      	str	r3, [sp, #8]
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	9301      	str	r3, [sp, #4]
 8003dc4:	4b82      	ldr	r3, [pc, #520]	; (8003fd0 <_ftoa+0x248>)
 8003dc6:	9300      	str	r3, [sp, #0]
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	68b9      	ldr	r1, [r7, #8]
 8003dce:	68f8      	ldr	r0, [r7, #12]
 8003dd0:	f7ff fddb 	bl	800398a <_out_rev>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	e224      	b.n	8004222 <_ftoa+0x49a>
  if (value < -DBL_MAX)
 8003dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8003ddc:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8003de0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003de4:	f7fc fe56 	bl	8000a94 <__aeabi_dcmplt>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d00f      	beq.n	8003e0e <_ftoa+0x86>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8003dee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003df0:	9303      	str	r3, [sp, #12]
 8003df2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003df4:	9302      	str	r3, [sp, #8]
 8003df6:	2304      	movs	r3, #4
 8003df8:	9301      	str	r3, [sp, #4]
 8003dfa:	4b76      	ldr	r3, [pc, #472]	; (8003fd4 <_ftoa+0x24c>)
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	68b9      	ldr	r1, [r7, #8]
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f7ff fdc0 	bl	800398a <_out_rev>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	e209      	b.n	8004222 <_ftoa+0x49a>
  if (value > DBL_MAX)
 8003e0e:	f04f 32ff 	mov.w	r2, #4294967295
 8003e12:	4b71      	ldr	r3, [pc, #452]	; (8003fd8 <_ftoa+0x250>)
 8003e14:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003e18:	f7fc fe5a 	bl	8000ad0 <__aeabi_dcmpgt>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d01d      	beq.n	8003e5e <_ftoa+0xd6>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8003e22:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e24:	f003 0304 	and.w	r3, r3, #4
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d001      	beq.n	8003e30 <_ftoa+0xa8>
 8003e2c:	4b6b      	ldr	r3, [pc, #428]	; (8003fdc <_ftoa+0x254>)
 8003e2e:	e000      	b.n	8003e32 <_ftoa+0xaa>
 8003e30:	4b6b      	ldr	r3, [pc, #428]	; (8003fe0 <_ftoa+0x258>)
 8003e32:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003e34:	f002 0204 	and.w	r2, r2, #4
 8003e38:	2a00      	cmp	r2, #0
 8003e3a:	d001      	beq.n	8003e40 <_ftoa+0xb8>
 8003e3c:	2204      	movs	r2, #4
 8003e3e:	e000      	b.n	8003e42 <_ftoa+0xba>
 8003e40:	2203      	movs	r2, #3
 8003e42:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8003e44:	9103      	str	r1, [sp, #12]
 8003e46:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8003e48:	9102      	str	r1, [sp, #8]
 8003e4a:	9201      	str	r2, [sp, #4]
 8003e4c:	9300      	str	r3, [sp, #0]
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	68b9      	ldr	r1, [r7, #8]
 8003e54:	68f8      	ldr	r0, [r7, #12]
 8003e56:	f7ff fd98 	bl	800398a <_out_rev>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	e1e1      	b.n	8004222 <_ftoa+0x49a>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8003e5e:	a358      	add	r3, pc, #352	; (adr r3, 8003fc0 <_ftoa+0x238>)
 8003e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e64:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003e68:	f7fc fe32 	bl	8000ad0 <__aeabi_dcmpgt>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d109      	bne.n	8003e86 <_ftoa+0xfe>
 8003e72:	a355      	add	r3, pc, #340	; (adr r3, 8003fc8 <_ftoa+0x240>)
 8003e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e78:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003e7c:	f7fc fe0a 	bl	8000a94 <__aeabi_dcmplt>
 8003e80:	4603      	mov	r3, r0
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d011      	beq.n	8003eaa <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8003e86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e88:	9304      	str	r3, [sp, #16]
 8003e8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e8c:	9303      	str	r3, [sp, #12]
 8003e8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e90:	9302      	str	r3, [sp, #8]
 8003e92:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8003e96:	e9cd 2300 	strd	r2, r3, [sp]
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	68b9      	ldr	r1, [r7, #8]
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f000 f9c9 	bl	8004238 <_etoa>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	e1bb      	b.n	8004222 <_ftoa+0x49a>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  if (value < 0) {
 8003eb0:	f04f 0200 	mov.w	r2, #0
 8003eb4:	f04f 0300 	mov.w	r3, #0
 8003eb8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003ebc:	f7fc fdea 	bl	8000a94 <__aeabi_dcmplt>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d00e      	beq.n	8003ee4 <_ftoa+0x15c>
    negative = true;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    value = 0 - value;
 8003ecc:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8003ed0:	f04f 0000 	mov.w	r0, #0
 8003ed4:	f04f 0100 	mov.w	r1, #0
 8003ed8:	f7fc f9b2 	bl	8000240 <__aeabi_dsub>
 8003edc:	4602      	mov	r2, r0
 8003ede:	460b      	mov	r3, r1
 8003ee0:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8003ee4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ee6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10d      	bne.n	8003f0a <_ftoa+0x182>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8003eee:	2306      	movs	r3, #6
 8003ef0:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003ef2:	e00a      	b.n	8003f0a <_ftoa+0x182>
    buf[len++] = '0';
 8003ef4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ef6:	1c5a      	adds	r2, r3, #1
 8003ef8:	657a      	str	r2, [r7, #84]	; 0x54
 8003efa:	3358      	adds	r3, #88	; 0x58
 8003efc:	443b      	add	r3, r7
 8003efe:	2230      	movs	r2, #48	; 0x30
 8003f00:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 8003f04:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f06:	3b01      	subs	r3, #1
 8003f08:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003f0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f0c:	2b1f      	cmp	r3, #31
 8003f0e:	d802      	bhi.n	8003f16 <_ftoa+0x18e>
 8003f10:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f12:	2b09      	cmp	r3, #9
 8003f14:	d8ee      	bhi.n	8003ef4 <_ftoa+0x16c>
  }

  int whole = (int)value;
 8003f16:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003f1a:	f7fc fde3 	bl	8000ae4 <__aeabi_d2iz>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	64fb      	str	r3, [r7, #76]	; 0x4c
  double tmp = (value - whole) * pow10[prec];
 8003f22:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003f24:	f7fc fada 	bl	80004dc <__aeabi_i2d>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	460b      	mov	r3, r1
 8003f2c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003f30:	f7fc f986 	bl	8000240 <__aeabi_dsub>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	4610      	mov	r0, r2
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	4a29      	ldr	r2, [pc, #164]	; (8003fe4 <_ftoa+0x25c>)
 8003f3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f40:	00db      	lsls	r3, r3, #3
 8003f42:	4413      	add	r3, r2
 8003f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f48:	f7fc fb32 	bl	80005b0 <__aeabi_dmul>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	460b      	mov	r3, r1
 8003f50:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  unsigned long frac = (unsigned long)tmp;
 8003f54:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003f58:	f7fc fdec 	bl	8000b34 <__aeabi_d2uiz>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	64bb      	str	r3, [r7, #72]	; 0x48
  diff = tmp - frac;
 8003f60:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003f62:	f7fc faab 	bl	80004bc <__aeabi_ui2d>
 8003f66:	4602      	mov	r2, r0
 8003f68:	460b      	mov	r3, r1
 8003f6a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003f6e:	f7fc f967 	bl	8000240 <__aeabi_dsub>
 8003f72:	4602      	mov	r2, r0
 8003f74:	460b      	mov	r3, r1
 8003f76:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

  if (diff > 0.5) {
 8003f7a:	f04f 0200 	mov.w	r2, #0
 8003f7e:	4b1a      	ldr	r3, [pc, #104]	; (8003fe8 <_ftoa+0x260>)
 8003f80:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003f84:	f7fc fda4 	bl	8000ad0 <__aeabi_dcmpgt>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d02e      	beq.n	8003fec <_ftoa+0x264>
    ++frac;
 8003f8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f90:	3301      	adds	r3, #1
 8003f92:	64bb      	str	r3, [r7, #72]	; 0x48
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8003f94:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003f96:	f7fc fa91 	bl	80004bc <__aeabi_ui2d>
 8003f9a:	4a12      	ldr	r2, [pc, #72]	; (8003fe4 <_ftoa+0x25c>)
 8003f9c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f9e:	00db      	lsls	r3, r3, #3
 8003fa0:	4413      	add	r3, r2
 8003fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa6:	f7fc fd89 	bl	8000abc <__aeabi_dcmpge>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d032      	beq.n	8004016 <_ftoa+0x28e>
      frac = 0;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	64bb      	str	r3, [r7, #72]	; 0x48
      ++whole;
 8003fb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fba:	e02c      	b.n	8004016 <_ftoa+0x28e>
 8003fbc:	f3af 8000 	nop.w
 8003fc0:	00000000 	.word	0x00000000
 8003fc4:	41cdcd65 	.word	0x41cdcd65
 8003fc8:	00000000 	.word	0x00000000
 8003fcc:	c1cdcd65 	.word	0xc1cdcd65
 8003fd0:	0800af18 	.word	0x0800af18
 8003fd4:	0800af1c 	.word	0x0800af1c
 8003fd8:	7fefffff 	.word	0x7fefffff
 8003fdc:	0800af24 	.word	0x0800af24
 8003fe0:	0800af2c 	.word	0x0800af2c
 8003fe4:	08016d20 	.word	0x08016d20
 8003fe8:	3fe00000 	.word	0x3fe00000
    }
  }
  else if (diff < 0.5) {
 8003fec:	f04f 0200 	mov.w	r2, #0
 8003ff0:	4b8e      	ldr	r3, [pc, #568]	; (800422c <_ftoa+0x4a4>)
 8003ff2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003ff6:	f7fc fd4d 	bl	8000a94 <__aeabi_dcmplt>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d10a      	bne.n	8004016 <_ftoa+0x28e>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 8004000:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004002:	2b00      	cmp	r3, #0
 8004004:	d004      	beq.n	8004010 <_ftoa+0x288>
 8004006:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004008:	f003 0301 	and.w	r3, r3, #1
 800400c:	2b00      	cmp	r3, #0
 800400e:	d002      	beq.n	8004016 <_ftoa+0x28e>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8004010:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004012:	3301      	adds	r3, #1
 8004014:	64bb      	str	r3, [r7, #72]	; 0x48
  }

  if (prec == 0U) {
 8004016:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004018:	2b00      	cmp	r3, #0
 800401a:	d133      	bne.n	8004084 <_ftoa+0x2fc>
    diff = value - (double)whole;
 800401c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800401e:	f7fc fa5d 	bl	80004dc <__aeabi_i2d>
 8004022:	4602      	mov	r2, r0
 8004024:	460b      	mov	r3, r1
 8004026:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800402a:	f7fc f909 	bl	8000240 <__aeabi_dsub>
 800402e:	4602      	mov	r2, r0
 8004030:	460b      	mov	r3, r1
 8004032:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8004036:	2301      	movs	r3, #1
 8004038:	461c      	mov	r4, r3
 800403a:	f04f 0200 	mov.w	r2, #0
 800403e:	4b7b      	ldr	r3, [pc, #492]	; (800422c <_ftoa+0x4a4>)
 8004040:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004044:	f7fc fd26 	bl	8000a94 <__aeabi_dcmplt>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d101      	bne.n	8004052 <_ftoa+0x2ca>
 800404e:	2300      	movs	r3, #0
 8004050:	461c      	mov	r4, r3
 8004052:	b2e3      	uxtb	r3, r4
 8004054:	f083 0301 	eor.w	r3, r3, #1
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b00      	cmp	r3, #0
 800405c:	d109      	bne.n	8004072 <_ftoa+0x2ea>
 800405e:	f04f 0200 	mov.w	r2, #0
 8004062:	4b72      	ldr	r3, [pc, #456]	; (800422c <_ftoa+0x4a4>)
 8004064:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004068:	f7fc fd32 	bl	8000ad0 <__aeabi_dcmpgt>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d04c      	beq.n	800410c <_ftoa+0x384>
 8004072:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004074:	f003 0301 	and.w	r3, r3, #1
 8004078:	2b00      	cmp	r3, #0
 800407a:	d069      	beq.n	8004150 <_ftoa+0x3c8>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 800407c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800407e:	3301      	adds	r3, #1
 8004080:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004082:	e065      	b.n	8004150 <_ftoa+0x3c8>
    }
  }
  else {
    unsigned int count = prec;
 8004084:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004086:	647b      	str	r3, [r7, #68]	; 0x44
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004088:	e01f      	b.n	80040ca <_ftoa+0x342>
      --count;
 800408a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800408c:	3b01      	subs	r3, #1
 800408e:	647b      	str	r3, [r7, #68]	; 0x44
      buf[len++] = (char)(48U + (frac % 10U));
 8004090:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004092:	4b67      	ldr	r3, [pc, #412]	; (8004230 <_ftoa+0x4a8>)
 8004094:	fba3 2301 	umull	r2, r3, r3, r1
 8004098:	08da      	lsrs	r2, r3, #3
 800409a:	4613      	mov	r3, r2
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	4413      	add	r3, r2
 80040a0:	005b      	lsls	r3, r3, #1
 80040a2:	1aca      	subs	r2, r1, r3
 80040a4:	b2d2      	uxtb	r2, r2
 80040a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040a8:	1c59      	adds	r1, r3, #1
 80040aa:	6579      	str	r1, [r7, #84]	; 0x54
 80040ac:	3230      	adds	r2, #48	; 0x30
 80040ae:	b2d2      	uxtb	r2, r2
 80040b0:	3358      	adds	r3, #88	; 0x58
 80040b2:	443b      	add	r3, r7
 80040b4:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 80040b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040ba:	4a5d      	ldr	r2, [pc, #372]	; (8004230 <_ftoa+0x4a8>)
 80040bc:	fba2 2303 	umull	r2, r3, r2, r3
 80040c0:	08db      	lsrs	r3, r3, #3
 80040c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80040c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d003      	beq.n	80040d2 <_ftoa+0x34a>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80040ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040cc:	2b1f      	cmp	r3, #31
 80040ce:	d9dc      	bls.n	800408a <_ftoa+0x302>
 80040d0:	e009      	b.n	80040e6 <_ftoa+0x35e>
        break;
 80040d2:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80040d4:	e007      	b.n	80040e6 <_ftoa+0x35e>
      buf[len++] = '0';
 80040d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040d8:	1c5a      	adds	r2, r3, #1
 80040da:	657a      	str	r2, [r7, #84]	; 0x54
 80040dc:	3358      	adds	r3, #88	; 0x58
 80040de:	443b      	add	r3, r7
 80040e0:	2230      	movs	r2, #48	; 0x30
 80040e2:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80040e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040e8:	2b1f      	cmp	r3, #31
 80040ea:	d804      	bhi.n	80040f6 <_ftoa+0x36e>
 80040ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040ee:	1e5a      	subs	r2, r3, #1
 80040f0:	647a      	str	r2, [r7, #68]	; 0x44
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1ef      	bne.n	80040d6 <_ftoa+0x34e>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 80040f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040f8:	2b1f      	cmp	r3, #31
 80040fa:	d829      	bhi.n	8004150 <_ftoa+0x3c8>
      // add decimal
      buf[len++] = '.';
 80040fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040fe:	1c5a      	adds	r2, r3, #1
 8004100:	657a      	str	r2, [r7, #84]	; 0x54
 8004102:	3358      	adds	r3, #88	; 0x58
 8004104:	443b      	add	r3, r7
 8004106:	222e      	movs	r2, #46	; 0x2e
 8004108:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800410c:	e020      	b.n	8004150 <_ftoa+0x3c8>
    buf[len++] = (char)(48 + (whole % 10));
 800410e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004110:	4b48      	ldr	r3, [pc, #288]	; (8004234 <_ftoa+0x4ac>)
 8004112:	fb83 1302 	smull	r1, r3, r3, r2
 8004116:	1099      	asrs	r1, r3, #2
 8004118:	17d3      	asrs	r3, r2, #31
 800411a:	1ac9      	subs	r1, r1, r3
 800411c:	460b      	mov	r3, r1
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	440b      	add	r3, r1
 8004122:	005b      	lsls	r3, r3, #1
 8004124:	1ad1      	subs	r1, r2, r3
 8004126:	b2ca      	uxtb	r2, r1
 8004128:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800412a:	1c59      	adds	r1, r3, #1
 800412c:	6579      	str	r1, [r7, #84]	; 0x54
 800412e:	3230      	adds	r2, #48	; 0x30
 8004130:	b2d2      	uxtb	r2, r2
 8004132:	3358      	adds	r3, #88	; 0x58
 8004134:	443b      	add	r3, r7
 8004136:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 800413a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800413c:	4a3d      	ldr	r2, [pc, #244]	; (8004234 <_ftoa+0x4ac>)
 800413e:	fb82 1203 	smull	r1, r2, r2, r3
 8004142:	1092      	asrs	r2, r2, #2
 8004144:	17db      	asrs	r3, r3, #31
 8004146:	1ad3      	subs	r3, r2, r3
 8004148:	64fb      	str	r3, [r7, #76]	; 0x4c
 800414a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800414c:	2b00      	cmp	r3, #0
 800414e:	d003      	beq.n	8004158 <_ftoa+0x3d0>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004150:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004152:	2b1f      	cmp	r3, #31
 8004154:	d9db      	bls.n	800410e <_ftoa+0x386>
 8004156:	e000      	b.n	800415a <_ftoa+0x3d2>
      break;
 8004158:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 800415a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800415c:	f003 0302 	and.w	r3, r3, #2
 8004160:	2b00      	cmp	r3, #0
 8004162:	d123      	bne.n	80041ac <_ftoa+0x424>
 8004164:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	d01e      	beq.n	80041ac <_ftoa+0x424>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 800416e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004170:	2b00      	cmp	r3, #0
 8004172:	d014      	beq.n	800419e <_ftoa+0x416>
 8004174:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8004178:	2b00      	cmp	r3, #0
 800417a:	d104      	bne.n	8004186 <_ftoa+0x3fe>
 800417c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800417e:	f003 030c 	and.w	r3, r3, #12
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00b      	beq.n	800419e <_ftoa+0x416>
      width--;
 8004186:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004188:	3b01      	subs	r3, #1
 800418a:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800418c:	e007      	b.n	800419e <_ftoa+0x416>
      buf[len++] = '0';
 800418e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004190:	1c5a      	adds	r2, r3, #1
 8004192:	657a      	str	r2, [r7, #84]	; 0x54
 8004194:	3358      	adds	r3, #88	; 0x58
 8004196:	443b      	add	r3, r7
 8004198:	2230      	movs	r2, #48	; 0x30
 800419a:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800419e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80041a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d202      	bcs.n	80041ac <_ftoa+0x424>
 80041a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041a8:	2b1f      	cmp	r3, #31
 80041aa:	d9f0      	bls.n	800418e <_ftoa+0x406>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 80041ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041ae:	2b1f      	cmp	r3, #31
 80041b0:	d827      	bhi.n	8004202 <_ftoa+0x47a>
    if (negative) {
 80041b2:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d008      	beq.n	80041cc <_ftoa+0x444>
      buf[len++] = '-';
 80041ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041bc:	1c5a      	adds	r2, r3, #1
 80041be:	657a      	str	r2, [r7, #84]	; 0x54
 80041c0:	3358      	adds	r3, #88	; 0x58
 80041c2:	443b      	add	r3, r7
 80041c4:	222d      	movs	r2, #45	; 0x2d
 80041c6:	f803 2c48 	strb.w	r2, [r3, #-72]
 80041ca:	e01a      	b.n	8004202 <_ftoa+0x47a>
    }
    else if (flags & FLAGS_PLUS) {
 80041cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041ce:	f003 0304 	and.w	r3, r3, #4
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d008      	beq.n	80041e8 <_ftoa+0x460>
      buf[len++] = '+';  // ignore the space if the '+' exists
 80041d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041d8:	1c5a      	adds	r2, r3, #1
 80041da:	657a      	str	r2, [r7, #84]	; 0x54
 80041dc:	3358      	adds	r3, #88	; 0x58
 80041de:	443b      	add	r3, r7
 80041e0:	222b      	movs	r2, #43	; 0x2b
 80041e2:	f803 2c48 	strb.w	r2, [r3, #-72]
 80041e6:	e00c      	b.n	8004202 <_ftoa+0x47a>
    }
    else if (flags & FLAGS_SPACE) {
 80041e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041ea:	f003 0308 	and.w	r3, r3, #8
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d007      	beq.n	8004202 <_ftoa+0x47a>
      buf[len++] = ' ';
 80041f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041f4:	1c5a      	adds	r2, r3, #1
 80041f6:	657a      	str	r2, [r7, #84]	; 0x54
 80041f8:	3358      	adds	r3, #88	; 0x58
 80041fa:	443b      	add	r3, r7
 80041fc:	2220      	movs	r2, #32
 80041fe:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8004202:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004204:	9303      	str	r3, [sp, #12]
 8004206:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004208:	9302      	str	r3, [sp, #8]
 800420a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800420c:	9301      	str	r3, [sp, #4]
 800420e:	f107 0310 	add.w	r3, r7, #16
 8004212:	9300      	str	r3, [sp, #0]
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	68b9      	ldr	r1, [r7, #8]
 800421a:	68f8      	ldr	r0, [r7, #12]
 800421c:	f7ff fbb5 	bl	800398a <_out_rev>
 8004220:	4603      	mov	r3, r0
}
 8004222:	4618      	mov	r0, r3
 8004224:	375c      	adds	r7, #92	; 0x5c
 8004226:	46bd      	mov	sp, r7
 8004228:	bd90      	pop	{r4, r7, pc}
 800422a:	bf00      	nop
 800422c:	3fe00000 	.word	0x3fe00000
 8004230:	cccccccd 	.word	0xcccccccd
 8004234:	66666667 	.word	0x66666667

08004238 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8004238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800423c:	b09d      	sub	sp, #116	; 0x74
 800423e:	af06      	add	r7, sp, #24
 8004240:	61f8      	str	r0, [r7, #28]
 8004242:	61b9      	str	r1, [r7, #24]
 8004244:	617a      	str	r2, [r7, #20]
 8004246:	613b      	str	r3, [r7, #16]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 8004248:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800424c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004250:	f7fc fc16 	bl	8000a80 <__aeabi_dcmpeq>
 8004254:	4603      	mov	r3, r0
 8004256:	2b00      	cmp	r3, #0
 8004258:	d014      	beq.n	8004284 <_etoa+0x4c>
 800425a:	f04f 32ff 	mov.w	r2, #4294967295
 800425e:	4bc4      	ldr	r3, [pc, #784]	; (8004570 <_etoa+0x338>)
 8004260:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004264:	f7fc fc34 	bl	8000ad0 <__aeabi_dcmpgt>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d10a      	bne.n	8004284 <_etoa+0x4c>
 800426e:	f04f 32ff 	mov.w	r2, #4294967295
 8004272:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8004276:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800427a:	f7fc fc0b 	bl	8000a94 <__aeabi_dcmplt>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d014      	beq.n	80042ae <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8004284:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004288:	9304      	str	r3, [sp, #16]
 800428a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800428e:	9303      	str	r3, [sp, #12]
 8004290:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004294:	9302      	str	r3, [sp, #8]
 8004296:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800429a:	e9cd 2300 	strd	r2, r3, [sp]
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	69b9      	ldr	r1, [r7, #24]
 80042a4:	69f8      	ldr	r0, [r7, #28]
 80042a6:	f7ff fd6f 	bl	8003d88 <_ftoa>
 80042aa:	4603      	mov	r3, r0
 80042ac:	e247      	b.n	800473e <_etoa+0x506>
  }

  // determine the sign
  const bool negative = value < 0;
 80042ae:	2301      	movs	r3, #1
 80042b0:	461e      	mov	r6, r3
 80042b2:	f04f 0200 	mov.w	r2, #0
 80042b6:	f04f 0300 	mov.w	r3, #0
 80042ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80042be:	f7fc fbe9 	bl	8000a94 <__aeabi_dcmplt>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d101      	bne.n	80042cc <_etoa+0x94>
 80042c8:	2300      	movs	r3, #0
 80042ca:	461e      	mov	r6, r3
 80042cc:	f887 604b 	strb.w	r6, [r7, #75]	; 0x4b
  if (negative) {
 80042d0:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d00b      	beq.n	80042f0 <_etoa+0xb8>
    value = -value;
 80042d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80042dc:	603b      	str	r3, [r7, #0]
 80042de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80042e2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80042e6:	607b      	str	r3, [r7, #4]
 80042e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042ec:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 80042f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80042f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d102      	bne.n	8004302 <_etoa+0xca>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 80042fc:	2306      	movs	r3, #6
 80042fe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 8004302:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8004306:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 800430a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800430e:	f04f 0200 	mov.w	r2, #0
 8004312:	f04f 0300 	mov.w	r3, #0
 8004316:	0d0a      	lsrs	r2, r1, #20
 8004318:	2300      	movs	r3, #0
 800431a:	4613      	mov	r3, r2
 800431c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004320:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004324:	647b      	str	r3, [r7, #68]	; 0x44
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 8004326:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800432a:	4690      	mov	r8, r2
 800432c:	f3c3 0913 	ubfx	r9, r3, #0, #20
 8004330:	4644      	mov	r4, r8
 8004332:	f049 557f 	orr.w	r5, r9, #1069547520	; 0x3fc00000
 8004336:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800433a:	e9c7 4508 	strd	r4, r5, [r7, #32]
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 800433e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8004340:	f7fc f8cc 	bl	80004dc <__aeabi_i2d>
 8004344:	a37e      	add	r3, pc, #504	; (adr r3, 8004540 <_etoa+0x308>)
 8004346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800434a:	f7fc f931 	bl	80005b0 <__aeabi_dmul>
 800434e:	4602      	mov	r2, r0
 8004350:	460b      	mov	r3, r1
 8004352:	4610      	mov	r0, r2
 8004354:	4619      	mov	r1, r3
 8004356:	a37c      	add	r3, pc, #496	; (adr r3, 8004548 <_etoa+0x310>)
 8004358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800435c:	f7fb ff72 	bl	8000244 <__adddf3>
 8004360:	4602      	mov	r2, r0
 8004362:	460b      	mov	r3, r1
 8004364:	4614      	mov	r4, r2
 8004366:	461d      	mov	r5, r3
 8004368:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800436c:	f04f 0200 	mov.w	r2, #0
 8004370:	4b80      	ldr	r3, [pc, #512]	; (8004574 <_etoa+0x33c>)
 8004372:	f7fb ff65 	bl	8000240 <__aeabi_dsub>
 8004376:	4602      	mov	r2, r0
 8004378:	460b      	mov	r3, r1
 800437a:	4610      	mov	r0, r2
 800437c:	4619      	mov	r1, r3
 800437e:	a374      	add	r3, pc, #464	; (adr r3, 8004550 <_etoa+0x318>)
 8004380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004384:	f7fc f914 	bl	80005b0 <__aeabi_dmul>
 8004388:	4602      	mov	r2, r0
 800438a:	460b      	mov	r3, r1
 800438c:	4620      	mov	r0, r4
 800438e:	4629      	mov	r1, r5
 8004390:	f7fb ff58 	bl	8000244 <__adddf3>
 8004394:	4602      	mov	r2, r0
 8004396:	460b      	mov	r3, r1
 8004398:	4610      	mov	r0, r2
 800439a:	4619      	mov	r1, r3
 800439c:	f7fc fba2 	bl	8000ae4 <__aeabi_d2iz>
 80043a0:	4603      	mov	r3, r0
 80043a2:	657b      	str	r3, [r7, #84]	; 0x54
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 80043a4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80043a6:	f7fc f899 	bl	80004dc <__aeabi_i2d>
 80043aa:	a36b      	add	r3, pc, #428	; (adr r3, 8004558 <_etoa+0x320>)
 80043ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b0:	f7fc f8fe 	bl	80005b0 <__aeabi_dmul>
 80043b4:	4602      	mov	r2, r0
 80043b6:	460b      	mov	r3, r1
 80043b8:	4610      	mov	r0, r2
 80043ba:	4619      	mov	r1, r3
 80043bc:	f04f 0200 	mov.w	r2, #0
 80043c0:	4b6d      	ldr	r3, [pc, #436]	; (8004578 <_etoa+0x340>)
 80043c2:	f7fb ff3f 	bl	8000244 <__adddf3>
 80043c6:	4602      	mov	r2, r0
 80043c8:	460b      	mov	r3, r1
 80043ca:	4610      	mov	r0, r2
 80043cc:	4619      	mov	r1, r3
 80043ce:	f7fc fb89 	bl	8000ae4 <__aeabi_d2iz>
 80043d2:	4603      	mov	r3, r0
 80043d4:	647b      	str	r3, [r7, #68]	; 0x44
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 80043d6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80043d8:	f7fc f880 	bl	80004dc <__aeabi_i2d>
 80043dc:	a360      	add	r3, pc, #384	; (adr r3, 8004560 <_etoa+0x328>)
 80043de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e2:	f7fc f8e5 	bl	80005b0 <__aeabi_dmul>
 80043e6:	4602      	mov	r2, r0
 80043e8:	460b      	mov	r3, r1
 80043ea:	4614      	mov	r4, r2
 80043ec:	461d      	mov	r5, r3
 80043ee:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80043f0:	f7fc f874 	bl	80004dc <__aeabi_i2d>
 80043f4:	a35c      	add	r3, pc, #368	; (adr r3, 8004568 <_etoa+0x330>)
 80043f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043fa:	f7fc f8d9 	bl	80005b0 <__aeabi_dmul>
 80043fe:	4602      	mov	r2, r0
 8004400:	460b      	mov	r3, r1
 8004402:	4620      	mov	r0, r4
 8004404:	4629      	mov	r1, r5
 8004406:	f7fb ff1b 	bl	8000240 <__aeabi_dsub>
 800440a:	4602      	mov	r2, r0
 800440c:	460b      	mov	r3, r1
 800440e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  const double z2 = z * z;
 8004412:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004416:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800441a:	f7fc f8c9 	bl	80005b0 <__aeabi_dmul>
 800441e:	4602      	mov	r2, r0
 8004420:	460b      	mov	r3, r1
 8004422:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 8004426:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004428:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 800442c:	17da      	asrs	r2, r3, #31
 800442e:	469a      	mov	sl, r3
 8004430:	4693      	mov	fp, r2
 8004432:	f04f 0200 	mov.w	r2, #0
 8004436:	f04f 0300 	mov.w	r3, #0
 800443a:	ea4f 530a 	mov.w	r3, sl, lsl #20
 800443e:	2200      	movs	r2, #0
 8004440:	e9c7 2308 	strd	r2, r3, [r7, #32]
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8004444:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004448:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800444c:	4602      	mov	r2, r0
 800444e:	460b      	mov	r3, r1
 8004450:	f7fb fef8 	bl	8000244 <__adddf3>
 8004454:	4602      	mov	r2, r0
 8004456:	460b      	mov	r3, r1
 8004458:	4690      	mov	r8, r2
 800445a:	4699      	mov	r9, r3
 800445c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004460:	f04f 0000 	mov.w	r0, #0
 8004464:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004468:	f7fb feea 	bl	8000240 <__aeabi_dsub>
 800446c:	4602      	mov	r2, r0
 800446e:	460b      	mov	r3, r1
 8004470:	4692      	mov	sl, r2
 8004472:	469b      	mov	fp, r3
 8004474:	f04f 0200 	mov.w	r2, #0
 8004478:	4b40      	ldr	r3, [pc, #256]	; (800457c <_etoa+0x344>)
 800447a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800447e:	f7fc f9c1 	bl	8000804 <__aeabi_ddiv>
 8004482:	4602      	mov	r2, r0
 8004484:	460b      	mov	r3, r1
 8004486:	4610      	mov	r0, r2
 8004488:	4619      	mov	r1, r3
 800448a:	f04f 0200 	mov.w	r2, #0
 800448e:	4b3c      	ldr	r3, [pc, #240]	; (8004580 <_etoa+0x348>)
 8004490:	f7fb fed8 	bl	8000244 <__adddf3>
 8004494:	4602      	mov	r2, r0
 8004496:	460b      	mov	r3, r1
 8004498:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800449c:	f7fc f9b2 	bl	8000804 <__aeabi_ddiv>
 80044a0:	4602      	mov	r2, r0
 80044a2:	460b      	mov	r3, r1
 80044a4:	4610      	mov	r0, r2
 80044a6:	4619      	mov	r1, r3
 80044a8:	f04f 0200 	mov.w	r2, #0
 80044ac:	4b35      	ldr	r3, [pc, #212]	; (8004584 <_etoa+0x34c>)
 80044ae:	f7fb fec9 	bl	8000244 <__adddf3>
 80044b2:	4602      	mov	r2, r0
 80044b4:	460b      	mov	r3, r1
 80044b6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80044ba:	f7fc f9a3 	bl	8000804 <__aeabi_ddiv>
 80044be:	4602      	mov	r2, r0
 80044c0:	460b      	mov	r3, r1
 80044c2:	4650      	mov	r0, sl
 80044c4:	4659      	mov	r1, fp
 80044c6:	f7fb febd 	bl	8000244 <__adddf3>
 80044ca:	4602      	mov	r2, r0
 80044cc:	460b      	mov	r3, r1
 80044ce:	4640      	mov	r0, r8
 80044d0:	4649      	mov	r1, r9
 80044d2:	f7fc f997 	bl	8000804 <__aeabi_ddiv>
 80044d6:	4602      	mov	r2, r0
 80044d8:	460b      	mov	r3, r1
 80044da:	4610      	mov	r0, r2
 80044dc:	4619      	mov	r1, r3
 80044de:	f04f 0200 	mov.w	r2, #0
 80044e2:	4b29      	ldr	r3, [pc, #164]	; (8004588 <_etoa+0x350>)
 80044e4:	f7fb feae 	bl	8000244 <__adddf3>
 80044e8:	4602      	mov	r2, r0
 80044ea:	460b      	mov	r3, r1
 80044ec:	4620      	mov	r0, r4
 80044ee:	4629      	mov	r1, r5
 80044f0:	f7fc f85e 	bl	80005b0 <__aeabi_dmul>
 80044f4:	4602      	mov	r2, r0
 80044f6:	460b      	mov	r3, r1
 80044f8:	e9c7 2308 	strd	r2, r3, [r7, #32]
  // correct for rounding errors
  if (value < conv.F) {
 80044fc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004500:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004504:	f7fc fac6 	bl	8000a94 <__aeabi_dcmplt>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00d      	beq.n	800452a <_etoa+0x2f2>
    expval--;
 800450e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004510:	3b01      	subs	r3, #1
 8004512:	657b      	str	r3, [r7, #84]	; 0x54
    conv.F /= 10;
 8004514:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004518:	f04f 0200 	mov.w	r2, #0
 800451c:	4b18      	ldr	r3, [pc, #96]	; (8004580 <_etoa+0x348>)
 800451e:	f7fc f971 	bl	8000804 <__aeabi_ddiv>
 8004522:	4602      	mov	r2, r0
 8004524:	460b      	mov	r3, r1
 8004526:	e9c7 2308 	strd	r2, r3, [r7, #32]
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 800452a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800452c:	2b63      	cmp	r3, #99	; 0x63
 800452e:	dc2d      	bgt.n	800458c <_etoa+0x354>
 8004530:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004532:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8004536:	db29      	blt.n	800458c <_etoa+0x354>
 8004538:	2304      	movs	r3, #4
 800453a:	e028      	b.n	800458e <_etoa+0x356>
 800453c:	f3af 8000 	nop.w
 8004540:	509f79fb 	.word	0x509f79fb
 8004544:	3fd34413 	.word	0x3fd34413
 8004548:	8b60c8b3 	.word	0x8b60c8b3
 800454c:	3fc68a28 	.word	0x3fc68a28
 8004550:	636f4361 	.word	0x636f4361
 8004554:	3fd287a7 	.word	0x3fd287a7
 8004558:	0979a371 	.word	0x0979a371
 800455c:	400a934f 	.word	0x400a934f
 8004560:	bbb55516 	.word	0xbbb55516
 8004564:	40026bb1 	.word	0x40026bb1
 8004568:	fefa39ef 	.word	0xfefa39ef
 800456c:	3fe62e42 	.word	0x3fe62e42
 8004570:	7fefffff 	.word	0x7fefffff
 8004574:	3ff80000 	.word	0x3ff80000
 8004578:	3fe00000 	.word	0x3fe00000
 800457c:	402c0000 	.word	0x402c0000
 8004580:	40240000 	.word	0x40240000
 8004584:	40180000 	.word	0x40180000
 8004588:	3ff00000 	.word	0x3ff00000
 800458c:	2305      	movs	r3, #5
 800458e:	653b      	str	r3, [r7, #80]	; 0x50

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 8004590:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004594:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004598:	2b00      	cmp	r3, #0
 800459a:	d03d      	beq.n	8004618 <_etoa+0x3e0>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 800459c:	a36a      	add	r3, pc, #424	; (adr r3, 8004748 <_etoa+0x510>)
 800459e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80045a6:	f7fc fa89 	bl	8000abc <__aeabi_dcmpge>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d024      	beq.n	80045fa <_etoa+0x3c2>
 80045b0:	a367      	add	r3, pc, #412	; (adr r3, 8004750 <_etoa+0x518>)
 80045b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80045ba:	f7fc fa6b 	bl	8000a94 <__aeabi_dcmplt>
 80045be:	4603      	mov	r3, r0
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d01a      	beq.n	80045fa <_etoa+0x3c2>
      if ((int)prec > expval) {
 80045c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80045c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80045ca:	429a      	cmp	r2, r3
 80045cc:	da07      	bge.n	80045de <_etoa+0x3a6>
        prec = (unsigned)((int)prec - expval - 1);
 80045ce:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80045d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	3b01      	subs	r3, #1
 80045d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80045dc:	e002      	b.n	80045e4 <_etoa+0x3ac>
      }
      else {
        prec = 0;
 80045de:	2300      	movs	r3, #0
 80045e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 80045e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80045e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80045ec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      // no characters in exponent
      minwidth = 0U;
 80045f0:	2300      	movs	r3, #0
 80045f2:	653b      	str	r3, [r7, #80]	; 0x50
      expval   = 0;
 80045f4:	2300      	movs	r3, #0
 80045f6:	657b      	str	r3, [r7, #84]	; 0x54
 80045f8:	e00e      	b.n	8004618 <_etoa+0x3e0>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 80045fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d00a      	beq.n	8004618 <_etoa+0x3e0>
 8004602:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004606:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800460a:	2b00      	cmp	r3, #0
 800460c:	d004      	beq.n	8004618 <_etoa+0x3e0>
        --prec;
 800460e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004612:	3b01      	subs	r3, #1
 8004614:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 8004618:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800461c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (width > minwidth) {
 800461e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004622:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004624:	429a      	cmp	r2, r3
 8004626:	d904      	bls.n	8004632 <_etoa+0x3fa>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 8004628:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800462a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004630:	e001      	b.n	8004636 <_etoa+0x3fe>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 8004632:	2300      	movs	r3, #0
 8004634:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 8004636:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800463a:	f003 0302 	and.w	r3, r3, #2
 800463e:	2b00      	cmp	r3, #0
 8004640:	d004      	beq.n	800464c <_etoa+0x414>
 8004642:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004644:	2b00      	cmp	r3, #0
 8004646:	d001      	beq.n	800464c <_etoa+0x414>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 8004648:	2300      	movs	r3, #0
 800464a:	64fb      	str	r3, [r7, #76]	; 0x4c
  }

  // rescale the float value
  if (expval) {
 800464c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800464e:	2b00      	cmp	r3, #0
 8004650:	d009      	beq.n	8004666 <_etoa+0x42e>
    value /= conv.F;
 8004652:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004656:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800465a:	f7fc f8d3 	bl	8000804 <__aeabi_ddiv>
 800465e:	4602      	mov	r2, r0
 8004660:	460b      	mov	r3, r1
 8004662:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
  }

  // output the floating part
  const size_t start_idx = idx;
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	62fb      	str	r3, [r7, #44]	; 0x2c
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 800466a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800466e:	2b00      	cmp	r3, #0
 8004670:	d008      	beq.n	8004684 <_etoa+0x44c>
 8004672:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004676:	60bb      	str	r3, [r7, #8]
 8004678:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800467c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004680:	60fb      	str	r3, [r7, #12]
 8004682:	e003      	b.n	800468c <_etoa+0x454>
 8004684:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 8004688:	e9c7 3402 	strd	r3, r4, [r7, #8]
 800468c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004690:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004694:	9304      	str	r3, [sp, #16]
 8004696:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004698:	9303      	str	r3, [sp, #12]
 800469a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800469e:	9302      	str	r3, [sp, #8]
 80046a0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80046a4:	e9cd 3400 	strd	r3, r4, [sp]
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	697a      	ldr	r2, [r7, #20]
 80046ac:	69b9      	ldr	r1, [r7, #24]
 80046ae:	69f8      	ldr	r0, [r7, #28]
 80046b0:	f7ff fb6a 	bl	8003d88 <_ftoa>
 80046b4:	6178      	str	r0, [r7, #20]

  // output the exponent part
  if (minwidth) {
 80046b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d03f      	beq.n	800473c <_etoa+0x504>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 80046bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80046c0:	f003 0320 	and.w	r3, r3, #32
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d001      	beq.n	80046cc <_etoa+0x494>
 80046c8:	2045      	movs	r0, #69	; 0x45
 80046ca:	e000      	b.n	80046ce <_etoa+0x496>
 80046cc:	2065      	movs	r0, #101	; 0x65
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	1c53      	adds	r3, r2, #1
 80046d2:	617b      	str	r3, [r7, #20]
 80046d4:	69fc      	ldr	r4, [r7, #28]
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	69b9      	ldr	r1, [r7, #24]
 80046da:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 80046dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046de:	2b00      	cmp	r3, #0
 80046e0:	bfb8      	it	lt
 80046e2:	425b      	neglt	r3, r3
 80046e4:	4618      	mov	r0, r3
 80046e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046e8:	0fdb      	lsrs	r3, r3, #31
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80046ee:	3a01      	subs	r2, #1
 80046f0:	2105      	movs	r1, #5
 80046f2:	9105      	str	r1, [sp, #20]
 80046f4:	9204      	str	r2, [sp, #16]
 80046f6:	2200      	movs	r2, #0
 80046f8:	9203      	str	r2, [sp, #12]
 80046fa:	220a      	movs	r2, #10
 80046fc:	9202      	str	r2, [sp, #8]
 80046fe:	9301      	str	r3, [sp, #4]
 8004700:	9000      	str	r0, [sp, #0]
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	697a      	ldr	r2, [r7, #20]
 8004706:	69b9      	ldr	r1, [r7, #24]
 8004708:	69f8      	ldr	r0, [r7, #28]
 800470a:	f7ff fa6a 	bl	8003be2 <_ntoa_long>
 800470e:	6178      	str	r0, [r7, #20]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 8004710:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004714:	f003 0302 	and.w	r3, r3, #2
 8004718:	2b00      	cmp	r3, #0
 800471a:	d00f      	beq.n	800473c <_etoa+0x504>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 800471c:	e007      	b.n	800472e <_etoa+0x4f6>
 800471e:	697a      	ldr	r2, [r7, #20]
 8004720:	1c53      	adds	r3, r2, #1
 8004722:	617b      	str	r3, [r7, #20]
 8004724:	69fc      	ldr	r4, [r7, #28]
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	69b9      	ldr	r1, [r7, #24]
 800472a:	2020      	movs	r0, #32
 800472c:	47a0      	blx	r4
 800472e:	697a      	ldr	r2, [r7, #20]
 8004730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004738:	429a      	cmp	r2, r3
 800473a:	d8f0      	bhi.n	800471e <_etoa+0x4e6>
    }
  }
  return idx;
 800473c:	697b      	ldr	r3, [r7, #20]
}
 800473e:	4618      	mov	r0, r3
 8004740:	375c      	adds	r7, #92	; 0x5c
 8004742:	46bd      	mov	sp, r7
 8004744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004748:	eb1c432d 	.word	0xeb1c432d
 800474c:	3f1a36e2 	.word	0x3f1a36e2
 8004750:	00000000 	.word	0x00000000
 8004754:	412e8480 	.word	0x412e8480

08004758 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 8004758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800475c:	b0a3      	sub	sp, #140	; 0x8c
 800475e:	af0a      	add	r7, sp, #40	; 0x28
 8004760:	6178      	str	r0, [r7, #20]
 8004762:	6139      	str	r1, [r7, #16]
 8004764:	60fa      	str	r2, [r7, #12]
 8004766:	60bb      	str	r3, [r7, #8]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 8004768:	2300      	movs	r3, #0
 800476a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!buffer) {
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	2b00      	cmp	r3, #0
 8004770:	f040 84ba 	bne.w	80050e8 <_vsnprintf+0x990>
    // use null output function
    out = _out_null;
 8004774:	4ba3      	ldr	r3, [pc, #652]	; (8004a04 <_vsnprintf+0x2ac>)
 8004776:	617b      	str	r3, [r7, #20]
  }

  while (*format)
 8004778:	f000 bcb6 	b.w	80050e8 <_vsnprintf+0x990>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	2b25      	cmp	r3, #37	; 0x25
 8004782:	d00d      	beq.n	80047a0 <_vsnprintf+0x48>
      // no
      out(*format, buffer, idx++, maxlen);
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	7818      	ldrb	r0, [r3, #0]
 8004788:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800478a:	1c53      	adds	r3, r2, #1
 800478c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800478e:	697c      	ldr	r4, [r7, #20]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6939      	ldr	r1, [r7, #16]
 8004794:	47a0      	blx	r4
      format++;
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	3301      	adds	r3, #1
 800479a:	60bb      	str	r3, [r7, #8]
      continue;
 800479c:	f000 bca4 	b.w	80050e8 <_vsnprintf+0x990>
    }
    else {
      // yes, evaluate it
      format++;
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	3301      	adds	r3, #1
 80047a4:	60bb      	str	r3, [r7, #8]
    }

    // evaluate flags
    flags = 0U;
 80047a6:	2300      	movs	r3, #0
 80047a8:	65fb      	str	r3, [r7, #92]	; 0x5c
    do {
      switch (*format) {
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	3b20      	subs	r3, #32
 80047b0:	2b10      	cmp	r3, #16
 80047b2:	d857      	bhi.n	8004864 <_vsnprintf+0x10c>
 80047b4:	a201      	add	r2, pc, #4	; (adr r2, 80047bc <_vsnprintf+0x64>)
 80047b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ba:	bf00      	nop
 80047bc:	0800483d 	.word	0x0800483d
 80047c0:	08004865 	.word	0x08004865
 80047c4:	08004865 	.word	0x08004865
 80047c8:	08004851 	.word	0x08004851
 80047cc:	08004865 	.word	0x08004865
 80047d0:	08004865 	.word	0x08004865
 80047d4:	08004865 	.word	0x08004865
 80047d8:	08004865 	.word	0x08004865
 80047dc:	08004865 	.word	0x08004865
 80047e0:	08004865 	.word	0x08004865
 80047e4:	08004865 	.word	0x08004865
 80047e8:	08004829 	.word	0x08004829
 80047ec:	08004865 	.word	0x08004865
 80047f0:	08004815 	.word	0x08004815
 80047f4:	08004865 	.word	0x08004865
 80047f8:	08004865 	.word	0x08004865
 80047fc:	08004801 	.word	0x08004801
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8004800:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004802:	f043 0301 	orr.w	r3, r3, #1
 8004806:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	3301      	adds	r3, #1
 800480c:	60bb      	str	r3, [r7, #8]
 800480e:	2301      	movs	r3, #1
 8004810:	653b      	str	r3, [r7, #80]	; 0x50
 8004812:	e02a      	b.n	800486a <_vsnprintf+0x112>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8004814:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004816:	f043 0302 	orr.w	r3, r3, #2
 800481a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	3301      	adds	r3, #1
 8004820:	60bb      	str	r3, [r7, #8]
 8004822:	2301      	movs	r3, #1
 8004824:	653b      	str	r3, [r7, #80]	; 0x50
 8004826:	e020      	b.n	800486a <_vsnprintf+0x112>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8004828:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800482a:	f043 0304 	orr.w	r3, r3, #4
 800482e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	3301      	adds	r3, #1
 8004834:	60bb      	str	r3, [r7, #8]
 8004836:	2301      	movs	r3, #1
 8004838:	653b      	str	r3, [r7, #80]	; 0x50
 800483a:	e016      	b.n	800486a <_vsnprintf+0x112>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 800483c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800483e:	f043 0308 	orr.w	r3, r3, #8
 8004842:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	3301      	adds	r3, #1
 8004848:	60bb      	str	r3, [r7, #8]
 800484a:	2301      	movs	r3, #1
 800484c:	653b      	str	r3, [r7, #80]	; 0x50
 800484e:	e00c      	b.n	800486a <_vsnprintf+0x112>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8004850:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004852:	f043 0310 	orr.w	r3, r3, #16
 8004856:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	3301      	adds	r3, #1
 800485c:	60bb      	str	r3, [r7, #8]
 800485e:	2301      	movs	r3, #1
 8004860:	653b      	str	r3, [r7, #80]	; 0x50
 8004862:	e002      	b.n	800486a <_vsnprintf+0x112>
        default :                                   n = 0U; break;
 8004864:	2300      	movs	r3, #0
 8004866:	653b      	str	r3, [r7, #80]	; 0x50
 8004868:	bf00      	nop
      }
    } while (n);
 800486a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800486c:	2b00      	cmp	r3, #0
 800486e:	d19c      	bne.n	80047aa <_vsnprintf+0x52>

    // evaluate width field
    width = 0U;
 8004870:	2300      	movs	r3, #0
 8004872:	65bb      	str	r3, [r7, #88]	; 0x58
    if (_is_digit(*format)) {
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	4618      	mov	r0, r3
 800487a:	f7ff f84c 	bl	8003916 <_is_digit>
 800487e:	4603      	mov	r3, r0
 8004880:	2b00      	cmp	r3, #0
 8004882:	d006      	beq.n	8004892 <_vsnprintf+0x13a>
      width = _atoi(&format);
 8004884:	f107 0308 	add.w	r3, r7, #8
 8004888:	4618      	mov	r0, r3
 800488a:	f7ff f85a 	bl	8003942 <_atoi>
 800488e:	65b8      	str	r0, [r7, #88]	; 0x58
 8004890:	e01a      	b.n	80048c8 <_vsnprintf+0x170>
    }
    else if (*format == '*') {
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	2b2a      	cmp	r3, #42	; 0x2a
 8004898:	d116      	bne.n	80048c8 <_vsnprintf+0x170>
      const int w = va_arg(va, int);
 800489a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800489e:	1d1a      	adds	r2, r3, #4
 80048a0:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	63bb      	str	r3, [r7, #56]	; 0x38
      if (w < 0) {
 80048a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	da07      	bge.n	80048be <_vsnprintf+0x166>
        flags |= FLAGS_LEFT;    // reverse padding
 80048ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048b0:	f043 0302 	orr.w	r3, r3, #2
 80048b4:	65fb      	str	r3, [r7, #92]	; 0x5c
        width = (unsigned int)-w;
 80048b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048b8:	425b      	negs	r3, r3
 80048ba:	65bb      	str	r3, [r7, #88]	; 0x58
 80048bc:	e001      	b.n	80048c2 <_vsnprintf+0x16a>
      }
      else {
        width = (unsigned int)w;
 80048be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048c0:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      format++;
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	3301      	adds	r3, #1
 80048c6:	60bb      	str	r3, [r7, #8]
    }

    // evaluate precision field
    precision = 0U;
 80048c8:	2300      	movs	r3, #0
 80048ca:	657b      	str	r3, [r7, #84]	; 0x54
    if (*format == '.') {
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	2b2e      	cmp	r3, #46	; 0x2e
 80048d2:	d127      	bne.n	8004924 <_vsnprintf+0x1cc>
      flags |= FLAGS_PRECISION;
 80048d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048da:	65fb      	str	r3, [r7, #92]	; 0x5c
      format++;
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	3301      	adds	r3, #1
 80048e0:	60bb      	str	r3, [r7, #8]
      if (_is_digit(*format)) {
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	781b      	ldrb	r3, [r3, #0]
 80048e6:	4618      	mov	r0, r3
 80048e8:	f7ff f815 	bl	8003916 <_is_digit>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d006      	beq.n	8004900 <_vsnprintf+0x1a8>
        precision = _atoi(&format);
 80048f2:	f107 0308 	add.w	r3, r7, #8
 80048f6:	4618      	mov	r0, r3
 80048f8:	f7ff f823 	bl	8003942 <_atoi>
 80048fc:	6578      	str	r0, [r7, #84]	; 0x54
 80048fe:	e011      	b.n	8004924 <_vsnprintf+0x1cc>
      }
      else if (*format == '*') {
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	2b2a      	cmp	r3, #42	; 0x2a
 8004906:	d10d      	bne.n	8004924 <_vsnprintf+0x1cc>
        const int prec = (int)va_arg(va, int);
 8004908:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800490c:	1d1a      	adds	r2, r3, #4
 800490e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	637b      	str	r3, [r7, #52]	; 0x34
        precision = prec > 0 ? (unsigned int)prec : 0U;
 8004916:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004918:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800491c:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	3301      	adds	r3, #1
 8004922:	60bb      	str	r3, [r7, #8]
      }
    }

    // evaluate length field
    switch (*format) {
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	3b68      	subs	r3, #104	; 0x68
 800492a:	2b12      	cmp	r3, #18
 800492c:	d866      	bhi.n	80049fc <_vsnprintf+0x2a4>
 800492e:	a201      	add	r2, pc, #4	; (adr r2, 8004934 <_vsnprintf+0x1dc>)
 8004930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004934:	080049a7 	.word	0x080049a7
 8004938:	080049fd 	.word	0x080049fd
 800493c:	080049dd 	.word	0x080049dd
 8004940:	080049fd 	.word	0x080049fd
 8004944:	08004981 	.word	0x08004981
 8004948:	080049fd 	.word	0x080049fd
 800494c:	080049fd 	.word	0x080049fd
 8004950:	080049fd 	.word	0x080049fd
 8004954:	080049fd 	.word	0x080049fd
 8004958:	080049fd 	.word	0x080049fd
 800495c:	080049fd 	.word	0x080049fd
 8004960:	080049fd 	.word	0x080049fd
 8004964:	080049cd 	.word	0x080049cd
 8004968:	080049fd 	.word	0x080049fd
 800496c:	080049fd 	.word	0x080049fd
 8004970:	080049fd 	.word	0x080049fd
 8004974:	080049fd 	.word	0x080049fd
 8004978:	080049fd 	.word	0x080049fd
 800497c:	080049ed 	.word	0x080049ed
      case 'l' :
        flags |= FLAGS_LONG;
 8004980:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004982:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004986:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	3301      	adds	r3, #1
 800498c:	60bb      	str	r3, [r7, #8]
        if (*format == 'l') {
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	2b6c      	cmp	r3, #108	; 0x6c
 8004994:	d134      	bne.n	8004a00 <_vsnprintf+0x2a8>
          flags |= FLAGS_LONG_LONG;
 8004996:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004998:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800499c:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	3301      	adds	r3, #1
 80049a2:	60bb      	str	r3, [r7, #8]
        }
        break;
 80049a4:	e02c      	b.n	8004a00 <_vsnprintf+0x2a8>
      case 'h' :
        flags |= FLAGS_SHORT;
 80049a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049ac:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	3301      	adds	r3, #1
 80049b2:	60bb      	str	r3, [r7, #8]
        if (*format == 'h') {
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	2b68      	cmp	r3, #104	; 0x68
 80049ba:	d125      	bne.n	8004a08 <_vsnprintf+0x2b0>
          flags |= FLAGS_CHAR;
 80049bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049c2:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	3301      	adds	r3, #1
 80049c8:	60bb      	str	r3, [r7, #8]
        }
        break;
 80049ca:	e01d      	b.n	8004a08 <_vsnprintf+0x2b0>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80049cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049d2:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	3301      	adds	r3, #1
 80049d8:	60bb      	str	r3, [r7, #8]
        break;
 80049da:	e016      	b.n	8004a0a <_vsnprintf+0x2b2>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80049dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049e2:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	3301      	adds	r3, #1
 80049e8:	60bb      	str	r3, [r7, #8]
        break;
 80049ea:	e00e      	b.n	8004a0a <_vsnprintf+0x2b2>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80049ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049f2:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	3301      	adds	r3, #1
 80049f8:	60bb      	str	r3, [r7, #8]
        break;
 80049fa:	e006      	b.n	8004a0a <_vsnprintf+0x2b2>
      default :
        break;
 80049fc:	bf00      	nop
 80049fe:	e004      	b.n	8004a0a <_vsnprintf+0x2b2>
        break;
 8004a00:	bf00      	nop
 8004a02:	e002      	b.n	8004a0a <_vsnprintf+0x2b2>
 8004a04:	080038c5 	.word	0x080038c5
        break;
 8004a08:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	781b      	ldrb	r3, [r3, #0]
 8004a0e:	3b25      	subs	r3, #37	; 0x25
 8004a10:	2b53      	cmp	r3, #83	; 0x53
 8004a12:	f200 835c 	bhi.w	80050ce <_vsnprintf+0x976>
 8004a16:	a201      	add	r2, pc, #4	; (adr r2, 8004a1c <_vsnprintf+0x2c4>)
 8004a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a1c:	080050b7 	.word	0x080050b7
 8004a20:	080050cf 	.word	0x080050cf
 8004a24:	080050cf 	.word	0x080050cf
 8004a28:	080050cf 	.word	0x080050cf
 8004a2c:	080050cf 	.word	0x080050cf
 8004a30:	080050cf 	.word	0x080050cf
 8004a34:	080050cf 	.word	0x080050cf
 8004a38:	080050cf 	.word	0x080050cf
 8004a3c:	080050cf 	.word	0x080050cf
 8004a40:	080050cf 	.word	0x080050cf
 8004a44:	080050cf 	.word	0x080050cf
 8004a48:	080050cf 	.word	0x080050cf
 8004a4c:	080050cf 	.word	0x080050cf
 8004a50:	080050cf 	.word	0x080050cf
 8004a54:	080050cf 	.word	0x080050cf
 8004a58:	080050cf 	.word	0x080050cf
 8004a5c:	080050cf 	.word	0x080050cf
 8004a60:	080050cf 	.word	0x080050cf
 8004a64:	080050cf 	.word	0x080050cf
 8004a68:	080050cf 	.word	0x080050cf
 8004a6c:	080050cf 	.word	0x080050cf
 8004a70:	080050cf 	.word	0x080050cf
 8004a74:	080050cf 	.word	0x080050cf
 8004a78:	080050cf 	.word	0x080050cf
 8004a7c:	080050cf 	.word	0x080050cf
 8004a80:	080050cf 	.word	0x080050cf
 8004a84:	080050cf 	.word	0x080050cf
 8004a88:	080050cf 	.word	0x080050cf
 8004a8c:	080050cf 	.word	0x080050cf
 8004a90:	080050cf 	.word	0x080050cf
 8004a94:	080050cf 	.word	0x080050cf
 8004a98:	080050cf 	.word	0x080050cf
 8004a9c:	08004e6f 	.word	0x08004e6f
 8004aa0:	08004e23 	.word	0x08004e23
 8004aa4:	08004e6f 	.word	0x08004e6f
 8004aa8:	080050cf 	.word	0x080050cf
 8004aac:	080050cf 	.word	0x080050cf
 8004ab0:	080050cf 	.word	0x080050cf
 8004ab4:	080050cf 	.word	0x080050cf
 8004ab8:	080050cf 	.word	0x080050cf
 8004abc:	080050cf 	.word	0x080050cf
 8004ac0:	080050cf 	.word	0x080050cf
 8004ac4:	080050cf 	.word	0x080050cf
 8004ac8:	080050cf 	.word	0x080050cf
 8004acc:	080050cf 	.word	0x080050cf
 8004ad0:	080050cf 	.word	0x080050cf
 8004ad4:	080050cf 	.word	0x080050cf
 8004ad8:	080050cf 	.word	0x080050cf
 8004adc:	080050cf 	.word	0x080050cf
 8004ae0:	080050cf 	.word	0x080050cf
 8004ae4:	080050cf 	.word	0x080050cf
 8004ae8:	08004b6d 	.word	0x08004b6d
 8004aec:	080050cf 	.word	0x080050cf
 8004af0:	080050cf 	.word	0x080050cf
 8004af4:	080050cf 	.word	0x080050cf
 8004af8:	080050cf 	.word	0x080050cf
 8004afc:	080050cf 	.word	0x080050cf
 8004b00:	080050cf 	.word	0x080050cf
 8004b04:	080050cf 	.word	0x080050cf
 8004b08:	080050cf 	.word	0x080050cf
 8004b0c:	080050cf 	.word	0x080050cf
 8004b10:	08004b6d 	.word	0x08004b6d
 8004b14:	08004edb 	.word	0x08004edb
 8004b18:	08004b6d 	.word	0x08004b6d
 8004b1c:	08004e6f 	.word	0x08004e6f
 8004b20:	08004e23 	.word	0x08004e23
 8004b24:	08004e6f 	.word	0x08004e6f
 8004b28:	080050cf 	.word	0x080050cf
 8004b2c:	08004b6d 	.word	0x08004b6d
 8004b30:	080050cf 	.word	0x080050cf
 8004b34:	080050cf 	.word	0x080050cf
 8004b38:	080050cf 	.word	0x080050cf
 8004b3c:	080050cf 	.word	0x080050cf
 8004b40:	080050cf 	.word	0x080050cf
 8004b44:	08004b6d 	.word	0x08004b6d
 8004b48:	0800501b 	.word	0x0800501b
 8004b4c:	080050cf 	.word	0x080050cf
 8004b50:	080050cf 	.word	0x080050cf
 8004b54:	08004f53 	.word	0x08004f53
 8004b58:	080050cf 	.word	0x080050cf
 8004b5c:	08004b6d 	.word	0x08004b6d
 8004b60:	080050cf 	.word	0x080050cf
 8004b64:	080050cf 	.word	0x080050cf
 8004b68:	08004b6d 	.word	0x08004b6d
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	781b      	ldrb	r3, [r3, #0]
 8004b70:	2b78      	cmp	r3, #120	; 0x78
 8004b72:	d003      	beq.n	8004b7c <_vsnprintf+0x424>
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	781b      	ldrb	r3, [r3, #0]
 8004b78:	2b58      	cmp	r3, #88	; 0x58
 8004b7a:	d102      	bne.n	8004b82 <_vsnprintf+0x42a>
          base = 16U;
 8004b7c:	2310      	movs	r3, #16
 8004b7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b80:	e013      	b.n	8004baa <_vsnprintf+0x452>
        }
        else if (*format == 'o') {
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	781b      	ldrb	r3, [r3, #0]
 8004b86:	2b6f      	cmp	r3, #111	; 0x6f
 8004b88:	d102      	bne.n	8004b90 <_vsnprintf+0x438>
          base =  8U;
 8004b8a:	2308      	movs	r3, #8
 8004b8c:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b8e:	e00c      	b.n	8004baa <_vsnprintf+0x452>
        }
        else if (*format == 'b') {
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	2b62      	cmp	r3, #98	; 0x62
 8004b96:	d102      	bne.n	8004b9e <_vsnprintf+0x446>
          base =  2U;
 8004b98:	2302      	movs	r3, #2
 8004b9a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b9c:	e005      	b.n	8004baa <_vsnprintf+0x452>
        }
        else {
          base = 10U;
 8004b9e:	230a      	movs	r3, #10
 8004ba0:	64bb      	str	r3, [r7, #72]	; 0x48
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8004ba2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ba4:	f023 0310 	bic.w	r3, r3, #16
 8004ba8:	65fb      	str	r3, [r7, #92]	; 0x5c
        }
        // uppercase
        if (*format == 'X') {
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	2b58      	cmp	r3, #88	; 0x58
 8004bb0:	d103      	bne.n	8004bba <_vsnprintf+0x462>
          flags |= FLAGS_UPPERCASE;
 8004bb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bb4:	f043 0320 	orr.w	r3, r3, #32
 8004bb8:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	781b      	ldrb	r3, [r3, #0]
 8004bbe:	2b69      	cmp	r3, #105	; 0x69
 8004bc0:	d007      	beq.n	8004bd2 <_vsnprintf+0x47a>
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	2b64      	cmp	r3, #100	; 0x64
 8004bc8:	d003      	beq.n	8004bd2 <_vsnprintf+0x47a>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8004bca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bcc:	f023 030c 	bic.w	r3, r3, #12
 8004bd0:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 8004bd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d003      	beq.n	8004be4 <_vsnprintf+0x48c>
          flags &= ~FLAGS_ZEROPAD;
 8004bdc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bde:	f023 0301 	bic.w	r3, r3, #1
 8004be2:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	781b      	ldrb	r3, [r3, #0]
 8004be8:	2b69      	cmp	r3, #105	; 0x69
 8004bea:	d004      	beq.n	8004bf6 <_vsnprintf+0x49e>
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	2b64      	cmp	r3, #100	; 0x64
 8004bf2:	f040 8098 	bne.w	8004d26 <_vsnprintf+0x5ce>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 8004bf6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bf8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d031      	beq.n	8004c64 <_vsnprintf+0x50c>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 8004c00:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c04:	3307      	adds	r3, #7
 8004c06:	f023 0307 	bic.w	r3, r3, #7
 8004c0a:	f103 0208 	add.w	r2, r3, #8
 8004c0e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c16:	e9c7 2306 	strd	r2, r3, [r7, #24]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004c1a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	da06      	bge.n	8004c30 <_vsnprintf+0x4d8>
 8004c22:	2100      	movs	r1, #0
 8004c24:	f1d2 0800 	rsbs	r8, r2, #0
 8004c28:	eb61 0903 	sbc.w	r9, r1, r3
 8004c2c:	4642      	mov	r2, r8
 8004c2e:	464b      	mov	r3, r9
 8004c30:	69f9      	ldr	r1, [r7, #28]
 8004c32:	0fc9      	lsrs	r1, r1, #31
 8004c34:	b2c9      	uxtb	r1, r1
 8004c36:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8004c38:	2400      	movs	r4, #0
 8004c3a:	4682      	mov	sl, r0
 8004c3c:	46a3      	mov	fp, r4
 8004c3e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004c40:	9008      	str	r0, [sp, #32]
 8004c42:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8004c44:	9007      	str	r0, [sp, #28]
 8004c46:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004c48:	9006      	str	r0, [sp, #24]
 8004c4a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8004c4e:	9102      	str	r1, [sp, #8]
 8004c50:	e9cd 2300 	strd	r2, r3, [sp]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c58:	6939      	ldr	r1, [r7, #16]
 8004c5a:	6978      	ldr	r0, [r7, #20]
 8004c5c:	f7ff f827 	bl	8003cae <_ntoa_long_long>
 8004c60:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004c62:	e0da      	b.n	8004e1a <_vsnprintf+0x6c2>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8004c64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d020      	beq.n	8004cb0 <_vsnprintf+0x558>
            const long value = va_arg(va, long);
 8004c6e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c72:	1d1a      	adds	r2, r3, #4
 8004c74:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	627b      	str	r3, [r7, #36]	; 0x24
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	bfb8      	it	lt
 8004c82:	425b      	neglt	r3, r3
 8004c84:	4619      	mov	r1, r3
 8004c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c88:	0fdb      	lsrs	r3, r3, #31
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004c8e:	9205      	str	r2, [sp, #20]
 8004c90:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004c92:	9204      	str	r2, [sp, #16]
 8004c94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004c96:	9203      	str	r2, [sp, #12]
 8004c98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c9a:	9202      	str	r2, [sp, #8]
 8004c9c:	9301      	str	r3, [sp, #4]
 8004c9e:	9100      	str	r1, [sp, #0]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ca4:	6939      	ldr	r1, [r7, #16]
 8004ca6:	6978      	ldr	r0, [r7, #20]
 8004ca8:	f7fe ff9b 	bl	8003be2 <_ntoa_long>
 8004cac:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004cae:	e0b4      	b.n	8004e1a <_vsnprintf+0x6c2>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8004cb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d007      	beq.n	8004cca <_vsnprintf+0x572>
 8004cba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004cbe:	1d1a      	adds	r2, r3, #4
 8004cc0:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	b2db      	uxtb	r3, r3
 8004cc8:	e012      	b.n	8004cf0 <_vsnprintf+0x598>
 8004cca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ccc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d007      	beq.n	8004ce4 <_vsnprintf+0x58c>
 8004cd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004cd8:	1d1a      	adds	r2, r3, #4
 8004cda:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	b21b      	sxth	r3, r3
 8004ce2:	e005      	b.n	8004cf0 <_vsnprintf+0x598>
 8004ce4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004ce8:	1d1a      	adds	r2, r3, #4
 8004cea:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	62bb      	str	r3, [r7, #40]	; 0x28
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	bfb8      	it	lt
 8004cf8:	425b      	neglt	r3, r3
 8004cfa:	4619      	mov	r1, r3
 8004cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cfe:	0fdb      	lsrs	r3, r3, #31
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d04:	9205      	str	r2, [sp, #20]
 8004d06:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004d08:	9204      	str	r2, [sp, #16]
 8004d0a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004d0c:	9203      	str	r2, [sp, #12]
 8004d0e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d10:	9202      	str	r2, [sp, #8]
 8004d12:	9301      	str	r3, [sp, #4]
 8004d14:	9100      	str	r1, [sp, #0]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d1a:	6939      	ldr	r1, [r7, #16]
 8004d1c:	6978      	ldr	r0, [r7, #20]
 8004d1e:	f7fe ff60 	bl	8003be2 <_ntoa_long>
 8004d22:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004d24:	e079      	b.n	8004e1a <_vsnprintf+0x6c2>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8004d26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d022      	beq.n	8004d76 <_vsnprintf+0x61e>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8004d30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004d34:	3307      	adds	r3, #7
 8004d36:	f023 0307 	bic.w	r3, r3, #7
 8004d3a:	f103 0208 	add.w	r2, r3, #8
 8004d3e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d46:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004d48:	2000      	movs	r0, #0
 8004d4a:	460d      	mov	r5, r1
 8004d4c:	4606      	mov	r6, r0
 8004d4e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004d50:	9108      	str	r1, [sp, #32]
 8004d52:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004d54:	9107      	str	r1, [sp, #28]
 8004d56:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004d58:	9106      	str	r1, [sp, #24]
 8004d5a:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8004d5e:	2100      	movs	r1, #0
 8004d60:	9102      	str	r1, [sp, #8]
 8004d62:	e9cd 2300 	strd	r2, r3, [sp]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d6a:	6939      	ldr	r1, [r7, #16]
 8004d6c:	6978      	ldr	r0, [r7, #20]
 8004d6e:	f7fe ff9e 	bl	8003cae <_ntoa_long_long>
 8004d72:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004d74:	e051      	b.n	8004e1a <_vsnprintf+0x6c2>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8004d76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d018      	beq.n	8004db2 <_vsnprintf+0x65a>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8004d80:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004d84:	1d1a      	adds	r2, r3, #4
 8004d86:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d8e:	9205      	str	r2, [sp, #20]
 8004d90:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004d92:	9204      	str	r2, [sp, #16]
 8004d94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004d96:	9203      	str	r2, [sp, #12]
 8004d98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d9a:	9202      	str	r2, [sp, #8]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	9201      	str	r2, [sp, #4]
 8004da0:	9300      	str	r3, [sp, #0]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004da6:	6939      	ldr	r1, [r7, #16]
 8004da8:	6978      	ldr	r0, [r7, #20]
 8004daa:	f7fe ff1a 	bl	8003be2 <_ntoa_long>
 8004dae:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004db0:	e033      	b.n	8004e1a <_vsnprintf+0x6c2>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8004db2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d007      	beq.n	8004dcc <_vsnprintf+0x674>
 8004dbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004dc0:	1d1a      	adds	r2, r3, #4
 8004dc2:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	e012      	b.n	8004df2 <_vsnprintf+0x69a>
 8004dcc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004dce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d007      	beq.n	8004de6 <_vsnprintf+0x68e>
 8004dd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004dda:	1d1a      	adds	r2, r3, #4
 8004ddc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	e005      	b.n	8004df2 <_vsnprintf+0x69a>
 8004de6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004dea:	1d1a      	adds	r2, r3, #4
 8004dec:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	62fb      	str	r3, [r7, #44]	; 0x2c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 8004df4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004df6:	9305      	str	r3, [sp, #20]
 8004df8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004dfa:	9304      	str	r3, [sp, #16]
 8004dfc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004dfe:	9303      	str	r3, [sp, #12]
 8004e00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e02:	9302      	str	r3, [sp, #8]
 8004e04:	2300      	movs	r3, #0
 8004e06:	9301      	str	r3, [sp, #4]
 8004e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e0a:	9300      	str	r3, [sp, #0]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e10:	6939      	ldr	r1, [r7, #16]
 8004e12:	6978      	ldr	r0, [r7, #20]
 8004e14:	f7fe fee5 	bl	8003be2 <_ntoa_long>
 8004e18:	64f8      	str	r0, [r7, #76]	; 0x4c
          }
        }
        format++;
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	60bb      	str	r3, [r7, #8]
        break;
 8004e20:	e162      	b.n	80050e8 <_vsnprintf+0x990>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	2b46      	cmp	r3, #70	; 0x46
 8004e28:	d103      	bne.n	8004e32 <_vsnprintf+0x6da>
 8004e2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e2c:	f043 0320 	orr.w	r3, r3, #32
 8004e30:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8004e32:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e36:	3307      	adds	r3, #7
 8004e38:	f023 0307 	bic.w	r3, r3, #7
 8004e3c:	f103 0208 	add.w	r2, r3, #8
 8004e40:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e48:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004e4a:	9104      	str	r1, [sp, #16]
 8004e4c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004e4e:	9103      	str	r1, [sp, #12]
 8004e50:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004e52:	9102      	str	r1, [sp, #8]
 8004e54:	e9cd 2300 	strd	r2, r3, [sp]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e5c:	6939      	ldr	r1, [r7, #16]
 8004e5e:	6978      	ldr	r0, [r7, #20]
 8004e60:	f7fe ff92 	bl	8003d88 <_ftoa>
 8004e64:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	3301      	adds	r3, #1
 8004e6a:	60bb      	str	r3, [r7, #8]
        break;
 8004e6c:	e13c      	b.n	80050e8 <_vsnprintf+0x990>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	2b67      	cmp	r3, #103	; 0x67
 8004e74:	d003      	beq.n	8004e7e <_vsnprintf+0x726>
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	2b47      	cmp	r3, #71	; 0x47
 8004e7c:	d103      	bne.n	8004e86 <_vsnprintf+0x72e>
 8004e7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e80:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004e84:	65fb      	str	r3, [r7, #92]	; 0x5c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	2b45      	cmp	r3, #69	; 0x45
 8004e8c:	d003      	beq.n	8004e96 <_vsnprintf+0x73e>
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	781b      	ldrb	r3, [r3, #0]
 8004e92:	2b47      	cmp	r3, #71	; 0x47
 8004e94:	d103      	bne.n	8004e9e <_vsnprintf+0x746>
 8004e96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e98:	f043 0320 	orr.w	r3, r3, #32
 8004e9c:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8004e9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004ea2:	3307      	adds	r3, #7
 8004ea4:	f023 0307 	bic.w	r3, r3, #7
 8004ea8:	f103 0208 	add.w	r2, r3, #8
 8004eac:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004eb6:	9104      	str	r1, [sp, #16]
 8004eb8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004eba:	9103      	str	r1, [sp, #12]
 8004ebc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004ebe:	9102      	str	r1, [sp, #8]
 8004ec0:	e9cd 2300 	strd	r2, r3, [sp]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ec8:	6939      	ldr	r1, [r7, #16]
 8004eca:	6978      	ldr	r0, [r7, #20]
 8004ecc:	f7ff f9b4 	bl	8004238 <_etoa>
 8004ed0:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	60bb      	str	r3, [r7, #8]
        break;
 8004ed8:	e106      	b.n	80050e8 <_vsnprintf+0x990>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 8004eda:	2301      	movs	r3, #1
 8004edc:	647b      	str	r3, [r7, #68]	; 0x44
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 8004ede:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ee0:	f003 0302 	and.w	r3, r3, #2
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d10e      	bne.n	8004f06 <_vsnprintf+0x7ae>
          while (l++ < width) {
 8004ee8:	e007      	b.n	8004efa <_vsnprintf+0x7a2>
            out(' ', buffer, idx++, maxlen);
 8004eea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004eec:	1c53      	adds	r3, r2, #1
 8004eee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ef0:	697c      	ldr	r4, [r7, #20]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6939      	ldr	r1, [r7, #16]
 8004ef6:	2020      	movs	r0, #32
 8004ef8:	47a0      	blx	r4
          while (l++ < width) {
 8004efa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004efc:	1c5a      	adds	r2, r3, #1
 8004efe:	647a      	str	r2, [r7, #68]	; 0x44
 8004f00:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d8f1      	bhi.n	8004eea <_vsnprintf+0x792>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8004f06:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f0a:	1d1a      	adds	r2, r3, #4
 8004f0c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	b2d8      	uxtb	r0, r3
 8004f14:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f16:	1c53      	adds	r3, r2, #1
 8004f18:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f1a:	697c      	ldr	r4, [r7, #20]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6939      	ldr	r1, [r7, #16]
 8004f20:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 8004f22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f24:	f003 0302 	and.w	r3, r3, #2
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d00e      	beq.n	8004f4a <_vsnprintf+0x7f2>
          while (l++ < width) {
 8004f2c:	e007      	b.n	8004f3e <_vsnprintf+0x7e6>
            out(' ', buffer, idx++, maxlen);
 8004f2e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f30:	1c53      	adds	r3, r2, #1
 8004f32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f34:	697c      	ldr	r4, [r7, #20]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6939      	ldr	r1, [r7, #16]
 8004f3a:	2020      	movs	r0, #32
 8004f3c:	47a0      	blx	r4
          while (l++ < width) {
 8004f3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f40:	1c5a      	adds	r2, r3, #1
 8004f42:	647a      	str	r2, [r7, #68]	; 0x44
 8004f44:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d8f1      	bhi.n	8004f2e <_vsnprintf+0x7d6>
          }
        }
        format++;
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	60bb      	str	r3, [r7, #8]
        break;
 8004f50:	e0ca      	b.n	80050e8 <_vsnprintf+0x990>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 8004f52:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f56:	1d1a      	adds	r2, r3, #4
 8004f58:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	643b      	str	r3, [r7, #64]	; 0x40
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8004f60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d001      	beq.n	8004f6a <_vsnprintf+0x812>
 8004f66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f68:	e001      	b.n	8004f6e <_vsnprintf+0x816>
 8004f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f6e:	4619      	mov	r1, r3
 8004f70:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004f72:	f7fe fcb4 	bl	80038de <_strnlen_s>
 8004f76:	63f8      	str	r0, [r7, #60]	; 0x3c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8004f78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d005      	beq.n	8004f8e <_vsnprintf+0x836>
          l = (l < precision ? l : precision);
 8004f82:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004f84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f86:	4293      	cmp	r3, r2
 8004f88:	bf28      	it	cs
 8004f8a:	4613      	movcs	r3, r2
 8004f8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        if (!(flags & FLAGS_LEFT)) {
 8004f8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f90:	f003 0302 	and.w	r3, r3, #2
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d11a      	bne.n	8004fce <_vsnprintf+0x876>
          while (l++ < width) {
 8004f98:	e007      	b.n	8004faa <_vsnprintf+0x852>
            out(' ', buffer, idx++, maxlen);
 8004f9a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f9c:	1c53      	adds	r3, r2, #1
 8004f9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fa0:	697c      	ldr	r4, [r7, #20]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6939      	ldr	r1, [r7, #16]
 8004fa6:	2020      	movs	r0, #32
 8004fa8:	47a0      	blx	r4
          while (l++ < width) {
 8004faa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fac:	1c5a      	adds	r2, r3, #1
 8004fae:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004fb0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d8f1      	bhi.n	8004f9a <_vsnprintf+0x842>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004fb6:	e00a      	b.n	8004fce <_vsnprintf+0x876>
          out(*(p++), buffer, idx++, maxlen);
 8004fb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004fba:	1c5a      	adds	r2, r3, #1
 8004fbc:	643a      	str	r2, [r7, #64]	; 0x40
 8004fbe:	7818      	ldrb	r0, [r3, #0]
 8004fc0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004fc2:	1c53      	adds	r3, r2, #1
 8004fc4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fc6:	697c      	ldr	r4, [r7, #20]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6939      	ldr	r1, [r7, #16]
 8004fcc:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004fce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004fd0:	781b      	ldrb	r3, [r3, #0]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d009      	beq.n	8004fea <_vsnprintf+0x892>
 8004fd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d0eb      	beq.n	8004fb8 <_vsnprintf+0x860>
 8004fe0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fe2:	1e5a      	subs	r2, r3, #1
 8004fe4:	657a      	str	r2, [r7, #84]	; 0x54
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d1e6      	bne.n	8004fb8 <_vsnprintf+0x860>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 8004fea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fec:	f003 0302 	and.w	r3, r3, #2
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d00e      	beq.n	8005012 <_vsnprintf+0x8ba>
          while (l++ < width) {
 8004ff4:	e007      	b.n	8005006 <_vsnprintf+0x8ae>
            out(' ', buffer, idx++, maxlen);
 8004ff6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ff8:	1c53      	adds	r3, r2, #1
 8004ffa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ffc:	697c      	ldr	r4, [r7, #20]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6939      	ldr	r1, [r7, #16]
 8005002:	2020      	movs	r0, #32
 8005004:	47a0      	blx	r4
          while (l++ < width) {
 8005006:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005008:	1c5a      	adds	r2, r3, #1
 800500a:	63fa      	str	r2, [r7, #60]	; 0x3c
 800500c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800500e:	429a      	cmp	r2, r3
 8005010:	d8f1      	bhi.n	8004ff6 <_vsnprintf+0x89e>
          }
        }
        format++;
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	3301      	adds	r3, #1
 8005016:	60bb      	str	r3, [r7, #8]
        break;
 8005018:	e066      	b.n	80050e8 <_vsnprintf+0x990>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 800501a:	2308      	movs	r3, #8
 800501c:	65bb      	str	r3, [r7, #88]	; 0x58
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 800501e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005020:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 8005024:	65fb      	str	r3, [r7, #92]	; 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 8005026:	2300      	movs	r3, #0
 8005028:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (is_ll) {
 800502c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005030:	2b00      	cmp	r3, #0
 8005032:	d023      	beq.n	800507c <_vsnprintf+0x924>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 8005034:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005038:	1d1a      	adds	r2, r3, #4
 800503a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	461a      	mov	r2, r3
 8005042:	2300      	movs	r3, #0
 8005044:	603a      	str	r2, [r7, #0]
 8005046:	607b      	str	r3, [r7, #4]
 8005048:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800504a:	9308      	str	r3, [sp, #32]
 800504c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800504e:	9307      	str	r3, [sp, #28]
 8005050:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005052:	9306      	str	r3, [sp, #24]
 8005054:	f04f 0210 	mov.w	r2, #16
 8005058:	f04f 0300 	mov.w	r3, #0
 800505c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005060:	2300      	movs	r3, #0
 8005062:	9302      	str	r3, [sp, #8]
 8005064:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005068:	e9cd 3400 	strd	r3, r4, [sp]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005070:	6939      	ldr	r1, [r7, #16]
 8005072:	6978      	ldr	r0, [r7, #20]
 8005074:	f7fe fe1b 	bl	8003cae <_ntoa_long_long>
 8005078:	64f8      	str	r0, [r7, #76]	; 0x4c
 800507a:	e018      	b.n	80050ae <_vsnprintf+0x956>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 800507c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005080:	1d1a      	adds	r2, r3, #4
 8005082:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	461a      	mov	r2, r3
 800508a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800508c:	9305      	str	r3, [sp, #20]
 800508e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005090:	9304      	str	r3, [sp, #16]
 8005092:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005094:	9303      	str	r3, [sp, #12]
 8005096:	2310      	movs	r3, #16
 8005098:	9302      	str	r3, [sp, #8]
 800509a:	2300      	movs	r3, #0
 800509c:	9301      	str	r3, [sp, #4]
 800509e:	9200      	str	r2, [sp, #0]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80050a4:	6939      	ldr	r1, [r7, #16]
 80050a6:	6978      	ldr	r0, [r7, #20]
 80050a8:	f7fe fd9b 	bl	8003be2 <_ntoa_long>
 80050ac:	64f8      	str	r0, [r7, #76]	; 0x4c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	3301      	adds	r3, #1
 80050b2:	60bb      	str	r3, [r7, #8]
        break;
 80050b4:	e018      	b.n	80050e8 <_vsnprintf+0x990>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 80050b6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80050b8:	1c53      	adds	r3, r2, #1
 80050ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050bc:	697c      	ldr	r4, [r7, #20]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	6939      	ldr	r1, [r7, #16]
 80050c2:	2025      	movs	r0, #37	; 0x25
 80050c4:	47a0      	blx	r4
        format++;
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	3301      	adds	r3, #1
 80050ca:	60bb      	str	r3, [r7, #8]
        break;
 80050cc:	e00c      	b.n	80050e8 <_vsnprintf+0x990>

      default :
        out(*format, buffer, idx++, maxlen);
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	7818      	ldrb	r0, [r3, #0]
 80050d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80050d4:	1c53      	adds	r3, r2, #1
 80050d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050d8:	697c      	ldr	r4, [r7, #20]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6939      	ldr	r1, [r7, #16]
 80050de:	47a0      	blx	r4
        format++;
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	3301      	adds	r3, #1
 80050e4:	60bb      	str	r3, [r7, #8]
        break;
 80050e6:	bf00      	nop
  while (*format)
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	f47f ab45 	bne.w	800477c <_vsnprintf+0x24>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 80050f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d302      	bcc.n	8005100 <_vsnprintf+0x9a8>
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	1e5a      	subs	r2, r3, #1
 80050fe:	e000      	b.n	8005102 <_vsnprintf+0x9aa>
 8005100:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005102:	697c      	ldr	r4, [r7, #20]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6939      	ldr	r1, [r7, #16]
 8005108:	2000      	movs	r0, #0
 800510a:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 800510c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 800510e:	4618      	mov	r0, r3
 8005110:	3764      	adds	r7, #100	; 0x64
 8005112:	46bd      	mov	sp, r7
 8005114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005118 <sprintf_>:
  return ret;
}


int sprintf_(char* buffer, const char* format, ...)
{
 8005118:	b40e      	push	{r1, r2, r3}
 800511a:	b580      	push	{r7, lr}
 800511c:	b087      	sub	sp, #28
 800511e:	af02      	add	r7, sp, #8
 8005120:	6078      	str	r0, [r7, #4]
  va_list va;
  va_start(va, format);
 8005122:	f107 0320 	add.w	r3, r7, #32
 8005126:	60bb      	str	r3, [r7, #8]
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	9300      	str	r3, [sp, #0]
 800512c:	69fb      	ldr	r3, [r7, #28]
 800512e:	f04f 32ff 	mov.w	r2, #4294967295
 8005132:	6879      	ldr	r1, [r7, #4]
 8005134:	4805      	ldr	r0, [pc, #20]	; (800514c <sprintf_+0x34>)
 8005136:	f7ff fb0f 	bl	8004758 <_vsnprintf>
 800513a:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 800513c:	68fb      	ldr	r3, [r7, #12]
}
 800513e:	4618      	mov	r0, r3
 8005140:	3714      	adds	r7, #20
 8005142:	46bd      	mov	sp, r7
 8005144:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005148:	b003      	add	sp, #12
 800514a:	4770      	bx	lr
 800514c:	08003899 	.word	0x08003899

08005150 <store_char>:
  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
}

void store_char(unsigned char c, ring_buffer *buffer)
{
 8005150:	b480      	push	{r7}
 8005152:	b085      	sub	sp, #20
 8005154:	af00      	add	r7, sp, #0
 8005156:	4603      	mov	r3, r0
 8005158:	6039      	str	r1, [r7, #0]
 800515a:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8005162:	3301      	adds	r3, #1
 8005164:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005168:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	429a      	cmp	r2, r3
 8005174:	d009      	beq.n	800518a <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800517c:	683a      	ldr	r2, [r7, #0]
 800517e:	79f9      	ldrb	r1, [r7, #7]
 8005180:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 8005182:	68fa      	ldr	r2, [r7, #12]
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  }
}
 800518a:	bf00      	nop
 800518c:	3714      	adds	r7, #20
 800518e:	46bd      	mov	sp, r7
 8005190:	bc80      	pop	{r7}
 8005192:	4770      	bx	lr

08005194 <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b086      	sub	sp, #24
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	f003 0320 	and.w	r3, r3, #32
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d017      	beq.n	80051e6 <Uart_isr+0x52>
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	f003 0320 	and.w	r3, r3, #32
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d012      	beq.n	80051e6 <Uart_isr+0x52>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 80051ce:	4b20      	ldr	r3, [pc, #128]	; (8005250 <Uart_isr+0xbc>)
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	7bfb      	ldrb	r3, [r7, #15]
 80051d4:	4611      	mov	r1, r2
 80051d6:	4618      	mov	r0, r3
 80051d8:	f7ff ffba 	bl	8005150 <store_char>

        extern UART_HandleTypeDef DebugUartHandle;
        WRITE_REG ( DebugUartHandle.Instance->DR,c);
 80051dc:	4b1d      	ldr	r3, [pc, #116]	; (8005254 <Uart_isr+0xc0>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	7bfa      	ldrb	r2, [r7, #15]
 80051e2:	605a      	str	r2, [r3, #4]
        return;
 80051e4:	e031      	b.n	800524a <Uart_isr+0xb6>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d02c      	beq.n	800524a <Uart_isr+0xb6>
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d027      	beq.n	800524a <Uart_isr+0xb6>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 80051fa:	4b17      	ldr	r3, [pc, #92]	; (8005258 <Uart_isr+0xc4>)
 80051fc:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8005200:	4b15      	ldr	r3, [pc, #84]	; (8005258 <Uart_isr+0xc4>)
 8005202:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005206:	429a      	cmp	r2, r3
 8005208:	d108      	bne.n	800521c <Uart_isr+0x88>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	68da      	ldr	r2, [r3, #12]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005218:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 800521a:	e015      	b.n	8005248 <Uart_isr+0xb4>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 800521c:	4b0e      	ldr	r3, [pc, #56]	; (8005258 <Uart_isr+0xc4>)
 800521e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005222:	4a0d      	ldr	r2, [pc, #52]	; (8005258 <Uart_isr+0xc4>)
 8005224:	5cd3      	ldrb	r3, [r2, r3]
 8005226:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 8005228:	4b0b      	ldr	r3, [pc, #44]	; (8005258 <Uart_isr+0xc4>)
 800522a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800522e:	3301      	adds	r3, #1
 8005230:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005234:	4a08      	ldr	r2, [pc, #32]	; (8005258 <Uart_isr+0xc4>)
 8005236:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
    	      huart->Instance->SR;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	7bba      	ldrb	r2, [r7, #14]
 8005246:	605a      	str	r2, [r3, #4]
    	return;
 8005248:	bf00      	nop
    }
}
 800524a:	3718      	adds	r7, #24
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}
 8005250:	20000a08 	.word	0x20000a08
 8005254:	20000220 	.word	0x20000220
 8005258:	20000600 	.word	0x20000600

0800525c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005262:	4b15      	ldr	r3, [pc, #84]	; (80052b8 <HAL_MspInit+0x5c>)
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	4a14      	ldr	r2, [pc, #80]	; (80052b8 <HAL_MspInit+0x5c>)
 8005268:	f043 0301 	orr.w	r3, r3, #1
 800526c:	6193      	str	r3, [r2, #24]
 800526e:	4b12      	ldr	r3, [pc, #72]	; (80052b8 <HAL_MspInit+0x5c>)
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	f003 0301 	and.w	r3, r3, #1
 8005276:	60bb      	str	r3, [r7, #8]
 8005278:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800527a:	4b0f      	ldr	r3, [pc, #60]	; (80052b8 <HAL_MspInit+0x5c>)
 800527c:	69db      	ldr	r3, [r3, #28]
 800527e:	4a0e      	ldr	r2, [pc, #56]	; (80052b8 <HAL_MspInit+0x5c>)
 8005280:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005284:	61d3      	str	r3, [r2, #28]
 8005286:	4b0c      	ldr	r3, [pc, #48]	; (80052b8 <HAL_MspInit+0x5c>)
 8005288:	69db      	ldr	r3, [r3, #28]
 800528a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800528e:	607b      	str	r3, [r7, #4]
 8005290:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005292:	4b0a      	ldr	r3, [pc, #40]	; (80052bc <HAL_MspInit+0x60>)
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	60fb      	str	r3, [r7, #12]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800529e:	60fb      	str	r3, [r7, #12]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80052a6:	60fb      	str	r3, [r7, #12]
 80052a8:	4a04      	ldr	r2, [pc, #16]	; (80052bc <HAL_MspInit+0x60>)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80052ae:	bf00      	nop
 80052b0:	3714      	adds	r7, #20
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bc80      	pop	{r7}
 80052b6:	4770      	bx	lr
 80052b8:	40021000 	.word	0x40021000
 80052bc:	40010000 	.word	0x40010000

080052c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80052c0:	b480      	push	{r7}
 80052c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80052c4:	bf00      	nop
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bc80      	pop	{r7}
 80052ca:	4770      	bx	lr

080052cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80052cc:	b480      	push	{r7}
 80052ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80052d0:	e7fe      	b.n	80052d0 <HardFault_Handler+0x4>

080052d2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80052d2:	b480      	push	{r7}
 80052d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80052d6:	e7fe      	b.n	80052d6 <MemManage_Handler+0x4>

080052d8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80052d8:	b480      	push	{r7}
 80052da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80052dc:	e7fe      	b.n	80052dc <BusFault_Handler+0x4>

080052de <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80052de:	b480      	push	{r7}
 80052e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80052e2:	e7fe      	b.n	80052e2 <UsageFault_Handler+0x4>

080052e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80052e4:	b480      	push	{r7}
 80052e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80052e8:	bf00      	nop
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bc80      	pop	{r7}
 80052ee:	4770      	bx	lr

080052f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80052f0:	b480      	push	{r7}
 80052f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80052f4:	bf00      	nop
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bc80      	pop	{r7}
 80052fa:	4770      	bx	lr

080052fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80052fc:	b480      	push	{r7}
 80052fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005300:	bf00      	nop
 8005302:	46bd      	mov	sp, r7
 8005304:	bc80      	pop	{r7}
 8005306:	4770      	bx	lr

08005308 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  extern uint16_t timeout_rb;
  if(timeout_rb >0)  timeout_rb--;
 800530c:	4b06      	ldr	r3, [pc, #24]	; (8005328 <SysTick_Handler+0x20>)
 800530e:	881b      	ldrh	r3, [r3, #0]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d005      	beq.n	8005320 <SysTick_Handler+0x18>
 8005314:	4b04      	ldr	r3, [pc, #16]	; (8005328 <SysTick_Handler+0x20>)
 8005316:	881b      	ldrh	r3, [r3, #0]
 8005318:	3b01      	subs	r3, #1
 800531a:	b29a      	uxth	r2, r3
 800531c:	4b02      	ldr	r3, [pc, #8]	; (8005328 <SysTick_Handler+0x20>)
 800531e:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005320:	f001 fb08 	bl	8006934 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005324:	bf00      	nop
 8005326:	bd80      	pop	{r7, pc}
 8005328:	200005fc 	.word	0x200005fc

0800532c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_0) != RESET)
 8005330:	4b08      	ldr	r3, [pc, #32]	; (8005354 <EXTI0_IRQHandler+0x28>)
 8005332:	695b      	ldr	r3, [r3, #20]
 8005334:	f003 0301 	and.w	r3, r3, #1
 8005338:	2b00      	cmp	r3, #0
 800533a:	d005      	beq.n	8005348 <EXTI0_IRQHandler+0x1c>
	{
		extern uint32_t exertimer;
		// exertimer = RTC_raw() + 3;
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
 800533c:	4b05      	ldr	r3, [pc, #20]	; (8005354 <EXTI0_IRQHandler+0x28>)
 800533e:	2201      	movs	r2, #1
 8005340:	615a      	str	r2, [r3, #20]
	HAL_GPIO_EXTI_Callback(GPIO_PIN_0);
 8005342:	2001      	movs	r0, #1
 8005344:	f002 fc84 	bl	8007c50 <HAL_GPIO_EXTI_Callback>
	}
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8005348:	2001      	movs	r0, #1
 800534a:	f002 fc69 	bl	8007c20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800534e:	bf00      	nop
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	40010400 	.word	0x40010400

08005358 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_4) != RESET)
 800535c:	4b09      	ldr	r3, [pc, #36]	; (8005384 <EXTI4_IRQHandler+0x2c>)
 800535e:	695b      	ldr	r3, [r3, #20]
 8005360:	f003 0310 	and.w	r3, r3, #16
 8005364:	2b00      	cmp	r3, #0
 8005366:	d008      	beq.n	800537a <EXTI4_IRQHandler+0x22>
  {
		  ucXPT2046_TouchFlag = 1;
 8005368:	4b07      	ldr	r3, [pc, #28]	; (8005388 <EXTI4_IRQHandler+0x30>)
 800536a:	2201      	movs	r2, #1
 800536c:	701a      	strb	r2, [r3, #0]
		
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
 800536e:	4b05      	ldr	r3, [pc, #20]	; (8005384 <EXTI4_IRQHandler+0x2c>)
 8005370:	2210      	movs	r2, #16
 8005372:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_PIN_4);
 8005374:	2010      	movs	r0, #16
 8005376:	f002 fc6b 	bl	8007c50 <HAL_GPIO_EXTI_Callback>
  }
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800537a:	2010      	movs	r0, #16
 800537c:	f002 fc50 	bl	8007c20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8005380:	bf00      	nop
 8005382:	bd80      	pop	{r7, pc}
 8005384:	40010400 	.word	0x40010400
 8005388:	20000d20 	.word	0x20000d20

0800538c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  HAL_TIM_PWM_Stop_DMA(&htim4, TIM_CHANNEL_1);
 8005390:	2100      	movs	r1, #0
 8005392:	4809      	ldr	r0, [pc, #36]	; (80053b8 <DMA1_Channel1_IRQHandler+0x2c>)
 8005394:	f003 fbd6 	bl	8008b44 <HAL_TIM_PWM_Stop_DMA>
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8005398:	4b07      	ldr	r3, [pc, #28]	; (80053b8 <DMA1_Channel1_IRQHandler+0x2c>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	2200      	movs	r2, #0
 800539e:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80053a0:	2100      	movs	r1, #0
 80053a2:	4805      	ldr	r0, [pc, #20]	; (80053b8 <DMA1_Channel1_IRQHandler+0x2c>)
 80053a4:	f003 fa60 	bl	8008868 <HAL_TIM_PWM_Start>
  yStepCompleted = 1;
 80053a8:	4b04      	ldr	r3, [pc, #16]	; (80053bc <DMA1_Channel1_IRQHandler+0x30>)
 80053aa:	2201      	movs	r2, #1
 80053ac:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch1);
 80053ae:	4804      	ldr	r0, [pc, #16]	; (80053c0 <DMA1_Channel1_IRQHandler+0x34>)
 80053b0:	f002 f804 	bl	80073bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80053b4:	bf00      	nop
 80053b6:	bd80      	pop	{r7, pc}
 80053b8:	20000ad0 	.word	0x20000ad0
 80053bc:	200001ed 	.word	0x200001ed
 80053c0:	20000bd4 	.word	0x20000bd4

080053c4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
  HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_1);
 80053c8:	2100      	movs	r1, #0
 80053ca:	4809      	ldr	r0, [pc, #36]	; (80053f0 <DMA1_Channel6_IRQHandler+0x2c>)
 80053cc:	f003 fbba 	bl	8008b44 <HAL_TIM_PWM_Stop_DMA>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80053d0:	4b07      	ldr	r3, [pc, #28]	; (80053f0 <DMA1_Channel6_IRQHandler+0x2c>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	2200      	movs	r2, #0
 80053d6:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80053d8:	2100      	movs	r1, #0
 80053da:	4805      	ldr	r0, [pc, #20]	; (80053f0 <DMA1_Channel6_IRQHandler+0x2c>)
 80053dc:	f003 fa44 	bl	8008868 <HAL_TIM_PWM_Start>
  xStepCompleted = 1;
 80053e0:	4b04      	ldr	r3, [pc, #16]	; (80053f4 <DMA1_Channel6_IRQHandler+0x30>)
 80053e2:	2201      	movs	r2, #1
 80053e4:	701a      	strb	r2, [r3, #0]

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 80053e6:	4804      	ldr	r0, [pc, #16]	; (80053f8 <DMA1_Channel6_IRQHandler+0x34>)
 80053e8:	f001 ffe8 	bl	80073bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80053ec:	bf00      	nop
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	20000a90 	.word	0x20000a90
 80053f4:	200001ec 	.word	0x200001ec
 80053f8:	20000b90 	.word	0x20000b90

080053fc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	extern uint8_t timer_left, start_counting;
	--timer_left;
 8005400:	4b0d      	ldr	r3, [pc, #52]	; (8005438 <TIM3_IRQHandler+0x3c>)
 8005402:	781b      	ldrb	r3, [r3, #0]
 8005404:	3b01      	subs	r3, #1
 8005406:	b2da      	uxtb	r2, r3
 8005408:	4b0b      	ldr	r3, [pc, #44]	; (8005438 <TIM3_IRQHandler+0x3c>)
 800540a:	701a      	strb	r2, [r3, #0]
	if(timer_left==0 && start_counting==1){
 800540c:	4b0a      	ldr	r3, [pc, #40]	; (8005438 <TIM3_IRQHandler+0x3c>)
 800540e:	781b      	ldrb	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d10c      	bne.n	800542e <TIM3_IRQHandler+0x32>
 8005414:	4b09      	ldr	r3, [pc, #36]	; (800543c <TIM3_IRQHandler+0x40>)
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	2b01      	cmp	r3, #1
 800541a:	d108      	bne.n	800542e <TIM3_IRQHandler+0x32>
		/*Timer Ends, Handle the water drinking progress*/
		/* End of Line */
		HAL_TIM_Base_Stop(&htim3);
 800541c:	4808      	ldr	r0, [pc, #32]	; (8005440 <TIM3_IRQHandler+0x44>)
 800541e:	f003 f980 	bl	8008722 <HAL_TIM_Base_Stop>
		HAL_TIM_Base_Stop_IT(&htim3);
 8005422:	4807      	ldr	r0, [pc, #28]	; (8005440 <TIM3_IRQHandler+0x44>)
 8005424:	f003 f9c1 	bl	80087aa <HAL_TIM_Base_Stop_IT>
		start_counting = 0;
 8005428:	4b04      	ldr	r3, [pc, #16]	; (800543c <TIM3_IRQHandler+0x40>)
 800542a:	2200      	movs	r2, #0
 800542c:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800542e:	4804      	ldr	r0, [pc, #16]	; (8005440 <TIM3_IRQHandler+0x44>)
 8005430:	f003 fc26 	bl	8008c80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005434:	bf00      	nop
 8005436:	bd80      	pop	{r7, pc}
 8005438:	20000c5c 	.word	0x20000c5c
 800543c:	20000c5d 	.word	0x20000c5d
 8005440:	20000a90 	.word	0x20000a90

08005444 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b082      	sub	sp, #8
 8005448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
    uint8_t ch = 1;
 800544a:	2301      	movs	r3, #1
 800544c:	71fb      	strb	r3, [r7, #7]
    if (__HAL_UART_GET_FLAG( &DebugUartHandle, UART_FLAG_RXNE ) != RESET)
 800544e:	4b0b      	ldr	r3, [pc, #44]	; (800547c <USART1_IRQHandler+0x38>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 0320 	and.w	r3, r3, #32
 8005458:	2b20      	cmp	r3, #32
 800545a:	d107      	bne.n	800546c <USART1_IRQHandler+0x28>
    {
        ch=( uint16_t)READ_REG(DebugUartHandle.Instance->DR);
 800545c:	4b07      	ldr	r3, [pc, #28]	; (800547c <USART1_IRQHandler+0x38>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	71fb      	strb	r3, [r7, #7]

        WRITE_REG ( WifiUartHandle.Instance->DR,ch);
 8005464:	4b06      	ldr	r3, [pc, #24]	; (8005480 <USART1_IRQHandler+0x3c>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	79fa      	ldrb	r2, [r7, #7]
 800546a:	605a      	str	r2, [r3, #4]
    }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800546c:	4805      	ldr	r0, [pc, #20]	; (8005484 <USART1_IRQHandler+0x40>)
 800546e:	f004 fb45 	bl	8009afc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005472:	bf00      	nop
 8005474:	3708      	adds	r7, #8
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
 800547a:	bf00      	nop
 800547c:	20000220 	.word	0x20000220
 8005480:	20000260 	.word	0x20000260
 8005484:	20000c60 	.word	0x20000c60

08005488 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	extern void Uart_isr (UART_HandleTypeDef *huart);
	Uart_isr (&huart3);
 800548c:	4802      	ldr	r0, [pc, #8]	; (8005498 <USART3_IRQHandler+0x10>)
 800548e:	f7ff fe81 	bl	8005194 <Uart_isr>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
  /* USER CODE BEGIN USART3_IRQn 1 */
	}
  /* USER CODE END USART3_IRQn 1 */
}
 8005492:	bf00      	nop
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	20000ce0 	.word	0x20000ce0

0800549c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET)
 80054a0:	4b09      	ldr	r3, [pc, #36]	; (80054c8 <EXTI15_10_IRQHandler+0x2c>)
 80054a2:	695b      	ldr	r3, [r3, #20]
 80054a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d007      	beq.n	80054bc <EXTI15_10_IRQHandler+0x20>
	{
		// extern void debug_alarm_set();
		// debug_alarm_set();
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 80054ac:	4b06      	ldr	r3, [pc, #24]	; (80054c8 <EXTI15_10_IRQHandler+0x2c>)
 80054ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80054b2:	615a      	str	r2, [r3, #20]
	HAL_GPIO_EXTI_Callback(GPIO_PIN_13);
 80054b4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80054b8:	f002 fbca 	bl	8007c50 <HAL_GPIO_EXTI_Callback>
	}
	/* USER
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80054bc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80054c0:	f002 fbae 	bl	8007c20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80054c4:	bf00      	nop
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	40010400 	.word	0x40010400

080054cc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	extern uint8_t DHT11_SCHEDULE_FLAG;
	DHT11_SCHEDULE_FLAG = 1;
 80054d0:	4b03      	ldr	r3, [pc, #12]	; (80054e0 <TIM5_IRQHandler+0x14>)
 80054d2:	2201      	movs	r2, #1
 80054d4:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80054d6:	4803      	ldr	r0, [pc, #12]	; (80054e4 <TIM5_IRQHandler+0x18>)
 80054d8:	f003 fbd2 	bl	8008c80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80054dc:	bf00      	nop
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	20000008 	.word	0x20000008
 80054e4:	20000b10 	.word	0x20000b10

080054e8 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */
  HAL_TIM_PWM_Stop_DMA(&htim8, TIM_CHANNEL_1);
 80054ec:	2100      	movs	r1, #0
 80054ee:	4809      	ldr	r0, [pc, #36]	; (8005514 <DMA2_Channel3_IRQHandler+0x2c>)
 80054f0:	f003 fb28 	bl	8008b44 <HAL_TIM_PWM_Stop_DMA>
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);
 80054f4:	4b07      	ldr	r3, [pc, #28]	; (8005514 <DMA2_Channel3_IRQHandler+0x2c>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2200      	movs	r2, #0
 80054fa:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80054fc:	2100      	movs	r1, #0
 80054fe:	4805      	ldr	r0, [pc, #20]	; (8005514 <DMA2_Channel3_IRQHandler+0x2c>)
 8005500:	f003 f9b2 	bl	8008868 <HAL_TIM_PWM_Start>
  zStepCompleted = 1;
 8005504:	4b04      	ldr	r3, [pc, #16]	; (8005518 <DMA2_Channel3_IRQHandler+0x30>)
 8005506:	2201      	movs	r2, #1
 8005508:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch1);
 800550a:	4804      	ldr	r0, [pc, #16]	; (800551c <DMA2_Channel3_IRQHandler+0x34>)
 800550c:	f001 ff56 	bl	80073bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8005510:	bf00      	nop
 8005512:	bd80      	pop	{r7, pc}
 8005514:	20000b50 	.word	0x20000b50
 8005518:	200001ee 	.word	0x200001ee
 800551c:	20000c18 	.word	0x20000c18

08005520 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005520:	b480      	push	{r7}
 8005522:	af00      	add	r7, sp, #0
	return 1;
 8005524:	2301      	movs	r3, #1
}
 8005526:	4618      	mov	r0, r3
 8005528:	46bd      	mov	sp, r7
 800552a:	bc80      	pop	{r7}
 800552c:	4770      	bx	lr

0800552e <_kill>:

int _kill(int pid, int sig)
{
 800552e:	b580      	push	{r7, lr}
 8005530:	b082      	sub	sp, #8
 8005532:	af00      	add	r7, sp, #0
 8005534:	6078      	str	r0, [r7, #4]
 8005536:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005538:	f004 ffa0 	bl	800a47c <__errno>
 800553c:	4603      	mov	r3, r0
 800553e:	2216      	movs	r2, #22
 8005540:	601a      	str	r2, [r3, #0]
	return -1;
 8005542:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005546:	4618      	mov	r0, r3
 8005548:	3708      	adds	r7, #8
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}

0800554e <_exit>:

void _exit (int status)
{
 800554e:	b580      	push	{r7, lr}
 8005550:	b082      	sub	sp, #8
 8005552:	af00      	add	r7, sp, #0
 8005554:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005556:	f04f 31ff 	mov.w	r1, #4294967295
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f7ff ffe7 	bl	800552e <_kill>
	while (1) {}		/* Make sure we hang here */
 8005560:	e7fe      	b.n	8005560 <_exit+0x12>
	...

08005564 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b086      	sub	sp, #24
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800556c:	4a14      	ldr	r2, [pc, #80]	; (80055c0 <_sbrk+0x5c>)
 800556e:	4b15      	ldr	r3, [pc, #84]	; (80055c4 <_sbrk+0x60>)
 8005570:	1ad3      	subs	r3, r2, r3
 8005572:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005578:	4b13      	ldr	r3, [pc, #76]	; (80055c8 <_sbrk+0x64>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d102      	bne.n	8005586 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005580:	4b11      	ldr	r3, [pc, #68]	; (80055c8 <_sbrk+0x64>)
 8005582:	4a12      	ldr	r2, [pc, #72]	; (80055cc <_sbrk+0x68>)
 8005584:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005586:	4b10      	ldr	r3, [pc, #64]	; (80055c8 <_sbrk+0x64>)
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4413      	add	r3, r2
 800558e:	693a      	ldr	r2, [r7, #16]
 8005590:	429a      	cmp	r2, r3
 8005592:	d207      	bcs.n	80055a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005594:	f004 ff72 	bl	800a47c <__errno>
 8005598:	4603      	mov	r3, r0
 800559a:	220c      	movs	r2, #12
 800559c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800559e:	f04f 33ff 	mov.w	r3, #4294967295
 80055a2:	e009      	b.n	80055b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80055a4:	4b08      	ldr	r3, [pc, #32]	; (80055c8 <_sbrk+0x64>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80055aa:	4b07      	ldr	r3, [pc, #28]	; (80055c8 <_sbrk+0x64>)
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4413      	add	r3, r2
 80055b2:	4a05      	ldr	r2, [pc, #20]	; (80055c8 <_sbrk+0x64>)
 80055b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80055b6:	68fb      	ldr	r3, [r7, #12]
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3718      	adds	r7, #24
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	20010000 	.word	0x20010000
 80055c4:	00000400 	.word	0x00000400
 80055c8:	20000a0c 	.word	0x20000a0c
 80055cc:	20000d38 	.word	0x20000d38

080055d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80055d0:	b480      	push	{r7}
 80055d2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80055d4:	4b15      	ldr	r3, [pc, #84]	; (800562c <SystemInit+0x5c>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a14      	ldr	r2, [pc, #80]	; (800562c <SystemInit+0x5c>)
 80055da:	f043 0301 	orr.w	r3, r3, #1
 80055de:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80055e0:	4b12      	ldr	r3, [pc, #72]	; (800562c <SystemInit+0x5c>)
 80055e2:	685a      	ldr	r2, [r3, #4]
 80055e4:	4911      	ldr	r1, [pc, #68]	; (800562c <SystemInit+0x5c>)
 80055e6:	4b12      	ldr	r3, [pc, #72]	; (8005630 <SystemInit+0x60>)
 80055e8:	4013      	ands	r3, r2
 80055ea:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80055ec:	4b0f      	ldr	r3, [pc, #60]	; (800562c <SystemInit+0x5c>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a0e      	ldr	r2, [pc, #56]	; (800562c <SystemInit+0x5c>)
 80055f2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80055f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055fa:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80055fc:	4b0b      	ldr	r3, [pc, #44]	; (800562c <SystemInit+0x5c>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a0a      	ldr	r2, [pc, #40]	; (800562c <SystemInit+0x5c>)
 8005602:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005606:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8005608:	4b08      	ldr	r3, [pc, #32]	; (800562c <SystemInit+0x5c>)
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	4a07      	ldr	r2, [pc, #28]	; (800562c <SystemInit+0x5c>)
 800560e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8005612:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8005614:	4b05      	ldr	r3, [pc, #20]	; (800562c <SystemInit+0x5c>)
 8005616:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800561a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800561c:	4b05      	ldr	r3, [pc, #20]	; (8005634 <SystemInit+0x64>)
 800561e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005622:	609a      	str	r2, [r3, #8]
#endif 
}
 8005624:	bf00      	nop
 8005626:	46bd      	mov	sp, r7
 8005628:	bc80      	pop	{r7}
 800562a:	4770      	bx	lr
 800562c:	40021000 	.word	0x40021000
 8005630:	f8ff0000 	.word	0xf8ff0000
 8005634:	e000ed00 	.word	0xe000ed00

08005638 <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim4_ch1;
DMA_HandleTypeDef hdma_tim8_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b094      	sub	sp, #80	; 0x50
 800563c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800563e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005642:	2200      	movs	r2, #0
 8005644:	601a      	str	r2, [r3, #0]
 8005646:	605a      	str	r2, [r3, #4]
 8005648:	609a      	str	r2, [r3, #8]
 800564a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800564c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005650:	2200      	movs	r2, #0
 8005652:	601a      	str	r2, [r3, #0]
 8005654:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005656:	f107 031c 	add.w	r3, r7, #28
 800565a:	2200      	movs	r2, #0
 800565c:	601a      	str	r2, [r3, #0]
 800565e:	605a      	str	r2, [r3, #4]
 8005660:	609a      	str	r2, [r3, #8]
 8005662:	60da      	str	r2, [r3, #12]
 8005664:	611a      	str	r2, [r3, #16]
 8005666:	615a      	str	r2, [r3, #20]
 8005668:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800566a:	463b      	mov	r3, r7
 800566c:	2200      	movs	r2, #0
 800566e:	601a      	str	r2, [r3, #0]
 8005670:	605a      	str	r2, [r3, #4]
 8005672:	609a      	str	r2, [r3, #8]
 8005674:	60da      	str	r2, [r3, #12]
 8005676:	611a      	str	r2, [r3, #16]
 8005678:	615a      	str	r2, [r3, #20]
 800567a:	619a      	str	r2, [r3, #24]

  htim1.Instance = TIM1;
 800567c:	4b3f      	ldr	r3, [pc, #252]	; (800577c <MX_TIM1_Init+0x144>)
 800567e:	4a40      	ldr	r2, [pc, #256]	; (8005780 <MX_TIM1_Init+0x148>)
 8005680:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63999;
 8005682:	4b3e      	ldr	r3, [pc, #248]	; (800577c <MX_TIM1_Init+0x144>)
 8005684:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8005688:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800568a:	4b3c      	ldr	r3, [pc, #240]	; (800577c <MX_TIM1_Init+0x144>)
 800568c:	2200      	movs	r2, #0
 800568e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1125;
 8005690:	4b3a      	ldr	r3, [pc, #232]	; (800577c <MX_TIM1_Init+0x144>)
 8005692:	f240 4265 	movw	r2, #1125	; 0x465
 8005696:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005698:	4b38      	ldr	r3, [pc, #224]	; (800577c <MX_TIM1_Init+0x144>)
 800569a:	2200      	movs	r2, #0
 800569c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800569e:	4b37      	ldr	r3, [pc, #220]	; (800577c <MX_TIM1_Init+0x144>)
 80056a0:	2200      	movs	r2, #0
 80056a2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80056a4:	4b35      	ldr	r3, [pc, #212]	; (800577c <MX_TIM1_Init+0x144>)
 80056a6:	2200      	movs	r2, #0
 80056a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80056aa:	4834      	ldr	r0, [pc, #208]	; (800577c <MX_TIM1_Init+0x144>)
 80056ac:	f002 fff4 	bl	8008698 <HAL_TIM_Base_Init>
 80056b0:	4603      	mov	r3, r0
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d001      	beq.n	80056ba <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80056b6:	f7fe f8e9 	bl	800388c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80056ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80056be:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80056c0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80056c4:	4619      	mov	r1, r3
 80056c6:	482d      	ldr	r0, [pc, #180]	; (800577c <MX_TIM1_Init+0x144>)
 80056c8:	f003 fca8 	bl	800901c <HAL_TIM_ConfigClockSource>
 80056cc:	4603      	mov	r3, r0
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d001      	beq.n	80056d6 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80056d2:	f7fe f8db 	bl	800388c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80056d6:	4829      	ldr	r0, [pc, #164]	; (800577c <MX_TIM1_Init+0x144>)
 80056d8:	f003 f891 	bl	80087fe <HAL_TIM_PWM_Init>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d001      	beq.n	80056e6 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 80056e2:	f7fe f8d3 	bl	800388c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80056e6:	2300      	movs	r3, #0
 80056e8:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056ea:	2300      	movs	r3, #0
 80056ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80056ee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80056f2:	4619      	mov	r1, r3
 80056f4:	4821      	ldr	r0, [pc, #132]	; (800577c <MX_TIM1_Init+0x144>)
 80056f6:	f004 f95e 	bl	80099b6 <HAL_TIMEx_MasterConfigSynchronization>
 80056fa:	4603      	mov	r3, r0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d001      	beq.n	8005704 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8005700:	f7fe f8c4 	bl	800388c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005704:	2360      	movs	r3, #96	; 0x60
 8005706:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 300;
 8005708:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800570c:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800570e:	2300      	movs	r3, #0
 8005710:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005712:	2300      	movs	r3, #0
 8005714:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005716:	2300      	movs	r3, #0
 8005718:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800571a:	2300      	movs	r3, #0
 800571c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800571e:	2300      	movs	r3, #0
 8005720:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005722:	f107 031c 	add.w	r3, r7, #28
 8005726:	2200      	movs	r2, #0
 8005728:	4619      	mov	r1, r3
 800572a:	4814      	ldr	r0, [pc, #80]	; (800577c <MX_TIM1_Init+0x144>)
 800572c:	f003 fbb0 	bl	8008e90 <HAL_TIM_PWM_ConfigChannel>
 8005730:	4603      	mov	r3, r0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d001      	beq.n	800573a <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 8005736:	f7fe f8a9 	bl	800388c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800573a:	2300      	movs	r3, #0
 800573c:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800573e:	2300      	movs	r3, #0
 8005740:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005742:	2300      	movs	r3, #0
 8005744:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005746:	2300      	movs	r3, #0
 8005748:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800574a:	2300      	movs	r3, #0
 800574c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800574e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005752:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005754:	2300      	movs	r3, #0
 8005756:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005758:	463b      	mov	r3, r7
 800575a:	4619      	mov	r1, r3
 800575c:	4807      	ldr	r0, [pc, #28]	; (800577c <MX_TIM1_Init+0x144>)
 800575e:	f004 f8d2 	bl	8009906 <HAL_TIMEx_ConfigBreakDeadTime>
 8005762:	4603      	mov	r3, r0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d001      	beq.n	800576c <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8005768:	f7fe f890 	bl	800388c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 800576c:	4803      	ldr	r0, [pc, #12]	; (800577c <MX_TIM1_Init+0x144>)
 800576e:	f000 fb77 	bl	8005e60 <HAL_TIM_MspPostInit>

}
 8005772:	bf00      	nop
 8005774:	3750      	adds	r7, #80	; 0x50
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	20000a10 	.word	0x20000a10
 8005780:	40012c00 	.word	0x40012c00

08005784 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b08e      	sub	sp, #56	; 0x38
 8005788:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800578a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800578e:	2200      	movs	r2, #0
 8005790:	601a      	str	r2, [r3, #0]
 8005792:	605a      	str	r2, [r3, #4]
 8005794:	609a      	str	r2, [r3, #8]
 8005796:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005798:	f107 0320 	add.w	r3, r7, #32
 800579c:	2200      	movs	r2, #0
 800579e:	601a      	str	r2, [r3, #0]
 80057a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80057a2:	1d3b      	adds	r3, r7, #4
 80057a4:	2200      	movs	r2, #0
 80057a6:	601a      	str	r2, [r3, #0]
 80057a8:	605a      	str	r2, [r3, #4]
 80057aa:	609a      	str	r2, [r3, #8]
 80057ac:	60da      	str	r2, [r3, #12]
 80057ae:	611a      	str	r2, [r3, #16]
 80057b0:	615a      	str	r2, [r3, #20]
 80057b2:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80057b4:	4b2c      	ldr	r3, [pc, #176]	; (8005868 <MX_TIM2_Init+0xe4>)
 80057b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80057ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80057bc:	4b2a      	ldr	r3, [pc, #168]	; (8005868 <MX_TIM2_Init+0xe4>)
 80057be:	2247      	movs	r2, #71	; 0x47
 80057c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057c2:	4b29      	ldr	r3, [pc, #164]	; (8005868 <MX_TIM2_Init+0xe4>)
 80057c4:	2200      	movs	r2, #0
 80057c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 80057c8:	4b27      	ldr	r3, [pc, #156]	; (8005868 <MX_TIM2_Init+0xe4>)
 80057ca:	2264      	movs	r2, #100	; 0x64
 80057cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80057ce:	4b26      	ldr	r3, [pc, #152]	; (8005868 <MX_TIM2_Init+0xe4>)
 80057d0:	2200      	movs	r2, #0
 80057d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80057d4:	4b24      	ldr	r3, [pc, #144]	; (8005868 <MX_TIM2_Init+0xe4>)
 80057d6:	2280      	movs	r2, #128	; 0x80
 80057d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80057da:	4823      	ldr	r0, [pc, #140]	; (8005868 <MX_TIM2_Init+0xe4>)
 80057dc:	f002 ff5c 	bl	8008698 <HAL_TIM_Base_Init>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d001      	beq.n	80057ea <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80057e6:	f7fe f851 	bl	800388c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80057ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80057ee:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80057f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80057f4:	4619      	mov	r1, r3
 80057f6:	481c      	ldr	r0, [pc, #112]	; (8005868 <MX_TIM2_Init+0xe4>)
 80057f8:	f003 fc10 	bl	800901c <HAL_TIM_ConfigClockSource>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d001      	beq.n	8005806 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8005802:	f7fe f843 	bl	800388c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005806:	4818      	ldr	r0, [pc, #96]	; (8005868 <MX_TIM2_Init+0xe4>)
 8005808:	f002 fff9 	bl	80087fe <HAL_TIM_PWM_Init>
 800580c:	4603      	mov	r3, r0
 800580e:	2b00      	cmp	r3, #0
 8005810:	d001      	beq.n	8005816 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8005812:	f7fe f83b 	bl	800388c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005816:	2300      	movs	r3, #0
 8005818:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800581a:	2300      	movs	r3, #0
 800581c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800581e:	f107 0320 	add.w	r3, r7, #32
 8005822:	4619      	mov	r1, r3
 8005824:	4810      	ldr	r0, [pc, #64]	; (8005868 <MX_TIM2_Init+0xe4>)
 8005826:	f004 f8c6 	bl	80099b6 <HAL_TIMEx_MasterConfigSynchronization>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	d001      	beq.n	8005834 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8005830:	f7fe f82c 	bl	800388c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005834:	2360      	movs	r3, #96	; 0x60
 8005836:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 8005838:	2332      	movs	r3, #50	; 0x32
 800583a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800583c:	2300      	movs	r3, #0
 800583e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005840:	2300      	movs	r3, #0
 8005842:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005844:	1d3b      	adds	r3, r7, #4
 8005846:	2208      	movs	r2, #8
 8005848:	4619      	mov	r1, r3
 800584a:	4807      	ldr	r0, [pc, #28]	; (8005868 <MX_TIM2_Init+0xe4>)
 800584c:	f003 fb20 	bl	8008e90 <HAL_TIM_PWM_ConfigChannel>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d001      	beq.n	800585a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8005856:	f7fe f819 	bl	800388c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 800585a:	4803      	ldr	r0, [pc, #12]	; (8005868 <MX_TIM2_Init+0xe4>)
 800585c:	f000 fb00 	bl	8005e60 <HAL_TIM_MspPostInit>

}
 8005860:	bf00      	nop
 8005862:	3738      	adds	r7, #56	; 0x38
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}
 8005868:	20000a50 	.word	0x20000a50

0800586c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b08e      	sub	sp, #56	; 0x38
 8005870:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005872:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005876:	2200      	movs	r2, #0
 8005878:	601a      	str	r2, [r3, #0]
 800587a:	605a      	str	r2, [r3, #4]
 800587c:	609a      	str	r2, [r3, #8]
 800587e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005880:	f107 0320 	add.w	r3, r7, #32
 8005884:	2200      	movs	r2, #0
 8005886:	601a      	str	r2, [r3, #0]
 8005888:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800588a:	1d3b      	adds	r3, r7, #4
 800588c:	2200      	movs	r2, #0
 800588e:	601a      	str	r2, [r3, #0]
 8005890:	605a      	str	r2, [r3, #4]
 8005892:	609a      	str	r2, [r3, #8]
 8005894:	60da      	str	r2, [r3, #12]
 8005896:	611a      	str	r2, [r3, #16]
 8005898:	615a      	str	r2, [r3, #20]
 800589a:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 800589c:	4b2c      	ldr	r3, [pc, #176]	; (8005950 <MX_TIM3_Init+0xe4>)
 800589e:	4a2d      	ldr	r2, [pc, #180]	; (8005954 <MX_TIM3_Init+0xe8>)
 80058a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000-1;
 80058a2:	4b2b      	ldr	r3, [pc, #172]	; (8005950 <MX_TIM3_Init+0xe4>)
 80058a4:	f242 720f 	movw	r2, #9999	; 0x270f
 80058a8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80058aa:	4b29      	ldr	r3, [pc, #164]	; (8005950 <MX_TIM3_Init+0xe4>)
 80058ac:	2200      	movs	r2, #0
 80058ae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 72-1;
 80058b0:	4b27      	ldr	r3, [pc, #156]	; (8005950 <MX_TIM3_Init+0xe4>)
 80058b2:	2247      	movs	r2, #71	; 0x47
 80058b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80058b6:	4b26      	ldr	r3, [pc, #152]	; (8005950 <MX_TIM3_Init+0xe4>)
 80058b8:	2200      	movs	r2, #0
 80058ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80058bc:	4b24      	ldr	r3, [pc, #144]	; (8005950 <MX_TIM3_Init+0xe4>)
 80058be:	2280      	movs	r2, #128	; 0x80
 80058c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80058c2:	4823      	ldr	r0, [pc, #140]	; (8005950 <MX_TIM3_Init+0xe4>)
 80058c4:	f002 fee8 	bl	8008698 <HAL_TIM_Base_Init>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d001      	beq.n	80058d2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80058ce:	f7fd ffdd 	bl	800388c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80058d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80058d6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80058d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80058dc:	4619      	mov	r1, r3
 80058de:	481c      	ldr	r0, [pc, #112]	; (8005950 <MX_TIM3_Init+0xe4>)
 80058e0:	f003 fb9c 	bl	800901c <HAL_TIM_ConfigClockSource>
 80058e4:	4603      	mov	r3, r0
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d001      	beq.n	80058ee <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80058ea:	f7fd ffcf 	bl	800388c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80058ee:	4818      	ldr	r0, [pc, #96]	; (8005950 <MX_TIM3_Init+0xe4>)
 80058f0:	f002 ff85 	bl	80087fe <HAL_TIM_PWM_Init>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d001      	beq.n	80058fe <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80058fa:	f7fd ffc7 	bl	800388c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80058fe:	2300      	movs	r3, #0
 8005900:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8005902:	2380      	movs	r3, #128	; 0x80
 8005904:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005906:	f107 0320 	add.w	r3, r7, #32
 800590a:	4619      	mov	r1, r3
 800590c:	4810      	ldr	r0, [pc, #64]	; (8005950 <MX_TIM3_Init+0xe4>)
 800590e:	f004 f852 	bl	80099b6 <HAL_TIMEx_MasterConfigSynchronization>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d001      	beq.n	800591c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8005918:	f7fd ffb8 	bl	800388c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800591c:	2360      	movs	r3, #96	; 0x60
 800591e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 36;
 8005920:	2324      	movs	r3, #36	; 0x24
 8005922:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005924:	2300      	movs	r3, #0
 8005926:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005928:	2300      	movs	r3, #0
 800592a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800592c:	1d3b      	adds	r3, r7, #4
 800592e:	2200      	movs	r2, #0
 8005930:	4619      	mov	r1, r3
 8005932:	4807      	ldr	r0, [pc, #28]	; (8005950 <MX_TIM3_Init+0xe4>)
 8005934:	f003 faac 	bl	8008e90 <HAL_TIM_PWM_ConfigChannel>
 8005938:	4603      	mov	r3, r0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d001      	beq.n	8005942 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800593e:	f7fd ffa5 	bl	800388c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8005942:	4803      	ldr	r0, [pc, #12]	; (8005950 <MX_TIM3_Init+0xe4>)
 8005944:	f000 fa8c 	bl	8005e60 <HAL_TIM_MspPostInit>

}
 8005948:	bf00      	nop
 800594a:	3738      	adds	r7, #56	; 0x38
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}
 8005950:	20000a90 	.word	0x20000a90
 8005954:	40000400 	.word	0x40000400

08005958 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b08e      	sub	sp, #56	; 0x38
 800595c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800595e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005962:	2200      	movs	r2, #0
 8005964:	601a      	str	r2, [r3, #0]
 8005966:	605a      	str	r2, [r3, #4]
 8005968:	609a      	str	r2, [r3, #8]
 800596a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800596c:	f107 0320 	add.w	r3, r7, #32
 8005970:	2200      	movs	r2, #0
 8005972:	601a      	str	r2, [r3, #0]
 8005974:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005976:	1d3b      	adds	r3, r7, #4
 8005978:	2200      	movs	r2, #0
 800597a:	601a      	str	r2, [r3, #0]
 800597c:	605a      	str	r2, [r3, #4]
 800597e:	609a      	str	r2, [r3, #8]
 8005980:	60da      	str	r2, [r3, #12]
 8005982:	611a      	str	r2, [r3, #16]
 8005984:	615a      	str	r2, [r3, #20]
 8005986:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8005988:	4b2c      	ldr	r3, [pc, #176]	; (8005a3c <MX_TIM4_Init+0xe4>)
 800598a:	4a2d      	ldr	r2, [pc, #180]	; (8005a40 <MX_TIM4_Init+0xe8>)
 800598c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10000-1;
 800598e:	4b2b      	ldr	r3, [pc, #172]	; (8005a3c <MX_TIM4_Init+0xe4>)
 8005990:	f242 720f 	movw	r2, #9999	; 0x270f
 8005994:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005996:	4b29      	ldr	r3, [pc, #164]	; (8005a3c <MX_TIM4_Init+0xe4>)
 8005998:	2200      	movs	r2, #0
 800599a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 72-1;
 800599c:	4b27      	ldr	r3, [pc, #156]	; (8005a3c <MX_TIM4_Init+0xe4>)
 800599e:	2247      	movs	r2, #71	; 0x47
 80059a0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80059a2:	4b26      	ldr	r3, [pc, #152]	; (8005a3c <MX_TIM4_Init+0xe4>)
 80059a4:	2200      	movs	r2, #0
 80059a6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80059a8:	4b24      	ldr	r3, [pc, #144]	; (8005a3c <MX_TIM4_Init+0xe4>)
 80059aa:	2280      	movs	r2, #128	; 0x80
 80059ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80059ae:	4823      	ldr	r0, [pc, #140]	; (8005a3c <MX_TIM4_Init+0xe4>)
 80059b0:	f002 fe72 	bl	8008698 <HAL_TIM_Base_Init>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d001      	beq.n	80059be <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80059ba:	f7fd ff67 	bl	800388c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80059be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80059c2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80059c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80059c8:	4619      	mov	r1, r3
 80059ca:	481c      	ldr	r0, [pc, #112]	; (8005a3c <MX_TIM4_Init+0xe4>)
 80059cc:	f003 fb26 	bl	800901c <HAL_TIM_ConfigClockSource>
 80059d0:	4603      	mov	r3, r0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d001      	beq.n	80059da <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80059d6:	f7fd ff59 	bl	800388c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80059da:	4818      	ldr	r0, [pc, #96]	; (8005a3c <MX_TIM4_Init+0xe4>)
 80059dc:	f002 ff0f 	bl	80087fe <HAL_TIM_PWM_Init>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d001      	beq.n	80059ea <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80059e6:	f7fd ff51 	bl	800388c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059ea:	2300      	movs	r3, #0
 80059ec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059ee:	2300      	movs	r3, #0
 80059f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80059f2:	f107 0320 	add.w	r3, r7, #32
 80059f6:	4619      	mov	r1, r3
 80059f8:	4810      	ldr	r0, [pc, #64]	; (8005a3c <MX_TIM4_Init+0xe4>)
 80059fa:	f003 ffdc 	bl	80099b6 <HAL_TIMEx_MasterConfigSynchronization>
 80059fe:	4603      	mov	r3, r0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d001      	beq.n	8005a08 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8005a04:	f7fd ff42 	bl	800388c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005a08:	2360      	movs	r3, #96	; 0x60
 8005a0a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 36;
 8005a0c:	2324      	movs	r3, #36	; 0x24
 8005a0e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005a10:	2300      	movs	r3, #0
 8005a12:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005a14:	2300      	movs	r3, #0
 8005a16:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005a18:	1d3b      	adds	r3, r7, #4
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	4807      	ldr	r0, [pc, #28]	; (8005a3c <MX_TIM4_Init+0xe4>)
 8005a20:	f003 fa36 	bl	8008e90 <HAL_TIM_PWM_ConfigChannel>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8005a2a:	f7fd ff2f 	bl	800388c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8005a2e:	4803      	ldr	r0, [pc, #12]	; (8005a3c <MX_TIM4_Init+0xe4>)
 8005a30:	f000 fa16 	bl	8005e60 <HAL_TIM_MspPostInit>

}
 8005a34:	bf00      	nop
 8005a36:	3738      	adds	r7, #56	; 0x38
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	20000ad0 	.word	0x20000ad0
 8005a40:	40000800 	.word	0x40000800

08005a44 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b086      	sub	sp, #24
 8005a48:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005a4a:	f107 0308 	add.w	r3, r7, #8
 8005a4e:	2200      	movs	r2, #0
 8005a50:	601a      	str	r2, [r3, #0]
 8005a52:	605a      	str	r2, [r3, #4]
 8005a54:	609a      	str	r2, [r3, #8]
 8005a56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a58:	463b      	mov	r3, r7
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	601a      	str	r2, [r3, #0]
 8005a5e:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8005a60:	4b1d      	ldr	r3, [pc, #116]	; (8005ad8 <MX_TIM5_Init+0x94>)
 8005a62:	4a1e      	ldr	r2, [pc, #120]	; (8005adc <MX_TIM5_Init+0x98>)
 8005a64:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 63999;
 8005a66:	4b1c      	ldr	r3, [pc, #112]	; (8005ad8 <MX_TIM5_Init+0x94>)
 8005a68:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8005a6c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a6e:	4b1a      	ldr	r3, [pc, #104]	; (8005ad8 <MX_TIM5_Init+0x94>)
 8005a70:	2200      	movs	r2, #0
 8005a72:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 33749;
 8005a74:	4b18      	ldr	r3, [pc, #96]	; (8005ad8 <MX_TIM5_Init+0x94>)
 8005a76:	f248 32d5 	movw	r2, #33749	; 0x83d5
 8005a7a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a7c:	4b16      	ldr	r3, [pc, #88]	; (8005ad8 <MX_TIM5_Init+0x94>)
 8005a7e:	2200      	movs	r2, #0
 8005a80:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005a82:	4b15      	ldr	r3, [pc, #84]	; (8005ad8 <MX_TIM5_Init+0x94>)
 8005a84:	2280      	movs	r2, #128	; 0x80
 8005a86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005a88:	4813      	ldr	r0, [pc, #76]	; (8005ad8 <MX_TIM5_Init+0x94>)
 8005a8a:	f002 fe05 	bl	8008698 <HAL_TIM_Base_Init>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d001      	beq.n	8005a98 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8005a94:	f7fd fefa 	bl	800388c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005a98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a9c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005a9e:	f107 0308 	add.w	r3, r7, #8
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	480c      	ldr	r0, [pc, #48]	; (8005ad8 <MX_TIM5_Init+0x94>)
 8005aa6:	f003 fab9 	bl	800901c <HAL_TIM_ConfigClockSource>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d001      	beq.n	8005ab4 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8005ab0:	f7fd feec 	bl	800388c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005abc:	463b      	mov	r3, r7
 8005abe:	4619      	mov	r1, r3
 8005ac0:	4805      	ldr	r0, [pc, #20]	; (8005ad8 <MX_TIM5_Init+0x94>)
 8005ac2:	f003 ff78 	bl	80099b6 <HAL_TIMEx_MasterConfigSynchronization>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d001      	beq.n	8005ad0 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8005acc:	f7fd fede 	bl	800388c <Error_Handler>
  }

}
 8005ad0:	bf00      	nop
 8005ad2:	3718      	adds	r7, #24
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}
 8005ad8:	20000b10 	.word	0x20000b10
 8005adc:	40000c00 	.word	0x40000c00

08005ae0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b094      	sub	sp, #80	; 0x50
 8005ae4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005ae6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005aea:	2200      	movs	r2, #0
 8005aec:	601a      	str	r2, [r3, #0]
 8005aee:	605a      	str	r2, [r3, #4]
 8005af0:	609a      	str	r2, [r3, #8]
 8005af2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005af4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005af8:	2200      	movs	r2, #0
 8005afa:	601a      	str	r2, [r3, #0]
 8005afc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005afe:	f107 031c 	add.w	r3, r7, #28
 8005b02:	2200      	movs	r2, #0
 8005b04:	601a      	str	r2, [r3, #0]
 8005b06:	605a      	str	r2, [r3, #4]
 8005b08:	609a      	str	r2, [r3, #8]
 8005b0a:	60da      	str	r2, [r3, #12]
 8005b0c:	611a      	str	r2, [r3, #16]
 8005b0e:	615a      	str	r2, [r3, #20]
 8005b10:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005b12:	463b      	mov	r3, r7
 8005b14:	2200      	movs	r2, #0
 8005b16:	601a      	str	r2, [r3, #0]
 8005b18:	605a      	str	r2, [r3, #4]
 8005b1a:	609a      	str	r2, [r3, #8]
 8005b1c:	60da      	str	r2, [r3, #12]
 8005b1e:	611a      	str	r2, [r3, #16]
 8005b20:	615a      	str	r2, [r3, #20]
 8005b22:	619a      	str	r2, [r3, #24]

  htim8.Instance = TIM8;
 8005b24:	4b3e      	ldr	r3, [pc, #248]	; (8005c20 <MX_TIM8_Init+0x140>)
 8005b26:	4a3f      	ldr	r2, [pc, #252]	; (8005c24 <MX_TIM8_Init+0x144>)
 8005b28:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 10000-1;
 8005b2a:	4b3d      	ldr	r3, [pc, #244]	; (8005c20 <MX_TIM8_Init+0x140>)
 8005b2c:	f242 720f 	movw	r2, #9999	; 0x270f
 8005b30:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b32:	4b3b      	ldr	r3, [pc, #236]	; (8005c20 <MX_TIM8_Init+0x140>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 72-1;
 8005b38:	4b39      	ldr	r3, [pc, #228]	; (8005c20 <MX_TIM8_Init+0x140>)
 8005b3a:	2247      	movs	r2, #71	; 0x47
 8005b3c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b3e:	4b38      	ldr	r3, [pc, #224]	; (8005c20 <MX_TIM8_Init+0x140>)
 8005b40:	2200      	movs	r2, #0
 8005b42:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8005b44:	4b36      	ldr	r3, [pc, #216]	; (8005c20 <MX_TIM8_Init+0x140>)
 8005b46:	2200      	movs	r2, #0
 8005b48:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005b4a:	4b35      	ldr	r3, [pc, #212]	; (8005c20 <MX_TIM8_Init+0x140>)
 8005b4c:	2280      	movs	r2, #128	; 0x80
 8005b4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8005b50:	4833      	ldr	r0, [pc, #204]	; (8005c20 <MX_TIM8_Init+0x140>)
 8005b52:	f002 fda1 	bl	8008698 <HAL_TIM_Base_Init>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d001      	beq.n	8005b60 <MX_TIM8_Init+0x80>
  {
    Error_Handler();
 8005b5c:	f7fd fe96 	bl	800388c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005b60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b64:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8005b66:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	482c      	ldr	r0, [pc, #176]	; (8005c20 <MX_TIM8_Init+0x140>)
 8005b6e:	f003 fa55 	bl	800901c <HAL_TIM_ConfigClockSource>
 8005b72:	4603      	mov	r3, r0
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d001      	beq.n	8005b7c <MX_TIM8_Init+0x9c>
  {
    Error_Handler();
 8005b78:	f7fd fe88 	bl	800388c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8005b7c:	4828      	ldr	r0, [pc, #160]	; (8005c20 <MX_TIM8_Init+0x140>)
 8005b7e:	f002 fe3e 	bl	80087fe <HAL_TIM_PWM_Init>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d001      	beq.n	8005b8c <MX_TIM8_Init+0xac>
  {
    Error_Handler();
 8005b88:	f7fd fe80 	bl	800388c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b90:	2300      	movs	r3, #0
 8005b92:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8005b94:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005b98:	4619      	mov	r1, r3
 8005b9a:	4821      	ldr	r0, [pc, #132]	; (8005c20 <MX_TIM8_Init+0x140>)
 8005b9c:	f003 ff0b 	bl	80099b6 <HAL_TIMEx_MasterConfigSynchronization>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d001      	beq.n	8005baa <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8005ba6:	f7fd fe71 	bl	800388c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005baa:	2360      	movs	r3, #96	; 0x60
 8005bac:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 36;
 8005bae:	2324      	movs	r3, #36	; 0x24
 8005bb0:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005bc6:	f107 031c 	add.w	r3, r7, #28
 8005bca:	2200      	movs	r2, #0
 8005bcc:	4619      	mov	r1, r3
 8005bce:	4814      	ldr	r0, [pc, #80]	; (8005c20 <MX_TIM8_Init+0x140>)
 8005bd0:	f003 f95e 	bl	8008e90 <HAL_TIM_PWM_ConfigChannel>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d001      	beq.n	8005bde <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 8005bda:	f7fd fe57 	bl	800388c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005bde:	2300      	movs	r3, #0
 8005be0:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005be2:	2300      	movs	r3, #0
 8005be4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005be6:	2300      	movs	r3, #0
 8005be8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005bea:	2300      	movs	r3, #0
 8005bec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005bf2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005bf6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8005bfc:	463b      	mov	r3, r7
 8005bfe:	4619      	mov	r1, r3
 8005c00:	4807      	ldr	r0, [pc, #28]	; (8005c20 <MX_TIM8_Init+0x140>)
 8005c02:	f003 fe80 	bl	8009906 <HAL_TIMEx_ConfigBreakDeadTime>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d001      	beq.n	8005c10 <MX_TIM8_Init+0x130>
  {
    Error_Handler();
 8005c0c:	f7fd fe3e 	bl	800388c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8005c10:	4803      	ldr	r0, [pc, #12]	; (8005c20 <MX_TIM8_Init+0x140>)
 8005c12:	f000 f925 	bl	8005e60 <HAL_TIM_MspPostInit>

}
 8005c16:	bf00      	nop
 8005c18:	3750      	adds	r7, #80	; 0x50
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	20000b50 	.word	0x20000b50
 8005c24:	40013400 	.word	0x40013400

08005c28 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b088      	sub	sp, #32
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a7e      	ldr	r2, [pc, #504]	; (8005e30 <HAL_TIM_Base_MspInit+0x208>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d10c      	bne.n	8005c54 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005c3a:	4b7e      	ldr	r3, [pc, #504]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005c3c:	699b      	ldr	r3, [r3, #24]
 8005c3e:	4a7d      	ldr	r2, [pc, #500]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005c40:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005c44:	6193      	str	r3, [r2, #24]
 8005c46:	4b7b      	ldr	r3, [pc, #492]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005c48:	699b      	ldr	r3, [r3, #24]
 8005c4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c4e:	61fb      	str	r3, [r7, #28]
 8005c50:	69fb      	ldr	r3, [r7, #28]

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8005c52:	e0e9      	b.n	8005e28 <HAL_TIM_Base_MspInit+0x200>
  else if(tim_baseHandle->Instance==TIM2)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c5c:	d10c      	bne.n	8005c78 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005c5e:	4b75      	ldr	r3, [pc, #468]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005c60:	69db      	ldr	r3, [r3, #28]
 8005c62:	4a74      	ldr	r2, [pc, #464]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005c64:	f043 0301 	orr.w	r3, r3, #1
 8005c68:	61d3      	str	r3, [r2, #28]
 8005c6a:	4b72      	ldr	r3, [pc, #456]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005c6c:	69db      	ldr	r3, [r3, #28]
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	61bb      	str	r3, [r7, #24]
 8005c74:	69bb      	ldr	r3, [r7, #24]
}
 8005c76:	e0d7      	b.n	8005e28 <HAL_TIM_Base_MspInit+0x200>
  else if(tim_baseHandle->Instance==TIM3)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a6e      	ldr	r2, [pc, #440]	; (8005e38 <HAL_TIM_Base_MspInit+0x210>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d143      	bne.n	8005d0a <HAL_TIM_Base_MspInit+0xe2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005c82:	4b6c      	ldr	r3, [pc, #432]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005c84:	69db      	ldr	r3, [r3, #28]
 8005c86:	4a6b      	ldr	r2, [pc, #428]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005c88:	f043 0302 	orr.w	r3, r3, #2
 8005c8c:	61d3      	str	r3, [r2, #28]
 8005c8e:	4b69      	ldr	r3, [pc, #420]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005c90:	69db      	ldr	r3, [r3, #28]
 8005c92:	f003 0302 	and.w	r3, r3, #2
 8005c96:	617b      	str	r3, [r7, #20]
 8005c98:	697b      	ldr	r3, [r7, #20]
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 8005c9a:	4b68      	ldr	r3, [pc, #416]	; (8005e3c <HAL_TIM_Base_MspInit+0x214>)
 8005c9c:	4a68      	ldr	r2, [pc, #416]	; (8005e40 <HAL_TIM_Base_MspInit+0x218>)
 8005c9e:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005ca0:	4b66      	ldr	r3, [pc, #408]	; (8005e3c <HAL_TIM_Base_MspInit+0x214>)
 8005ca2:	2210      	movs	r2, #16
 8005ca4:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8005ca6:	4b65      	ldr	r3, [pc, #404]	; (8005e3c <HAL_TIM_Base_MspInit+0x214>)
 8005ca8:	2200      	movs	r2, #0
 8005caa:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8005cac:	4b63      	ldr	r3, [pc, #396]	; (8005e3c <HAL_TIM_Base_MspInit+0x214>)
 8005cae:	2280      	movs	r2, #128	; 0x80
 8005cb0:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005cb2:	4b62      	ldr	r3, [pc, #392]	; (8005e3c <HAL_TIM_Base_MspInit+0x214>)
 8005cb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cb8:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005cba:	4b60      	ldr	r3, [pc, #384]	; (8005e3c <HAL_TIM_Base_MspInit+0x214>)
 8005cbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005cc0:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 8005cc2:	4b5e      	ldr	r3, [pc, #376]	; (8005e3c <HAL_TIM_Base_MspInit+0x214>)
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005cc8:	4b5c      	ldr	r3, [pc, #368]	; (8005e3c <HAL_TIM_Base_MspInit+0x214>)
 8005cca:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8005cce:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8005cd0:	485a      	ldr	r0, [pc, #360]	; (8005e3c <HAL_TIM_Base_MspInit+0x214>)
 8005cd2:	f001 f995 	bl	8007000 <HAL_DMA_Init>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d001      	beq.n	8005ce0 <HAL_TIM_Base_MspInit+0xb8>
      Error_Handler();
 8005cdc:	f7fd fdd6 	bl	800388c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a56      	ldr	r2, [pc, #344]	; (8005e3c <HAL_TIM_Base_MspInit+0x214>)
 8005ce4:	625a      	str	r2, [r3, #36]	; 0x24
 8005ce6:	4a55      	ldr	r2, [pc, #340]	; (8005e3c <HAL_TIM_Base_MspInit+0x214>)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	4a53      	ldr	r2, [pc, #332]	; (8005e3c <HAL_TIM_Base_MspInit+0x214>)
 8005cf0:	639a      	str	r2, [r3, #56]	; 0x38
 8005cf2:	4a52      	ldr	r2, [pc, #328]	; (8005e3c <HAL_TIM_Base_MspInit+0x214>)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	2100      	movs	r1, #0
 8005cfc:	201d      	movs	r0, #29
 8005cfe:	f001 f948 	bl	8006f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005d02:	201d      	movs	r0, #29
 8005d04:	f001 f961 	bl	8006fca <HAL_NVIC_EnableIRQ>
}
 8005d08:	e08e      	b.n	8005e28 <HAL_TIM_Base_MspInit+0x200>
  else if(tim_baseHandle->Instance==TIM4)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a4d      	ldr	r2, [pc, #308]	; (8005e44 <HAL_TIM_Base_MspInit+0x21c>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d135      	bne.n	8005d80 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005d14:	4b47      	ldr	r3, [pc, #284]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005d16:	69db      	ldr	r3, [r3, #28]
 8005d18:	4a46      	ldr	r2, [pc, #280]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005d1a:	f043 0304 	orr.w	r3, r3, #4
 8005d1e:	61d3      	str	r3, [r2, #28]
 8005d20:	4b44      	ldr	r3, [pc, #272]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005d22:	69db      	ldr	r3, [r3, #28]
 8005d24:	f003 0304 	and.w	r3, r3, #4
 8005d28:	613b      	str	r3, [r7, #16]
 8005d2a:	693b      	ldr	r3, [r7, #16]
    hdma_tim4_ch1.Instance = DMA1_Channel1;
 8005d2c:	4b46      	ldr	r3, [pc, #280]	; (8005e48 <HAL_TIM_Base_MspInit+0x220>)
 8005d2e:	4a47      	ldr	r2, [pc, #284]	; (8005e4c <HAL_TIM_Base_MspInit+0x224>)
 8005d30:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005d32:	4b45      	ldr	r3, [pc, #276]	; (8005e48 <HAL_TIM_Base_MspInit+0x220>)
 8005d34:	2210      	movs	r2, #16
 8005d36:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d38:	4b43      	ldr	r3, [pc, #268]	; (8005e48 <HAL_TIM_Base_MspInit+0x220>)
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8005d3e:	4b42      	ldr	r3, [pc, #264]	; (8005e48 <HAL_TIM_Base_MspInit+0x220>)
 8005d40:	2280      	movs	r2, #128	; 0x80
 8005d42:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005d44:	4b40      	ldr	r3, [pc, #256]	; (8005e48 <HAL_TIM_Base_MspInit+0x220>)
 8005d46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d4a:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005d4c:	4b3e      	ldr	r3, [pc, #248]	; (8005e48 <HAL_TIM_Base_MspInit+0x220>)
 8005d4e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d52:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch1.Init.Mode = DMA_NORMAL;
 8005d54:	4b3c      	ldr	r3, [pc, #240]	; (8005e48 <HAL_TIM_Base_MspInit+0x220>)
 8005d56:	2200      	movs	r2, #0
 8005d58:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005d5a:	4b3b      	ldr	r3, [pc, #236]	; (8005e48 <HAL_TIM_Base_MspInit+0x220>)
 8005d5c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8005d60:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim4_ch1) != HAL_OK)
 8005d62:	4839      	ldr	r0, [pc, #228]	; (8005e48 <HAL_TIM_Base_MspInit+0x220>)
 8005d64:	f001 f94c 	bl	8007000 <HAL_DMA_Init>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d001      	beq.n	8005d72 <HAL_TIM_Base_MspInit+0x14a>
      Error_Handler();
 8005d6e:	f7fd fd8d 	bl	800388c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim4_ch1);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a34      	ldr	r2, [pc, #208]	; (8005e48 <HAL_TIM_Base_MspInit+0x220>)
 8005d76:	625a      	str	r2, [r3, #36]	; 0x24
 8005d78:	4a33      	ldr	r2, [pc, #204]	; (8005e48 <HAL_TIM_Base_MspInit+0x220>)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6253      	str	r3, [r2, #36]	; 0x24
}
 8005d7e:	e053      	b.n	8005e28 <HAL_TIM_Base_MspInit+0x200>
  else if(tim_baseHandle->Instance==TIM5)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a32      	ldr	r2, [pc, #200]	; (8005e50 <HAL_TIM_Base_MspInit+0x228>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d114      	bne.n	8005db4 <HAL_TIM_Base_MspInit+0x18c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005d8a:	4b2a      	ldr	r3, [pc, #168]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005d8c:	69db      	ldr	r3, [r3, #28]
 8005d8e:	4a29      	ldr	r2, [pc, #164]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005d90:	f043 0308 	orr.w	r3, r3, #8
 8005d94:	61d3      	str	r3, [r2, #28]
 8005d96:	4b27      	ldr	r3, [pc, #156]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005d98:	69db      	ldr	r3, [r3, #28]
 8005d9a:	f003 0308 	and.w	r3, r3, #8
 8005d9e:	60fb      	str	r3, [r7, #12]
 8005da0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8005da2:	2200      	movs	r2, #0
 8005da4:	2100      	movs	r1, #0
 8005da6:	2032      	movs	r0, #50	; 0x32
 8005da8:	f001 f8f3 	bl	8006f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8005dac:	2032      	movs	r0, #50	; 0x32
 8005dae:	f001 f90c 	bl	8006fca <HAL_NVIC_EnableIRQ>
}
 8005db2:	e039      	b.n	8005e28 <HAL_TIM_Base_MspInit+0x200>
  else if(tim_baseHandle->Instance==TIM8)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a26      	ldr	r2, [pc, #152]	; (8005e54 <HAL_TIM_Base_MspInit+0x22c>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d134      	bne.n	8005e28 <HAL_TIM_Base_MspInit+0x200>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005dbe:	4b1d      	ldr	r3, [pc, #116]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005dc0:	699b      	ldr	r3, [r3, #24]
 8005dc2:	4a1c      	ldr	r2, [pc, #112]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005dc4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005dc8:	6193      	str	r3, [r2, #24]
 8005dca:	4b1a      	ldr	r3, [pc, #104]	; (8005e34 <HAL_TIM_Base_MspInit+0x20c>)
 8005dcc:	699b      	ldr	r3, [r3, #24]
 8005dce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005dd2:	60bb      	str	r3, [r7, #8]
 8005dd4:	68bb      	ldr	r3, [r7, #8]
    hdma_tim8_ch1.Instance = DMA2_Channel3;
 8005dd6:	4b20      	ldr	r3, [pc, #128]	; (8005e58 <HAL_TIM_Base_MspInit+0x230>)
 8005dd8:	4a20      	ldr	r2, [pc, #128]	; (8005e5c <HAL_TIM_Base_MspInit+0x234>)
 8005dda:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005ddc:	4b1e      	ldr	r3, [pc, #120]	; (8005e58 <HAL_TIM_Base_MspInit+0x230>)
 8005dde:	2210      	movs	r2, #16
 8005de0:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005de2:	4b1d      	ldr	r3, [pc, #116]	; (8005e58 <HAL_TIM_Base_MspInit+0x230>)
 8005de4:	2200      	movs	r2, #0
 8005de6:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8005de8:	4b1b      	ldr	r3, [pc, #108]	; (8005e58 <HAL_TIM_Base_MspInit+0x230>)
 8005dea:	2280      	movs	r2, #128	; 0x80
 8005dec:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005dee:	4b1a      	ldr	r3, [pc, #104]	; (8005e58 <HAL_TIM_Base_MspInit+0x230>)
 8005df0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005df4:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005df6:	4b18      	ldr	r3, [pc, #96]	; (8005e58 <HAL_TIM_Base_MspInit+0x230>)
 8005df8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005dfc:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch1.Init.Mode = DMA_NORMAL;
 8005dfe:	4b16      	ldr	r3, [pc, #88]	; (8005e58 <HAL_TIM_Base_MspInit+0x230>)
 8005e00:	2200      	movs	r2, #0
 8005e02:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005e04:	4b14      	ldr	r3, [pc, #80]	; (8005e58 <HAL_TIM_Base_MspInit+0x230>)
 8005e06:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8005e0a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim8_ch1) != HAL_OK)
 8005e0c:	4812      	ldr	r0, [pc, #72]	; (8005e58 <HAL_TIM_Base_MspInit+0x230>)
 8005e0e:	f001 f8f7 	bl	8007000 <HAL_DMA_Init>
 8005e12:	4603      	mov	r3, r0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d001      	beq.n	8005e1c <HAL_TIM_Base_MspInit+0x1f4>
      Error_Handler();
 8005e18:	f7fd fd38 	bl	800388c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim8_ch1);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	4a0e      	ldr	r2, [pc, #56]	; (8005e58 <HAL_TIM_Base_MspInit+0x230>)
 8005e20:	625a      	str	r2, [r3, #36]	; 0x24
 8005e22:	4a0d      	ldr	r2, [pc, #52]	; (8005e58 <HAL_TIM_Base_MspInit+0x230>)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6253      	str	r3, [r2, #36]	; 0x24
}
 8005e28:	bf00      	nop
 8005e2a:	3720      	adds	r7, #32
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}
 8005e30:	40012c00 	.word	0x40012c00
 8005e34:	40021000 	.word	0x40021000
 8005e38:	40000400 	.word	0x40000400
 8005e3c:	20000b90 	.word	0x20000b90
 8005e40:	4002006c 	.word	0x4002006c
 8005e44:	40000800 	.word	0x40000800
 8005e48:	20000bd4 	.word	0x20000bd4
 8005e4c:	40020008 	.word	0x40020008
 8005e50:	40000c00 	.word	0x40000c00
 8005e54:	40013400 	.word	0x40013400
 8005e58:	20000c18 	.word	0x20000c18
 8005e5c:	40020430 	.word	0x40020430

08005e60 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b08c      	sub	sp, #48	; 0x30
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e68:	f107 031c 	add.w	r3, r7, #28
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	601a      	str	r2, [r3, #0]
 8005e70:	605a      	str	r2, [r3, #4]
 8005e72:	609a      	str	r2, [r3, #8]
 8005e74:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a55      	ldr	r2, [pc, #340]	; (8005fd0 <HAL_TIM_MspPostInit+0x170>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d119      	bne.n	8005eb4 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e80:	4b54      	ldr	r3, [pc, #336]	; (8005fd4 <HAL_TIM_MspPostInit+0x174>)
 8005e82:	699b      	ldr	r3, [r3, #24]
 8005e84:	4a53      	ldr	r2, [pc, #332]	; (8005fd4 <HAL_TIM_MspPostInit+0x174>)
 8005e86:	f043 0304 	orr.w	r3, r3, #4
 8005e8a:	6193      	str	r3, [r2, #24]
 8005e8c:	4b51      	ldr	r3, [pc, #324]	; (8005fd4 <HAL_TIM_MspPostInit+0x174>)
 8005e8e:	699b      	ldr	r3, [r3, #24]
 8005e90:	f003 0304 	and.w	r3, r3, #4
 8005e94:	61bb      	str	r3, [r7, #24]
 8005e96:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005e98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005e9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e9e:	2302      	movs	r3, #2
 8005ea0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ea2:	2302      	movs	r3, #2
 8005ea4:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ea6:	f107 031c 	add.w	r3, r7, #28
 8005eaa:	4619      	mov	r1, r3
 8005eac:	484a      	ldr	r0, [pc, #296]	; (8005fd8 <HAL_TIM_MspPostInit+0x178>)
 8005eae:	f001 fcef 	bl	8007890 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8005eb2:	e089      	b.n	8005fc8 <HAL_TIM_MspPostInit+0x168>
  else if(timHandle->Instance==TIM2)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ebc:	d12b      	bne.n	8005f16 <HAL_TIM_MspPostInit+0xb6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ebe:	4b45      	ldr	r3, [pc, #276]	; (8005fd4 <HAL_TIM_MspPostInit+0x174>)
 8005ec0:	699b      	ldr	r3, [r3, #24]
 8005ec2:	4a44      	ldr	r2, [pc, #272]	; (8005fd4 <HAL_TIM_MspPostInit+0x174>)
 8005ec4:	f043 0308 	orr.w	r3, r3, #8
 8005ec8:	6193      	str	r3, [r2, #24]
 8005eca:	4b42      	ldr	r3, [pc, #264]	; (8005fd4 <HAL_TIM_MspPostInit+0x174>)
 8005ecc:	699b      	ldr	r3, [r3, #24]
 8005ece:	f003 0308 	and.w	r3, r3, #8
 8005ed2:	617b      	str	r3, [r7, #20]
 8005ed4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005ed6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005eda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005edc:	2302      	movs	r3, #2
 8005ede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ee0:	2302      	movs	r3, #2
 8005ee2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ee4:	f107 031c 	add.w	r3, r7, #28
 8005ee8:	4619      	mov	r1, r3
 8005eea:	483c      	ldr	r0, [pc, #240]	; (8005fdc <HAL_TIM_MspPostInit+0x17c>)
 8005eec:	f001 fcd0 	bl	8007890 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8005ef0:	4b3b      	ldr	r3, [pc, #236]	; (8005fe0 <HAL_TIM_MspPostInit+0x180>)
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ef8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005efc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f00:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8005f04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f08:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f0e:	4a34      	ldr	r2, [pc, #208]	; (8005fe0 <HAL_TIM_MspPostInit+0x180>)
 8005f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f12:	6053      	str	r3, [r2, #4]
}
 8005f14:	e058      	b.n	8005fc8 <HAL_TIM_MspPostInit+0x168>
  else if(timHandle->Instance==TIM3)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a32      	ldr	r2, [pc, #200]	; (8005fe4 <HAL_TIM_MspPostInit+0x184>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d118      	bne.n	8005f52 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f20:	4b2c      	ldr	r3, [pc, #176]	; (8005fd4 <HAL_TIM_MspPostInit+0x174>)
 8005f22:	699b      	ldr	r3, [r3, #24]
 8005f24:	4a2b      	ldr	r2, [pc, #172]	; (8005fd4 <HAL_TIM_MspPostInit+0x174>)
 8005f26:	f043 0304 	orr.w	r3, r3, #4
 8005f2a:	6193      	str	r3, [r2, #24]
 8005f2c:	4b29      	ldr	r3, [pc, #164]	; (8005fd4 <HAL_TIM_MspPostInit+0x174>)
 8005f2e:	699b      	ldr	r3, [r3, #24]
 8005f30:	f003 0304 	and.w	r3, r3, #4
 8005f34:	613b      	str	r3, [r7, #16]
 8005f36:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005f38:	2340      	movs	r3, #64	; 0x40
 8005f3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f3c:	2302      	movs	r3, #2
 8005f3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f40:	2302      	movs	r3, #2
 8005f42:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f44:	f107 031c 	add.w	r3, r7, #28
 8005f48:	4619      	mov	r1, r3
 8005f4a:	4823      	ldr	r0, [pc, #140]	; (8005fd8 <HAL_TIM_MspPostInit+0x178>)
 8005f4c:	f001 fca0 	bl	8007890 <HAL_GPIO_Init>
}
 8005f50:	e03a      	b.n	8005fc8 <HAL_TIM_MspPostInit+0x168>
  else if(timHandle->Instance==TIM4)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a24      	ldr	r2, [pc, #144]	; (8005fe8 <HAL_TIM_MspPostInit+0x188>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d118      	bne.n	8005f8e <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f5c:	4b1d      	ldr	r3, [pc, #116]	; (8005fd4 <HAL_TIM_MspPostInit+0x174>)
 8005f5e:	699b      	ldr	r3, [r3, #24]
 8005f60:	4a1c      	ldr	r2, [pc, #112]	; (8005fd4 <HAL_TIM_MspPostInit+0x174>)
 8005f62:	f043 0308 	orr.w	r3, r3, #8
 8005f66:	6193      	str	r3, [r2, #24]
 8005f68:	4b1a      	ldr	r3, [pc, #104]	; (8005fd4 <HAL_TIM_MspPostInit+0x174>)
 8005f6a:	699b      	ldr	r3, [r3, #24]
 8005f6c:	f003 0308 	and.w	r3, r3, #8
 8005f70:	60fb      	str	r3, [r7, #12]
 8005f72:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005f74:	2340      	movs	r3, #64	; 0x40
 8005f76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f78:	2302      	movs	r3, #2
 8005f7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f7c:	2302      	movs	r3, #2
 8005f7e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f80:	f107 031c 	add.w	r3, r7, #28
 8005f84:	4619      	mov	r1, r3
 8005f86:	4815      	ldr	r0, [pc, #84]	; (8005fdc <HAL_TIM_MspPostInit+0x17c>)
 8005f88:	f001 fc82 	bl	8007890 <HAL_GPIO_Init>
}
 8005f8c:	e01c      	b.n	8005fc8 <HAL_TIM_MspPostInit+0x168>
  else if(timHandle->Instance==TIM8)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a16      	ldr	r2, [pc, #88]	; (8005fec <HAL_TIM_MspPostInit+0x18c>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d117      	bne.n	8005fc8 <HAL_TIM_MspPostInit+0x168>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005f98:	4b0e      	ldr	r3, [pc, #56]	; (8005fd4 <HAL_TIM_MspPostInit+0x174>)
 8005f9a:	699b      	ldr	r3, [r3, #24]
 8005f9c:	4a0d      	ldr	r2, [pc, #52]	; (8005fd4 <HAL_TIM_MspPostInit+0x174>)
 8005f9e:	f043 0310 	orr.w	r3, r3, #16
 8005fa2:	6193      	str	r3, [r2, #24]
 8005fa4:	4b0b      	ldr	r3, [pc, #44]	; (8005fd4 <HAL_TIM_MspPostInit+0x174>)
 8005fa6:	699b      	ldr	r3, [r3, #24]
 8005fa8:	f003 0310 	and.w	r3, r3, #16
 8005fac:	60bb      	str	r3, [r7, #8]
 8005fae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005fb0:	2340      	movs	r3, #64	; 0x40
 8005fb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fb4:	2302      	movs	r3, #2
 8005fb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fb8:	2302      	movs	r3, #2
 8005fba:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005fbc:	f107 031c 	add.w	r3, r7, #28
 8005fc0:	4619      	mov	r1, r3
 8005fc2:	480b      	ldr	r0, [pc, #44]	; (8005ff0 <HAL_TIM_MspPostInit+0x190>)
 8005fc4:	f001 fc64 	bl	8007890 <HAL_GPIO_Init>
}
 8005fc8:	bf00      	nop
 8005fca:	3730      	adds	r7, #48	; 0x30
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}
 8005fd0:	40012c00 	.word	0x40012c00
 8005fd4:	40021000 	.word	0x40021000
 8005fd8:	40010800 	.word	0x40010800
 8005fdc:	40010c00 	.word	0x40010c00
 8005fe0:	40010000 	.word	0x40010000
 8005fe4:	40000400 	.word	0x40000400
 8005fe8:	40000800 	.word	0x40000800
 8005fec:	40013400 	.word	0x40013400
 8005ff0:	40011000 	.word	0x40011000

08005ff4 <TIMER_INIT>:
#include "timer.h"

uint8_t timer_left = 0;//30 sec for each count
uint8_t start_counting = 0;

void TIMER_INIT(){
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_FLAG(&htim5, TIM_FLAG_UPDATE);
 8005ff8:	4b06      	ldr	r3, [pc, #24]	; (8006014 <TIMER_INIT+0x20>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f06f 0201 	mvn.w	r2, #1
 8006000:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Start(&htim5);
 8006002:	4804      	ldr	r0, [pc, #16]	; (8006014 <TIMER_INIT+0x20>)
 8006004:	f002 fb73 	bl	80086ee <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim5);
 8006008:	4802      	ldr	r0, [pc, #8]	; (8006014 <TIMER_INIT+0x20>)
 800600a:	f002 fbb4 	bl	8008776 <HAL_TIM_Base_Start_IT>
}
 800600e:	bf00      	nop
 8006010:	bd80      	pop	{r7, pc}
 8006012:	bf00      	nop
 8006014:	20000b10 	.word	0x20000b10

08006018 <timer_min>:
	}
	__HAL_TIM_DISABLE(&htim2);
}

void timer_min(uint8_t min)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b082      	sub	sp, #8
 800601c:	af00      	add	r7, sp, #0
 800601e:	4603      	mov	r3, r0
 8006020:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 8006022:	4b0b      	ldr	r3, [pc, #44]	; (8006050 <timer_min+0x38>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f06f 0201 	mvn.w	r2, #1
 800602a:	611a      	str	r2, [r3, #16]
	timer_left = min*2;
 800602c:	79fb      	ldrb	r3, [r7, #7]
 800602e:	005b      	lsls	r3, r3, #1
 8006030:	b2da      	uxtb	r2, r3
 8006032:	4b08      	ldr	r3, [pc, #32]	; (8006054 <timer_min+0x3c>)
 8006034:	701a      	strb	r2, [r3, #0]
	start_counting = 1;
 8006036:	4b08      	ldr	r3, [pc, #32]	; (8006058 <timer_min+0x40>)
 8006038:	2201      	movs	r2, #1
 800603a:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start(&htim3);
 800603c:	4804      	ldr	r0, [pc, #16]	; (8006050 <timer_min+0x38>)
 800603e:	f002 fb56 	bl	80086ee <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim3);
 8006042:	4803      	ldr	r0, [pc, #12]	; (8006050 <timer_min+0x38>)
 8006044:	f002 fb97 	bl	8008776 <HAL_TIM_Base_Start_IT>
}
 8006048:	bf00      	nop
 800604a:	3708      	adds	r7, #8
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}
 8006050:	20000a90 	.word	0x20000a90
 8006054:	20000c5c 	.word	0x20000c5c
 8006058:	20000c5d 	.word	0x20000c5d

0800605c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8006060:	4b11      	ldr	r3, [pc, #68]	; (80060a8 <MX_USART1_UART_Init+0x4c>)
 8006062:	4a12      	ldr	r2, [pc, #72]	; (80060ac <MX_USART1_UART_Init+0x50>)
 8006064:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006066:	4b10      	ldr	r3, [pc, #64]	; (80060a8 <MX_USART1_UART_Init+0x4c>)
 8006068:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800606c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800606e:	4b0e      	ldr	r3, [pc, #56]	; (80060a8 <MX_USART1_UART_Init+0x4c>)
 8006070:	2200      	movs	r2, #0
 8006072:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006074:	4b0c      	ldr	r3, [pc, #48]	; (80060a8 <MX_USART1_UART_Init+0x4c>)
 8006076:	2200      	movs	r2, #0
 8006078:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800607a:	4b0b      	ldr	r3, [pc, #44]	; (80060a8 <MX_USART1_UART_Init+0x4c>)
 800607c:	2200      	movs	r2, #0
 800607e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006080:	4b09      	ldr	r3, [pc, #36]	; (80060a8 <MX_USART1_UART_Init+0x4c>)
 8006082:	220c      	movs	r2, #12
 8006084:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006086:	4b08      	ldr	r3, [pc, #32]	; (80060a8 <MX_USART1_UART_Init+0x4c>)
 8006088:	2200      	movs	r2, #0
 800608a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800608c:	4b06      	ldr	r3, [pc, #24]	; (80060a8 <MX_USART1_UART_Init+0x4c>)
 800608e:	2200      	movs	r2, #0
 8006090:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006092:	4805      	ldr	r0, [pc, #20]	; (80060a8 <MX_USART1_UART_Init+0x4c>)
 8006094:	f003 fce5 	bl	8009a62 <HAL_UART_Init>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800609e:	f7fd fbf5 	bl	800388c <Error_Handler>
  }

}
 80060a2:	bf00      	nop
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	20000c60 	.word	0x20000c60
 80060ac:	40013800 	.word	0x40013800

080060b0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80060b4:	4b11      	ldr	r3, [pc, #68]	; (80060fc <MX_USART2_UART_Init+0x4c>)
 80060b6:	4a12      	ldr	r2, [pc, #72]	; (8006100 <MX_USART2_UART_Init+0x50>)
 80060b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 80060ba:	4b10      	ldr	r3, [pc, #64]	; (80060fc <MX_USART2_UART_Init+0x4c>)
 80060bc:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 80060c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80060c2:	4b0e      	ldr	r3, [pc, #56]	; (80060fc <MX_USART2_UART_Init+0x4c>)
 80060c4:	2200      	movs	r2, #0
 80060c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80060c8:	4b0c      	ldr	r3, [pc, #48]	; (80060fc <MX_USART2_UART_Init+0x4c>)
 80060ca:	2200      	movs	r2, #0
 80060cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80060ce:	4b0b      	ldr	r3, [pc, #44]	; (80060fc <MX_USART2_UART_Init+0x4c>)
 80060d0:	2200      	movs	r2, #0
 80060d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80060d4:	4b09      	ldr	r3, [pc, #36]	; (80060fc <MX_USART2_UART_Init+0x4c>)
 80060d6:	220c      	movs	r2, #12
 80060d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80060da:	4b08      	ldr	r3, [pc, #32]	; (80060fc <MX_USART2_UART_Init+0x4c>)
 80060dc:	2200      	movs	r2, #0
 80060de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80060e0:	4b06      	ldr	r3, [pc, #24]	; (80060fc <MX_USART2_UART_Init+0x4c>)
 80060e2:	2200      	movs	r2, #0
 80060e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80060e6:	4805      	ldr	r0, [pc, #20]	; (80060fc <MX_USART2_UART_Init+0x4c>)
 80060e8:	f003 fcbb 	bl	8009a62 <HAL_UART_Init>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d001      	beq.n	80060f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80060f2:	f7fd fbcb 	bl	800388c <Error_Handler>
  }

}
 80060f6:	bf00      	nop
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	20000ca0 	.word	0x20000ca0
 8006100:	40004400 	.word	0x40004400

08006104 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8006108:	4b11      	ldr	r3, [pc, #68]	; (8006150 <MX_USART3_UART_Init+0x4c>)
 800610a:	4a12      	ldr	r2, [pc, #72]	; (8006154 <MX_USART3_UART_Init+0x50>)
 800610c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800610e:	4b10      	ldr	r3, [pc, #64]	; (8006150 <MX_USART3_UART_Init+0x4c>)
 8006110:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006114:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8006116:	4b0e      	ldr	r3, [pc, #56]	; (8006150 <MX_USART3_UART_Init+0x4c>)
 8006118:	2200      	movs	r2, #0
 800611a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800611c:	4b0c      	ldr	r3, [pc, #48]	; (8006150 <MX_USART3_UART_Init+0x4c>)
 800611e:	2200      	movs	r2, #0
 8006120:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006122:	4b0b      	ldr	r3, [pc, #44]	; (8006150 <MX_USART3_UART_Init+0x4c>)
 8006124:	2200      	movs	r2, #0
 8006126:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8006128:	4b09      	ldr	r3, [pc, #36]	; (8006150 <MX_USART3_UART_Init+0x4c>)
 800612a:	220c      	movs	r2, #12
 800612c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800612e:	4b08      	ldr	r3, [pc, #32]	; (8006150 <MX_USART3_UART_Init+0x4c>)
 8006130:	2200      	movs	r2, #0
 8006132:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006134:	4b06      	ldr	r3, [pc, #24]	; (8006150 <MX_USART3_UART_Init+0x4c>)
 8006136:	2200      	movs	r2, #0
 8006138:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800613a:	4805      	ldr	r0, [pc, #20]	; (8006150 <MX_USART3_UART_Init+0x4c>)
 800613c:	f003 fc91 	bl	8009a62 <HAL_UART_Init>
 8006140:	4603      	mov	r3, r0
 8006142:	2b00      	cmp	r3, #0
 8006144:	d001      	beq.n	800614a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8006146:	f7fd fba1 	bl	800388c <Error_Handler>
  }

}
 800614a:	bf00      	nop
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	20000ce0 	.word	0x20000ce0
 8006154:	40004800 	.word	0x40004800

08006158 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b08e      	sub	sp, #56	; 0x38
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006160:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006164:	2200      	movs	r2, #0
 8006166:	601a      	str	r2, [r3, #0]
 8006168:	605a      	str	r2, [r3, #4]
 800616a:	609a      	str	r2, [r3, #8]
 800616c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4a64      	ldr	r2, [pc, #400]	; (8006304 <HAL_UART_MspInit+0x1ac>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d13a      	bne.n	80061ee <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006178:	4b63      	ldr	r3, [pc, #396]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 800617a:	699b      	ldr	r3, [r3, #24]
 800617c:	4a62      	ldr	r2, [pc, #392]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 800617e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006182:	6193      	str	r3, [r2, #24]
 8006184:	4b60      	ldr	r3, [pc, #384]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 8006186:	699b      	ldr	r3, [r3, #24]
 8006188:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800618c:	623b      	str	r3, [r7, #32]
 800618e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006190:	4b5d      	ldr	r3, [pc, #372]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 8006192:	699b      	ldr	r3, [r3, #24]
 8006194:	4a5c      	ldr	r2, [pc, #368]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 8006196:	f043 0304 	orr.w	r3, r3, #4
 800619a:	6193      	str	r3, [r2, #24]
 800619c:	4b5a      	ldr	r3, [pc, #360]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 800619e:	699b      	ldr	r3, [r3, #24]
 80061a0:	f003 0304 	and.w	r3, r3, #4
 80061a4:	61fb      	str	r3, [r7, #28]
 80061a6:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80061a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80061ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061ae:	2302      	movs	r3, #2
 80061b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80061b2:	2303      	movs	r3, #3
 80061b4:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80061ba:	4619      	mov	r1, r3
 80061bc:	4853      	ldr	r0, [pc, #332]	; (800630c <HAL_UART_MspInit+0x1b4>)
 80061be:	f001 fb67 	bl	8007890 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80061c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80061c8:	2300      	movs	r3, #0
 80061ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061cc:	2300      	movs	r3, #0
 80061ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80061d4:	4619      	mov	r1, r3
 80061d6:	484d      	ldr	r0, [pc, #308]	; (800630c <HAL_UART_MspInit+0x1b4>)
 80061d8:	f001 fb5a 	bl	8007890 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80061dc:	2200      	movs	r2, #0
 80061de:	2100      	movs	r1, #0
 80061e0:	2025      	movs	r0, #37	; 0x25
 80061e2:	f000 fed6 	bl	8006f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80061e6:	2025      	movs	r0, #37	; 0x25
 80061e8:	f000 feef 	bl	8006fca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80061ec:	e086      	b.n	80062fc <HAL_UART_MspInit+0x1a4>
  else if(uartHandle->Instance==USART2)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a47      	ldr	r2, [pc, #284]	; (8006310 <HAL_UART_MspInit+0x1b8>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d130      	bne.n	800625a <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 80061f8:	4b43      	ldr	r3, [pc, #268]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 80061fa:	69db      	ldr	r3, [r3, #28]
 80061fc:	4a42      	ldr	r2, [pc, #264]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 80061fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006202:	61d3      	str	r3, [r2, #28]
 8006204:	4b40      	ldr	r3, [pc, #256]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 8006206:	69db      	ldr	r3, [r3, #28]
 8006208:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800620c:	61bb      	str	r3, [r7, #24]
 800620e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006210:	4b3d      	ldr	r3, [pc, #244]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 8006212:	699b      	ldr	r3, [r3, #24]
 8006214:	4a3c      	ldr	r2, [pc, #240]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 8006216:	f043 0304 	orr.w	r3, r3, #4
 800621a:	6193      	str	r3, [r2, #24]
 800621c:	4b3a      	ldr	r3, [pc, #232]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 800621e:	699b      	ldr	r3, [r3, #24]
 8006220:	f003 0304 	and.w	r3, r3, #4
 8006224:	617b      	str	r3, [r7, #20]
 8006226:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006228:	2304      	movs	r3, #4
 800622a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800622c:	2302      	movs	r3, #2
 800622e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006230:	2303      	movs	r3, #3
 8006232:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006234:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006238:	4619      	mov	r1, r3
 800623a:	4834      	ldr	r0, [pc, #208]	; (800630c <HAL_UART_MspInit+0x1b4>)
 800623c:	f001 fb28 	bl	8007890 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006240:	2308      	movs	r3, #8
 8006242:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006244:	2300      	movs	r3, #0
 8006246:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006248:	2300      	movs	r3, #0
 800624a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800624c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006250:	4619      	mov	r1, r3
 8006252:	482e      	ldr	r0, [pc, #184]	; (800630c <HAL_UART_MspInit+0x1b4>)
 8006254:	f001 fb1c 	bl	8007890 <HAL_GPIO_Init>
}
 8006258:	e050      	b.n	80062fc <HAL_UART_MspInit+0x1a4>
  else if(uartHandle->Instance==USART3)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a2d      	ldr	r2, [pc, #180]	; (8006314 <HAL_UART_MspInit+0x1bc>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d14b      	bne.n	80062fc <HAL_UART_MspInit+0x1a4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006264:	4b28      	ldr	r3, [pc, #160]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 8006266:	69db      	ldr	r3, [r3, #28]
 8006268:	4a27      	ldr	r2, [pc, #156]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 800626a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800626e:	61d3      	str	r3, [r2, #28]
 8006270:	4b25      	ldr	r3, [pc, #148]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 8006272:	69db      	ldr	r3, [r3, #28]
 8006274:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006278:	613b      	str	r3, [r7, #16]
 800627a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800627c:	4b22      	ldr	r3, [pc, #136]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 800627e:	699b      	ldr	r3, [r3, #24]
 8006280:	4a21      	ldr	r2, [pc, #132]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 8006282:	f043 0310 	orr.w	r3, r3, #16
 8006286:	6193      	str	r3, [r2, #24]
 8006288:	4b1f      	ldr	r3, [pc, #124]	; (8006308 <HAL_UART_MspInit+0x1b0>)
 800628a:	699b      	ldr	r3, [r3, #24]
 800628c:	f003 0310 	and.w	r3, r3, #16
 8006290:	60fb      	str	r3, [r7, #12]
 8006292:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006294:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006298:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800629a:	2302      	movs	r3, #2
 800629c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800629e:	2303      	movs	r3, #3
 80062a0:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80062a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80062a6:	4619      	mov	r1, r3
 80062a8:	481b      	ldr	r0, [pc, #108]	; (8006318 <HAL_UART_MspInit+0x1c0>)
 80062aa:	f001 faf1 	bl	8007890 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80062ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80062b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80062b4:	2300      	movs	r3, #0
 80062b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062b8:	2300      	movs	r3, #0
 80062ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80062bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80062c0:	4619      	mov	r1, r3
 80062c2:	4815      	ldr	r0, [pc, #84]	; (8006318 <HAL_UART_MspInit+0x1c0>)
 80062c4:	f001 fae4 	bl	8007890 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 80062c8:	4b14      	ldr	r3, [pc, #80]	; (800631c <HAL_UART_MspInit+0x1c4>)
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	637b      	str	r3, [r7, #52]	; 0x34
 80062ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062d0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80062d4:	637b      	str	r3, [r7, #52]	; 0x34
 80062d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062d8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80062dc:	637b      	str	r3, [r7, #52]	; 0x34
 80062de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062e0:	f043 0310 	orr.w	r3, r3, #16
 80062e4:	637b      	str	r3, [r7, #52]	; 0x34
 80062e6:	4a0d      	ldr	r2, [pc, #52]	; (800631c <HAL_UART_MspInit+0x1c4>)
 80062e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062ea:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80062ec:	2200      	movs	r2, #0
 80062ee:	2100      	movs	r1, #0
 80062f0:	2027      	movs	r0, #39	; 0x27
 80062f2:	f000 fe4e 	bl	8006f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80062f6:	2027      	movs	r0, #39	; 0x27
 80062f8:	f000 fe67 	bl	8006fca <HAL_NVIC_EnableIRQ>
}
 80062fc:	bf00      	nop
 80062fe:	3738      	adds	r7, #56	; 0x38
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}
 8006304:	40013800 	.word	0x40013800
 8006308:	40021000 	.word	0x40021000
 800630c:	40010800 	.word	0x40010800
 8006310:	40004400 	.word	0x40004400
 8006314:	40004800 	.word	0x40004800
 8006318:	40011000 	.word	0x40011000
 800631c:	40010000 	.word	0x40010000

08006320 <_Z10printToLCDRK6Stringt>:
    newStr.len = strlen(s) + str.len;
    strcpy(newStr.str, s);
    strcat(newStr.str, str.str);
    return newStr;
};
void printToLCD(const String& string, uint16_t row){
 8006320:	b580      	push	{r7, lr}
 8006322:	b088      	sub	sp, #32
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	460b      	mov	r3, r1
 800632a:	807b      	strh	r3, [r7, #2]
  char str[20];
  sprintf(str, "                   ");
 800632c:	f107 030c 	add.w	r3, r7, #12
 8006330:	490e      	ldr	r1, [pc, #56]	; (800636c <_Z10printToLCDRK6Stringt+0x4c>)
 8006332:	4618      	mov	r0, r3
 8006334:	f7fe fef0 	bl	8005118 <sprintf_>
  LCD_DrawString(0, row*15, str);
 8006338:	887b      	ldrh	r3, [r7, #2]
 800633a:	461a      	mov	r2, r3
 800633c:	0112      	lsls	r2, r2, #4
 800633e:	1ad3      	subs	r3, r2, r3
 8006340:	b29b      	uxth	r3, r3
 8006342:	f107 020c 	add.w	r2, r7, #12
 8006346:	4619      	mov	r1, r3
 8006348:	2000      	movs	r0, #0
 800634a:	f7fd f941 	bl	80035d0 <LCD_DrawString>
  LCD_DrawString(0, row*15, string.str);
 800634e:	887b      	ldrh	r3, [r7, #2]
 8006350:	461a      	mov	r2, r3
 8006352:	0112      	lsls	r2, r2, #4
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	b29b      	uxth	r3, r3
 8006358:	687a      	ldr	r2, [r7, #4]
 800635a:	4619      	mov	r1, r3
 800635c:	2000      	movs	r0, #0
 800635e:	f7fd f937 	bl	80035d0 <LCD_DrawString>
}
 8006362:	bf00      	nop
 8006364:	3720      	adds	r7, #32
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
 800636a:	bf00      	nop
 800636c:	0800af30 	.word	0x0800af30

08006370 <_Z8debugLogRK6Stringt>:
        sprintf(str, "%02X", arr[i]);
        LCD_DrawString(i*15, row*15, str);
    }
}

void debugLog(const String& string, uint16_t row){
 8006370:	b580      	push	{r7, lr}
 8006372:	b082      	sub	sp, #8
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	460b      	mov	r3, r1
 800637a:	807b      	strh	r3, [r7, #2]
    printToLCD(string, row);
 800637c:	887b      	ldrh	r3, [r7, #2]
 800637e:	4619      	mov	r1, r3
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f7ff ffcd 	bl	8006320 <_Z10printToLCDRK6Stringt>
 8006386:	bf00      	nop
 8006388:	3708      	adds	r7, #8
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}

0800638e <XPT2046_DelayUS>:
strType_XPT2046_TouchPara strXPT2046_TouchPara = { 0.001030, 0.064188, -10.804098, -0.085584, 0.001420, 324.127036 };
// { 0.001030, 0.064188, -10.804098, -0.085584, 0.001420, 324.127036 };

volatile uint8_t ucXPT2046_TouchFlag = 0;

static void XPT2046_DelayUS( __IO uint32_t ulCount) {
 800638e:	b480      	push	{r7}
 8006390:	b085      	sub	sp, #20
 8006392:	af00      	add	r7, sp, #0
 8006394:	6078      	str	r0, [r7, #4]
	uint32_t i;

	for (i = 0; i < ulCount; i++) {
 8006396:	2300      	movs	r3, #0
 8006398:	60fb      	str	r3, [r7, #12]
 800639a:	e00a      	b.n	80063b2 <XPT2046_DelayUS+0x24>
		uint8_t uc = 12;
 800639c:	230c      	movs	r3, #12
 800639e:	72fb      	strb	r3, [r7, #11]

		while (uc--)
 80063a0:	bf00      	nop
 80063a2:	7afb      	ldrb	r3, [r7, #11]
 80063a4:	1e5a      	subs	r2, r3, #1
 80063a6:	72fa      	strb	r2, [r7, #11]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d1fa      	bne.n	80063a2 <XPT2046_DelayUS+0x14>
	for (i = 0; i < ulCount; i++) {
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	3301      	adds	r3, #1
 80063b0:	60fb      	str	r3, [r7, #12]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	68fa      	ldr	r2, [r7, #12]
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d3f0      	bcc.n	800639c <XPT2046_DelayUS+0xe>
			;

	}

}
 80063ba:	bf00      	nop
 80063bc:	bf00      	nop
 80063be:	3714      	adds	r7, #20
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bc80      	pop	{r7}
 80063c4:	4770      	bx	lr
	...

080063c8 <XPT2046_WriteCMD>:

static void XPT2046_WriteCMD(uint8_t ucCmd) {
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b084      	sub	sp, #16
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	4603      	mov	r3, r0
 80063d0:	71fb      	strb	r3, [r7, #7]
	uint8_t i;

	macXPT2046_MOSI_0();
 80063d2:	2200      	movs	r2, #0
 80063d4:	2104      	movs	r1, #4
 80063d6:	481d      	ldr	r0, [pc, #116]	; (800644c <XPT2046_WriteCMD+0x84>)
 80063d8:	f001 fc09 	bl	8007bee <HAL_GPIO_WritePin>

	macXPT2046_CLK_LOW();
 80063dc:	2200      	movs	r2, #0
 80063de:	2101      	movs	r1, #1
 80063e0:	481a      	ldr	r0, [pc, #104]	; (800644c <XPT2046_WriteCMD+0x84>)
 80063e2:	f001 fc04 	bl	8007bee <HAL_GPIO_WritePin>

	for (i = 0; i < 8; i++) {
 80063e6:	2300      	movs	r3, #0
 80063e8:	73fb      	strb	r3, [r7, #15]
 80063ea:	e027      	b.n	800643c <XPT2046_WriteCMD+0x74>
		((ucCmd >> (7 - i)) & 0x01) ? macXPT2046_MOSI_1() : macXPT2046_MOSI_0();
 80063ec:	79fa      	ldrb	r2, [r7, #7]
 80063ee:	7bfb      	ldrb	r3, [r7, #15]
 80063f0:	f1c3 0307 	rsb	r3, r3, #7
 80063f4:	fa42 f303 	asr.w	r3, r2, r3
 80063f8:	f003 0301 	and.w	r3, r3, #1
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d005      	beq.n	800640c <XPT2046_WriteCMD+0x44>
 8006400:	2201      	movs	r2, #1
 8006402:	2104      	movs	r1, #4
 8006404:	4811      	ldr	r0, [pc, #68]	; (800644c <XPT2046_WriteCMD+0x84>)
 8006406:	f001 fbf2 	bl	8007bee <HAL_GPIO_WritePin>
 800640a:	e004      	b.n	8006416 <XPT2046_WriteCMD+0x4e>
 800640c:	2200      	movs	r2, #0
 800640e:	2104      	movs	r1, #4
 8006410:	480e      	ldr	r0, [pc, #56]	; (800644c <XPT2046_WriteCMD+0x84>)
 8006412:	f001 fbec 	bl	8007bee <HAL_GPIO_WritePin>

		XPT2046_DelayUS(5);
 8006416:	2005      	movs	r0, #5
 8006418:	f7ff ffb9 	bl	800638e <XPT2046_DelayUS>

		macXPT2046_CLK_HIGH();
 800641c:	2201      	movs	r2, #1
 800641e:	2101      	movs	r1, #1
 8006420:	480a      	ldr	r0, [pc, #40]	; (800644c <XPT2046_WriteCMD+0x84>)
 8006422:	f001 fbe4 	bl	8007bee <HAL_GPIO_WritePin>

		XPT2046_DelayUS(5);
 8006426:	2005      	movs	r0, #5
 8006428:	f7ff ffb1 	bl	800638e <XPT2046_DelayUS>

		macXPT2046_CLK_LOW();
 800642c:	2200      	movs	r2, #0
 800642e:	2101      	movs	r1, #1
 8006430:	4806      	ldr	r0, [pc, #24]	; (800644c <XPT2046_WriteCMD+0x84>)
 8006432:	f001 fbdc 	bl	8007bee <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++) {
 8006436:	7bfb      	ldrb	r3, [r7, #15]
 8006438:	3301      	adds	r3, #1
 800643a:	73fb      	strb	r3, [r7, #15]
 800643c:	7bfb      	ldrb	r3, [r7, #15]
 800643e:	2b07      	cmp	r3, #7
 8006440:	d9d4      	bls.n	80063ec <XPT2046_WriteCMD+0x24>
	}

}
 8006442:	bf00      	nop
 8006444:	bf00      	nop
 8006446:	3710      	adds	r7, #16
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}
 800644c:	40011800 	.word	0x40011800

08006450 <XPT2046_ReadCMD>:

static uint16_t XPT2046_ReadCMD(void) {
 8006450:	b580      	push	{r7, lr}
 8006452:	b082      	sub	sp, #8
 8006454:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t usBuf = 0, usTemp;
 8006456:	2300      	movs	r3, #0
 8006458:	80bb      	strh	r3, [r7, #4]

	macXPT2046_MOSI_0();
 800645a:	2200      	movs	r2, #0
 800645c:	2104      	movs	r1, #4
 800645e:	4819      	ldr	r0, [pc, #100]	; (80064c4 <XPT2046_ReadCMD+0x74>)
 8006460:	f001 fbc5 	bl	8007bee <HAL_GPIO_WritePin>

	macXPT2046_CLK_HIGH();
 8006464:	2201      	movs	r2, #1
 8006466:	2101      	movs	r1, #1
 8006468:	4816      	ldr	r0, [pc, #88]	; (80064c4 <XPT2046_ReadCMD+0x74>)
 800646a:	f001 fbc0 	bl	8007bee <HAL_GPIO_WritePin>

	for (i = 0; i < 12; i++) {
 800646e:	2300      	movs	r3, #0
 8006470:	71fb      	strb	r3, [r7, #7]
 8006472:	e01e      	b.n	80064b2 <XPT2046_ReadCMD+0x62>
		macXPT2046_CLK_LOW();
 8006474:	2200      	movs	r2, #0
 8006476:	2101      	movs	r1, #1
 8006478:	4812      	ldr	r0, [pc, #72]	; (80064c4 <XPT2046_ReadCMD+0x74>)
 800647a:	f001 fbb8 	bl	8007bee <HAL_GPIO_WritePin>

		usTemp = macXPT2046_MISO();
 800647e:	2108      	movs	r1, #8
 8006480:	4810      	ldr	r0, [pc, #64]	; (80064c4 <XPT2046_ReadCMD+0x74>)
 8006482:	f001 fb9d 	bl	8007bc0 <HAL_GPIO_ReadPin>
 8006486:	4603      	mov	r3, r0
 8006488:	807b      	strh	r3, [r7, #2]

		usBuf |= usTemp << (11 - i);
 800648a:	887a      	ldrh	r2, [r7, #2]
 800648c:	79fb      	ldrb	r3, [r7, #7]
 800648e:	f1c3 030b 	rsb	r3, r3, #11
 8006492:	fa02 f303 	lsl.w	r3, r2, r3
 8006496:	b21a      	sxth	r2, r3
 8006498:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800649c:	4313      	orrs	r3, r2
 800649e:	b21b      	sxth	r3, r3
 80064a0:	80bb      	strh	r3, [r7, #4]

		macXPT2046_CLK_HIGH();
 80064a2:	2201      	movs	r2, #1
 80064a4:	2101      	movs	r1, #1
 80064a6:	4807      	ldr	r0, [pc, #28]	; (80064c4 <XPT2046_ReadCMD+0x74>)
 80064a8:	f001 fba1 	bl	8007bee <HAL_GPIO_WritePin>
	for (i = 0; i < 12; i++) {
 80064ac:	79fb      	ldrb	r3, [r7, #7]
 80064ae:	3301      	adds	r3, #1
 80064b0:	71fb      	strb	r3, [r7, #7]
 80064b2:	79fb      	ldrb	r3, [r7, #7]
 80064b4:	2b0b      	cmp	r3, #11
 80064b6:	d9dd      	bls.n	8006474 <XPT2046_ReadCMD+0x24>

	}

	return usBuf;
 80064b8:	88bb      	ldrh	r3, [r7, #4]

}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3708      	adds	r7, #8
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	40011800 	.word	0x40011800

080064c8 <XPT2046_ReadAdc>:

static uint16_t XPT2046_ReadAdc(uint8_t ucChannel) {
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b082      	sub	sp, #8
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	4603      	mov	r3, r0
 80064d0:	71fb      	strb	r3, [r7, #7]
	XPT2046_WriteCMD(ucChannel);
 80064d2:	79fb      	ldrb	r3, [r7, #7]
 80064d4:	4618      	mov	r0, r3
 80064d6:	f7ff ff77 	bl	80063c8 <XPT2046_WriteCMD>

	return XPT2046_ReadCMD();
 80064da:	f7ff ffb9 	bl	8006450 <XPT2046_ReadCMD>
 80064de:	4603      	mov	r3, r0

}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3708      	adds	r7, #8
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <XPT2046_ReadAdc_XY>:

static void XPT2046_ReadAdc_XY(int16_t *sX_Ad, int16_t *sY_Ad) {
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
 80064f0:	6039      	str	r1, [r7, #0]
	int16_t sX_Ad_Temp, sY_Ad_Temp;

	sX_Ad_Temp = XPT2046_ReadAdc( macXPT2046_CHANNEL_X);
 80064f2:	2090      	movs	r0, #144	; 0x90
 80064f4:	f7ff ffe8 	bl	80064c8 <XPT2046_ReadAdc>
 80064f8:	4603      	mov	r3, r0
 80064fa:	81fb      	strh	r3, [r7, #14]

	XPT2046_DelayUS(1);
 80064fc:	2001      	movs	r0, #1
 80064fe:	f7ff ff46 	bl	800638e <XPT2046_DelayUS>

	sY_Ad_Temp = XPT2046_ReadAdc( macXPT2046_CHANNEL_Y);
 8006502:	20d0      	movs	r0, #208	; 0xd0
 8006504:	f7ff ffe0 	bl	80064c8 <XPT2046_ReadAdc>
 8006508:	4603      	mov	r3, r0
 800650a:	81bb      	strh	r3, [r7, #12]

	*sX_Ad = sX_Ad_Temp;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	89fa      	ldrh	r2, [r7, #14]
 8006510:	801a      	strh	r2, [r3, #0]
	*sY_Ad = sY_Ad_Temp;
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	89ba      	ldrh	r2, [r7, #12]
 8006516:	801a      	strh	r2, [r3, #0]

}
 8006518:	bf00      	nop
 800651a:	3710      	adds	r7, #16
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}

08006520 <XPT2046_ReadAdc_Smooth_XY>:
}


#else     
static uint8_t XPT2046_ReadAdc_Smooth_XY(
		strType_XPT2046_Coordinate *pScreenCoordinate) {
 8006520:	b580      	push	{r7, lr}
 8006522:	b092      	sub	sp, #72	; 0x48
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
	uint8_t ucCount = 0, i;
 8006528:	2300      	movs	r3, #0
 800652a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	int16_t sAD_X, sAD_Y;
	int16_t sBufferArray[2][10] = { { 0 }, { 0 } };
 800652e:	f107 0308 	add.w	r3, r7, #8
 8006532:	2228      	movs	r2, #40	; 0x28
 8006534:	2100      	movs	r1, #0
 8006536:	4618      	mov	r0, r3
 8006538:	f003 ffca 	bl	800a4d0 <memset>

	int32_t lX_Min, lX_Max, lY_Min, lY_Max;

	do {
		XPT2046_ReadAdc_XY(&sAD_X, &sAD_Y);
 800653c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006540:	f107 0332 	add.w	r3, r7, #50	; 0x32
 8006544:	4611      	mov	r1, r2
 8006546:	4618      	mov	r0, r3
 8006548:	f7ff ffce 	bl	80064e8 <XPT2046_ReadAdc_XY>

		sBufferArray[0][ucCount] = sAD_X;
 800654c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006550:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 8006554:	005b      	lsls	r3, r3, #1
 8006556:	3348      	adds	r3, #72	; 0x48
 8006558:	443b      	add	r3, r7
 800655a:	f823 2c40 	strh.w	r2, [r3, #-64]
		sBufferArray[1][ucCount] = sAD_Y;
 800655e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006562:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 8006566:	330a      	adds	r3, #10
 8006568:	005b      	lsls	r3, r3, #1
 800656a:	3348      	adds	r3, #72	; 0x48
 800656c:	443b      	add	r3, r7
 800656e:	f823 2c40 	strh.w	r2, [r3, #-64]

		ucCount++;
 8006572:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006576:	3301      	adds	r3, #1
 8006578:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	} while (( macXPT2046_EXTI_Read() == macXPT2046_EXTI_ActiveLevel)
 800657c:	2110      	movs	r1, #16
 800657e:	4871      	ldr	r0, [pc, #452]	; (8006744 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 8006580:	f001 fb1e 	bl	8007bc0 <HAL_GPIO_ReadPin>
 8006584:	4603      	mov	r3, r0
			&& (ucCount < 10));
 8006586:	2b00      	cmp	r3, #0
 8006588:	d103      	bne.n	8006592 <XPT2046_ReadAdc_Smooth_XY+0x72>
 800658a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800658e:	2b09      	cmp	r3, #9
 8006590:	d9d4      	bls.n	800653c <XPT2046_ReadAdc_Smooth_XY+0x1c>

	if ( macXPT2046_EXTI_Read() != macXPT2046_EXTI_ActiveLevel)
 8006592:	2110      	movs	r1, #16
 8006594:	486b      	ldr	r0, [pc, #428]	; (8006744 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 8006596:	f001 fb13 	bl	8007bc0 <HAL_GPIO_ReadPin>
 800659a:	4603      	mov	r3, r0
 800659c:	2b00      	cmp	r3, #0
 800659e:	d002      	beq.n	80065a6 <XPT2046_ReadAdc_Smooth_XY+0x86>
		ucXPT2046_TouchFlag = 0;
 80065a0:	4b69      	ldr	r3, [pc, #420]	; (8006748 <XPT2046_ReadAdc_Smooth_XY+0x228>)
 80065a2:	2200      	movs	r2, #0
 80065a4:	701a      	strb	r2, [r3, #0]

	if (ucCount == 10) {
 80065a6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80065aa:	2b0a      	cmp	r3, #10
 80065ac:	f040 80c4 	bne.w	8006738 <XPT2046_ReadAdc_Smooth_XY+0x218>
		lX_Max = lX_Min = sBufferArray[0][0];
 80065b0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80065b4:	643b      	str	r3, [r7, #64]	; 0x40
 80065b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065b8:	63fb      	str	r3, [r7, #60]	; 0x3c
		lY_Max = lY_Min = sBufferArray[1][0];
 80065ba:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80065be:	63bb      	str	r3, [r7, #56]	; 0x38
 80065c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065c2:	637b      	str	r3, [r7, #52]	; 0x34

		for (i = 1; i < 10; i++) {
 80065c4:	2301      	movs	r3, #1
 80065c6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80065ca:	e02b      	b.n	8006624 <XPT2046_ReadAdc_Smooth_XY+0x104>
			if (sBufferArray[0][i] < lX_Min)
 80065cc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80065d0:	005b      	lsls	r3, r3, #1
 80065d2:	3348      	adds	r3, #72	; 0x48
 80065d4:	443b      	add	r3, r7
 80065d6:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80065da:	461a      	mov	r2, r3
 80065dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065de:	4293      	cmp	r3, r2
 80065e0:	dd08      	ble.n	80065f4 <XPT2046_ReadAdc_Smooth_XY+0xd4>
				lX_Min = sBufferArray[0][i];
 80065e2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80065e6:	005b      	lsls	r3, r3, #1
 80065e8:	3348      	adds	r3, #72	; 0x48
 80065ea:	443b      	add	r3, r7
 80065ec:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80065f0:	643b      	str	r3, [r7, #64]	; 0x40
 80065f2:	e012      	b.n	800661a <XPT2046_ReadAdc_Smooth_XY+0xfa>

			else if (sBufferArray[0][i] > lX_Max)
 80065f4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80065f8:	005b      	lsls	r3, r3, #1
 80065fa:	3348      	adds	r3, #72	; 0x48
 80065fc:	443b      	add	r3, r7
 80065fe:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8006602:	461a      	mov	r2, r3
 8006604:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006606:	4293      	cmp	r3, r2
 8006608:	da07      	bge.n	800661a <XPT2046_ReadAdc_Smooth_XY+0xfa>
				lX_Max = sBufferArray[0][i];
 800660a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800660e:	005b      	lsls	r3, r3, #1
 8006610:	3348      	adds	r3, #72	; 0x48
 8006612:	443b      	add	r3, r7
 8006614:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8006618:	63fb      	str	r3, [r7, #60]	; 0x3c
		for (i = 1; i < 10; i++) {
 800661a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800661e:	3301      	adds	r3, #1
 8006620:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8006624:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006628:	2b09      	cmp	r3, #9
 800662a:	d9cf      	bls.n	80065cc <XPT2046_ReadAdc_Smooth_XY+0xac>

		}

		for (i = 1; i < 10; i++) {
 800662c:	2301      	movs	r3, #1
 800662e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8006632:	e02f      	b.n	8006694 <XPT2046_ReadAdc_Smooth_XY+0x174>
			if (sBufferArray[1][i] < lY_Min)
 8006634:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006638:	330a      	adds	r3, #10
 800663a:	005b      	lsls	r3, r3, #1
 800663c:	3348      	adds	r3, #72	; 0x48
 800663e:	443b      	add	r3, r7
 8006640:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8006644:	461a      	mov	r2, r3
 8006646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006648:	4293      	cmp	r3, r2
 800664a:	dd09      	ble.n	8006660 <XPT2046_ReadAdc_Smooth_XY+0x140>
				lY_Min = sBufferArray[1][i];
 800664c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006650:	330a      	adds	r3, #10
 8006652:	005b      	lsls	r3, r3, #1
 8006654:	3348      	adds	r3, #72	; 0x48
 8006656:	443b      	add	r3, r7
 8006658:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 800665c:	63bb      	str	r3, [r7, #56]	; 0x38
 800665e:	e014      	b.n	800668a <XPT2046_ReadAdc_Smooth_XY+0x16a>

			else if (sBufferArray[1][i] > lY_Max)
 8006660:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006664:	330a      	adds	r3, #10
 8006666:	005b      	lsls	r3, r3, #1
 8006668:	3348      	adds	r3, #72	; 0x48
 800666a:	443b      	add	r3, r7
 800666c:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8006670:	461a      	mov	r2, r3
 8006672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006674:	4293      	cmp	r3, r2
 8006676:	da08      	bge.n	800668a <XPT2046_ReadAdc_Smooth_XY+0x16a>
				lY_Max = sBufferArray[1][i];
 8006678:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800667c:	330a      	adds	r3, #10
 800667e:	005b      	lsls	r3, r3, #1
 8006680:	3348      	adds	r3, #72	; 0x48
 8006682:	443b      	add	r3, r7
 8006684:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8006688:	637b      	str	r3, [r7, #52]	; 0x34
		for (i = 1; i < 10; i++) {
 800668a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800668e:	3301      	adds	r3, #1
 8006690:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8006694:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006698:	2b09      	cmp	r3, #9
 800669a:	d9cb      	bls.n	8006634 <XPT2046_ReadAdc_Smooth_XY+0x114>

		}

		pScreenCoordinate->x = (sBufferArray[0][0] + sBufferArray[0][1]
 800669c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80066a0:	461a      	mov	r2, r3
 80066a2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80066a6:	4413      	add	r3, r2
				+ sBufferArray[0][2] + sBufferArray[0][3] + sBufferArray[0][4]
 80066a8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80066ac:	4413      	add	r3, r2
 80066ae:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80066b2:	4413      	add	r3, r2
 80066b4:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80066b8:	4413      	add	r3, r2
				+ sBufferArray[0][5] + sBufferArray[0][6] + sBufferArray[0][7]
 80066ba:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80066be:	4413      	add	r3, r2
 80066c0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80066c4:	4413      	add	r3, r2
 80066c6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80066ca:	4413      	add	r3, r2
				+ sBufferArray[0][8] + sBufferArray[0][9] - lX_Min - lX_Max)
 80066cc:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80066d0:	4413      	add	r3, r2
 80066d2:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80066d6:	441a      	add	r2, r3
 80066d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066da:	1ad2      	subs	r2, r2, r3
 80066dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066de:	1ad3      	subs	r3, r2, r3
				>> 3;
 80066e0:	10db      	asrs	r3, r3, #3
		pScreenCoordinate->x = (sBufferArray[0][0] + sBufferArray[0][1]
 80066e2:	b29a      	uxth	r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	801a      	strh	r2, [r3, #0]

		pScreenCoordinate->y = (sBufferArray[1][0] + sBufferArray[1][1]
 80066e8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80066ec:	461a      	mov	r2, r3
 80066ee:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80066f2:	4413      	add	r3, r2
				+ sBufferArray[1][2] + sBufferArray[1][3] + sBufferArray[1][4]
 80066f4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80066f8:	4413      	add	r3, r2
 80066fa:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 80066fe:	4413      	add	r3, r2
 8006700:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 8006704:	4413      	add	r3, r2
				+ sBufferArray[1][5] + sBufferArray[1][6] + sBufferArray[1][7]
 8006706:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 800670a:	4413      	add	r3, r2
 800670c:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
 8006710:	4413      	add	r3, r2
 8006712:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 8006716:	4413      	add	r3, r2
				+ sBufferArray[1][8] + sBufferArray[1][9] - lY_Min - lY_Max)
 8006718:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	; 0x2c
 800671c:	4413      	add	r3, r2
 800671e:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8006722:	441a      	add	r2, r3
 8006724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006726:	1ad2      	subs	r2, r2, r3
 8006728:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800672a:	1ad3      	subs	r3, r2, r3
				>> 3;
 800672c:	10db      	asrs	r3, r3, #3
		pScreenCoordinate->y = (sBufferArray[1][0] + sBufferArray[1][1]
 800672e:	b29a      	uxth	r2, r3
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	805a      	strh	r2, [r3, #2]

		return 1;
 8006734:	2301      	movs	r3, #1
 8006736:	e000      	b.n	800673a <XPT2046_ReadAdc_Smooth_XY+0x21a>

	}

	return 0;
 8006738:	2300      	movs	r3, #0

}
 800673a:	4618      	mov	r0, r3
 800673c:	3748      	adds	r7, #72	; 0x48
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop
 8006744:	40011800 	.word	0x40011800
 8006748:	20000d20 	.word	0x20000d20

0800674c <XPT2046_Get_TouchedPoint>:
	return 0;

}

uint8_t XPT2046_Get_TouchedPoint(strType_XPT2046_Coordinate *pDisplayCoordinate,
		strType_XPT2046_TouchPara *pTouchPara) {
 800674c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006750:	b084      	sub	sp, #16
 8006752:	af00      	add	r7, sp, #0
 8006754:	6078      	str	r0, [r7, #4]
 8006756:	6039      	str	r1, [r7, #0]
	uint8_t ucRet = 1;
 8006758:	2301      	movs	r3, #1
 800675a:	73fb      	strb	r3, [r7, #15]

	strType_XPT2046_Coordinate strScreenCoordinate;

	if (XPT2046_ReadAdc_Smooth_XY(&strScreenCoordinate)) {
 800675c:	f107 0308 	add.w	r3, r7, #8
 8006760:	4618      	mov	r0, r3
 8006762:	f7ff fedd 	bl	8006520 <XPT2046_ReadAdc_Smooth_XY>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d06e      	beq.n	800684a <XPT2046_Get_TouchedPoint+0xfe>
		pDisplayCoordinate->x = ((pTouchPara->dX_X * strScreenCoordinate.x)
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006772:	893b      	ldrh	r3, [r7, #8]
 8006774:	4618      	mov	r0, r3
 8006776:	f7f9 feb1 	bl	80004dc <__aeabi_i2d>
 800677a:	4602      	mov	r2, r0
 800677c:	460b      	mov	r3, r1
 800677e:	4620      	mov	r0, r4
 8006780:	4629      	mov	r1, r5
 8006782:	f7f9 ff15 	bl	80005b0 <__aeabi_dmul>
 8006786:	4602      	mov	r2, r0
 8006788:	460b      	mov	r3, r1
 800678a:	4690      	mov	r8, r2
 800678c:	4699      	mov	r9, r3
				+ (pTouchPara->dX_Y * strScreenCoordinate.y) + pTouchPara->dX);
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8006794:	897b      	ldrh	r3, [r7, #10]
 8006796:	4618      	mov	r0, r3
 8006798:	f7f9 fea0 	bl	80004dc <__aeabi_i2d>
 800679c:	4602      	mov	r2, r0
 800679e:	460b      	mov	r3, r1
 80067a0:	4620      	mov	r0, r4
 80067a2:	4629      	mov	r1, r5
 80067a4:	f7f9 ff04 	bl	80005b0 <__aeabi_dmul>
 80067a8:	4602      	mov	r2, r0
 80067aa:	460b      	mov	r3, r1
 80067ac:	4640      	mov	r0, r8
 80067ae:	4649      	mov	r1, r9
 80067b0:	f7f9 fd48 	bl	8000244 <__adddf3>
 80067b4:	4602      	mov	r2, r0
 80067b6:	460b      	mov	r3, r1
 80067b8:	4610      	mov	r0, r2
 80067ba:	4619      	mov	r1, r3
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80067c2:	f7f9 fd3f 	bl	8000244 <__adddf3>
 80067c6:	4602      	mov	r2, r0
 80067c8:	460b      	mov	r3, r1
		pDisplayCoordinate->x = ((pTouchPara->dX_X * strScreenCoordinate.x)
 80067ca:	4610      	mov	r0, r2
 80067cc:	4619      	mov	r1, r3
 80067ce:	f7fa f9b1 	bl	8000b34 <__aeabi_d2uiz>
 80067d2:	4603      	mov	r3, r0
 80067d4:	b29a      	uxth	r2, r3
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	801a      	strh	r2, [r3, #0]
		pDisplayCoordinate->y = ((pTouchPara->dY_X * strScreenCoordinate.x)
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80067e0:	893b      	ldrh	r3, [r7, #8]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7f9 fe7a 	bl	80004dc <__aeabi_i2d>
 80067e8:	4602      	mov	r2, r0
 80067ea:	460b      	mov	r3, r1
 80067ec:	4620      	mov	r0, r4
 80067ee:	4629      	mov	r1, r5
 80067f0:	f7f9 fede 	bl	80005b0 <__aeabi_dmul>
 80067f4:	4602      	mov	r2, r0
 80067f6:	460b      	mov	r3, r1
 80067f8:	4690      	mov	r8, r2
 80067fa:	4699      	mov	r9, r3
				+ (pTouchPara->dY_Y * strScreenCoordinate.y) + pTouchPara->dY);
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8006802:	897b      	ldrh	r3, [r7, #10]
 8006804:	4618      	mov	r0, r3
 8006806:	f7f9 fe69 	bl	80004dc <__aeabi_i2d>
 800680a:	4602      	mov	r2, r0
 800680c:	460b      	mov	r3, r1
 800680e:	4620      	mov	r0, r4
 8006810:	4629      	mov	r1, r5
 8006812:	f7f9 fecd 	bl	80005b0 <__aeabi_dmul>
 8006816:	4602      	mov	r2, r0
 8006818:	460b      	mov	r3, r1
 800681a:	4640      	mov	r0, r8
 800681c:	4649      	mov	r1, r9
 800681e:	f7f9 fd11 	bl	8000244 <__adddf3>
 8006822:	4602      	mov	r2, r0
 8006824:	460b      	mov	r3, r1
 8006826:	4610      	mov	r0, r2
 8006828:	4619      	mov	r1, r3
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8006830:	f7f9 fd08 	bl	8000244 <__adddf3>
 8006834:	4602      	mov	r2, r0
 8006836:	460b      	mov	r3, r1
		pDisplayCoordinate->y = ((pTouchPara->dY_X * strScreenCoordinate.x)
 8006838:	4610      	mov	r0, r2
 800683a:	4619      	mov	r1, r3
 800683c:	f7fa f97a 	bl	8000b34 <__aeabi_d2uiz>
 8006840:	4603      	mov	r3, r0
 8006842:	b29a      	uxth	r2, r3
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	805a      	strh	r2, [r3, #2]
 8006848:	e001      	b.n	800684e <XPT2046_Get_TouchedPoint+0x102>

	}

	else
		ucRet = 0;
 800684a:	2300      	movs	r3, #0
 800684c:	73fb      	strb	r3, [r7, #15]

	return ucRet;
 800684e:	7bfb      	ldrb	r3, [r7, #15]

}
 8006850:	4618      	mov	r0, r3
 8006852:	3710      	adds	r7, #16
 8006854:	46bd      	mov	sp, r7
 8006856:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

0800685c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800685c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800685e:	e003      	b.n	8006868 <LoopCopyDataInit>

08006860 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8006860:	4b0b      	ldr	r3, [pc, #44]	; (8006890 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8006862:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006864:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006866:	3104      	adds	r1, #4

08006868 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006868:	480a      	ldr	r0, [pc, #40]	; (8006894 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800686a:	4b0b      	ldr	r3, [pc, #44]	; (8006898 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800686c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800686e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8006870:	d3f6      	bcc.n	8006860 <CopyDataInit>
  ldr r2, =_sbss
 8006872:	4a0a      	ldr	r2, [pc, #40]	; (800689c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8006874:	e002      	b.n	800687c <LoopFillZerobss>

08006876 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006876:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006878:	f842 3b04 	str.w	r3, [r2], #4

0800687c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800687c:	4b08      	ldr	r3, [pc, #32]	; (80068a0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800687e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8006880:	d3f9      	bcc.n	8006876 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006882:	f7fe fea5 	bl	80055d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006886:	f003 fdff 	bl	800a488 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800688a:	f7fc ff55 	bl	8003738 <main>
  bx lr
 800688e:	4770      	bx	lr
  ldr r3, =_sidata
 8006890:	08016dd4 	.word	0x08016dd4
  ldr r0, =_sdata
 8006894:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006898:	200000b0 	.word	0x200000b0
  ldr r2, =_sbss
 800689c:	200000b0 	.word	0x200000b0
  ldr r3, = _ebss
 80068a0:	20000d38 	.word	0x20000d38

080068a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80068a4:	e7fe      	b.n	80068a4 <ADC1_2_IRQHandler>
	...

080068a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80068ac:	4b08      	ldr	r3, [pc, #32]	; (80068d0 <HAL_Init+0x28>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a07      	ldr	r2, [pc, #28]	; (80068d0 <HAL_Init+0x28>)
 80068b2:	f043 0310 	orr.w	r3, r3, #16
 80068b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80068b8:	2003      	movs	r0, #3
 80068ba:	f000 fb5f 	bl	8006f7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80068be:	2000      	movs	r0, #0
 80068c0:	f000 f808 	bl	80068d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80068c4:	f7fe fcca 	bl	800525c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80068c8:	2300      	movs	r3, #0
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	bd80      	pop	{r7, pc}
 80068ce:	bf00      	nop
 80068d0:	40022000 	.word	0x40022000

080068d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b082      	sub	sp, #8
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80068dc:	4b12      	ldr	r3, [pc, #72]	; (8006928 <HAL_InitTick+0x54>)
 80068de:	681a      	ldr	r2, [r3, #0]
 80068e0:	4b12      	ldr	r3, [pc, #72]	; (800692c <HAL_InitTick+0x58>)
 80068e2:	781b      	ldrb	r3, [r3, #0]
 80068e4:	4619      	mov	r1, r3
 80068e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80068ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80068ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80068f2:	4618      	mov	r0, r3
 80068f4:	f000 fb77 	bl	8006fe6 <HAL_SYSTICK_Config>
 80068f8:	4603      	mov	r3, r0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d001      	beq.n	8006902 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	e00e      	b.n	8006920 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2b0f      	cmp	r3, #15
 8006906:	d80a      	bhi.n	800691e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006908:	2200      	movs	r2, #0
 800690a:	6879      	ldr	r1, [r7, #4]
 800690c:	f04f 30ff 	mov.w	r0, #4294967295
 8006910:	f000 fb3f 	bl	8006f92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006914:	4a06      	ldr	r2, [pc, #24]	; (8006930 <HAL_InitTick+0x5c>)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800691a:	2300      	movs	r3, #0
 800691c:	e000      	b.n	8006920 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
}
 8006920:	4618      	mov	r0, r3
 8006922:	3708      	adds	r7, #8
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}
 8006928:	2000000c 	.word	0x2000000c
 800692c:	20000044 	.word	0x20000044
 8006930:	20000040 	.word	0x20000040

08006934 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006934:	b480      	push	{r7}
 8006936:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006938:	4b05      	ldr	r3, [pc, #20]	; (8006950 <HAL_IncTick+0x1c>)
 800693a:	781b      	ldrb	r3, [r3, #0]
 800693c:	461a      	mov	r2, r3
 800693e:	4b05      	ldr	r3, [pc, #20]	; (8006954 <HAL_IncTick+0x20>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4413      	add	r3, r2
 8006944:	4a03      	ldr	r2, [pc, #12]	; (8006954 <HAL_IncTick+0x20>)
 8006946:	6013      	str	r3, [r2, #0]
}
 8006948:	bf00      	nop
 800694a:	46bd      	mov	sp, r7
 800694c:	bc80      	pop	{r7}
 800694e:	4770      	bx	lr
 8006950:	20000044 	.word	0x20000044
 8006954:	20000d24 	.word	0x20000d24

08006958 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006958:	b480      	push	{r7}
 800695a:	af00      	add	r7, sp, #0
  return uwTick;
 800695c:	4b02      	ldr	r3, [pc, #8]	; (8006968 <HAL_GetTick+0x10>)
 800695e:	681b      	ldr	r3, [r3, #0]
}
 8006960:	4618      	mov	r0, r3
 8006962:	46bd      	mov	sp, r7
 8006964:	bc80      	pop	{r7}
 8006966:	4770      	bx	lr
 8006968:	20000d24 	.word	0x20000d24

0800696c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b084      	sub	sp, #16
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006974:	f7ff fff0 	bl	8006958 <HAL_GetTick>
 8006978:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006984:	d005      	beq.n	8006992 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006986:	4b0a      	ldr	r3, [pc, #40]	; (80069b0 <HAL_Delay+0x44>)
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	461a      	mov	r2, r3
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	4413      	add	r3, r2
 8006990:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006992:	bf00      	nop
 8006994:	f7ff ffe0 	bl	8006958 <HAL_GetTick>
 8006998:	4602      	mov	r2, r0
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	1ad3      	subs	r3, r2, r3
 800699e:	68fa      	ldr	r2, [r7, #12]
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d8f7      	bhi.n	8006994 <HAL_Delay+0x28>
  {
  }
}
 80069a4:	bf00      	nop
 80069a6:	bf00      	nop
 80069a8:	3710      	adds	r7, #16
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop
 80069b0:	20000044 	.word	0x20000044

080069b4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b086      	sub	sp, #24
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80069bc:	2300      	movs	r3, #0
 80069be:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80069c0:	2300      	movs	r3, #0
 80069c2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80069c4:	2300      	movs	r3, #0
 80069c6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80069c8:	2300      	movs	r3, #0
 80069ca:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d101      	bne.n	80069d6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	e0ce      	b.n	8006b74 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	689b      	ldr	r3, [r3, #8]
 80069da:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d109      	bne.n	80069f8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2200      	movs	r2, #0
 80069e8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f7fb f9ce 	bl	8001d94 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f000 f9bd 	bl	8006d78 <ADC_ConversionStop_Disable>
 80069fe:	4603      	mov	r3, r0
 8006a00:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a06:	f003 0310 	and.w	r3, r3, #16
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	f040 80a9 	bne.w	8006b62 <HAL_ADC_Init+0x1ae>
 8006a10:	7dfb      	ldrb	r3, [r7, #23]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	f040 80a5 	bne.w	8006b62 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a1c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006a20:	f023 0302 	bic.w	r3, r3, #2
 8006a24:	f043 0202 	orr.w	r2, r3, #2
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4951      	ldr	r1, [pc, #324]	; (8006b7c <HAL_ADC_Init+0x1c8>)
 8006a36:	428b      	cmp	r3, r1
 8006a38:	d10a      	bne.n	8006a50 <HAL_ADC_Init+0x9c>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	69db      	ldr	r3, [r3, #28]
 8006a3e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006a42:	d002      	beq.n	8006a4a <HAL_ADC_Init+0x96>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	69db      	ldr	r3, [r3, #28]
 8006a48:	e004      	b.n	8006a54 <HAL_ADC_Init+0xa0>
 8006a4a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006a4e:	e001      	b.n	8006a54 <HAL_ADC_Init+0xa0>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8006a54:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	68db      	ldr	r3, [r3, #12]
 8006a5a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8006a5c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8006a5e:	68ba      	ldr	r2, [r7, #8]
 8006a60:	4313      	orrs	r3, r2
 8006a62:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a6c:	d003      	beq.n	8006a76 <HAL_ADC_Init+0xc2>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d102      	bne.n	8006a7c <HAL_ADC_Init+0xc8>
 8006a76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006a7a:	e000      	b.n	8006a7e <HAL_ADC_Init+0xca>
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	693a      	ldr	r2, [r7, #16]
 8006a80:	4313      	orrs	r3, r2
 8006a82:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	695b      	ldr	r3, [r3, #20]
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d119      	bne.n	8006ac0 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d109      	bne.n	8006aa8 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	699b      	ldr	r3, [r3, #24]
 8006a98:	3b01      	subs	r3, #1
 8006a9a:	035a      	lsls	r2, r3, #13
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006aa4:	613b      	str	r3, [r7, #16]
 8006aa6:	e00b      	b.n	8006ac0 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aac:	f043 0220 	orr.w	r2, r3, #32
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ab8:	f043 0201 	orr.w	r2, r3, #1
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	693a      	ldr	r2, [r7, #16]
 8006ad0:	430a      	orrs	r2, r1
 8006ad2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	689a      	ldr	r2, [r3, #8]
 8006ada:	4b29      	ldr	r3, [pc, #164]	; (8006b80 <HAL_ADC_Init+0x1cc>)
 8006adc:	4013      	ands	r3, r2
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	6812      	ldr	r2, [r2, #0]
 8006ae2:	68b9      	ldr	r1, [r7, #8]
 8006ae4:	430b      	orrs	r3, r1
 8006ae6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	689b      	ldr	r3, [r3, #8]
 8006aec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006af0:	d003      	beq.n	8006afa <HAL_ADC_Init+0x146>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d104      	bne.n	8006b04 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	691b      	ldr	r3, [r3, #16]
 8006afe:	3b01      	subs	r3, #1
 8006b00:	051b      	lsls	r3, r3, #20
 8006b02:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b0a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	68fa      	ldr	r2, [r7, #12]
 8006b14:	430a      	orrs	r2, r1
 8006b16:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	689a      	ldr	r2, [r3, #8]
 8006b1e:	4b19      	ldr	r3, [pc, #100]	; (8006b84 <HAL_ADC_Init+0x1d0>)
 8006b20:	4013      	ands	r3, r2
 8006b22:	68ba      	ldr	r2, [r7, #8]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d10b      	bne.n	8006b40 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b32:	f023 0303 	bic.w	r3, r3, #3
 8006b36:	f043 0201 	orr.w	r2, r3, #1
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006b3e:	e018      	b.n	8006b72 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b44:	f023 0312 	bic.w	r3, r3, #18
 8006b48:	f043 0210 	orr.w	r2, r3, #16
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b54:	f043 0201 	orr.w	r2, r3, #1
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006b60:	e007      	b.n	8006b72 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b66:	f043 0210 	orr.w	r2, r3, #16
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8006b72:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3718      	adds	r7, #24
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	40013c00 	.word	0x40013c00
 8006b80:	ffe1f7fd 	.word	0xffe1f7fd
 8006b84:	ff1f0efe 	.word	0xff1f0efe

08006b88 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8006b88:	b480      	push	{r7}
 8006b8a:	b085      	sub	sp, #20
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b92:	2300      	movs	r3, #0
 8006b94:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8006b96:	2300      	movs	r3, #0
 8006b98:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d101      	bne.n	8006ba8 <HAL_ADC_ConfigChannel+0x20>
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	e0dc      	b.n	8006d62 <HAL_ADC_ConfigChannel+0x1da>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	2b06      	cmp	r3, #6
 8006bb6:	d81c      	bhi.n	8006bf2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	685a      	ldr	r2, [r3, #4]
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	4413      	add	r3, r2
 8006bc8:	3b05      	subs	r3, #5
 8006bca:	221f      	movs	r2, #31
 8006bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8006bd0:	43db      	mvns	r3, r3
 8006bd2:	4019      	ands	r1, r3
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	6818      	ldr	r0, [r3, #0]
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	685a      	ldr	r2, [r3, #4]
 8006bdc:	4613      	mov	r3, r2
 8006bde:	009b      	lsls	r3, r3, #2
 8006be0:	4413      	add	r3, r2
 8006be2:	3b05      	subs	r3, #5
 8006be4:	fa00 f203 	lsl.w	r2, r0, r3
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	430a      	orrs	r2, r1
 8006bee:	635a      	str	r2, [r3, #52]	; 0x34
 8006bf0:	e03c      	b.n	8006c6c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	2b0c      	cmp	r3, #12
 8006bf8:	d81c      	bhi.n	8006c34 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	685a      	ldr	r2, [r3, #4]
 8006c04:	4613      	mov	r3, r2
 8006c06:	009b      	lsls	r3, r3, #2
 8006c08:	4413      	add	r3, r2
 8006c0a:	3b23      	subs	r3, #35	; 0x23
 8006c0c:	221f      	movs	r2, #31
 8006c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c12:	43db      	mvns	r3, r3
 8006c14:	4019      	ands	r1, r3
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	6818      	ldr	r0, [r3, #0]
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	685a      	ldr	r2, [r3, #4]
 8006c1e:	4613      	mov	r3, r2
 8006c20:	009b      	lsls	r3, r3, #2
 8006c22:	4413      	add	r3, r2
 8006c24:	3b23      	subs	r3, #35	; 0x23
 8006c26:	fa00 f203 	lsl.w	r2, r0, r3
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	430a      	orrs	r2, r1
 8006c30:	631a      	str	r2, [r3, #48]	; 0x30
 8006c32:	e01b      	b.n	8006c6c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	685a      	ldr	r2, [r3, #4]
 8006c3e:	4613      	mov	r3, r2
 8006c40:	009b      	lsls	r3, r3, #2
 8006c42:	4413      	add	r3, r2
 8006c44:	3b41      	subs	r3, #65	; 0x41
 8006c46:	221f      	movs	r2, #31
 8006c48:	fa02 f303 	lsl.w	r3, r2, r3
 8006c4c:	43db      	mvns	r3, r3
 8006c4e:	4019      	ands	r1, r3
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	6818      	ldr	r0, [r3, #0]
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	685a      	ldr	r2, [r3, #4]
 8006c58:	4613      	mov	r3, r2
 8006c5a:	009b      	lsls	r3, r3, #2
 8006c5c:	4413      	add	r3, r2
 8006c5e:	3b41      	subs	r3, #65	; 0x41
 8006c60:	fa00 f203 	lsl.w	r2, r0, r3
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	430a      	orrs	r2, r1
 8006c6a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2b09      	cmp	r3, #9
 8006c72:	d91c      	bls.n	8006cae <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	68d9      	ldr	r1, [r3, #12]
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	4613      	mov	r3, r2
 8006c80:	005b      	lsls	r3, r3, #1
 8006c82:	4413      	add	r3, r2
 8006c84:	3b1e      	subs	r3, #30
 8006c86:	2207      	movs	r2, #7
 8006c88:	fa02 f303 	lsl.w	r3, r2, r3
 8006c8c:	43db      	mvns	r3, r3
 8006c8e:	4019      	ands	r1, r3
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	6898      	ldr	r0, [r3, #8]
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	4613      	mov	r3, r2
 8006c9a:	005b      	lsls	r3, r3, #1
 8006c9c:	4413      	add	r3, r2
 8006c9e:	3b1e      	subs	r3, #30
 8006ca0:	fa00 f203 	lsl.w	r2, r0, r3
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	430a      	orrs	r2, r1
 8006caa:	60da      	str	r2, [r3, #12]
 8006cac:	e019      	b.n	8006ce2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	6919      	ldr	r1, [r3, #16]
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	681a      	ldr	r2, [r3, #0]
 8006cb8:	4613      	mov	r3, r2
 8006cba:	005b      	lsls	r3, r3, #1
 8006cbc:	4413      	add	r3, r2
 8006cbe:	2207      	movs	r2, #7
 8006cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc4:	43db      	mvns	r3, r3
 8006cc6:	4019      	ands	r1, r3
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	6898      	ldr	r0, [r3, #8]
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	4613      	mov	r3, r2
 8006cd2:	005b      	lsls	r3, r3, #1
 8006cd4:	4413      	add	r3, r2
 8006cd6:	fa00 f203 	lsl.w	r2, r0, r3
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	430a      	orrs	r2, r1
 8006ce0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	2b10      	cmp	r3, #16
 8006ce8:	d003      	beq.n	8006cf2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006cee:	2b11      	cmp	r3, #17
 8006cf0:	d132      	bne.n	8006d58 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a1d      	ldr	r2, [pc, #116]	; (8006d6c <HAL_ADC_ConfigChannel+0x1e4>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d125      	bne.n	8006d48 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d126      	bne.n	8006d58 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	689a      	ldr	r2, [r3, #8]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006d18:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2b10      	cmp	r3, #16
 8006d20:	d11a      	bne.n	8006d58 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006d22:	4b13      	ldr	r3, [pc, #76]	; (8006d70 <HAL_ADC_ConfigChannel+0x1e8>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a13      	ldr	r2, [pc, #76]	; (8006d74 <HAL_ADC_ConfigChannel+0x1ec>)
 8006d28:	fba2 2303 	umull	r2, r3, r2, r3
 8006d2c:	0c9a      	lsrs	r2, r3, #18
 8006d2e:	4613      	mov	r3, r2
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	4413      	add	r3, r2
 8006d34:	005b      	lsls	r3, r3, #1
 8006d36:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006d38:	e002      	b.n	8006d40 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1f9      	bne.n	8006d3a <HAL_ADC_ConfigChannel+0x1b2>
 8006d46:	e007      	b.n	8006d58 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d4c:	f043 0220 	orr.w	r2, r3, #32
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8006d54:	2301      	movs	r3, #1
 8006d56:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8006d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3714      	adds	r7, #20
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bc80      	pop	{r7}
 8006d6a:	4770      	bx	lr
 8006d6c:	40012400 	.word	0x40012400
 8006d70:	2000000c 	.word	0x2000000c
 8006d74:	431bde83 	.word	0x431bde83

08006d78 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b084      	sub	sp, #16
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d80:	2300      	movs	r3, #0
 8006d82:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	f003 0301 	and.w	r3, r3, #1
 8006d8e:	2b01      	cmp	r3, #1
 8006d90:	d127      	bne.n	8006de2 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	689a      	ldr	r2, [r3, #8]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f022 0201 	bic.w	r2, r2, #1
 8006da0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006da2:	f7ff fdd9 	bl	8006958 <HAL_GetTick>
 8006da6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006da8:	e014      	b.n	8006dd4 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006daa:	f7ff fdd5 	bl	8006958 <HAL_GetTick>
 8006dae:	4602      	mov	r2, r0
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	1ad3      	subs	r3, r2, r3
 8006db4:	2b02      	cmp	r3, #2
 8006db6:	d90d      	bls.n	8006dd4 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dbc:	f043 0210 	orr.w	r2, r3, #16
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dc8:	f043 0201 	orr.w	r2, r3, #1
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	e007      	b.n	8006de4 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	f003 0301 	and.w	r3, r3, #1
 8006dde:	2b01      	cmp	r3, #1
 8006de0:	d0e3      	beq.n	8006daa <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3710      	adds	r7, #16
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b085      	sub	sp, #20
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f003 0307 	and.w	r3, r3, #7
 8006dfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006dfc:	4b0c      	ldr	r3, [pc, #48]	; (8006e30 <NVIC_SetPriorityGrouping+0x44>)
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006e02:	68ba      	ldr	r2, [r7, #8]
 8006e04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006e08:	4013      	ands	r3, r2
 8006e0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006e14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006e18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006e1e:	4a04      	ldr	r2, [pc, #16]	; (8006e30 <NVIC_SetPriorityGrouping+0x44>)
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	60d3      	str	r3, [r2, #12]
}
 8006e24:	bf00      	nop
 8006e26:	3714      	adds	r7, #20
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bc80      	pop	{r7}
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop
 8006e30:	e000ed00 	.word	0xe000ed00

08006e34 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8006e34:	b480      	push	{r7}
 8006e36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e38:	4b04      	ldr	r3, [pc, #16]	; (8006e4c <NVIC_GetPriorityGrouping+0x18>)
 8006e3a:	68db      	ldr	r3, [r3, #12]
 8006e3c:	0a1b      	lsrs	r3, r3, #8
 8006e3e:	f003 0307 	and.w	r3, r3, #7
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bc80      	pop	{r7}
 8006e48:	4770      	bx	lr
 8006e4a:	bf00      	nop
 8006e4c:	e000ed00 	.word	0xe000ed00

08006e50 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	4603      	mov	r3, r0
 8006e58:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8006e5a:	79fb      	ldrb	r3, [r7, #7]
 8006e5c:	f003 021f 	and.w	r2, r3, #31
 8006e60:	4906      	ldr	r1, [pc, #24]	; (8006e7c <NVIC_EnableIRQ+0x2c>)
 8006e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e66:	095b      	lsrs	r3, r3, #5
 8006e68:	2001      	movs	r0, #1
 8006e6a:	fa00 f202 	lsl.w	r2, r0, r2
 8006e6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006e72:	bf00      	nop
 8006e74:	370c      	adds	r7, #12
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bc80      	pop	{r7}
 8006e7a:	4770      	bx	lr
 8006e7c:	e000e100 	.word	0xe000e100

08006e80 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b083      	sub	sp, #12
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	4603      	mov	r3, r0
 8006e88:	6039      	str	r1, [r7, #0]
 8006e8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8006e8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	da0b      	bge.n	8006eac <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	b2da      	uxtb	r2, r3
 8006e98:	490c      	ldr	r1, [pc, #48]	; (8006ecc <NVIC_SetPriority+0x4c>)
 8006e9a:	79fb      	ldrb	r3, [r7, #7]
 8006e9c:	f003 030f 	and.w	r3, r3, #15
 8006ea0:	3b04      	subs	r3, #4
 8006ea2:	0112      	lsls	r2, r2, #4
 8006ea4:	b2d2      	uxtb	r2, r2
 8006ea6:	440b      	add	r3, r1
 8006ea8:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006eaa:	e009      	b.n	8006ec0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	b2da      	uxtb	r2, r3
 8006eb0:	4907      	ldr	r1, [pc, #28]	; (8006ed0 <NVIC_SetPriority+0x50>)
 8006eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006eb6:	0112      	lsls	r2, r2, #4
 8006eb8:	b2d2      	uxtb	r2, r2
 8006eba:	440b      	add	r3, r1
 8006ebc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006ec0:	bf00      	nop
 8006ec2:	370c      	adds	r7, #12
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bc80      	pop	{r7}
 8006ec8:	4770      	bx	lr
 8006eca:	bf00      	nop
 8006ecc:	e000ed00 	.word	0xe000ed00
 8006ed0:	e000e100 	.word	0xe000e100

08006ed4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b089      	sub	sp, #36	; 0x24
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	60f8      	str	r0, [r7, #12]
 8006edc:	60b9      	str	r1, [r7, #8]
 8006ede:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f003 0307 	and.w	r3, r3, #7
 8006ee6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006ee8:	69fb      	ldr	r3, [r7, #28]
 8006eea:	f1c3 0307 	rsb	r3, r3, #7
 8006eee:	2b04      	cmp	r3, #4
 8006ef0:	bf28      	it	cs
 8006ef2:	2304      	movcs	r3, #4
 8006ef4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006ef6:	69fb      	ldr	r3, [r7, #28]
 8006ef8:	3304      	adds	r3, #4
 8006efa:	2b06      	cmp	r3, #6
 8006efc:	d902      	bls.n	8006f04 <NVIC_EncodePriority+0x30>
 8006efe:	69fb      	ldr	r3, [r7, #28]
 8006f00:	3b03      	subs	r3, #3
 8006f02:	e000      	b.n	8006f06 <NVIC_EncodePriority+0x32>
 8006f04:	2300      	movs	r3, #0
 8006f06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f08:	f04f 32ff 	mov.w	r2, #4294967295
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f12:	43da      	mvns	r2, r3
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	401a      	ands	r2, r3
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	fa01 f303 	lsl.w	r3, r1, r3
 8006f26:	43d9      	mvns	r1, r3
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f2c:	4313      	orrs	r3, r2
         );
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3724      	adds	r7, #36	; 0x24
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bc80      	pop	{r7}
 8006f36:	4770      	bx	lr

08006f38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b082      	sub	sp, #8
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	3b01      	subs	r3, #1
 8006f44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006f48:	d301      	bcc.n	8006f4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e00f      	b.n	8006f6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006f4e:	4a0a      	ldr	r2, [pc, #40]	; (8006f78 <SysTick_Config+0x40>)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	3b01      	subs	r3, #1
 8006f54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006f56:	210f      	movs	r1, #15
 8006f58:	f04f 30ff 	mov.w	r0, #4294967295
 8006f5c:	f7ff ff90 	bl	8006e80 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006f60:	4b05      	ldr	r3, [pc, #20]	; (8006f78 <SysTick_Config+0x40>)
 8006f62:	2200      	movs	r2, #0
 8006f64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006f66:	4b04      	ldr	r3, [pc, #16]	; (8006f78 <SysTick_Config+0x40>)
 8006f68:	2207      	movs	r2, #7
 8006f6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006f6c:	2300      	movs	r3, #0
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3708      	adds	r7, #8
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}
 8006f76:	bf00      	nop
 8006f78:	e000e010 	.word	0xe000e010

08006f7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b082      	sub	sp, #8
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f7ff ff31 	bl	8006dec <NVIC_SetPriorityGrouping>
}
 8006f8a:	bf00      	nop
 8006f8c:	3708      	adds	r7, #8
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}

08006f92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b086      	sub	sp, #24
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	4603      	mov	r3, r0
 8006f9a:	60b9      	str	r1, [r7, #8]
 8006f9c:	607a      	str	r2, [r7, #4]
 8006f9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006fa4:	f7ff ff46 	bl	8006e34 <NVIC_GetPriorityGrouping>
 8006fa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006faa:	687a      	ldr	r2, [r7, #4]
 8006fac:	68b9      	ldr	r1, [r7, #8]
 8006fae:	6978      	ldr	r0, [r7, #20]
 8006fb0:	f7ff ff90 	bl	8006ed4 <NVIC_EncodePriority>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006fba:	4611      	mov	r1, r2
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f7ff ff5f 	bl	8006e80 <NVIC_SetPriority>
}
 8006fc2:	bf00      	nop
 8006fc4:	3718      	adds	r7, #24
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}

08006fca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006fca:	b580      	push	{r7, lr}
 8006fcc:	b082      	sub	sp, #8
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f7ff ff39 	bl	8006e50 <NVIC_EnableIRQ>
}
 8006fde:	bf00      	nop
 8006fe0:	3708      	adds	r7, #8
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}

08006fe6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006fe6:	b580      	push	{r7, lr}
 8006fe8:	b082      	sub	sp, #8
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f7ff ffa2 	bl	8006f38 <SysTick_Config>
 8006ff4:	4603      	mov	r3, r0
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3708      	adds	r7, #8
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}
	...

08007000 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007000:	b480      	push	{r7}
 8007002:	b085      	sub	sp, #20
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007008:	2300      	movs	r3, #0
 800700a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d101      	bne.n	8007016 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8007012:	2301      	movs	r3, #1
 8007014:	e059      	b.n	80070ca <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F100xE) || defined (STM32F105xC) || defined (STM32F107xC)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	461a      	mov	r2, r3
 800701c:	4b2d      	ldr	r3, [pc, #180]	; (80070d4 <HAL_DMA_Init+0xd4>)
 800701e:	429a      	cmp	r2, r3
 8007020:	d80f      	bhi.n	8007042 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	461a      	mov	r2, r3
 8007028:	4b2b      	ldr	r3, [pc, #172]	; (80070d8 <HAL_DMA_Init+0xd8>)
 800702a:	4413      	add	r3, r2
 800702c:	4a2b      	ldr	r2, [pc, #172]	; (80070dc <HAL_DMA_Init+0xdc>)
 800702e:	fba2 2303 	umull	r2, r3, r2, r3
 8007032:	091b      	lsrs	r3, r3, #4
 8007034:	009a      	lsls	r2, r3, #2
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a28      	ldr	r2, [pc, #160]	; (80070e0 <HAL_DMA_Init+0xe0>)
 800703e:	63da      	str	r2, [r3, #60]	; 0x3c
 8007040:	e00e      	b.n	8007060 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	461a      	mov	r2, r3
 8007048:	4b26      	ldr	r3, [pc, #152]	; (80070e4 <HAL_DMA_Init+0xe4>)
 800704a:	4413      	add	r3, r2
 800704c:	4a23      	ldr	r2, [pc, #140]	; (80070dc <HAL_DMA_Init+0xdc>)
 800704e:	fba2 2303 	umull	r2, r3, r2, r3
 8007052:	091b      	lsrs	r3, r3, #4
 8007054:	009a      	lsls	r2, r3, #2
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a22      	ldr	r2, [pc, #136]	; (80070e8 <HAL_DMA_Init+0xe8>)
 800705e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2202      	movs	r2, #2
 8007064:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8007076:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800707a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8007084:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007090:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	695b      	ldr	r3, [r3, #20]
 8007096:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800709c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	69db      	ldr	r3, [r3, #28]
 80070a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80070a4:	68fa      	ldr	r2, [r7, #12]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	68fa      	ldr	r2, [r7, #12]
 80070b0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80070c8:	2300      	movs	r3, #0
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3714      	adds	r7, #20
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bc80      	pop	{r7}
 80070d2:	4770      	bx	lr
 80070d4:	40020407 	.word	0x40020407
 80070d8:	bffdfff8 	.word	0xbffdfff8
 80070dc:	cccccccd 	.word	0xcccccccd
 80070e0:	40020000 	.word	0x40020000
 80070e4:	bffdfbf8 	.word	0xbffdfbf8
 80070e8:	40020400 	.word	0x40020400

080070ec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b086      	sub	sp, #24
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	60f8      	str	r0, [r7, #12]
 80070f4:	60b9      	str	r1, [r7, #8]
 80070f6:	607a      	str	r2, [r7, #4]
 80070f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80070fa:	2300      	movs	r3, #0
 80070fc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007104:	2b01      	cmp	r3, #1
 8007106:	d101      	bne.n	800710c <HAL_DMA_Start_IT+0x20>
 8007108:	2302      	movs	r3, #2
 800710a:	e04a      	b.n	80071a2 <HAL_DMA_Start_IT+0xb6>
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800711a:	2b01      	cmp	r3, #1
 800711c:	d13a      	bne.n	8007194 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2202      	movs	r2, #2
 8007122:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2200      	movs	r2, #0
 800712a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	681a      	ldr	r2, [r3, #0]
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f022 0201 	bic.w	r2, r2, #1
 800713a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	687a      	ldr	r2, [r7, #4]
 8007140:	68b9      	ldr	r1, [r7, #8]
 8007142:	68f8      	ldr	r0, [r7, #12]
 8007144:	f000 fb76 	bl	8007834 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800714c:	2b00      	cmp	r3, #0
 800714e:	d008      	beq.n	8007162 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f042 020e 	orr.w	r2, r2, #14
 800715e:	601a      	str	r2, [r3, #0]
 8007160:	e00f      	b.n	8007182 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	681a      	ldr	r2, [r3, #0]
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f022 0204 	bic.w	r2, r2, #4
 8007170:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f042 020a 	orr.w	r2, r2, #10
 8007180:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f042 0201 	orr.w	r2, r2, #1
 8007190:	601a      	str	r2, [r3, #0]
 8007192:	e005      	b.n	80071a0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2200      	movs	r2, #0
 8007198:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800719c:	2302      	movs	r3, #2
 800719e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80071a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3718      	adds	r7, #24
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
	...

080071ac <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b084      	sub	sp, #16
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071b4:	2300      	movs	r3, #0
 80071b6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80071be:	2b02      	cmp	r3, #2
 80071c0:	d005      	beq.n	80071ce <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2204      	movs	r2, #4
 80071c6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80071c8:	2301      	movs	r3, #1
 80071ca:	73fb      	strb	r3, [r7, #15]
 80071cc:	e0d6      	b.n	800737c <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f022 020e 	bic.w	r2, r2, #14
 80071dc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f022 0201 	bic.w	r2, r2, #1
 80071ec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	461a      	mov	r2, r3
 80071f4:	4b64      	ldr	r3, [pc, #400]	; (8007388 <HAL_DMA_Abort_IT+0x1dc>)
 80071f6:	429a      	cmp	r2, r3
 80071f8:	d958      	bls.n	80072ac <HAL_DMA_Abort_IT+0x100>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a63      	ldr	r2, [pc, #396]	; (800738c <HAL_DMA_Abort_IT+0x1e0>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d04f      	beq.n	80072a4 <HAL_DMA_Abort_IT+0xf8>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a61      	ldr	r2, [pc, #388]	; (8007390 <HAL_DMA_Abort_IT+0x1e4>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d048      	beq.n	80072a0 <HAL_DMA_Abort_IT+0xf4>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a60      	ldr	r2, [pc, #384]	; (8007394 <HAL_DMA_Abort_IT+0x1e8>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d040      	beq.n	800729a <HAL_DMA_Abort_IT+0xee>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a5e      	ldr	r2, [pc, #376]	; (8007398 <HAL_DMA_Abort_IT+0x1ec>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d038      	beq.n	8007294 <HAL_DMA_Abort_IT+0xe8>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a5d      	ldr	r2, [pc, #372]	; (800739c <HAL_DMA_Abort_IT+0x1f0>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d030      	beq.n	800728e <HAL_DMA_Abort_IT+0xe2>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a5b      	ldr	r2, [pc, #364]	; (80073a0 <HAL_DMA_Abort_IT+0x1f4>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d028      	beq.n	8007288 <HAL_DMA_Abort_IT+0xdc>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a53      	ldr	r2, [pc, #332]	; (8007388 <HAL_DMA_Abort_IT+0x1dc>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d020      	beq.n	8007282 <HAL_DMA_Abort_IT+0xd6>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a57      	ldr	r2, [pc, #348]	; (80073a4 <HAL_DMA_Abort_IT+0x1f8>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d019      	beq.n	800727e <HAL_DMA_Abort_IT+0xd2>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a56      	ldr	r2, [pc, #344]	; (80073a8 <HAL_DMA_Abort_IT+0x1fc>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d012      	beq.n	800727a <HAL_DMA_Abort_IT+0xce>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a54      	ldr	r2, [pc, #336]	; (80073ac <HAL_DMA_Abort_IT+0x200>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d00a      	beq.n	8007274 <HAL_DMA_Abort_IT+0xc8>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a53      	ldr	r2, [pc, #332]	; (80073b0 <HAL_DMA_Abort_IT+0x204>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d102      	bne.n	800726e <HAL_DMA_Abort_IT+0xc2>
 8007268:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800726c:	e01b      	b.n	80072a6 <HAL_DMA_Abort_IT+0xfa>
 800726e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007272:	e018      	b.n	80072a6 <HAL_DMA_Abort_IT+0xfa>
 8007274:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007278:	e015      	b.n	80072a6 <HAL_DMA_Abort_IT+0xfa>
 800727a:	2310      	movs	r3, #16
 800727c:	e013      	b.n	80072a6 <HAL_DMA_Abort_IT+0xfa>
 800727e:	2301      	movs	r3, #1
 8007280:	e011      	b.n	80072a6 <HAL_DMA_Abort_IT+0xfa>
 8007282:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007286:	e00e      	b.n	80072a6 <HAL_DMA_Abort_IT+0xfa>
 8007288:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800728c:	e00b      	b.n	80072a6 <HAL_DMA_Abort_IT+0xfa>
 800728e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007292:	e008      	b.n	80072a6 <HAL_DMA_Abort_IT+0xfa>
 8007294:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007298:	e005      	b.n	80072a6 <HAL_DMA_Abort_IT+0xfa>
 800729a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800729e:	e002      	b.n	80072a6 <HAL_DMA_Abort_IT+0xfa>
 80072a0:	2310      	movs	r3, #16
 80072a2:	e000      	b.n	80072a6 <HAL_DMA_Abort_IT+0xfa>
 80072a4:	2301      	movs	r3, #1
 80072a6:	4a43      	ldr	r2, [pc, #268]	; (80073b4 <HAL_DMA_Abort_IT+0x208>)
 80072a8:	6053      	str	r3, [r2, #4]
 80072aa:	e057      	b.n	800735c <HAL_DMA_Abort_IT+0x1b0>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a36      	ldr	r2, [pc, #216]	; (800738c <HAL_DMA_Abort_IT+0x1e0>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d04f      	beq.n	8007356 <HAL_DMA_Abort_IT+0x1aa>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a35      	ldr	r2, [pc, #212]	; (8007390 <HAL_DMA_Abort_IT+0x1e4>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d048      	beq.n	8007352 <HAL_DMA_Abort_IT+0x1a6>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a33      	ldr	r2, [pc, #204]	; (8007394 <HAL_DMA_Abort_IT+0x1e8>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d040      	beq.n	800734c <HAL_DMA_Abort_IT+0x1a0>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	4a32      	ldr	r2, [pc, #200]	; (8007398 <HAL_DMA_Abort_IT+0x1ec>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d038      	beq.n	8007346 <HAL_DMA_Abort_IT+0x19a>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a30      	ldr	r2, [pc, #192]	; (800739c <HAL_DMA_Abort_IT+0x1f0>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d030      	beq.n	8007340 <HAL_DMA_Abort_IT+0x194>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a2f      	ldr	r2, [pc, #188]	; (80073a0 <HAL_DMA_Abort_IT+0x1f4>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d028      	beq.n	800733a <HAL_DMA_Abort_IT+0x18e>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a26      	ldr	r2, [pc, #152]	; (8007388 <HAL_DMA_Abort_IT+0x1dc>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d020      	beq.n	8007334 <HAL_DMA_Abort_IT+0x188>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a2b      	ldr	r2, [pc, #172]	; (80073a4 <HAL_DMA_Abort_IT+0x1f8>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d019      	beq.n	8007330 <HAL_DMA_Abort_IT+0x184>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a29      	ldr	r2, [pc, #164]	; (80073a8 <HAL_DMA_Abort_IT+0x1fc>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d012      	beq.n	800732c <HAL_DMA_Abort_IT+0x180>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4a28      	ldr	r2, [pc, #160]	; (80073ac <HAL_DMA_Abort_IT+0x200>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d00a      	beq.n	8007326 <HAL_DMA_Abort_IT+0x17a>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a26      	ldr	r2, [pc, #152]	; (80073b0 <HAL_DMA_Abort_IT+0x204>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d102      	bne.n	8007320 <HAL_DMA_Abort_IT+0x174>
 800731a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800731e:	e01b      	b.n	8007358 <HAL_DMA_Abort_IT+0x1ac>
 8007320:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007324:	e018      	b.n	8007358 <HAL_DMA_Abort_IT+0x1ac>
 8007326:	f44f 7380 	mov.w	r3, #256	; 0x100
 800732a:	e015      	b.n	8007358 <HAL_DMA_Abort_IT+0x1ac>
 800732c:	2310      	movs	r3, #16
 800732e:	e013      	b.n	8007358 <HAL_DMA_Abort_IT+0x1ac>
 8007330:	2301      	movs	r3, #1
 8007332:	e011      	b.n	8007358 <HAL_DMA_Abort_IT+0x1ac>
 8007334:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007338:	e00e      	b.n	8007358 <HAL_DMA_Abort_IT+0x1ac>
 800733a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800733e:	e00b      	b.n	8007358 <HAL_DMA_Abort_IT+0x1ac>
 8007340:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007344:	e008      	b.n	8007358 <HAL_DMA_Abort_IT+0x1ac>
 8007346:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800734a:	e005      	b.n	8007358 <HAL_DMA_Abort_IT+0x1ac>
 800734c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007350:	e002      	b.n	8007358 <HAL_DMA_Abort_IT+0x1ac>
 8007352:	2310      	movs	r3, #16
 8007354:	e000      	b.n	8007358 <HAL_DMA_Abort_IT+0x1ac>
 8007356:	2301      	movs	r3, #1
 8007358:	4a17      	ldr	r2, [pc, #92]	; (80073b8 <HAL_DMA_Abort_IT+0x20c>)
 800735a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007370:	2b00      	cmp	r3, #0
 8007372:	d003      	beq.n	800737c <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	4798      	blx	r3
    } 
  }
  return status;
 800737c:	7bfb      	ldrb	r3, [r7, #15]
}
 800737e:	4618      	mov	r0, r3
 8007380:	3710      	adds	r7, #16
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	40020080 	.word	0x40020080
 800738c:	40020008 	.word	0x40020008
 8007390:	4002001c 	.word	0x4002001c
 8007394:	40020030 	.word	0x40020030
 8007398:	40020044 	.word	0x40020044
 800739c:	40020058 	.word	0x40020058
 80073a0:	4002006c 	.word	0x4002006c
 80073a4:	40020408 	.word	0x40020408
 80073a8:	4002041c 	.word	0x4002041c
 80073ac:	40020430 	.word	0x40020430
 80073b0:	40020444 	.word	0x40020444
 80073b4:	40020400 	.word	0x40020400
 80073b8:	40020000 	.word	0x40020000

080073bc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b084      	sub	sp, #16
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d8:	2204      	movs	r2, #4
 80073da:	409a      	lsls	r2, r3
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	4013      	ands	r3, r2
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	f000 80f1 	beq.w	80075c8 <HAL_DMA_IRQHandler+0x20c>
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	f003 0304 	and.w	r3, r3, #4
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f000 80eb 	beq.w	80075c8 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f003 0320 	and.w	r3, r3, #32
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d107      	bne.n	8007410 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f022 0204 	bic.w	r2, r2, #4
 800740e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	461a      	mov	r2, r3
 8007416:	4b5f      	ldr	r3, [pc, #380]	; (8007594 <HAL_DMA_IRQHandler+0x1d8>)
 8007418:	429a      	cmp	r2, r3
 800741a:	d958      	bls.n	80074ce <HAL_DMA_IRQHandler+0x112>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a5d      	ldr	r2, [pc, #372]	; (8007598 <HAL_DMA_IRQHandler+0x1dc>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d04f      	beq.n	80074c6 <HAL_DMA_IRQHandler+0x10a>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a5c      	ldr	r2, [pc, #368]	; (800759c <HAL_DMA_IRQHandler+0x1e0>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d048      	beq.n	80074c2 <HAL_DMA_IRQHandler+0x106>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a5a      	ldr	r2, [pc, #360]	; (80075a0 <HAL_DMA_IRQHandler+0x1e4>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d040      	beq.n	80074bc <HAL_DMA_IRQHandler+0x100>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4a59      	ldr	r2, [pc, #356]	; (80075a4 <HAL_DMA_IRQHandler+0x1e8>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d038      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xfa>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a57      	ldr	r2, [pc, #348]	; (80075a8 <HAL_DMA_IRQHandler+0x1ec>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d030      	beq.n	80074b0 <HAL_DMA_IRQHandler+0xf4>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a56      	ldr	r2, [pc, #344]	; (80075ac <HAL_DMA_IRQHandler+0x1f0>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d028      	beq.n	80074aa <HAL_DMA_IRQHandler+0xee>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a4d      	ldr	r2, [pc, #308]	; (8007594 <HAL_DMA_IRQHandler+0x1d8>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d020      	beq.n	80074a4 <HAL_DMA_IRQHandler+0xe8>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a52      	ldr	r2, [pc, #328]	; (80075b0 <HAL_DMA_IRQHandler+0x1f4>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d019      	beq.n	80074a0 <HAL_DMA_IRQHandler+0xe4>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a50      	ldr	r2, [pc, #320]	; (80075b4 <HAL_DMA_IRQHandler+0x1f8>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d012      	beq.n	800749c <HAL_DMA_IRQHandler+0xe0>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a4f      	ldr	r2, [pc, #316]	; (80075b8 <HAL_DMA_IRQHandler+0x1fc>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d00a      	beq.n	8007496 <HAL_DMA_IRQHandler+0xda>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a4d      	ldr	r2, [pc, #308]	; (80075bc <HAL_DMA_IRQHandler+0x200>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d102      	bne.n	8007490 <HAL_DMA_IRQHandler+0xd4>
 800748a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800748e:	e01b      	b.n	80074c8 <HAL_DMA_IRQHandler+0x10c>
 8007490:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007494:	e018      	b.n	80074c8 <HAL_DMA_IRQHandler+0x10c>
 8007496:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800749a:	e015      	b.n	80074c8 <HAL_DMA_IRQHandler+0x10c>
 800749c:	2340      	movs	r3, #64	; 0x40
 800749e:	e013      	b.n	80074c8 <HAL_DMA_IRQHandler+0x10c>
 80074a0:	2304      	movs	r3, #4
 80074a2:	e011      	b.n	80074c8 <HAL_DMA_IRQHandler+0x10c>
 80074a4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80074a8:	e00e      	b.n	80074c8 <HAL_DMA_IRQHandler+0x10c>
 80074aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80074ae:	e00b      	b.n	80074c8 <HAL_DMA_IRQHandler+0x10c>
 80074b0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80074b4:	e008      	b.n	80074c8 <HAL_DMA_IRQHandler+0x10c>
 80074b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80074ba:	e005      	b.n	80074c8 <HAL_DMA_IRQHandler+0x10c>
 80074bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074c0:	e002      	b.n	80074c8 <HAL_DMA_IRQHandler+0x10c>
 80074c2:	2340      	movs	r3, #64	; 0x40
 80074c4:	e000      	b.n	80074c8 <HAL_DMA_IRQHandler+0x10c>
 80074c6:	2304      	movs	r3, #4
 80074c8:	4a3d      	ldr	r2, [pc, #244]	; (80075c0 <HAL_DMA_IRQHandler+0x204>)
 80074ca:	6053      	str	r3, [r2, #4]
 80074cc:	e057      	b.n	800757e <HAL_DMA_IRQHandler+0x1c2>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a31      	ldr	r2, [pc, #196]	; (8007598 <HAL_DMA_IRQHandler+0x1dc>)
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d04f      	beq.n	8007578 <HAL_DMA_IRQHandler+0x1bc>
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a2f      	ldr	r2, [pc, #188]	; (800759c <HAL_DMA_IRQHandler+0x1e0>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d048      	beq.n	8007574 <HAL_DMA_IRQHandler+0x1b8>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4a2e      	ldr	r2, [pc, #184]	; (80075a0 <HAL_DMA_IRQHandler+0x1e4>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d040      	beq.n	800756e <HAL_DMA_IRQHandler+0x1b2>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a2c      	ldr	r2, [pc, #176]	; (80075a4 <HAL_DMA_IRQHandler+0x1e8>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d038      	beq.n	8007568 <HAL_DMA_IRQHandler+0x1ac>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4a2b      	ldr	r2, [pc, #172]	; (80075a8 <HAL_DMA_IRQHandler+0x1ec>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d030      	beq.n	8007562 <HAL_DMA_IRQHandler+0x1a6>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4a29      	ldr	r2, [pc, #164]	; (80075ac <HAL_DMA_IRQHandler+0x1f0>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d028      	beq.n	800755c <HAL_DMA_IRQHandler+0x1a0>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a21      	ldr	r2, [pc, #132]	; (8007594 <HAL_DMA_IRQHandler+0x1d8>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d020      	beq.n	8007556 <HAL_DMA_IRQHandler+0x19a>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4a25      	ldr	r2, [pc, #148]	; (80075b0 <HAL_DMA_IRQHandler+0x1f4>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d019      	beq.n	8007552 <HAL_DMA_IRQHandler+0x196>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a24      	ldr	r2, [pc, #144]	; (80075b4 <HAL_DMA_IRQHandler+0x1f8>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d012      	beq.n	800754e <HAL_DMA_IRQHandler+0x192>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a22      	ldr	r2, [pc, #136]	; (80075b8 <HAL_DMA_IRQHandler+0x1fc>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d00a      	beq.n	8007548 <HAL_DMA_IRQHandler+0x18c>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a21      	ldr	r2, [pc, #132]	; (80075bc <HAL_DMA_IRQHandler+0x200>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d102      	bne.n	8007542 <HAL_DMA_IRQHandler+0x186>
 800753c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007540:	e01b      	b.n	800757a <HAL_DMA_IRQHandler+0x1be>
 8007542:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007546:	e018      	b.n	800757a <HAL_DMA_IRQHandler+0x1be>
 8007548:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800754c:	e015      	b.n	800757a <HAL_DMA_IRQHandler+0x1be>
 800754e:	2340      	movs	r3, #64	; 0x40
 8007550:	e013      	b.n	800757a <HAL_DMA_IRQHandler+0x1be>
 8007552:	2304      	movs	r3, #4
 8007554:	e011      	b.n	800757a <HAL_DMA_IRQHandler+0x1be>
 8007556:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800755a:	e00e      	b.n	800757a <HAL_DMA_IRQHandler+0x1be>
 800755c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007560:	e00b      	b.n	800757a <HAL_DMA_IRQHandler+0x1be>
 8007562:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007566:	e008      	b.n	800757a <HAL_DMA_IRQHandler+0x1be>
 8007568:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800756c:	e005      	b.n	800757a <HAL_DMA_IRQHandler+0x1be>
 800756e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007572:	e002      	b.n	800757a <HAL_DMA_IRQHandler+0x1be>
 8007574:	2340      	movs	r3, #64	; 0x40
 8007576:	e000      	b.n	800757a <HAL_DMA_IRQHandler+0x1be>
 8007578:	2304      	movs	r3, #4
 800757a:	4a12      	ldr	r2, [pc, #72]	; (80075c4 <HAL_DMA_IRQHandler+0x208>)
 800757c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007582:	2b00      	cmp	r3, #0
 8007584:	f000 8136 	beq.w	80077f4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8007590:	e130      	b.n	80077f4 <HAL_DMA_IRQHandler+0x438>
 8007592:	bf00      	nop
 8007594:	40020080 	.word	0x40020080
 8007598:	40020008 	.word	0x40020008
 800759c:	4002001c 	.word	0x4002001c
 80075a0:	40020030 	.word	0x40020030
 80075a4:	40020044 	.word	0x40020044
 80075a8:	40020058 	.word	0x40020058
 80075ac:	4002006c 	.word	0x4002006c
 80075b0:	40020408 	.word	0x40020408
 80075b4:	4002041c 	.word	0x4002041c
 80075b8:	40020430 	.word	0x40020430
 80075bc:	40020444 	.word	0x40020444
 80075c0:	40020400 	.word	0x40020400
 80075c4:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075cc:	2202      	movs	r2, #2
 80075ce:	409a      	lsls	r2, r3
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	4013      	ands	r3, r2
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	f000 80dd 	beq.w	8007794 <HAL_DMA_IRQHandler+0x3d8>
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	f003 0302 	and.w	r3, r3, #2
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	f000 80d7 	beq.w	8007794 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f003 0320 	and.w	r3, r3, #32
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d10b      	bne.n	800760c <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f022 020a 	bic.w	r2, r2, #10
 8007602:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2201      	movs	r2, #1
 8007608:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	461a      	mov	r2, r3
 8007612:	4b7b      	ldr	r3, [pc, #492]	; (8007800 <HAL_DMA_IRQHandler+0x444>)
 8007614:	429a      	cmp	r2, r3
 8007616:	d958      	bls.n	80076ca <HAL_DMA_IRQHandler+0x30e>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a79      	ldr	r2, [pc, #484]	; (8007804 <HAL_DMA_IRQHandler+0x448>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d04f      	beq.n	80076c2 <HAL_DMA_IRQHandler+0x306>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a78      	ldr	r2, [pc, #480]	; (8007808 <HAL_DMA_IRQHandler+0x44c>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d048      	beq.n	80076be <HAL_DMA_IRQHandler+0x302>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a76      	ldr	r2, [pc, #472]	; (800780c <HAL_DMA_IRQHandler+0x450>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d040      	beq.n	80076b8 <HAL_DMA_IRQHandler+0x2fc>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a75      	ldr	r2, [pc, #468]	; (8007810 <HAL_DMA_IRQHandler+0x454>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d038      	beq.n	80076b2 <HAL_DMA_IRQHandler+0x2f6>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a73      	ldr	r2, [pc, #460]	; (8007814 <HAL_DMA_IRQHandler+0x458>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d030      	beq.n	80076ac <HAL_DMA_IRQHandler+0x2f0>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	4a72      	ldr	r2, [pc, #456]	; (8007818 <HAL_DMA_IRQHandler+0x45c>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d028      	beq.n	80076a6 <HAL_DMA_IRQHandler+0x2ea>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a69      	ldr	r2, [pc, #420]	; (8007800 <HAL_DMA_IRQHandler+0x444>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d020      	beq.n	80076a0 <HAL_DMA_IRQHandler+0x2e4>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a6e      	ldr	r2, [pc, #440]	; (800781c <HAL_DMA_IRQHandler+0x460>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d019      	beq.n	800769c <HAL_DMA_IRQHandler+0x2e0>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a6c      	ldr	r2, [pc, #432]	; (8007820 <HAL_DMA_IRQHandler+0x464>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d012      	beq.n	8007698 <HAL_DMA_IRQHandler+0x2dc>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a6b      	ldr	r2, [pc, #428]	; (8007824 <HAL_DMA_IRQHandler+0x468>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d00a      	beq.n	8007692 <HAL_DMA_IRQHandler+0x2d6>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a69      	ldr	r2, [pc, #420]	; (8007828 <HAL_DMA_IRQHandler+0x46c>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d102      	bne.n	800768c <HAL_DMA_IRQHandler+0x2d0>
 8007686:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800768a:	e01b      	b.n	80076c4 <HAL_DMA_IRQHandler+0x308>
 800768c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007690:	e018      	b.n	80076c4 <HAL_DMA_IRQHandler+0x308>
 8007692:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007696:	e015      	b.n	80076c4 <HAL_DMA_IRQHandler+0x308>
 8007698:	2320      	movs	r3, #32
 800769a:	e013      	b.n	80076c4 <HAL_DMA_IRQHandler+0x308>
 800769c:	2302      	movs	r3, #2
 800769e:	e011      	b.n	80076c4 <HAL_DMA_IRQHandler+0x308>
 80076a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80076a4:	e00e      	b.n	80076c4 <HAL_DMA_IRQHandler+0x308>
 80076a6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80076aa:	e00b      	b.n	80076c4 <HAL_DMA_IRQHandler+0x308>
 80076ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80076b0:	e008      	b.n	80076c4 <HAL_DMA_IRQHandler+0x308>
 80076b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80076b6:	e005      	b.n	80076c4 <HAL_DMA_IRQHandler+0x308>
 80076b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80076bc:	e002      	b.n	80076c4 <HAL_DMA_IRQHandler+0x308>
 80076be:	2320      	movs	r3, #32
 80076c0:	e000      	b.n	80076c4 <HAL_DMA_IRQHandler+0x308>
 80076c2:	2302      	movs	r3, #2
 80076c4:	4a59      	ldr	r2, [pc, #356]	; (800782c <HAL_DMA_IRQHandler+0x470>)
 80076c6:	6053      	str	r3, [r2, #4]
 80076c8:	e057      	b.n	800777a <HAL_DMA_IRQHandler+0x3be>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a4d      	ldr	r2, [pc, #308]	; (8007804 <HAL_DMA_IRQHandler+0x448>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d04f      	beq.n	8007774 <HAL_DMA_IRQHandler+0x3b8>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a4b      	ldr	r2, [pc, #300]	; (8007808 <HAL_DMA_IRQHandler+0x44c>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d048      	beq.n	8007770 <HAL_DMA_IRQHandler+0x3b4>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a4a      	ldr	r2, [pc, #296]	; (800780c <HAL_DMA_IRQHandler+0x450>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d040      	beq.n	800776a <HAL_DMA_IRQHandler+0x3ae>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a48      	ldr	r2, [pc, #288]	; (8007810 <HAL_DMA_IRQHandler+0x454>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d038      	beq.n	8007764 <HAL_DMA_IRQHandler+0x3a8>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a47      	ldr	r2, [pc, #284]	; (8007814 <HAL_DMA_IRQHandler+0x458>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d030      	beq.n	800775e <HAL_DMA_IRQHandler+0x3a2>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a45      	ldr	r2, [pc, #276]	; (8007818 <HAL_DMA_IRQHandler+0x45c>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d028      	beq.n	8007758 <HAL_DMA_IRQHandler+0x39c>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a3d      	ldr	r2, [pc, #244]	; (8007800 <HAL_DMA_IRQHandler+0x444>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d020      	beq.n	8007752 <HAL_DMA_IRQHandler+0x396>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a41      	ldr	r2, [pc, #260]	; (800781c <HAL_DMA_IRQHandler+0x460>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d019      	beq.n	800774e <HAL_DMA_IRQHandler+0x392>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4a40      	ldr	r2, [pc, #256]	; (8007820 <HAL_DMA_IRQHandler+0x464>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d012      	beq.n	800774a <HAL_DMA_IRQHandler+0x38e>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a3e      	ldr	r2, [pc, #248]	; (8007824 <HAL_DMA_IRQHandler+0x468>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d00a      	beq.n	8007744 <HAL_DMA_IRQHandler+0x388>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	4a3d      	ldr	r2, [pc, #244]	; (8007828 <HAL_DMA_IRQHandler+0x46c>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d102      	bne.n	800773e <HAL_DMA_IRQHandler+0x382>
 8007738:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800773c:	e01b      	b.n	8007776 <HAL_DMA_IRQHandler+0x3ba>
 800773e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007742:	e018      	b.n	8007776 <HAL_DMA_IRQHandler+0x3ba>
 8007744:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007748:	e015      	b.n	8007776 <HAL_DMA_IRQHandler+0x3ba>
 800774a:	2320      	movs	r3, #32
 800774c:	e013      	b.n	8007776 <HAL_DMA_IRQHandler+0x3ba>
 800774e:	2302      	movs	r3, #2
 8007750:	e011      	b.n	8007776 <HAL_DMA_IRQHandler+0x3ba>
 8007752:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007756:	e00e      	b.n	8007776 <HAL_DMA_IRQHandler+0x3ba>
 8007758:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800775c:	e00b      	b.n	8007776 <HAL_DMA_IRQHandler+0x3ba>
 800775e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007762:	e008      	b.n	8007776 <HAL_DMA_IRQHandler+0x3ba>
 8007764:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007768:	e005      	b.n	8007776 <HAL_DMA_IRQHandler+0x3ba>
 800776a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800776e:	e002      	b.n	8007776 <HAL_DMA_IRQHandler+0x3ba>
 8007770:	2320      	movs	r3, #32
 8007772:	e000      	b.n	8007776 <HAL_DMA_IRQHandler+0x3ba>
 8007774:	2302      	movs	r3, #2
 8007776:	4a2e      	ldr	r2, [pc, #184]	; (8007830 <HAL_DMA_IRQHandler+0x474>)
 8007778:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2200      	movs	r2, #0
 800777e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007786:	2b00      	cmp	r3, #0
 8007788:	d034      	beq.n	80077f4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007792:	e02f      	b.n	80077f4 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007798:	2208      	movs	r2, #8
 800779a:	409a      	lsls	r2, r3
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	4013      	ands	r3, r2
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d028      	beq.n	80077f6 <HAL_DMA_IRQHandler+0x43a>
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	f003 0308 	and.w	r3, r3, #8
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d023      	beq.n	80077f6 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	681a      	ldr	r2, [r3, #0]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f022 020e 	bic.w	r2, r2, #14
 80077bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077c6:	2101      	movs	r1, #1
 80077c8:	fa01 f202 	lsl.w	r2, r1, r2
 80077cc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2201      	movs	r2, #1
 80077d2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2201      	movs	r2, #1
 80077d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2200      	movs	r2, #0
 80077e0:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d004      	beq.n	80077f6 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	4798      	blx	r3
    }
  }
  return;
 80077f4:	bf00      	nop
 80077f6:	bf00      	nop
}
 80077f8:	3710      	adds	r7, #16
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	40020080 	.word	0x40020080
 8007804:	40020008 	.word	0x40020008
 8007808:	4002001c 	.word	0x4002001c
 800780c:	40020030 	.word	0x40020030
 8007810:	40020044 	.word	0x40020044
 8007814:	40020058 	.word	0x40020058
 8007818:	4002006c 	.word	0x4002006c
 800781c:	40020408 	.word	0x40020408
 8007820:	4002041c 	.word	0x4002041c
 8007824:	40020430 	.word	0x40020430
 8007828:	40020444 	.word	0x40020444
 800782c:	40020400 	.word	0x40020400
 8007830:	40020000 	.word	0x40020000

08007834 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007834:	b480      	push	{r7}
 8007836:	b085      	sub	sp, #20
 8007838:	af00      	add	r7, sp, #0
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	60b9      	str	r1, [r7, #8]
 800783e:	607a      	str	r2, [r7, #4]
 8007840:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800784a:	2101      	movs	r1, #1
 800784c:	fa01 f202 	lsl.w	r2, r1, r2
 8007850:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	683a      	ldr	r2, [r7, #0]
 8007858:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	2b10      	cmp	r3, #16
 8007860:	d108      	bne.n	8007874 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	68ba      	ldr	r2, [r7, #8]
 8007870:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007872:	e007      	b.n	8007884 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	68ba      	ldr	r2, [r7, #8]
 800787a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	687a      	ldr	r2, [r7, #4]
 8007882:	60da      	str	r2, [r3, #12]
}
 8007884:	bf00      	nop
 8007886:	3714      	adds	r7, #20
 8007888:	46bd      	mov	sp, r7
 800788a:	bc80      	pop	{r7}
 800788c:	4770      	bx	lr
	...

08007890 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007890:	b480      	push	{r7}
 8007892:	b08b      	sub	sp, #44	; 0x2c
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800789a:	2300      	movs	r3, #0
 800789c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 800789e:	2300      	movs	r3, #0
 80078a0:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 80078a2:	2300      	movs	r3, #0
 80078a4:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 80078a6:	2300      	movs	r3, #0
 80078a8:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 80078aa:	2300      	movs	r3, #0
 80078ac:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80078ae:	2300      	movs	r3, #0
 80078b0:	627b      	str	r3, [r7, #36]	; 0x24
 80078b2:	e179      	b.n	8007ba8 <HAL_GPIO_Init+0x318>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 80078b4:	2201      	movs	r2, #1
 80078b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b8:	fa02 f303 	lsl.w	r3, r2, r3
 80078bc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	69fa      	ldr	r2, [r7, #28]
 80078c4:	4013      	ands	r3, r2
 80078c6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80078c8:	69ba      	ldr	r2, [r7, #24]
 80078ca:	69fb      	ldr	r3, [r7, #28]
 80078cc:	429a      	cmp	r2, r3
 80078ce:	f040 8168 	bne.w	8007ba2 <HAL_GPIO_Init+0x312>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	4a96      	ldr	r2, [pc, #600]	; (8007b30 <HAL_GPIO_Init+0x2a0>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d05e      	beq.n	800799a <HAL_GPIO_Init+0x10a>
 80078dc:	4a94      	ldr	r2, [pc, #592]	; (8007b30 <HAL_GPIO_Init+0x2a0>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d875      	bhi.n	80079ce <HAL_GPIO_Init+0x13e>
 80078e2:	4a94      	ldr	r2, [pc, #592]	; (8007b34 <HAL_GPIO_Init+0x2a4>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d058      	beq.n	800799a <HAL_GPIO_Init+0x10a>
 80078e8:	4a92      	ldr	r2, [pc, #584]	; (8007b34 <HAL_GPIO_Init+0x2a4>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d86f      	bhi.n	80079ce <HAL_GPIO_Init+0x13e>
 80078ee:	4a92      	ldr	r2, [pc, #584]	; (8007b38 <HAL_GPIO_Init+0x2a8>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d052      	beq.n	800799a <HAL_GPIO_Init+0x10a>
 80078f4:	4a90      	ldr	r2, [pc, #576]	; (8007b38 <HAL_GPIO_Init+0x2a8>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d869      	bhi.n	80079ce <HAL_GPIO_Init+0x13e>
 80078fa:	4a90      	ldr	r2, [pc, #576]	; (8007b3c <HAL_GPIO_Init+0x2ac>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d04c      	beq.n	800799a <HAL_GPIO_Init+0x10a>
 8007900:	4a8e      	ldr	r2, [pc, #568]	; (8007b3c <HAL_GPIO_Init+0x2ac>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d863      	bhi.n	80079ce <HAL_GPIO_Init+0x13e>
 8007906:	4a8e      	ldr	r2, [pc, #568]	; (8007b40 <HAL_GPIO_Init+0x2b0>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d046      	beq.n	800799a <HAL_GPIO_Init+0x10a>
 800790c:	4a8c      	ldr	r2, [pc, #560]	; (8007b40 <HAL_GPIO_Init+0x2b0>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d85d      	bhi.n	80079ce <HAL_GPIO_Init+0x13e>
 8007912:	2b12      	cmp	r3, #18
 8007914:	d82a      	bhi.n	800796c <HAL_GPIO_Init+0xdc>
 8007916:	2b12      	cmp	r3, #18
 8007918:	d859      	bhi.n	80079ce <HAL_GPIO_Init+0x13e>
 800791a:	a201      	add	r2, pc, #4	; (adr r2, 8007920 <HAL_GPIO_Init+0x90>)
 800791c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007920:	0800799b 	.word	0x0800799b
 8007924:	08007975 	.word	0x08007975
 8007928:	08007987 	.word	0x08007987
 800792c:	080079c9 	.word	0x080079c9
 8007930:	080079cf 	.word	0x080079cf
 8007934:	080079cf 	.word	0x080079cf
 8007938:	080079cf 	.word	0x080079cf
 800793c:	080079cf 	.word	0x080079cf
 8007940:	080079cf 	.word	0x080079cf
 8007944:	080079cf 	.word	0x080079cf
 8007948:	080079cf 	.word	0x080079cf
 800794c:	080079cf 	.word	0x080079cf
 8007950:	080079cf 	.word	0x080079cf
 8007954:	080079cf 	.word	0x080079cf
 8007958:	080079cf 	.word	0x080079cf
 800795c:	080079cf 	.word	0x080079cf
 8007960:	080079cf 	.word	0x080079cf
 8007964:	0800797d 	.word	0x0800797d
 8007968:	08007991 	.word	0x08007991
 800796c:	4a75      	ldr	r2, [pc, #468]	; (8007b44 <HAL_GPIO_Init+0x2b4>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d013      	beq.n	800799a <HAL_GPIO_Init+0x10a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8007972:	e02c      	b.n	80079ce <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	68db      	ldr	r3, [r3, #12]
 8007978:	623b      	str	r3, [r7, #32]
          break;
 800797a:	e029      	b.n	80079d0 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	68db      	ldr	r3, [r3, #12]
 8007980:	3304      	adds	r3, #4
 8007982:	623b      	str	r3, [r7, #32]
          break;
 8007984:	e024      	b.n	80079d0 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	68db      	ldr	r3, [r3, #12]
 800798a:	3308      	adds	r3, #8
 800798c:	623b      	str	r3, [r7, #32]
          break;
 800798e:	e01f      	b.n	80079d0 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	330c      	adds	r3, #12
 8007996:	623b      	str	r3, [r7, #32]
          break;
 8007998:	e01a      	b.n	80079d0 <HAL_GPIO_Init+0x140>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	689b      	ldr	r3, [r3, #8]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d102      	bne.n	80079a8 <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80079a2:	2304      	movs	r3, #4
 80079a4:	623b      	str	r3, [r7, #32]
          break;
 80079a6:	e013      	b.n	80079d0 <HAL_GPIO_Init+0x140>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	689b      	ldr	r3, [r3, #8]
 80079ac:	2b01      	cmp	r3, #1
 80079ae:	d105      	bne.n	80079bc <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80079b0:	2308      	movs	r3, #8
 80079b2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	69fa      	ldr	r2, [r7, #28]
 80079b8:	611a      	str	r2, [r3, #16]
          break;
 80079ba:	e009      	b.n	80079d0 <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80079bc:	2308      	movs	r3, #8
 80079be:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	69fa      	ldr	r2, [r7, #28]
 80079c4:	615a      	str	r2, [r3, #20]
          break;
 80079c6:	e003      	b.n	80079d0 <HAL_GPIO_Init+0x140>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80079c8:	2300      	movs	r3, #0
 80079ca:	623b      	str	r3, [r7, #32]
          break;
 80079cc:	e000      	b.n	80079d0 <HAL_GPIO_Init+0x140>
          break;
 80079ce:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80079d0:	69bb      	ldr	r3, [r7, #24]
 80079d2:	2bff      	cmp	r3, #255	; 0xff
 80079d4:	d801      	bhi.n	80079da <HAL_GPIO_Init+0x14a>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	e001      	b.n	80079de <HAL_GPIO_Init+0x14e>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	3304      	adds	r3, #4
 80079de:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80079e0:	69bb      	ldr	r3, [r7, #24]
 80079e2:	2bff      	cmp	r3, #255	; 0xff
 80079e4:	d802      	bhi.n	80079ec <HAL_GPIO_Init+0x15c>
 80079e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079e8:	009b      	lsls	r3, r3, #2
 80079ea:	e002      	b.n	80079f2 <HAL_GPIO_Init+0x162>
 80079ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ee:	3b08      	subs	r3, #8
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	210f      	movs	r1, #15
 80079fa:	693b      	ldr	r3, [r7, #16]
 80079fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007a00:	43db      	mvns	r3, r3
 8007a02:	401a      	ands	r2, r3
 8007a04:	6a39      	ldr	r1, [r7, #32]
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	fa01 f303 	lsl.w	r3, r1, r3
 8007a0c:	431a      	orrs	r2, r3
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	f000 80c1 	beq.w	8007ba2 <HAL_GPIO_Init+0x312>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8007a20:	4b49      	ldr	r3, [pc, #292]	; (8007b48 <HAL_GPIO_Init+0x2b8>)
 8007a22:	699b      	ldr	r3, [r3, #24]
 8007a24:	4a48      	ldr	r2, [pc, #288]	; (8007b48 <HAL_GPIO_Init+0x2b8>)
 8007a26:	f043 0301 	orr.w	r3, r3, #1
 8007a2a:	6193      	str	r3, [r2, #24]
 8007a2c:	4b46      	ldr	r3, [pc, #280]	; (8007b48 <HAL_GPIO_Init+0x2b8>)
 8007a2e:	699b      	ldr	r3, [r3, #24]
 8007a30:	f003 0301 	and.w	r3, r3, #1
 8007a34:	60bb      	str	r3, [r7, #8]
 8007a36:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8007a38:	4a44      	ldr	r2, [pc, #272]	; (8007b4c <HAL_GPIO_Init+0x2bc>)
 8007a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a3c:	089b      	lsrs	r3, r3, #2
 8007a3e:	3302      	adds	r3, #2
 8007a40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a44:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8007a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a48:	f003 0303 	and.w	r3, r3, #3
 8007a4c:	009b      	lsls	r3, r3, #2
 8007a4e:	220f      	movs	r2, #15
 8007a50:	fa02 f303 	lsl.w	r3, r2, r3
 8007a54:	43db      	mvns	r3, r3
 8007a56:	697a      	ldr	r2, [r7, #20]
 8007a58:	4013      	ands	r3, r2
 8007a5a:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	4a3c      	ldr	r2, [pc, #240]	; (8007b50 <HAL_GPIO_Init+0x2c0>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d01f      	beq.n	8007aa4 <HAL_GPIO_Init+0x214>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	4a3b      	ldr	r2, [pc, #236]	; (8007b54 <HAL_GPIO_Init+0x2c4>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d019      	beq.n	8007aa0 <HAL_GPIO_Init+0x210>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a3a      	ldr	r2, [pc, #232]	; (8007b58 <HAL_GPIO_Init+0x2c8>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d013      	beq.n	8007a9c <HAL_GPIO_Init+0x20c>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	4a39      	ldr	r2, [pc, #228]	; (8007b5c <HAL_GPIO_Init+0x2cc>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d00d      	beq.n	8007a98 <HAL_GPIO_Init+0x208>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	4a38      	ldr	r2, [pc, #224]	; (8007b60 <HAL_GPIO_Init+0x2d0>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d007      	beq.n	8007a94 <HAL_GPIO_Init+0x204>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	4a37      	ldr	r2, [pc, #220]	; (8007b64 <HAL_GPIO_Init+0x2d4>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d101      	bne.n	8007a90 <HAL_GPIO_Init+0x200>
 8007a8c:	2305      	movs	r3, #5
 8007a8e:	e00a      	b.n	8007aa6 <HAL_GPIO_Init+0x216>
 8007a90:	2306      	movs	r3, #6
 8007a92:	e008      	b.n	8007aa6 <HAL_GPIO_Init+0x216>
 8007a94:	2304      	movs	r3, #4
 8007a96:	e006      	b.n	8007aa6 <HAL_GPIO_Init+0x216>
 8007a98:	2303      	movs	r3, #3
 8007a9a:	e004      	b.n	8007aa6 <HAL_GPIO_Init+0x216>
 8007a9c:	2302      	movs	r3, #2
 8007a9e:	e002      	b.n	8007aa6 <HAL_GPIO_Init+0x216>
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	e000      	b.n	8007aa6 <HAL_GPIO_Init+0x216>
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007aa8:	f002 0203 	and.w	r2, r2, #3
 8007aac:	0092      	lsls	r2, r2, #2
 8007aae:	4093      	lsls	r3, r2
 8007ab0:	697a      	ldr	r2, [r7, #20]
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8007ab6:	4925      	ldr	r1, [pc, #148]	; (8007b4c <HAL_GPIO_Init+0x2bc>)
 8007ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aba:	089b      	lsrs	r3, r3, #2
 8007abc:	3302      	adds	r3, #2
 8007abe:	697a      	ldr	r2, [r7, #20]
 8007ac0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d006      	beq.n	8007ade <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8007ad0:	4b25      	ldr	r3, [pc, #148]	; (8007b68 <HAL_GPIO_Init+0x2d8>)
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	4924      	ldr	r1, [pc, #144]	; (8007b68 <HAL_GPIO_Init+0x2d8>)
 8007ad6:	69bb      	ldr	r3, [r7, #24]
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	600b      	str	r3, [r1, #0]
 8007adc:	e006      	b.n	8007aec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8007ade:	4b22      	ldr	r3, [pc, #136]	; (8007b68 <HAL_GPIO_Init+0x2d8>)
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	69bb      	ldr	r3, [r7, #24]
 8007ae4:	43db      	mvns	r3, r3
 8007ae6:	4920      	ldr	r1, [pc, #128]	; (8007b68 <HAL_GPIO_Init+0x2d8>)
 8007ae8:	4013      	ands	r3, r2
 8007aea:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d006      	beq.n	8007b06 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8007af8:	4b1b      	ldr	r3, [pc, #108]	; (8007b68 <HAL_GPIO_Init+0x2d8>)
 8007afa:	685a      	ldr	r2, [r3, #4]
 8007afc:	491a      	ldr	r1, [pc, #104]	; (8007b68 <HAL_GPIO_Init+0x2d8>)
 8007afe:	69bb      	ldr	r3, [r7, #24]
 8007b00:	4313      	orrs	r3, r2
 8007b02:	604b      	str	r3, [r1, #4]
 8007b04:	e006      	b.n	8007b14 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8007b06:	4b18      	ldr	r3, [pc, #96]	; (8007b68 <HAL_GPIO_Init+0x2d8>)
 8007b08:	685a      	ldr	r2, [r3, #4]
 8007b0a:	69bb      	ldr	r3, [r7, #24]
 8007b0c:	43db      	mvns	r3, r3
 8007b0e:	4916      	ldr	r1, [pc, #88]	; (8007b68 <HAL_GPIO_Init+0x2d8>)
 8007b10:	4013      	ands	r3, r2
 8007b12:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d025      	beq.n	8007b6c <HAL_GPIO_Init+0x2dc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8007b20:	4b11      	ldr	r3, [pc, #68]	; (8007b68 <HAL_GPIO_Init+0x2d8>)
 8007b22:	689a      	ldr	r2, [r3, #8]
 8007b24:	4910      	ldr	r1, [pc, #64]	; (8007b68 <HAL_GPIO_Init+0x2d8>)
 8007b26:	69bb      	ldr	r3, [r7, #24]
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	608b      	str	r3, [r1, #8]
 8007b2c:	e025      	b.n	8007b7a <HAL_GPIO_Init+0x2ea>
 8007b2e:	bf00      	nop
 8007b30:	10320000 	.word	0x10320000
 8007b34:	10310000 	.word	0x10310000
 8007b38:	10220000 	.word	0x10220000
 8007b3c:	10210000 	.word	0x10210000
 8007b40:	10120000 	.word	0x10120000
 8007b44:	10110000 	.word	0x10110000
 8007b48:	40021000 	.word	0x40021000
 8007b4c:	40010000 	.word	0x40010000
 8007b50:	40010800 	.word	0x40010800
 8007b54:	40010c00 	.word	0x40010c00
 8007b58:	40011000 	.word	0x40011000
 8007b5c:	40011400 	.word	0x40011400
 8007b60:	40011800 	.word	0x40011800
 8007b64:	40011c00 	.word	0x40011c00
 8007b68:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8007b6c:	4b13      	ldr	r3, [pc, #76]	; (8007bbc <HAL_GPIO_Init+0x32c>)
 8007b6e:	689a      	ldr	r2, [r3, #8]
 8007b70:	69bb      	ldr	r3, [r7, #24]
 8007b72:	43db      	mvns	r3, r3
 8007b74:	4911      	ldr	r1, [pc, #68]	; (8007bbc <HAL_GPIO_Init+0x32c>)
 8007b76:	4013      	ands	r3, r2
 8007b78:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d006      	beq.n	8007b94 <HAL_GPIO_Init+0x304>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8007b86:	4b0d      	ldr	r3, [pc, #52]	; (8007bbc <HAL_GPIO_Init+0x32c>)
 8007b88:	68da      	ldr	r2, [r3, #12]
 8007b8a:	490c      	ldr	r1, [pc, #48]	; (8007bbc <HAL_GPIO_Init+0x32c>)
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	60cb      	str	r3, [r1, #12]
 8007b92:	e006      	b.n	8007ba2 <HAL_GPIO_Init+0x312>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8007b94:	4b09      	ldr	r3, [pc, #36]	; (8007bbc <HAL_GPIO_Init+0x32c>)
 8007b96:	68da      	ldr	r2, [r3, #12]
 8007b98:	69bb      	ldr	r3, [r7, #24]
 8007b9a:	43db      	mvns	r3, r3
 8007b9c:	4907      	ldr	r1, [pc, #28]	; (8007bbc <HAL_GPIO_Init+0x32c>)
 8007b9e:	4013      	ands	r3, r2
 8007ba0:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8007ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	627b      	str	r3, [r7, #36]	; 0x24
 8007ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007baa:	2b0f      	cmp	r3, #15
 8007bac:	f67f ae82 	bls.w	80078b4 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8007bb0:	bf00      	nop
 8007bb2:	bf00      	nop
 8007bb4:	372c      	adds	r7, #44	; 0x2c
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bc80      	pop	{r7}
 8007bba:	4770      	bx	lr
 8007bbc:	40010400 	.word	0x40010400

08007bc0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	460b      	mov	r3, r1
 8007bca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	689a      	ldr	r2, [r3, #8]
 8007bd0:	887b      	ldrh	r3, [r7, #2]
 8007bd2:	4013      	ands	r3, r2
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d002      	beq.n	8007bde <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	73fb      	strb	r3, [r7, #15]
 8007bdc:	e001      	b.n	8007be2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007bde:	2300      	movs	r3, #0
 8007be0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007be2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3714      	adds	r7, #20
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bc80      	pop	{r7}
 8007bec:	4770      	bx	lr

08007bee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007bee:	b480      	push	{r7}
 8007bf0:	b083      	sub	sp, #12
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
 8007bf6:	460b      	mov	r3, r1
 8007bf8:	807b      	strh	r3, [r7, #2]
 8007bfa:	4613      	mov	r3, r2
 8007bfc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007bfe:	787b      	ldrb	r3, [r7, #1]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d003      	beq.n	8007c0c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007c04:	887a      	ldrh	r2, [r7, #2]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007c0a:	e003      	b.n	8007c14 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007c0c:	887b      	ldrh	r3, [r7, #2]
 8007c0e:	041a      	lsls	r2, r3, #16
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	611a      	str	r2, [r3, #16]
}
 8007c14:	bf00      	nop
 8007c16:	370c      	adds	r7, #12
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bc80      	pop	{r7}
 8007c1c:	4770      	bx	lr
	...

08007c20 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b082      	sub	sp, #8
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	4603      	mov	r3, r0
 8007c28:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007c2a:	4b08      	ldr	r3, [pc, #32]	; (8007c4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007c2c:	695a      	ldr	r2, [r3, #20]
 8007c2e:	88fb      	ldrh	r3, [r7, #6]
 8007c30:	4013      	ands	r3, r2
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d006      	beq.n	8007c44 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007c36:	4a05      	ldr	r2, [pc, #20]	; (8007c4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007c38:	88fb      	ldrh	r3, [r7, #6]
 8007c3a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007c3c:	88fb      	ldrh	r3, [r7, #6]
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f000 f806 	bl	8007c50 <HAL_GPIO_EXTI_Callback>
  }
}
 8007c44:	bf00      	nop
 8007c46:	3708      	adds	r7, #8
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}
 8007c4c:	40010400 	.word	0x40010400

08007c50 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b083      	sub	sp, #12
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	4603      	mov	r3, r0
 8007c58:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8007c5a:	bf00      	nop
 8007c5c:	370c      	adds	r7, #12
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bc80      	pop	{r7}
 8007c62:	4770      	bx	lr

08007c64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b086      	sub	sp, #24
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f003 0301 	and.w	r3, r3, #1
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	f000 8087 	beq.w	8007d8c <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8007c7e:	4b92      	ldr	r3, [pc, #584]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	f003 030c 	and.w	r3, r3, #12
 8007c86:	2b04      	cmp	r3, #4
 8007c88:	d00c      	beq.n	8007ca4 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007c8a:	4b8f      	ldr	r3, [pc, #572]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	f003 030c 	and.w	r3, r3, #12
 8007c92:	2b08      	cmp	r3, #8
 8007c94:	d112      	bne.n	8007cbc <HAL_RCC_OscConfig+0x58>
 8007c96:	4b8c      	ldr	r3, [pc, #560]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ca2:	d10b      	bne.n	8007cbc <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ca4:	4b88      	ldr	r3, [pc, #544]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d06c      	beq.n	8007d8a <HAL_RCC_OscConfig+0x126>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d168      	bne.n	8007d8a <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8007cb8:	2301      	movs	r3, #1
 8007cba:	e22d      	b.n	8008118 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cc4:	d106      	bne.n	8007cd4 <HAL_RCC_OscConfig+0x70>
 8007cc6:	4b80      	ldr	r3, [pc, #512]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4a7f      	ldr	r2, [pc, #508]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007ccc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cd0:	6013      	str	r3, [r2, #0]
 8007cd2:	e02e      	b.n	8007d32 <HAL_RCC_OscConfig+0xce>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	685b      	ldr	r3, [r3, #4]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d10c      	bne.n	8007cf6 <HAL_RCC_OscConfig+0x92>
 8007cdc:	4b7a      	ldr	r3, [pc, #488]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a79      	ldr	r2, [pc, #484]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007ce2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ce6:	6013      	str	r3, [r2, #0]
 8007ce8:	4b77      	ldr	r3, [pc, #476]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a76      	ldr	r2, [pc, #472]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007cee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007cf2:	6013      	str	r3, [r2, #0]
 8007cf4:	e01d      	b.n	8007d32 <HAL_RCC_OscConfig+0xce>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007cfe:	d10c      	bne.n	8007d1a <HAL_RCC_OscConfig+0xb6>
 8007d00:	4b71      	ldr	r3, [pc, #452]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a70      	ldr	r2, [pc, #448]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007d06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007d0a:	6013      	str	r3, [r2, #0]
 8007d0c:	4b6e      	ldr	r3, [pc, #440]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a6d      	ldr	r2, [pc, #436]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007d12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d16:	6013      	str	r3, [r2, #0]
 8007d18:	e00b      	b.n	8007d32 <HAL_RCC_OscConfig+0xce>
 8007d1a:	4b6b      	ldr	r3, [pc, #428]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a6a      	ldr	r2, [pc, #424]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007d20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d24:	6013      	str	r3, [r2, #0]
 8007d26:	4b68      	ldr	r3, [pc, #416]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a67      	ldr	r2, [pc, #412]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007d2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d30:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d013      	beq.n	8007d62 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d3a:	f7fe fe0d 	bl	8006958 <HAL_GetTick>
 8007d3e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d40:	e008      	b.n	8007d54 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007d42:	f7fe fe09 	bl	8006958 <HAL_GetTick>
 8007d46:	4602      	mov	r2, r0
 8007d48:	693b      	ldr	r3, [r7, #16]
 8007d4a:	1ad3      	subs	r3, r2, r3
 8007d4c:	2b64      	cmp	r3, #100	; 0x64
 8007d4e:	d901      	bls.n	8007d54 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8007d50:	2303      	movs	r3, #3
 8007d52:	e1e1      	b.n	8008118 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d54:	4b5c      	ldr	r3, [pc, #368]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d0f0      	beq.n	8007d42 <HAL_RCC_OscConfig+0xde>
 8007d60:	e014      	b.n	8007d8c <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d62:	f7fe fdf9 	bl	8006958 <HAL_GetTick>
 8007d66:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007d68:	e008      	b.n	8007d7c <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007d6a:	f7fe fdf5 	bl	8006958 <HAL_GetTick>
 8007d6e:	4602      	mov	r2, r0
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	1ad3      	subs	r3, r2, r3
 8007d74:	2b64      	cmp	r3, #100	; 0x64
 8007d76:	d901      	bls.n	8007d7c <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8007d78:	2303      	movs	r3, #3
 8007d7a:	e1cd      	b.n	8008118 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007d7c:	4b52      	ldr	r3, [pc, #328]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d1f0      	bne.n	8007d6a <HAL_RCC_OscConfig+0x106>
 8007d88:	e000      	b.n	8007d8c <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d8a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f003 0302 	and.w	r3, r3, #2
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d063      	beq.n	8007e60 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8007d98:	4b4b      	ldr	r3, [pc, #300]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	f003 030c 	and.w	r3, r3, #12
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d00b      	beq.n	8007dbc <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007da4:	4b48      	ldr	r3, [pc, #288]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	f003 030c 	and.w	r3, r3, #12
 8007dac:	2b08      	cmp	r3, #8
 8007dae:	d11c      	bne.n	8007dea <HAL_RCC_OscConfig+0x186>
 8007db0:	4b45      	ldr	r3, [pc, #276]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d116      	bne.n	8007dea <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007dbc:	4b42      	ldr	r3, [pc, #264]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f003 0302 	and.w	r3, r3, #2
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d005      	beq.n	8007dd4 <HAL_RCC_OscConfig+0x170>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	691b      	ldr	r3, [r3, #16]
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d001      	beq.n	8007dd4 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	e1a1      	b.n	8008118 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007dd4:	4b3c      	ldr	r3, [pc, #240]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	695b      	ldr	r3, [r3, #20]
 8007de0:	00db      	lsls	r3, r3, #3
 8007de2:	4939      	ldr	r1, [pc, #228]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007de4:	4313      	orrs	r3, r2
 8007de6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007de8:	e03a      	b.n	8007e60 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	691b      	ldr	r3, [r3, #16]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d020      	beq.n	8007e34 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007df2:	4b36      	ldr	r3, [pc, #216]	; (8007ecc <HAL_RCC_OscConfig+0x268>)
 8007df4:	2201      	movs	r2, #1
 8007df6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007df8:	f7fe fdae 	bl	8006958 <HAL_GetTick>
 8007dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007dfe:	e008      	b.n	8007e12 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007e00:	f7fe fdaa 	bl	8006958 <HAL_GetTick>
 8007e04:	4602      	mov	r2, r0
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	1ad3      	subs	r3, r2, r3
 8007e0a:	2b02      	cmp	r3, #2
 8007e0c:	d901      	bls.n	8007e12 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8007e0e:	2303      	movs	r3, #3
 8007e10:	e182      	b.n	8008118 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e12:	4b2d      	ldr	r3, [pc, #180]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f003 0302 	and.w	r3, r3, #2
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d0f0      	beq.n	8007e00 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e1e:	4b2a      	ldr	r3, [pc, #168]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	695b      	ldr	r3, [r3, #20]
 8007e2a:	00db      	lsls	r3, r3, #3
 8007e2c:	4926      	ldr	r1, [pc, #152]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	600b      	str	r3, [r1, #0]
 8007e32:	e015      	b.n	8007e60 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007e34:	4b25      	ldr	r3, [pc, #148]	; (8007ecc <HAL_RCC_OscConfig+0x268>)
 8007e36:	2200      	movs	r2, #0
 8007e38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e3a:	f7fe fd8d 	bl	8006958 <HAL_GetTick>
 8007e3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e40:	e008      	b.n	8007e54 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007e42:	f7fe fd89 	bl	8006958 <HAL_GetTick>
 8007e46:	4602      	mov	r2, r0
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	1ad3      	subs	r3, r2, r3
 8007e4c:	2b02      	cmp	r3, #2
 8007e4e:	d901      	bls.n	8007e54 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8007e50:	2303      	movs	r3, #3
 8007e52:	e161      	b.n	8008118 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e54:	4b1c      	ldr	r3, [pc, #112]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f003 0302 	and.w	r3, r3, #2
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d1f0      	bne.n	8007e42 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f003 0308 	and.w	r3, r3, #8
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d039      	beq.n	8007ee0 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	699b      	ldr	r3, [r3, #24]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d019      	beq.n	8007ea8 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007e74:	4b16      	ldr	r3, [pc, #88]	; (8007ed0 <HAL_RCC_OscConfig+0x26c>)
 8007e76:	2201      	movs	r2, #1
 8007e78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e7a:	f7fe fd6d 	bl	8006958 <HAL_GetTick>
 8007e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e80:	e008      	b.n	8007e94 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007e82:	f7fe fd69 	bl	8006958 <HAL_GetTick>
 8007e86:	4602      	mov	r2, r0
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	1ad3      	subs	r3, r2, r3
 8007e8c:	2b02      	cmp	r3, #2
 8007e8e:	d901      	bls.n	8007e94 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8007e90:	2303      	movs	r3, #3
 8007e92:	e141      	b.n	8008118 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e94:	4b0c      	ldr	r3, [pc, #48]	; (8007ec8 <HAL_RCC_OscConfig+0x264>)
 8007e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e98:	f003 0302 	and.w	r3, r3, #2
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d0f0      	beq.n	8007e82 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8007ea0:	2001      	movs	r0, #1
 8007ea2:	f000 fadf 	bl	8008464 <RCC_Delay>
 8007ea6:	e01b      	b.n	8007ee0 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ea8:	4b09      	ldr	r3, [pc, #36]	; (8007ed0 <HAL_RCC_OscConfig+0x26c>)
 8007eaa:	2200      	movs	r2, #0
 8007eac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007eae:	f7fe fd53 	bl	8006958 <HAL_GetTick>
 8007eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007eb4:	e00e      	b.n	8007ed4 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007eb6:	f7fe fd4f 	bl	8006958 <HAL_GetTick>
 8007eba:	4602      	mov	r2, r0
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	1ad3      	subs	r3, r2, r3
 8007ec0:	2b02      	cmp	r3, #2
 8007ec2:	d907      	bls.n	8007ed4 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8007ec4:	2303      	movs	r3, #3
 8007ec6:	e127      	b.n	8008118 <HAL_RCC_OscConfig+0x4b4>
 8007ec8:	40021000 	.word	0x40021000
 8007ecc:	42420000 	.word	0x42420000
 8007ed0:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007ed4:	4b92      	ldr	r3, [pc, #584]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ed8:	f003 0302 	and.w	r3, r3, #2
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d1ea      	bne.n	8007eb6 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f003 0304 	and.w	r3, r3, #4
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	f000 80a6 	beq.w	800803a <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ef2:	4b8b      	ldr	r3, [pc, #556]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007ef4:	69db      	ldr	r3, [r3, #28]
 8007ef6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d10d      	bne.n	8007f1a <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007efe:	4b88      	ldr	r3, [pc, #544]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007f00:	69db      	ldr	r3, [r3, #28]
 8007f02:	4a87      	ldr	r2, [pc, #540]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007f04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f08:	61d3      	str	r3, [r2, #28]
 8007f0a:	4b85      	ldr	r3, [pc, #532]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007f0c:	69db      	ldr	r3, [r3, #28]
 8007f0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f12:	60fb      	str	r3, [r7, #12]
 8007f14:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007f16:	2301      	movs	r3, #1
 8007f18:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f1a:	4b82      	ldr	r3, [pc, #520]	; (8008124 <HAL_RCC_OscConfig+0x4c0>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d118      	bne.n	8007f58 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007f26:	4b7f      	ldr	r3, [pc, #508]	; (8008124 <HAL_RCC_OscConfig+0x4c0>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4a7e      	ldr	r2, [pc, #504]	; (8008124 <HAL_RCC_OscConfig+0x4c0>)
 8007f2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007f32:	f7fe fd11 	bl	8006958 <HAL_GetTick>
 8007f36:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f38:	e008      	b.n	8007f4c <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f3a:	f7fe fd0d 	bl	8006958 <HAL_GetTick>
 8007f3e:	4602      	mov	r2, r0
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	1ad3      	subs	r3, r2, r3
 8007f44:	2b64      	cmp	r3, #100	; 0x64
 8007f46:	d901      	bls.n	8007f4c <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8007f48:	2303      	movs	r3, #3
 8007f4a:	e0e5      	b.n	8008118 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f4c:	4b75      	ldr	r3, [pc, #468]	; (8008124 <HAL_RCC_OscConfig+0x4c0>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d0f0      	beq.n	8007f3a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	68db      	ldr	r3, [r3, #12]
 8007f5c:	2b01      	cmp	r3, #1
 8007f5e:	d106      	bne.n	8007f6e <HAL_RCC_OscConfig+0x30a>
 8007f60:	4b6f      	ldr	r3, [pc, #444]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007f62:	6a1b      	ldr	r3, [r3, #32]
 8007f64:	4a6e      	ldr	r2, [pc, #440]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007f66:	f043 0301 	orr.w	r3, r3, #1
 8007f6a:	6213      	str	r3, [r2, #32]
 8007f6c:	e02d      	b.n	8007fca <HAL_RCC_OscConfig+0x366>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	68db      	ldr	r3, [r3, #12]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d10c      	bne.n	8007f90 <HAL_RCC_OscConfig+0x32c>
 8007f76:	4b6a      	ldr	r3, [pc, #424]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007f78:	6a1b      	ldr	r3, [r3, #32]
 8007f7a:	4a69      	ldr	r2, [pc, #420]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007f7c:	f023 0301 	bic.w	r3, r3, #1
 8007f80:	6213      	str	r3, [r2, #32]
 8007f82:	4b67      	ldr	r3, [pc, #412]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007f84:	6a1b      	ldr	r3, [r3, #32]
 8007f86:	4a66      	ldr	r2, [pc, #408]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007f88:	f023 0304 	bic.w	r3, r3, #4
 8007f8c:	6213      	str	r3, [r2, #32]
 8007f8e:	e01c      	b.n	8007fca <HAL_RCC_OscConfig+0x366>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	68db      	ldr	r3, [r3, #12]
 8007f94:	2b05      	cmp	r3, #5
 8007f96:	d10c      	bne.n	8007fb2 <HAL_RCC_OscConfig+0x34e>
 8007f98:	4b61      	ldr	r3, [pc, #388]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007f9a:	6a1b      	ldr	r3, [r3, #32]
 8007f9c:	4a60      	ldr	r2, [pc, #384]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007f9e:	f043 0304 	orr.w	r3, r3, #4
 8007fa2:	6213      	str	r3, [r2, #32]
 8007fa4:	4b5e      	ldr	r3, [pc, #376]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007fa6:	6a1b      	ldr	r3, [r3, #32]
 8007fa8:	4a5d      	ldr	r2, [pc, #372]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007faa:	f043 0301 	orr.w	r3, r3, #1
 8007fae:	6213      	str	r3, [r2, #32]
 8007fb0:	e00b      	b.n	8007fca <HAL_RCC_OscConfig+0x366>
 8007fb2:	4b5b      	ldr	r3, [pc, #364]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007fb4:	6a1b      	ldr	r3, [r3, #32]
 8007fb6:	4a5a      	ldr	r2, [pc, #360]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007fb8:	f023 0301 	bic.w	r3, r3, #1
 8007fbc:	6213      	str	r3, [r2, #32]
 8007fbe:	4b58      	ldr	r3, [pc, #352]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007fc0:	6a1b      	ldr	r3, [r3, #32]
 8007fc2:	4a57      	ldr	r2, [pc, #348]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007fc4:	f023 0304 	bic.w	r3, r3, #4
 8007fc8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	68db      	ldr	r3, [r3, #12]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d015      	beq.n	8007ffe <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007fd2:	f7fe fcc1 	bl	8006958 <HAL_GetTick>
 8007fd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007fd8:	e00a      	b.n	8007ff0 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007fda:	f7fe fcbd 	bl	8006958 <HAL_GetTick>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	1ad3      	subs	r3, r2, r3
 8007fe4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d901      	bls.n	8007ff0 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8007fec:	2303      	movs	r3, #3
 8007fee:	e093      	b.n	8008118 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ff0:	4b4b      	ldr	r3, [pc, #300]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8007ff2:	6a1b      	ldr	r3, [r3, #32]
 8007ff4:	f003 0302 	and.w	r3, r3, #2
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d0ee      	beq.n	8007fda <HAL_RCC_OscConfig+0x376>
 8007ffc:	e014      	b.n	8008028 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007ffe:	f7fe fcab 	bl	8006958 <HAL_GetTick>
 8008002:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008004:	e00a      	b.n	800801c <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008006:	f7fe fca7 	bl	8006958 <HAL_GetTick>
 800800a:	4602      	mov	r2, r0
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	1ad3      	subs	r3, r2, r3
 8008010:	f241 3288 	movw	r2, #5000	; 0x1388
 8008014:	4293      	cmp	r3, r2
 8008016:	d901      	bls.n	800801c <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8008018:	2303      	movs	r3, #3
 800801a:	e07d      	b.n	8008118 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800801c:	4b40      	ldr	r3, [pc, #256]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 800801e:	6a1b      	ldr	r3, [r3, #32]
 8008020:	f003 0302 	and.w	r3, r3, #2
 8008024:	2b00      	cmp	r3, #0
 8008026:	d1ee      	bne.n	8008006 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008028:	7dfb      	ldrb	r3, [r7, #23]
 800802a:	2b01      	cmp	r3, #1
 800802c:	d105      	bne.n	800803a <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800802e:	4b3c      	ldr	r3, [pc, #240]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8008030:	69db      	ldr	r3, [r3, #28]
 8008032:	4a3b      	ldr	r2, [pc, #236]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8008034:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008038:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	69db      	ldr	r3, [r3, #28]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d069      	beq.n	8008116 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008042:	4b37      	ldr	r3, [pc, #220]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	f003 030c 	and.w	r3, r3, #12
 800804a:	2b08      	cmp	r3, #8
 800804c:	d061      	beq.n	8008112 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	69db      	ldr	r3, [r3, #28]
 8008052:	2b02      	cmp	r3, #2
 8008054:	d146      	bne.n	80080e4 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008056:	4b34      	ldr	r3, [pc, #208]	; (8008128 <HAL_RCC_OscConfig+0x4c4>)
 8008058:	2200      	movs	r2, #0
 800805a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800805c:	f7fe fc7c 	bl	8006958 <HAL_GetTick>
 8008060:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008062:	e008      	b.n	8008076 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008064:	f7fe fc78 	bl	8006958 <HAL_GetTick>
 8008068:	4602      	mov	r2, r0
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	1ad3      	subs	r3, r2, r3
 800806e:	2b02      	cmp	r3, #2
 8008070:	d901      	bls.n	8008076 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8008072:	2303      	movs	r3, #3
 8008074:	e050      	b.n	8008118 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008076:	4b2a      	ldr	r3, [pc, #168]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800807e:	2b00      	cmp	r3, #0
 8008080:	d1f0      	bne.n	8008064 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6a1b      	ldr	r3, [r3, #32]
 8008086:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800808a:	d108      	bne.n	800809e <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800808c:	4b24      	ldr	r3, [pc, #144]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 800808e:	685b      	ldr	r3, [r3, #4]
 8008090:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	4921      	ldr	r1, [pc, #132]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 800809a:	4313      	orrs	r3, r2
 800809c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800809e:	4b20      	ldr	r3, [pc, #128]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6a19      	ldr	r1, [r3, #32]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ae:	430b      	orrs	r3, r1
 80080b0:	491b      	ldr	r1, [pc, #108]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 80080b2:	4313      	orrs	r3, r2
 80080b4:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80080b6:	4b1c      	ldr	r3, [pc, #112]	; (8008128 <HAL_RCC_OscConfig+0x4c4>)
 80080b8:	2201      	movs	r2, #1
 80080ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080bc:	f7fe fc4c 	bl	8006958 <HAL_GetTick>
 80080c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80080c2:	e008      	b.n	80080d6 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80080c4:	f7fe fc48 	bl	8006958 <HAL_GetTick>
 80080c8:	4602      	mov	r2, r0
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	1ad3      	subs	r3, r2, r3
 80080ce:	2b02      	cmp	r3, #2
 80080d0:	d901      	bls.n	80080d6 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 80080d2:	2303      	movs	r3, #3
 80080d4:	e020      	b.n	8008118 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80080d6:	4b12      	ldr	r3, [pc, #72]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d0f0      	beq.n	80080c4 <HAL_RCC_OscConfig+0x460>
 80080e2:	e018      	b.n	8008116 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080e4:	4b10      	ldr	r3, [pc, #64]	; (8008128 <HAL_RCC_OscConfig+0x4c4>)
 80080e6:	2200      	movs	r2, #0
 80080e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080ea:	f7fe fc35 	bl	8006958 <HAL_GetTick>
 80080ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80080f0:	e008      	b.n	8008104 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80080f2:	f7fe fc31 	bl	8006958 <HAL_GetTick>
 80080f6:	4602      	mov	r2, r0
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	1ad3      	subs	r3, r2, r3
 80080fc:	2b02      	cmp	r3, #2
 80080fe:	d901      	bls.n	8008104 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8008100:	2303      	movs	r3, #3
 8008102:	e009      	b.n	8008118 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008104:	4b06      	ldr	r3, [pc, #24]	; (8008120 <HAL_RCC_OscConfig+0x4bc>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800810c:	2b00      	cmp	r3, #0
 800810e:	d1f0      	bne.n	80080f2 <HAL_RCC_OscConfig+0x48e>
 8008110:	e001      	b.n	8008116 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8008112:	2301      	movs	r3, #1
 8008114:	e000      	b.n	8008118 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8008116:	2300      	movs	r3, #0
}
 8008118:	4618      	mov	r0, r3
 800811a:	3718      	adds	r7, #24
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}
 8008120:	40021000 	.word	0x40021000
 8008124:	40007000 	.word	0x40007000
 8008128:	42420060 	.word	0x42420060

0800812c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b084      	sub	sp, #16
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
 8008134:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8008136:	2300      	movs	r3, #0
 8008138:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800813a:	4b7e      	ldr	r3, [pc, #504]	; (8008334 <HAL_RCC_ClockConfig+0x208>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f003 0307 	and.w	r3, r3, #7
 8008142:	683a      	ldr	r2, [r7, #0]
 8008144:	429a      	cmp	r2, r3
 8008146:	d910      	bls.n	800816a <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008148:	4b7a      	ldr	r3, [pc, #488]	; (8008334 <HAL_RCC_ClockConfig+0x208>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f023 0207 	bic.w	r2, r3, #7
 8008150:	4978      	ldr	r1, [pc, #480]	; (8008334 <HAL_RCC_ClockConfig+0x208>)
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	4313      	orrs	r3, r2
 8008156:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008158:	4b76      	ldr	r3, [pc, #472]	; (8008334 <HAL_RCC_ClockConfig+0x208>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f003 0307 	and.w	r3, r3, #7
 8008160:	683a      	ldr	r2, [r7, #0]
 8008162:	429a      	cmp	r2, r3
 8008164:	d001      	beq.n	800816a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8008166:	2301      	movs	r3, #1
 8008168:	e0e0      	b.n	800832c <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f003 0302 	and.w	r3, r3, #2
 8008172:	2b00      	cmp	r3, #0
 8008174:	d020      	beq.n	80081b8 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f003 0304 	and.w	r3, r3, #4
 800817e:	2b00      	cmp	r3, #0
 8008180:	d005      	beq.n	800818e <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008182:	4b6d      	ldr	r3, [pc, #436]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	4a6c      	ldr	r2, [pc, #432]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 8008188:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800818c:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f003 0308 	and.w	r3, r3, #8
 8008196:	2b00      	cmp	r3, #0
 8008198:	d005      	beq.n	80081a6 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800819a:	4b67      	ldr	r3, [pc, #412]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	4a66      	ldr	r2, [pc, #408]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 80081a0:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80081a4:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80081a6:	4b64      	ldr	r3, [pc, #400]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	4961      	ldr	r1, [pc, #388]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 80081b4:	4313      	orrs	r3, r2
 80081b6:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f003 0301 	and.w	r3, r3, #1
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d06a      	beq.n	800829a <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d107      	bne.n	80081dc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081cc:	4b5a      	ldr	r3, [pc, #360]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d115      	bne.n	8008204 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 80081d8:	2301      	movs	r3, #1
 80081da:	e0a7      	b.n	800832c <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	2b02      	cmp	r3, #2
 80081e2:	d107      	bne.n	80081f4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80081e4:	4b54      	ldr	r3, [pc, #336]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d109      	bne.n	8008204 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 80081f0:	2301      	movs	r3, #1
 80081f2:	e09b      	b.n	800832c <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80081f4:	4b50      	ldr	r3, [pc, #320]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f003 0302 	and.w	r3, r3, #2
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d101      	bne.n	8008204 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8008200:	2301      	movs	r3, #1
 8008202:	e093      	b.n	800832c <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008204:	4b4c      	ldr	r3, [pc, #304]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 8008206:	685b      	ldr	r3, [r3, #4]
 8008208:	f023 0203 	bic.w	r2, r3, #3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	4949      	ldr	r1, [pc, #292]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 8008212:	4313      	orrs	r3, r2
 8008214:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008216:	f7fe fb9f 	bl	8006958 <HAL_GetTick>
 800821a:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	2b01      	cmp	r3, #1
 8008222:	d112      	bne.n	800824a <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008224:	e00a      	b.n	800823c <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008226:	f7fe fb97 	bl	8006958 <HAL_GetTick>
 800822a:	4602      	mov	r2, r0
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	1ad3      	subs	r3, r2, r3
 8008230:	f241 3288 	movw	r2, #5000	; 0x1388
 8008234:	4293      	cmp	r3, r2
 8008236:	d901      	bls.n	800823c <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8008238:	2303      	movs	r3, #3
 800823a:	e077      	b.n	800832c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800823c:	4b3e      	ldr	r3, [pc, #248]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	f003 030c 	and.w	r3, r3, #12
 8008244:	2b04      	cmp	r3, #4
 8008246:	d1ee      	bne.n	8008226 <HAL_RCC_ClockConfig+0xfa>
 8008248:	e027      	b.n	800829a <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	685b      	ldr	r3, [r3, #4]
 800824e:	2b02      	cmp	r3, #2
 8008250:	d11d      	bne.n	800828e <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008252:	e00a      	b.n	800826a <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008254:	f7fe fb80 	bl	8006958 <HAL_GetTick>
 8008258:	4602      	mov	r2, r0
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	1ad3      	subs	r3, r2, r3
 800825e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008262:	4293      	cmp	r3, r2
 8008264:	d901      	bls.n	800826a <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8008266:	2303      	movs	r3, #3
 8008268:	e060      	b.n	800832c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800826a:	4b33      	ldr	r3, [pc, #204]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 800826c:	685b      	ldr	r3, [r3, #4]
 800826e:	f003 030c 	and.w	r3, r3, #12
 8008272:	2b08      	cmp	r3, #8
 8008274:	d1ee      	bne.n	8008254 <HAL_RCC_ClockConfig+0x128>
 8008276:	e010      	b.n	800829a <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008278:	f7fe fb6e 	bl	8006958 <HAL_GetTick>
 800827c:	4602      	mov	r2, r0
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	1ad3      	subs	r3, r2, r3
 8008282:	f241 3288 	movw	r2, #5000	; 0x1388
 8008286:	4293      	cmp	r3, r2
 8008288:	d901      	bls.n	800828e <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 800828a:	2303      	movs	r3, #3
 800828c:	e04e      	b.n	800832c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800828e:	4b2a      	ldr	r3, [pc, #168]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 8008290:	685b      	ldr	r3, [r3, #4]
 8008292:	f003 030c 	and.w	r3, r3, #12
 8008296:	2b00      	cmp	r3, #0
 8008298:	d1ee      	bne.n	8008278 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800829a:	4b26      	ldr	r3, [pc, #152]	; (8008334 <HAL_RCC_ClockConfig+0x208>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f003 0307 	and.w	r3, r3, #7
 80082a2:	683a      	ldr	r2, [r7, #0]
 80082a4:	429a      	cmp	r2, r3
 80082a6:	d210      	bcs.n	80082ca <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082a8:	4b22      	ldr	r3, [pc, #136]	; (8008334 <HAL_RCC_ClockConfig+0x208>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f023 0207 	bic.w	r2, r3, #7
 80082b0:	4920      	ldr	r1, [pc, #128]	; (8008334 <HAL_RCC_ClockConfig+0x208>)
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	4313      	orrs	r3, r2
 80082b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80082b8:	4b1e      	ldr	r3, [pc, #120]	; (8008334 <HAL_RCC_ClockConfig+0x208>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f003 0307 	and.w	r3, r3, #7
 80082c0:	683a      	ldr	r2, [r7, #0]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d001      	beq.n	80082ca <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 80082c6:	2301      	movs	r3, #1
 80082c8:	e030      	b.n	800832c <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f003 0304 	and.w	r3, r3, #4
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d008      	beq.n	80082e8 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80082d6:	4b18      	ldr	r3, [pc, #96]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	68db      	ldr	r3, [r3, #12]
 80082e2:	4915      	ldr	r1, [pc, #84]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 80082e4:	4313      	orrs	r3, r2
 80082e6:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f003 0308 	and.w	r3, r3, #8
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d009      	beq.n	8008308 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80082f4:	4b10      	ldr	r3, [pc, #64]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	691b      	ldr	r3, [r3, #16]
 8008300:	00db      	lsls	r3, r3, #3
 8008302:	490d      	ldr	r1, [pc, #52]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 8008304:	4313      	orrs	r3, r2
 8008306:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008308:	f000 f81c 	bl	8008344 <HAL_RCC_GetSysClockFreq>
 800830c:	4602      	mov	r2, r0
 800830e:	4b0a      	ldr	r3, [pc, #40]	; (8008338 <HAL_RCC_ClockConfig+0x20c>)
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	091b      	lsrs	r3, r3, #4
 8008314:	f003 030f 	and.w	r3, r3, #15
 8008318:	4908      	ldr	r1, [pc, #32]	; (800833c <HAL_RCC_ClockConfig+0x210>)
 800831a:	5ccb      	ldrb	r3, [r1, r3]
 800831c:	fa22 f303 	lsr.w	r3, r2, r3
 8008320:	4a07      	ldr	r2, [pc, #28]	; (8008340 <HAL_RCC_ClockConfig+0x214>)
 8008322:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8008324:	2000      	movs	r0, #0
 8008326:	f7fe fad5 	bl	80068d4 <HAL_InitTick>
  
  return HAL_OK;
 800832a:	2300      	movs	r3, #0
}
 800832c:	4618      	mov	r0, r3
 800832e:	3710      	adds	r7, #16
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}
 8008334:	40022000 	.word	0x40022000
 8008338:	40021000 	.word	0x40021000
 800833c:	08016d70 	.word	0x08016d70
 8008340:	2000000c 	.word	0x2000000c

08008344 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008344:	b490      	push	{r4, r7}
 8008346:	b08a      	sub	sp, #40	; 0x28
 8008348:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800834a:	4b29      	ldr	r3, [pc, #164]	; (80083f0 <HAL_RCC_GetSysClockFreq+0xac>)
 800834c:	1d3c      	adds	r4, r7, #4
 800834e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008350:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008354:	f240 2301 	movw	r3, #513	; 0x201
 8008358:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800835a:	2300      	movs	r3, #0
 800835c:	61fb      	str	r3, [r7, #28]
 800835e:	2300      	movs	r3, #0
 8008360:	61bb      	str	r3, [r7, #24]
 8008362:	2300      	movs	r3, #0
 8008364:	627b      	str	r3, [r7, #36]	; 0x24
 8008366:	2300      	movs	r3, #0
 8008368:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800836a:	2300      	movs	r3, #0
 800836c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800836e:	4b21      	ldr	r3, [pc, #132]	; (80083f4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008374:	69fb      	ldr	r3, [r7, #28]
 8008376:	f003 030c 	and.w	r3, r3, #12
 800837a:	2b04      	cmp	r3, #4
 800837c:	d002      	beq.n	8008384 <HAL_RCC_GetSysClockFreq+0x40>
 800837e:	2b08      	cmp	r3, #8
 8008380:	d003      	beq.n	800838a <HAL_RCC_GetSysClockFreq+0x46>
 8008382:	e02b      	b.n	80083dc <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008384:	4b1c      	ldr	r3, [pc, #112]	; (80083f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8008386:	623b      	str	r3, [r7, #32]
      break;
 8008388:	e02b      	b.n	80083e2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800838a:	69fb      	ldr	r3, [r7, #28]
 800838c:	0c9b      	lsrs	r3, r3, #18
 800838e:	f003 030f 	and.w	r3, r3, #15
 8008392:	3328      	adds	r3, #40	; 0x28
 8008394:	443b      	add	r3, r7
 8008396:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800839a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800839c:	69fb      	ldr	r3, [r7, #28]
 800839e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d012      	beq.n	80083cc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80083a6:	4b13      	ldr	r3, [pc, #76]	; (80083f4 <HAL_RCC_GetSysClockFreq+0xb0>)
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	0c5b      	lsrs	r3, r3, #17
 80083ac:	f003 0301 	and.w	r3, r3, #1
 80083b0:	3328      	adds	r3, #40	; 0x28
 80083b2:	443b      	add	r3, r7
 80083b4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80083b8:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	4a0e      	ldr	r2, [pc, #56]	; (80083f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80083be:	fb03 f202 	mul.w	r2, r3, r2
 80083c2:	69bb      	ldr	r3, [r7, #24]
 80083c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80083c8:	627b      	str	r3, [r7, #36]	; 0x24
 80083ca:	e004      	b.n	80083d6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	4a0b      	ldr	r2, [pc, #44]	; (80083fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80083d0:	fb02 f303 	mul.w	r3, r2, r3
 80083d4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80083d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d8:	623b      	str	r3, [r7, #32]
      break;
 80083da:	e002      	b.n	80083e2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80083dc:	4b06      	ldr	r3, [pc, #24]	; (80083f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80083de:	623b      	str	r3, [r7, #32]
      break;
 80083e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80083e2:	6a3b      	ldr	r3, [r7, #32]
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	3728      	adds	r7, #40	; 0x28
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bc90      	pop	{r4, r7}
 80083ec:	4770      	bx	lr
 80083ee:	bf00      	nop
 80083f0:	0800af4c 	.word	0x0800af4c
 80083f4:	40021000 	.word	0x40021000
 80083f8:	007a1200 	.word	0x007a1200
 80083fc:	003d0900 	.word	0x003d0900

08008400 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008400:	b480      	push	{r7}
 8008402:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008404:	4b02      	ldr	r3, [pc, #8]	; (8008410 <HAL_RCC_GetHCLKFreq+0x10>)
 8008406:	681b      	ldr	r3, [r3, #0]
}
 8008408:	4618      	mov	r0, r3
 800840a:	46bd      	mov	sp, r7
 800840c:	bc80      	pop	{r7}
 800840e:	4770      	bx	lr
 8008410:	2000000c 	.word	0x2000000c

08008414 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008418:	f7ff fff2 	bl	8008400 <HAL_RCC_GetHCLKFreq>
 800841c:	4602      	mov	r2, r0
 800841e:	4b05      	ldr	r3, [pc, #20]	; (8008434 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	0a1b      	lsrs	r3, r3, #8
 8008424:	f003 0307 	and.w	r3, r3, #7
 8008428:	4903      	ldr	r1, [pc, #12]	; (8008438 <HAL_RCC_GetPCLK1Freq+0x24>)
 800842a:	5ccb      	ldrb	r3, [r1, r3]
 800842c:	fa22 f303 	lsr.w	r3, r2, r3
}    
 8008430:	4618      	mov	r0, r3
 8008432:	bd80      	pop	{r7, pc}
 8008434:	40021000 	.word	0x40021000
 8008438:	08016d80 	.word	0x08016d80

0800843c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008440:	f7ff ffde 	bl	8008400 <HAL_RCC_GetHCLKFreq>
 8008444:	4602      	mov	r2, r0
 8008446:	4b05      	ldr	r3, [pc, #20]	; (800845c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	0adb      	lsrs	r3, r3, #11
 800844c:	f003 0307 	and.w	r3, r3, #7
 8008450:	4903      	ldr	r1, [pc, #12]	; (8008460 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008452:	5ccb      	ldrb	r3, [r1, r3]
 8008454:	fa22 f303 	lsr.w	r3, r2, r3
} 
 8008458:	4618      	mov	r0, r3
 800845a:	bd80      	pop	{r7, pc}
 800845c:	40021000 	.word	0x40021000
 8008460:	08016d80 	.word	0x08016d80

08008464 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008464:	b480      	push	{r7}
 8008466:	b085      	sub	sp, #20
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800846c:	4b0b      	ldr	r3, [pc, #44]	; (800849c <RCC_Delay+0x38>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4a0b      	ldr	r2, [pc, #44]	; (80084a0 <RCC_Delay+0x3c>)
 8008472:	fba2 2303 	umull	r2, r3, r2, r3
 8008476:	0a5b      	lsrs	r3, r3, #9
 8008478:	687a      	ldr	r2, [r7, #4]
 800847a:	fb02 f303 	mul.w	r3, r2, r3
 800847e:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8008480:	bf00      	nop
}
 8008482:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	1e5a      	subs	r2, r3, #1
 8008488:	60fa      	str	r2, [r7, #12]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d1f8      	bne.n	8008480 <RCC_Delay+0x1c>
}
 800848e:	bf00      	nop
 8008490:	bf00      	nop
 8008492:	3714      	adds	r7, #20
 8008494:	46bd      	mov	sp, r7
 8008496:	bc80      	pop	{r7}
 8008498:	4770      	bx	lr
 800849a:	bf00      	nop
 800849c:	2000000c 	.word	0x2000000c
 80084a0:	10624dd3 	.word	0x10624dd3

080084a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b086      	sub	sp, #24
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80084ac:	2300      	movs	r3, #0
 80084ae:	613b      	str	r3, [r7, #16]
 80084b0:	2300      	movs	r3, #0
 80084b2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f003 0301 	and.w	r3, r3, #1
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d07d      	beq.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80084c0:	2300      	movs	r3, #0
 80084c2:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80084c4:	4b4f      	ldr	r3, [pc, #316]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80084c6:	69db      	ldr	r3, [r3, #28]
 80084c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d10d      	bne.n	80084ec <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80084d0:	4b4c      	ldr	r3, [pc, #304]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80084d2:	69db      	ldr	r3, [r3, #28]
 80084d4:	4a4b      	ldr	r2, [pc, #300]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80084d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084da:	61d3      	str	r3, [r2, #28]
 80084dc:	4b49      	ldr	r3, [pc, #292]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80084de:	69db      	ldr	r3, [r3, #28]
 80084e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084e4:	60bb      	str	r3, [r7, #8]
 80084e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80084e8:	2301      	movs	r3, #1
 80084ea:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80084ec:	4b46      	ldr	r3, [pc, #280]	; (8008608 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d118      	bne.n	800852a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80084f8:	4b43      	ldr	r3, [pc, #268]	; (8008608 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a42      	ldr	r2, [pc, #264]	; (8008608 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80084fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008502:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008504:	f7fe fa28 	bl	8006958 <HAL_GetTick>
 8008508:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800850a:	e008      	b.n	800851e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800850c:	f7fe fa24 	bl	8006958 <HAL_GetTick>
 8008510:	4602      	mov	r2, r0
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	1ad3      	subs	r3, r2, r3
 8008516:	2b64      	cmp	r3, #100	; 0x64
 8008518:	d901      	bls.n	800851e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800851a:	2303      	movs	r3, #3
 800851c:	e06d      	b.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800851e:	4b3a      	ldr	r3, [pc, #232]	; (8008608 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008526:	2b00      	cmp	r3, #0
 8008528:	d0f0      	beq.n	800850c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800852a:	4b36      	ldr	r3, [pc, #216]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800852c:	6a1b      	ldr	r3, [r3, #32]
 800852e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008532:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d02e      	beq.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008542:	68fa      	ldr	r2, [r7, #12]
 8008544:	429a      	cmp	r2, r3
 8008546:	d027      	beq.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008548:	4b2e      	ldr	r3, [pc, #184]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800854a:	6a1b      	ldr	r3, [r3, #32]
 800854c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008550:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008552:	4b2e      	ldr	r3, [pc, #184]	; (800860c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008554:	2201      	movs	r2, #1
 8008556:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008558:	4b2c      	ldr	r3, [pc, #176]	; (800860c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800855a:	2200      	movs	r2, #0
 800855c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800855e:	4a29      	ldr	r2, [pc, #164]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f003 0301 	and.w	r3, r3, #1
 800856a:	2b00      	cmp	r3, #0
 800856c:	d014      	beq.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800856e:	f7fe f9f3 	bl	8006958 <HAL_GetTick>
 8008572:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008574:	e00a      	b.n	800858c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008576:	f7fe f9ef 	bl	8006958 <HAL_GetTick>
 800857a:	4602      	mov	r2, r0
 800857c:	693b      	ldr	r3, [r7, #16]
 800857e:	1ad3      	subs	r3, r2, r3
 8008580:	f241 3288 	movw	r2, #5000	; 0x1388
 8008584:	4293      	cmp	r3, r2
 8008586:	d901      	bls.n	800858c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8008588:	2303      	movs	r3, #3
 800858a:	e036      	b.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800858c:	4b1d      	ldr	r3, [pc, #116]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800858e:	6a1b      	ldr	r3, [r3, #32]
 8008590:	f003 0302 	and.w	r3, r3, #2
 8008594:	2b00      	cmp	r3, #0
 8008596:	d0ee      	beq.n	8008576 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8008598:	4b1a      	ldr	r3, [pc, #104]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800859a:	6a1b      	ldr	r3, [r3, #32]
 800859c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	685b      	ldr	r3, [r3, #4]
 80085a4:	4917      	ldr	r1, [pc, #92]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085a6:	4313      	orrs	r3, r2
 80085a8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80085aa:	7dfb      	ldrb	r3, [r7, #23]
 80085ac:	2b01      	cmp	r3, #1
 80085ae:	d105      	bne.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80085b0:	4b14      	ldr	r3, [pc, #80]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085b2:	69db      	ldr	r3, [r3, #28]
 80085b4:	4a13      	ldr	r2, [pc, #76]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80085ba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f003 0302 	and.w	r3, r3, #2
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d008      	beq.n	80085da <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80085c8:	4b0e      	ldr	r3, [pc, #56]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085ca:	685b      	ldr	r3, [r3, #4]
 80085cc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	689b      	ldr	r3, [r3, #8]
 80085d4:	490b      	ldr	r1, [pc, #44]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085d6:	4313      	orrs	r3, r2
 80085d8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f003 0310 	and.w	r3, r3, #16
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d008      	beq.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80085e6:	4b07      	ldr	r3, [pc, #28]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	695b      	ldr	r3, [r3, #20]
 80085f2:	4904      	ldr	r1, [pc, #16]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085f4:	4313      	orrs	r3, r2
 80085f6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80085f8:	2300      	movs	r3, #0
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	3718      	adds	r7, #24
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
 8008602:	bf00      	nop
 8008604:	40021000 	.word	0x40021000
 8008608:	40007000 	.word	0x40007000
 800860c:	42420440 	.word	0x42420440

08008610 <HAL_SRAM_Init>:
  * @param  Timing: Pointer to SRAM control timing structure 
  * @param  ExtTiming: Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing, FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8008610:	b580      	push	{r7, lr}
 8008612:	b084      	sub	sp, #16
 8008614:	af00      	add	r7, sp, #0
 8008616:	60f8      	str	r0, [r7, #12]
 8008618:	60b9      	str	r1, [r7, #8]
 800861a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d101      	bne.n	8008626 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8008622:	2301      	movs	r3, #1
 8008624:	e034      	b.n	8008690 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800862c:	b2db      	uxtb	r3, r3
 800862e:	2b00      	cmp	r3, #0
 8008630:	d106      	bne.n	8008640 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	2200      	movs	r2, #0
 8008636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800863a:	68f8      	ldr	r0, [r7, #12]
 800863c:	f7f9 fcf2 	bl	8002024 <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	3308      	adds	r3, #8
 8008648:	4619      	mov	r1, r3
 800864a:	4610      	mov	r0, r2
 800864c:	f001 fda2 	bl	800a194 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	6818      	ldr	r0, [r3, #0]
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	689b      	ldr	r3, [r3, #8]
 8008658:	461a      	mov	r2, r3
 800865a:	68b9      	ldr	r1, [r7, #8]
 800865c:	f001 fe1a 	bl	800a294 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	6858      	ldr	r0, [r3, #4]
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	689a      	ldr	r2, [r3, #8]
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800866c:	6879      	ldr	r1, [r7, #4]
 800866e:	f001 fe45 	bl	800a2fc <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	68fa      	ldr	r2, [r7, #12]
 8008678:	6892      	ldr	r2, [r2, #8]
 800867a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	68fa      	ldr	r2, [r7, #12]
 8008684:	6892      	ldr	r2, [r2, #8]
 8008686:	f041 0101 	orr.w	r1, r1, #1
 800868a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800868e:	2300      	movs	r3, #0
}
 8008690:	4618      	mov	r0, r3
 8008692:	3710      	adds	r7, #16
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b082      	sub	sp, #8
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d101      	bne.n	80086aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80086a6:	2301      	movs	r3, #1
 80086a8:	e01d      	b.n	80086e6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086b0:	b2db      	uxtb	r3, r3
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d106      	bne.n	80086c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2200      	movs	r2, #0
 80086ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f7fd fab2 	bl	8005c28 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2202      	movs	r2, #2
 80086c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681a      	ldr	r2, [r3, #0]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	3304      	adds	r3, #4
 80086d4:	4619      	mov	r1, r3
 80086d6:	4610      	mov	r0, r2
 80086d8:	f000 fe0c 	bl	80092f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2201      	movs	r2, #1
 80086e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80086e4:	2300      	movs	r3, #0
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3708      	adds	r7, #8
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}

080086ee <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80086ee:	b480      	push	{r7}
 80086f0:	b083      	sub	sp, #12
 80086f2:	af00      	add	r7, sp, #0
 80086f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2202      	movs	r2, #2
 80086fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	681a      	ldr	r2, [r3, #0]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f042 0201 	orr.w	r2, r2, #1
 800870c:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2201      	movs	r2, #1
 8008712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008716:	2300      	movs	r3, #0
}
 8008718:	4618      	mov	r0, r3
 800871a:	370c      	adds	r7, #12
 800871c:	46bd      	mov	sp, r7
 800871e:	bc80      	pop	{r7}
 8008720:	4770      	bx	lr

08008722 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8008722:	b480      	push	{r7}
 8008724:	b083      	sub	sp, #12
 8008726:	af00      	add	r7, sp, #0
 8008728:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2202      	movs	r2, #2
 800872e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	6a1a      	ldr	r2, [r3, #32]
 8008738:	f241 1311 	movw	r3, #4369	; 0x1111
 800873c:	4013      	ands	r3, r2
 800873e:	2b00      	cmp	r3, #0
 8008740:	d10f      	bne.n	8008762 <HAL_TIM_Base_Stop+0x40>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	6a1a      	ldr	r2, [r3, #32]
 8008748:	f240 4344 	movw	r3, #1092	; 0x444
 800874c:	4013      	ands	r3, r2
 800874e:	2b00      	cmp	r3, #0
 8008750:	d107      	bne.n	8008762 <HAL_TIM_Base_Stop+0x40>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f022 0201 	bic.w	r2, r2, #1
 8008760:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2201      	movs	r2, #1
 8008766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800876a:	2300      	movs	r3, #0
}
 800876c:	4618      	mov	r0, r3
 800876e:	370c      	adds	r7, #12
 8008770:	46bd      	mov	sp, r7
 8008772:	bc80      	pop	{r7}
 8008774:	4770      	bx	lr

08008776 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008776:	b480      	push	{r7}
 8008778:	b083      	sub	sp, #12
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	68da      	ldr	r2, [r3, #12]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f042 0201 	orr.w	r2, r2, #1
 800878c:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	681a      	ldr	r2, [r3, #0]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f042 0201 	orr.w	r2, r2, #1
 800879c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800879e:	2300      	movs	r3, #0
}
 80087a0:	4618      	mov	r0, r3
 80087a2:	370c      	adds	r7, #12
 80087a4:	46bd      	mov	sp, r7
 80087a6:	bc80      	pop	{r7}
 80087a8:	4770      	bx	lr

080087aa <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80087aa:	b480      	push	{r7}
 80087ac:	b083      	sub	sp, #12
 80087ae:	af00      	add	r7, sp, #0
 80087b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	68da      	ldr	r2, [r3, #12]
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f022 0201 	bic.w	r2, r2, #1
 80087c0:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	6a1a      	ldr	r2, [r3, #32]
 80087c8:	f241 1311 	movw	r3, #4369	; 0x1111
 80087cc:	4013      	ands	r3, r2
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d10f      	bne.n	80087f2 <HAL_TIM_Base_Stop_IT+0x48>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	6a1a      	ldr	r2, [r3, #32]
 80087d8:	f240 4344 	movw	r3, #1092	; 0x444
 80087dc:	4013      	ands	r3, r2
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d107      	bne.n	80087f2 <HAL_TIM_Base_Stop_IT+0x48>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	681a      	ldr	r2, [r3, #0]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f022 0201 	bic.w	r2, r2, #1
 80087f0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80087f2:	2300      	movs	r3, #0
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	370c      	adds	r7, #12
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bc80      	pop	{r7}
 80087fc:	4770      	bx	lr

080087fe <HAL_TIM_PWM_Init>:
  *       Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80087fe:	b580      	push	{r7, lr}
 8008800:	b082      	sub	sp, #8
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d101      	bne.n	8008810 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800880c:	2301      	movs	r3, #1
 800880e:	e01d      	b.n	800884c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008816:	b2db      	uxtb	r3, r3
 8008818:	2b00      	cmp	r3, #0
 800881a:	d106      	bne.n	800882a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2200      	movs	r2, #0
 8008820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f000 f815 	bl	8008854 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2202      	movs	r2, #2
 800882e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681a      	ldr	r2, [r3, #0]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	3304      	adds	r3, #4
 800883a:	4619      	mov	r1, r3
 800883c:	4610      	mov	r0, r2
 800883e:	f000 fd59 	bl	80092f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2201      	movs	r2, #1
 8008846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800884a:	2300      	movs	r3, #0
}
 800884c:	4618      	mov	r0, r3
 800884e:	3708      	adds	r7, #8
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}

08008854 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008854:	b480      	push	{r7}
 8008856:	b083      	sub	sp, #12
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800885c:	bf00      	nop
 800885e:	370c      	adds	r7, #12
 8008860:	46bd      	mov	sp, r7
 8008862:	bc80      	pop	{r7}
 8008864:	4770      	bx	lr
	...

08008868 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b082      	sub	sp, #8
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
 8008870:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2201      	movs	r2, #1
 8008878:	6839      	ldr	r1, [r7, #0]
 800887a:	4618      	mov	r0, r3
 800887c:	f001 f821 	bl	80098c2 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4a10      	ldr	r2, [pc, #64]	; (80088c8 <HAL_TIM_PWM_Start+0x60>)
 8008886:	4293      	cmp	r3, r2
 8008888:	d004      	beq.n	8008894 <HAL_TIM_PWM_Start+0x2c>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4a0f      	ldr	r2, [pc, #60]	; (80088cc <HAL_TIM_PWM_Start+0x64>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d101      	bne.n	8008898 <HAL_TIM_PWM_Start+0x30>
 8008894:	2301      	movs	r3, #1
 8008896:	e000      	b.n	800889a <HAL_TIM_PWM_Start+0x32>
 8008898:	2300      	movs	r3, #0
 800889a:	2b00      	cmp	r3, #0
 800889c:	d007      	beq.n	80088ae <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80088ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	681a      	ldr	r2, [r3, #0]
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f042 0201 	orr.w	r2, r2, #1
 80088bc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80088be:	2300      	movs	r3, #0
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	3708      	adds	r7, #8
 80088c4:	46bd      	mov	sp, r7
 80088c6:	bd80      	pop	{r7, pc}
 80088c8:	40012c00 	.word	0x40012c00
 80088cc:	40013400 	.word	0x40013400

080088d0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b082      	sub	sp, #8
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
 80088d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	2200      	movs	r2, #0
 80088e0:	6839      	ldr	r1, [r7, #0]
 80088e2:	4618      	mov	r0, r3
 80088e4:	f000 ffed 	bl	80098c2 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4a22      	ldr	r2, [pc, #136]	; (8008978 <HAL_TIM_PWM_Stop+0xa8>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d004      	beq.n	80088fc <HAL_TIM_PWM_Stop+0x2c>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4a21      	ldr	r2, [pc, #132]	; (800897c <HAL_TIM_PWM_Stop+0xac>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d101      	bne.n	8008900 <HAL_TIM_PWM_Stop+0x30>
 80088fc:	2301      	movs	r3, #1
 80088fe:	e000      	b.n	8008902 <HAL_TIM_PWM_Stop+0x32>
 8008900:	2300      	movs	r3, #0
 8008902:	2b00      	cmp	r3, #0
 8008904:	d017      	beq.n	8008936 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	6a1a      	ldr	r2, [r3, #32]
 800890c:	f241 1311 	movw	r3, #4369	; 0x1111
 8008910:	4013      	ands	r3, r2
 8008912:	2b00      	cmp	r3, #0
 8008914:	d10f      	bne.n	8008936 <HAL_TIM_PWM_Stop+0x66>
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	6a1a      	ldr	r2, [r3, #32]
 800891c:	f240 4344 	movw	r3, #1092	; 0x444
 8008920:	4013      	ands	r3, r2
 8008922:	2b00      	cmp	r3, #0
 8008924:	d107      	bne.n	8008936 <HAL_TIM_PWM_Stop+0x66>
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008934:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	6a1a      	ldr	r2, [r3, #32]
 800893c:	f241 1311 	movw	r3, #4369	; 0x1111
 8008940:	4013      	ands	r3, r2
 8008942:	2b00      	cmp	r3, #0
 8008944:	d10f      	bne.n	8008966 <HAL_TIM_PWM_Stop+0x96>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	6a1a      	ldr	r2, [r3, #32]
 800894c:	f240 4344 	movw	r3, #1092	; 0x444
 8008950:	4013      	ands	r3, r2
 8008952:	2b00      	cmp	r3, #0
 8008954:	d107      	bne.n	8008966 <HAL_TIM_PWM_Stop+0x96>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	681a      	ldr	r2, [r3, #0]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f022 0201 	bic.w	r2, r2, #1
 8008964:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2201      	movs	r2, #1
 800896a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800896e:	2300      	movs	r3, #0
}
 8008970:	4618      	mov	r0, r3
 8008972:	3708      	adds	r7, #8
 8008974:	46bd      	mov	sp, r7
 8008976:	bd80      	pop	{r7, pc}
 8008978:	40012c00 	.word	0x40012c00
 800897c:	40013400 	.word	0x40013400

08008980 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData : The source Buffer address.
  * @param  Length : The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b084      	sub	sp, #16
 8008984:	af00      	add	r7, sp, #0
 8008986:	60f8      	str	r0, [r7, #12]
 8008988:	60b9      	str	r1, [r7, #8]
 800898a:	607a      	str	r2, [r7, #4]
 800898c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if((htim->State == HAL_TIM_STATE_BUSY))
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008994:	b2db      	uxtb	r3, r3
 8008996:	2b02      	cmp	r3, #2
 8008998:	d101      	bne.n	800899e <HAL_TIM_PWM_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 800899a:	2302      	movs	r3, #2
 800899c:	e0c6      	b.n	8008b2c <HAL_TIM_PWM_Start_DMA+0x1ac>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089a4:	b2db      	uxtb	r3, r3
 80089a6:	2b01      	cmp	r3, #1
 80089a8:	d10b      	bne.n	80089c2 <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if(((uint32_t)pData == 0U) && (Length > 0U))
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d104      	bne.n	80089ba <HAL_TIM_PWM_Start_DMA+0x3a>
 80089b0:	887b      	ldrh	r3, [r7, #2]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d001      	beq.n	80089ba <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 80089b6:	2301      	movs	r3, #1
 80089b8:	e0b8      	b.n	8008b2c <HAL_TIM_PWM_Start_DMA+0x1ac>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2202      	movs	r2, #2
 80089be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
  }
  switch (Channel)
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	2b0c      	cmp	r3, #12
 80089c6:	f200 8089 	bhi.w	8008adc <HAL_TIM_PWM_Start_DMA+0x15c>
 80089ca:	a201      	add	r2, pc, #4	; (adr r2, 80089d0 <HAL_TIM_PWM_Start_DMA+0x50>)
 80089cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089d0:	08008a05 	.word	0x08008a05
 80089d4:	08008add 	.word	0x08008add
 80089d8:	08008add 	.word	0x08008add
 80089dc:	08008add 	.word	0x08008add
 80089e0:	08008a3b 	.word	0x08008a3b
 80089e4:	08008add 	.word	0x08008add
 80089e8:	08008add 	.word	0x08008add
 80089ec:	08008add 	.word	0x08008add
 80089f0:	08008a71 	.word	0x08008a71
 80089f4:	08008add 	.word	0x08008add
 80089f8:	08008add 	.word	0x08008add
 80089fc:	08008add 	.word	0x08008add
 8008a00:	08008aa7 	.word	0x08008aa7
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a08:	4a4a      	ldr	r2, [pc, #296]	; (8008b34 <HAL_TIM_PWM_Start_DMA+0x1b4>)
 8008a0a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a10:	4a49      	ldr	r2, [pc, #292]	; (8008b38 <HAL_TIM_PWM_Start_DMA+0x1b8>)
 8008a12:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8008a18:	6879      	ldr	r1, [r7, #4]
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	3334      	adds	r3, #52	; 0x34
 8008a20:	461a      	mov	r2, r3
 8008a22:	887b      	ldrh	r3, [r7, #2]
 8008a24:	f7fe fb62 	bl	80070ec <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	68da      	ldr	r2, [r3, #12]
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a36:	60da      	str	r2, [r3, #12]
    }
    break;
 8008a38:	e051      	b.n	8008ade <HAL_TIM_PWM_Start_DMA+0x15e>

    case TIM_CHANNEL_2:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a3e:	4a3d      	ldr	r2, [pc, #244]	; (8008b34 <HAL_TIM_PWM_Start_DMA+0x1b4>)
 8008a40:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a46:	4a3c      	ldr	r2, [pc, #240]	; (8008b38 <HAL_TIM_PWM_Start_DMA+0x1b8>)
 8008a48:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8008a4e:	6879      	ldr	r1, [r7, #4]
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	3338      	adds	r3, #56	; 0x38
 8008a56:	461a      	mov	r2, r3
 8008a58:	887b      	ldrh	r3, [r7, #2]
 8008a5a:	f7fe fb47 	bl	80070ec <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	68da      	ldr	r2, [r3, #12]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008a6c:	60da      	str	r2, [r3, #12]
    }
    break;
 8008a6e:	e036      	b.n	8008ade <HAL_TIM_PWM_Start_DMA+0x15e>

    case TIM_CHANNEL_3:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a74:	4a2f      	ldr	r2, [pc, #188]	; (8008b34 <HAL_TIM_PWM_Start_DMA+0x1b4>)
 8008a76:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a7c:	4a2e      	ldr	r2, [pc, #184]	; (8008b38 <HAL_TIM_PWM_Start_DMA+0x1b8>)
 8008a7e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8008a84:	6879      	ldr	r1, [r7, #4]
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	333c      	adds	r3, #60	; 0x3c
 8008a8c:	461a      	mov	r2, r3
 8008a8e:	887b      	ldrh	r3, [r7, #2]
 8008a90:	f7fe fb2c 	bl	80070ec <HAL_DMA_Start_IT>

      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	68da      	ldr	r2, [r3, #12]
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008aa2:	60da      	str	r2, [r3, #12]
    }
    break;
 8008aa4:	e01b      	b.n	8008ade <HAL_TIM_PWM_Start_DMA+0x15e>

    case TIM_CHANNEL_4:
    {
     /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008aaa:	4a22      	ldr	r2, [pc, #136]	; (8008b34 <HAL_TIM_PWM_Start_DMA+0x1b4>)
 8008aac:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ab2:	4a21      	ldr	r2, [pc, #132]	; (8008b38 <HAL_TIM_PWM_Start_DMA+0x1b8>)
 8008ab4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008aba:	6879      	ldr	r1, [r7, #4]
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	3340      	adds	r3, #64	; 0x40
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	887b      	ldrh	r3, [r7, #2]
 8008ac6:	f7fe fb11 	bl	80070ec <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	68da      	ldr	r2, [r3, #12]
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008ad8:	60da      	str	r2, [r3, #12]
    }
    break;
 8008ada:	e000      	b.n	8008ade <HAL_TIM_PWM_Start_DMA+0x15e>

    default:
    break;
 8008adc:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	68b9      	ldr	r1, [r7, #8]
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	f000 feeb 	bl	80098c2 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a12      	ldr	r2, [pc, #72]	; (8008b3c <HAL_TIM_PWM_Start_DMA+0x1bc>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d004      	beq.n	8008b00 <HAL_TIM_PWM_Start_DMA+0x180>
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a11      	ldr	r2, [pc, #68]	; (8008b40 <HAL_TIM_PWM_Start_DMA+0x1c0>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d101      	bne.n	8008b04 <HAL_TIM_PWM_Start_DMA+0x184>
 8008b00:	2301      	movs	r3, #1
 8008b02:	e000      	b.n	8008b06 <HAL_TIM_PWM_Start_DMA+0x186>
 8008b04:	2300      	movs	r3, #0
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d007      	beq.n	8008b1a <HAL_TIM_PWM_Start_DMA+0x19a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008b18:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	681a      	ldr	r2, [r3, #0]
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f042 0201 	orr.w	r2, r2, #1
 8008b28:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008b2a:	2300      	movs	r3, #0
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3710      	adds	r7, #16
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}
 8008b34:	08009283 	.word	0x08009283
 8008b38:	0800925f 	.word	0x0800925f
 8008b3c:	40012c00 	.word	0x40012c00
 8008b40:	40013400 	.word	0x40013400

08008b44 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b082      	sub	sp, #8
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
 8008b4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	2b0c      	cmp	r3, #12
 8008b52:	d841      	bhi.n	8008bd8 <HAL_TIM_PWM_Stop_DMA+0x94>
 8008b54:	a201      	add	r2, pc, #4	; (adr r2, 8008b5c <HAL_TIM_PWM_Stop_DMA+0x18>)
 8008b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b5a:	bf00      	nop
 8008b5c:	08008b91 	.word	0x08008b91
 8008b60:	08008bd9 	.word	0x08008bd9
 8008b64:	08008bd9 	.word	0x08008bd9
 8008b68:	08008bd9 	.word	0x08008bd9
 8008b6c:	08008ba3 	.word	0x08008ba3
 8008b70:	08008bd9 	.word	0x08008bd9
 8008b74:	08008bd9 	.word	0x08008bd9
 8008b78:	08008bd9 	.word	0x08008bd9
 8008b7c:	08008bb5 	.word	0x08008bb5
 8008b80:	08008bd9 	.word	0x08008bd9
 8008b84:	08008bd9 	.word	0x08008bd9
 8008b88:	08008bd9 	.word	0x08008bd9
 8008b8c:	08008bc7 	.word	0x08008bc7
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	68da      	ldr	r2, [r3, #12]
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008b9e:	60da      	str	r2, [r3, #12]
    }
    break;
 8008ba0:	e01b      	b.n	8008bda <HAL_TIM_PWM_Stop_DMA+0x96>

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	68da      	ldr	r2, [r3, #12]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008bb0:	60da      	str	r2, [r3, #12]
    }
    break;
 8008bb2:	e012      	b.n	8008bda <HAL_TIM_PWM_Stop_DMA+0x96>

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	68da      	ldr	r2, [r3, #12]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008bc2:	60da      	str	r2, [r3, #12]
    }
    break;
 8008bc4:	e009      	b.n	8008bda <HAL_TIM_PWM_Stop_DMA+0x96>

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	68da      	ldr	r2, [r3, #12]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008bd4:	60da      	str	r2, [r3, #12]
    }
    break;
 8008bd6:	e000      	b.n	8008bda <HAL_TIM_PWM_Stop_DMA+0x96>

    default:
    break;
 8008bd8:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	2200      	movs	r2, #0
 8008be0:	6839      	ldr	r1, [r7, #0]
 8008be2:	4618      	mov	r0, r3
 8008be4:	f000 fe6d 	bl	80098c2 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4a22      	ldr	r2, [pc, #136]	; (8008c78 <HAL_TIM_PWM_Stop_DMA+0x134>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d004      	beq.n	8008bfc <HAL_TIM_PWM_Stop_DMA+0xb8>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4a21      	ldr	r2, [pc, #132]	; (8008c7c <HAL_TIM_PWM_Stop_DMA+0x138>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d101      	bne.n	8008c00 <HAL_TIM_PWM_Stop_DMA+0xbc>
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e000      	b.n	8008c02 <HAL_TIM_PWM_Stop_DMA+0xbe>
 8008c00:	2300      	movs	r3, #0
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d017      	beq.n	8008c36 <HAL_TIM_PWM_Stop_DMA+0xf2>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	6a1a      	ldr	r2, [r3, #32]
 8008c0c:	f241 1311 	movw	r3, #4369	; 0x1111
 8008c10:	4013      	ands	r3, r2
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d10f      	bne.n	8008c36 <HAL_TIM_PWM_Stop_DMA+0xf2>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	6a1a      	ldr	r2, [r3, #32]
 8008c1c:	f240 4344 	movw	r3, #1092	; 0x444
 8008c20:	4013      	ands	r3, r2
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d107      	bne.n	8008c36 <HAL_TIM_PWM_Stop_DMA+0xf2>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008c34:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	6a1a      	ldr	r2, [r3, #32]
 8008c3c:	f241 1311 	movw	r3, #4369	; 0x1111
 8008c40:	4013      	ands	r3, r2
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d10f      	bne.n	8008c66 <HAL_TIM_PWM_Stop_DMA+0x122>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	6a1a      	ldr	r2, [r3, #32]
 8008c4c:	f240 4344 	movw	r3, #1092	; 0x444
 8008c50:	4013      	ands	r3, r2
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d107      	bne.n	8008c66 <HAL_TIM_PWM_Stop_DMA+0x122>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	681a      	ldr	r2, [r3, #0]
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f022 0201 	bic.w	r2, r2, #1
 8008c64:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2201      	movs	r2, #1
 8008c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008c6e:	2300      	movs	r3, #0
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	3708      	adds	r7, #8
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}
 8008c78:	40012c00 	.word	0x40012c00
 8008c7c:	40013400 	.word	0x40013400

08008c80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b082      	sub	sp, #8
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	691b      	ldr	r3, [r3, #16]
 8008c8e:	f003 0302 	and.w	r3, r3, #2
 8008c92:	2b02      	cmp	r3, #2
 8008c94:	d122      	bne.n	8008cdc <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	68db      	ldr	r3, [r3, #12]
 8008c9c:	f003 0302 	and.w	r3, r3, #2
 8008ca0:	2b02      	cmp	r3, #2
 8008ca2:	d11b      	bne.n	8008cdc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f06f 0202 	mvn.w	r2, #2
 8008cac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2201      	movs	r2, #1
 8008cb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	699b      	ldr	r3, [r3, #24]
 8008cba:	f003 0303 	and.w	r3, r3, #3
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d003      	beq.n	8008cca <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f000 faa7 	bl	8009216 <HAL_TIM_IC_CaptureCallback>
 8008cc8:	e005      	b.n	8008cd6 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f000 fa9a 	bl	8009204 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f000 faa9 	bl	8009228 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	691b      	ldr	r3, [r3, #16]
 8008ce2:	f003 0304 	and.w	r3, r3, #4
 8008ce6:	2b04      	cmp	r3, #4
 8008ce8:	d122      	bne.n	8008d30 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	68db      	ldr	r3, [r3, #12]
 8008cf0:	f003 0304 	and.w	r3, r3, #4
 8008cf4:	2b04      	cmp	r3, #4
 8008cf6:	d11b      	bne.n	8008d30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f06f 0204 	mvn.w	r2, #4
 8008d00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2202      	movs	r2, #2
 8008d06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	699b      	ldr	r3, [r3, #24]
 8008d0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d003      	beq.n	8008d1e <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f000 fa7d 	bl	8009216 <HAL_TIM_IC_CaptureCallback>
 8008d1c:	e005      	b.n	8008d2a <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f000 fa70 	bl	8009204 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f000 fa7f 	bl	8009228 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	691b      	ldr	r3, [r3, #16]
 8008d36:	f003 0308 	and.w	r3, r3, #8
 8008d3a:	2b08      	cmp	r3, #8
 8008d3c:	d122      	bne.n	8008d84 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	68db      	ldr	r3, [r3, #12]
 8008d44:	f003 0308 	and.w	r3, r3, #8
 8008d48:	2b08      	cmp	r3, #8
 8008d4a:	d11b      	bne.n	8008d84 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f06f 0208 	mvn.w	r2, #8
 8008d54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2204      	movs	r2, #4
 8008d5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	69db      	ldr	r3, [r3, #28]
 8008d62:	f003 0303 	and.w	r3, r3, #3
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d003      	beq.n	8008d72 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f000 fa53 	bl	8009216 <HAL_TIM_IC_CaptureCallback>
 8008d70:	e005      	b.n	8008d7e <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f000 fa46 	bl	8009204 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d78:	6878      	ldr	r0, [r7, #4]
 8008d7a:	f000 fa55 	bl	8009228 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2200      	movs	r2, #0
 8008d82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	691b      	ldr	r3, [r3, #16]
 8008d8a:	f003 0310 	and.w	r3, r3, #16
 8008d8e:	2b10      	cmp	r3, #16
 8008d90:	d122      	bne.n	8008dd8 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	68db      	ldr	r3, [r3, #12]
 8008d98:	f003 0310 	and.w	r3, r3, #16
 8008d9c:	2b10      	cmp	r3, #16
 8008d9e:	d11b      	bne.n	8008dd8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f06f 0210 	mvn.w	r2, #16
 8008da8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2208      	movs	r2, #8
 8008dae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	69db      	ldr	r3, [r3, #28]
 8008db6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d003      	beq.n	8008dc6 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 fa29 	bl	8009216 <HAL_TIM_IC_CaptureCallback>
 8008dc4:	e005      	b.n	8008dd2 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 fa1c 	bl	8009204 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f000 fa2b 	bl	8009228 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	691b      	ldr	r3, [r3, #16]
 8008dde:	f003 0301 	and.w	r3, r3, #1
 8008de2:	2b01      	cmp	r3, #1
 8008de4:	d10e      	bne.n	8008e04 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	68db      	ldr	r3, [r3, #12]
 8008dec:	f003 0301 	and.w	r3, r3, #1
 8008df0:	2b01      	cmp	r3, #1
 8008df2:	d107      	bne.n	8008e04 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f06f 0201 	mvn.w	r2, #1
 8008dfc:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 f9f7 	bl	80091f2 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	691b      	ldr	r3, [r3, #16]
 8008e0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e0e:	2b80      	cmp	r3, #128	; 0x80
 8008e10:	d10e      	bne.n	8008e30 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	68db      	ldr	r3, [r3, #12]
 8008e18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e1c:	2b80      	cmp	r3, #128	; 0x80
 8008e1e:	d107      	bne.n	8008e30 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008e28:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f000 fe10 	bl	8009a50 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	691b      	ldr	r3, [r3, #16]
 8008e36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e3a:	2b40      	cmp	r3, #64	; 0x40
 8008e3c:	d10e      	bne.n	8008e5c <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	68db      	ldr	r3, [r3, #12]
 8008e44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e48:	2b40      	cmp	r3, #64	; 0x40
 8008e4a:	d107      	bne.n	8008e5c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008e54:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8008e56:	6878      	ldr	r0, [r7, #4]
 8008e58:	f000 f9ef 	bl	800923a <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	691b      	ldr	r3, [r3, #16]
 8008e62:	f003 0320 	and.w	r3, r3, #32
 8008e66:	2b20      	cmp	r3, #32
 8008e68:	d10e      	bne.n	8008e88 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	68db      	ldr	r3, [r3, #12]
 8008e70:	f003 0320 	and.w	r3, r3, #32
 8008e74:	2b20      	cmp	r3, #32
 8008e76:	d107      	bne.n	8008e88 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f06f 0220 	mvn.w	r2, #32
 8008e80:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f000 fddb 	bl	8009a3e <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8008e88:	bf00      	nop
 8008e8a:	3708      	adds	r7, #8
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bd80      	pop	{r7, pc}

08008e90 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b084      	sub	sp, #16
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	60f8      	str	r0, [r7, #12]
 8008e98:	60b9      	str	r1, [r7, #8]
 8008e9a:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ea2:	2b01      	cmp	r3, #1
 8008ea4:	d101      	bne.n	8008eaa <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008ea6:	2302      	movs	r3, #2
 8008ea8:	e0b4      	b.n	8009014 <HAL_TIM_PWM_ConfigChannel+0x184>
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	2201      	movs	r2, #1
 8008eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2202      	movs	r2, #2
 8008eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2b0c      	cmp	r3, #12
 8008ebe:	f200 809f 	bhi.w	8009000 <HAL_TIM_PWM_ConfigChannel+0x170>
 8008ec2:	a201      	add	r2, pc, #4	; (adr r2, 8008ec8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8008ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ec8:	08008efd 	.word	0x08008efd
 8008ecc:	08009001 	.word	0x08009001
 8008ed0:	08009001 	.word	0x08009001
 8008ed4:	08009001 	.word	0x08009001
 8008ed8:	08008f3d 	.word	0x08008f3d
 8008edc:	08009001 	.word	0x08009001
 8008ee0:	08009001 	.word	0x08009001
 8008ee4:	08009001 	.word	0x08009001
 8008ee8:	08008f7f 	.word	0x08008f7f
 8008eec:	08009001 	.word	0x08009001
 8008ef0:	08009001 	.word	0x08009001
 8008ef4:	08009001 	.word	0x08009001
 8008ef8:	08008fbf 	.word	0x08008fbf
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	68b9      	ldr	r1, [r7, #8]
 8008f02:	4618      	mov	r0, r3
 8008f04:	f000 fa74 	bl	80093f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	699a      	ldr	r2, [r3, #24]
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f042 0208 	orr.w	r2, r2, #8
 8008f16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	699a      	ldr	r2, [r3, #24]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f022 0204 	bic.w	r2, r2, #4
 8008f26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	6999      	ldr	r1, [r3, #24]
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	691a      	ldr	r2, [r3, #16]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	430a      	orrs	r2, r1
 8008f38:	619a      	str	r2, [r3, #24]
    }
    break;
 8008f3a:	e062      	b.n	8009002 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	68b9      	ldr	r1, [r7, #8]
 8008f42:	4618      	mov	r0, r3
 8008f44:	f000 faca 	bl	80094dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	699a      	ldr	r2, [r3, #24]
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	699a      	ldr	r2, [r3, #24]
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	6999      	ldr	r1, [r3, #24]
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	691b      	ldr	r3, [r3, #16]
 8008f72:	021a      	lsls	r2, r3, #8
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	430a      	orrs	r2, r1
 8008f7a:	619a      	str	r2, [r3, #24]
    }
    break;
 8008f7c:	e041      	b.n	8009002 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	68b9      	ldr	r1, [r7, #8]
 8008f84:	4618      	mov	r0, r3
 8008f86:	f000 fb23 	bl	80095d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	69da      	ldr	r2, [r3, #28]
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f042 0208 	orr.w	r2, r2, #8
 8008f98:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	69da      	ldr	r2, [r3, #28]
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f022 0204 	bic.w	r2, r2, #4
 8008fa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	69d9      	ldr	r1, [r3, #28]
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	691a      	ldr	r2, [r3, #16]
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	430a      	orrs	r2, r1
 8008fba:	61da      	str	r2, [r3, #28]
    }
    break;
 8008fbc:	e021      	b.n	8009002 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	68b9      	ldr	r1, [r7, #8]
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	f000 fb7d 	bl	80096c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	69da      	ldr	r2, [r3, #28]
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008fd8:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	69da      	ldr	r2, [r3, #28]
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008fe8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	69d9      	ldr	r1, [r3, #28]
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	691b      	ldr	r3, [r3, #16]
 8008ff4:	021a      	lsls	r2, r3, #8
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	430a      	orrs	r2, r1
 8008ffc:	61da      	str	r2, [r3, #28]
    }
    break;
 8008ffe:	e000      	b.n	8009002 <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 8009000:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2201      	movs	r2, #1
 8009006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	2200      	movs	r2, #0
 800900e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009012:	2300      	movs	r3, #0
}
 8009014:	4618      	mov	r0, r3
 8009016:	3710      	adds	r7, #16
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}

0800901c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b084      	sub	sp, #16
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8009026:	2300      	movs	r3, #0
 8009028:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009030:	2b01      	cmp	r3, #1
 8009032:	d101      	bne.n	8009038 <HAL_TIM_ConfigClockSource+0x1c>
 8009034:	2302      	movs	r3, #2
 8009036:	e0d8      	b.n	80091ea <HAL_TIM_ConfigClockSource+0x1ce>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2201      	movs	r2, #1
 800903c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2202      	movs	r2, #2
 8009044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	689b      	ldr	r3, [r3, #8]
 800904e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009056:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800905e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	68fa      	ldr	r2, [r7, #12]
 8009066:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009070:	d052      	beq.n	8009118 <HAL_TIM_ConfigClockSource+0xfc>
 8009072:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009076:	f200 80ae 	bhi.w	80091d6 <HAL_TIM_ConfigClockSource+0x1ba>
 800907a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800907e:	d027      	beq.n	80090d0 <HAL_TIM_ConfigClockSource+0xb4>
 8009080:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009084:	f200 80a7 	bhi.w	80091d6 <HAL_TIM_ConfigClockSource+0x1ba>
 8009088:	2b70      	cmp	r3, #112	; 0x70
 800908a:	d02a      	beq.n	80090e2 <HAL_TIM_ConfigClockSource+0xc6>
 800908c:	2b70      	cmp	r3, #112	; 0x70
 800908e:	f200 80a2 	bhi.w	80091d6 <HAL_TIM_ConfigClockSource+0x1ba>
 8009092:	2b60      	cmp	r3, #96	; 0x60
 8009094:	d063      	beq.n	800915e <HAL_TIM_ConfigClockSource+0x142>
 8009096:	2b60      	cmp	r3, #96	; 0x60
 8009098:	f200 809d 	bhi.w	80091d6 <HAL_TIM_ConfigClockSource+0x1ba>
 800909c:	2b50      	cmp	r3, #80	; 0x50
 800909e:	d04e      	beq.n	800913e <HAL_TIM_ConfigClockSource+0x122>
 80090a0:	2b50      	cmp	r3, #80	; 0x50
 80090a2:	f200 8098 	bhi.w	80091d6 <HAL_TIM_ConfigClockSource+0x1ba>
 80090a6:	2b40      	cmp	r3, #64	; 0x40
 80090a8:	d069      	beq.n	800917e <HAL_TIM_ConfigClockSource+0x162>
 80090aa:	2b40      	cmp	r3, #64	; 0x40
 80090ac:	f200 8093 	bhi.w	80091d6 <HAL_TIM_ConfigClockSource+0x1ba>
 80090b0:	2b30      	cmp	r3, #48	; 0x30
 80090b2:	f000 8089 	beq.w	80091c8 <HAL_TIM_ConfigClockSource+0x1ac>
 80090b6:	2b30      	cmp	r3, #48	; 0x30
 80090b8:	f200 808d 	bhi.w	80091d6 <HAL_TIM_ConfigClockSource+0x1ba>
 80090bc:	2b20      	cmp	r3, #32
 80090be:	d07c      	beq.n	80091ba <HAL_TIM_ConfigClockSource+0x19e>
 80090c0:	2b20      	cmp	r3, #32
 80090c2:	f200 8088 	bhi.w	80091d6 <HAL_TIM_ConfigClockSource+0x1ba>
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d069      	beq.n	800919e <HAL_TIM_ConfigClockSource+0x182>
 80090ca:	2b10      	cmp	r3, #16
 80090cc:	d06e      	beq.n	80091ac <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 80090ce:	e082      	b.n	80091d6 <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	689a      	ldr	r2, [r3, #8]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f022 0207 	bic.w	r2, r2, #7
 80090de:	609a      	str	r2, [r3, #8]
    break;
 80090e0:	e07a      	b.n	80091d8 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6818      	ldr	r0, [r3, #0]
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	6899      	ldr	r1, [r3, #8]
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	685a      	ldr	r2, [r3, #4]
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	68db      	ldr	r3, [r3, #12]
 80090f2:	f000 fbc5 	bl	8009880 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	689b      	ldr	r3, [r3, #8]
 80090fc:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009104:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800910c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	68fa      	ldr	r2, [r7, #12]
 8009114:	609a      	str	r2, [r3, #8]
    break;
 8009116:	e05f      	b.n	80091d8 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6818      	ldr	r0, [r3, #0]
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	6899      	ldr	r1, [r3, #8]
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	685a      	ldr	r2, [r3, #4]
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	68db      	ldr	r3, [r3, #12]
 8009128:	f000 fbaa 	bl	8009880 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	689a      	ldr	r2, [r3, #8]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800913a:	609a      	str	r2, [r3, #8]
    break;
 800913c:	e04c      	b.n	80091d8 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6818      	ldr	r0, [r3, #0]
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	6859      	ldr	r1, [r3, #4]
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	68db      	ldr	r3, [r3, #12]
 800914a:	461a      	mov	r2, r3
 800914c:	f000 fb14 	bl	8009778 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	2150      	movs	r1, #80	; 0x50
 8009156:	4618      	mov	r0, r3
 8009158:	f000 fb73 	bl	8009842 <TIM_ITRx_SetConfig>
    break;
 800915c:	e03c      	b.n	80091d8 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	6818      	ldr	r0, [r3, #0]
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	6859      	ldr	r1, [r3, #4]
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	68db      	ldr	r3, [r3, #12]
 800916a:	461a      	mov	r2, r3
 800916c:	f000 fb36 	bl	80097dc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	2160      	movs	r1, #96	; 0x60
 8009176:	4618      	mov	r0, r3
 8009178:	f000 fb63 	bl	8009842 <TIM_ITRx_SetConfig>
    break;
 800917c:	e02c      	b.n	80091d8 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6818      	ldr	r0, [r3, #0]
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	6859      	ldr	r1, [r3, #4]
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	68db      	ldr	r3, [r3, #12]
 800918a:	461a      	mov	r2, r3
 800918c:	f000 faf4 	bl	8009778 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	2140      	movs	r1, #64	; 0x40
 8009196:	4618      	mov	r0, r3
 8009198:	f000 fb53 	bl	8009842 <TIM_ITRx_SetConfig>
    break;
 800919c:	e01c      	b.n	80091d8 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	2100      	movs	r1, #0
 80091a4:	4618      	mov	r0, r3
 80091a6:	f000 fb4c 	bl	8009842 <TIM_ITRx_SetConfig>
    break;
 80091aa:	e015      	b.n	80091d8 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	2110      	movs	r1, #16
 80091b2:	4618      	mov	r0, r3
 80091b4:	f000 fb45 	bl	8009842 <TIM_ITRx_SetConfig>
    break;
 80091b8:	e00e      	b.n	80091d8 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	2120      	movs	r1, #32
 80091c0:	4618      	mov	r0, r3
 80091c2:	f000 fb3e 	bl	8009842 <TIM_ITRx_SetConfig>
    break;
 80091c6:	e007      	b.n	80091d8 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	2130      	movs	r1, #48	; 0x30
 80091ce:	4618      	mov	r0, r3
 80091d0:	f000 fb37 	bl	8009842 <TIM_ITRx_SetConfig>
    break;
 80091d4:	e000      	b.n	80091d8 <HAL_TIM_ConfigClockSource+0x1bc>
    break;
 80091d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2201      	movs	r2, #1
 80091dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2200      	movs	r2, #0
 80091e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80091e8:	2300      	movs	r3, #0
}
 80091ea:	4618      	mov	r0, r3
 80091ec:	3710      	adds	r7, #16
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}

080091f2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80091f2:	b480      	push	{r7}
 80091f4:	b083      	sub	sp, #12
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */

}
 80091fa:	bf00      	nop
 80091fc:	370c      	adds	r7, #12
 80091fe:	46bd      	mov	sp, r7
 8009200:	bc80      	pop	{r7}
 8009202:	4770      	bx	lr

08009204 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009204:	b480      	push	{r7}
 8009206:	b083      	sub	sp, #12
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800920c:	bf00      	nop
 800920e:	370c      	adds	r7, #12
 8009210:	46bd      	mov	sp, r7
 8009212:	bc80      	pop	{r7}
 8009214:	4770      	bx	lr

08009216 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009216:	b480      	push	{r7}
 8009218:	b083      	sub	sp, #12
 800921a:	af00      	add	r7, sp, #0
 800921c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800921e:	bf00      	nop
 8009220:	370c      	adds	r7, #12
 8009222:	46bd      	mov	sp, r7
 8009224:	bc80      	pop	{r7}
 8009226:	4770      	bx	lr

08009228 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009228:	b480      	push	{r7}
 800922a:	b083      	sub	sp, #12
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009230:	bf00      	nop
 8009232:	370c      	adds	r7, #12
 8009234:	46bd      	mov	sp, r7
 8009236:	bc80      	pop	{r7}
 8009238:	4770      	bx	lr

0800923a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800923a:	b480      	push	{r7}
 800923c:	b083      	sub	sp, #12
 800923e:	af00      	add	r7, sp, #0
 8009240:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009242:	bf00      	nop
 8009244:	370c      	adds	r7, #12
 8009246:	46bd      	mov	sp, r7
 8009248:	bc80      	pop	{r7}
 800924a:	4770      	bx	lr

0800924c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800924c:	b480      	push	{r7}
 800924e:	b083      	sub	sp, #12
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8009254:	bf00      	nop
 8009256:	370c      	adds	r7, #12
 8009258:	46bd      	mov	sp, r7
 800925a:	bc80      	pop	{r7}
 800925c:	4770      	bx	lr

0800925e <TIM_DMAError>:
  * @brief  TIM DMA error callback 
  * @param  hdma : pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800925e:	b580      	push	{r7, lr}
 8009260:	b084      	sub	sp, #16
 8009262:	af00      	add	r7, sp, #0
 8009264:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800926a:	60fb      	str	r3, [r7, #12]

  htim->State= HAL_TIM_STATE_READY;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	2201      	movs	r2, #1
 8009270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  HAL_TIM_ErrorCallback(htim);
 8009274:	68f8      	ldr	r0, [r7, #12]
 8009276:	f7ff ffe9 	bl	800924c <HAL_TIM_ErrorCallback>
}
 800927a:	bf00      	nop
 800927c:	3710      	adds	r7, #16
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}

08009282 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma : pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8009282:	b580      	push	{r7, lr}
 8009284:	b084      	sub	sp, #16
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800928e:	60fb      	str	r3, [r7, #12]

  htim->State= HAL_TIM_STATE_READY;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	2201      	movs	r2, #1
 8009294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800929c:	687a      	ldr	r2, [r7, #4]
 800929e:	429a      	cmp	r2, r3
 80092a0:	d103      	bne.n	80092aa <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	2201      	movs	r2, #1
 80092a6:	771a      	strb	r2, [r3, #28]
 80092a8:	e019      	b.n	80092de <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092ae:	687a      	ldr	r2, [r7, #4]
 80092b0:	429a      	cmp	r2, r3
 80092b2:	d103      	bne.n	80092bc <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	2202      	movs	r2, #2
 80092b8:	771a      	strb	r2, [r3, #28]
 80092ba:	e010      	b.n	80092de <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092c0:	687a      	ldr	r2, [r7, #4]
 80092c2:	429a      	cmp	r2, r3
 80092c4:	d103      	bne.n	80092ce <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	2204      	movs	r2, #4
 80092ca:	771a      	strb	r2, [r3, #28]
 80092cc:	e007      	b.n	80092de <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092d2:	687a      	ldr	r2, [r7, #4]
 80092d4:	429a      	cmp	r2, r3
 80092d6:	d102      	bne.n	80092de <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	2208      	movs	r2, #8
 80092dc:	771a      	strb	r2, [r3, #28]
  }

  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092de:	68f8      	ldr	r0, [r7, #12]
 80092e0:	f7ff ffa2 	bl	8009228 <HAL_TIM_PWM_PulseFinishedCallback>

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2200      	movs	r2, #0
 80092e8:	771a      	strb	r2, [r3, #28]
}
 80092ea:	bf00      	nop
 80092ec:	3710      	adds	r7, #16
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bd80      	pop	{r7, pc}
	...

080092f4 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b085      	sub	sp, #20
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
 80092fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80092fe:	2300      	movs	r3, #0
 8009300:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	4a34      	ldr	r2, [pc, #208]	; (80093dc <TIM_Base_SetConfig+0xe8>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d013      	beq.n	8009338 <TIM_Base_SetConfig+0x44>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	4a33      	ldr	r2, [pc, #204]	; (80093e0 <TIM_Base_SetConfig+0xec>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d00f      	beq.n	8009338 <TIM_Base_SetConfig+0x44>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800931e:	d00b      	beq.n	8009338 <TIM_Base_SetConfig+0x44>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	4a30      	ldr	r2, [pc, #192]	; (80093e4 <TIM_Base_SetConfig+0xf0>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d007      	beq.n	8009338 <TIM_Base_SetConfig+0x44>
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	4a2f      	ldr	r2, [pc, #188]	; (80093e8 <TIM_Base_SetConfig+0xf4>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d003      	beq.n	8009338 <TIM_Base_SetConfig+0x44>
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	4a2e      	ldr	r2, [pc, #184]	; (80093ec <TIM_Base_SetConfig+0xf8>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d108      	bne.n	800934a <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800933e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	685b      	ldr	r3, [r3, #4]
 8009344:	68fa      	ldr	r2, [r7, #12]
 8009346:	4313      	orrs	r3, r2
 8009348:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	4a23      	ldr	r2, [pc, #140]	; (80093dc <TIM_Base_SetConfig+0xe8>)
 800934e:	4293      	cmp	r3, r2
 8009350:	d013      	beq.n	800937a <TIM_Base_SetConfig+0x86>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	4a22      	ldr	r2, [pc, #136]	; (80093e0 <TIM_Base_SetConfig+0xec>)
 8009356:	4293      	cmp	r3, r2
 8009358:	d00f      	beq.n	800937a <TIM_Base_SetConfig+0x86>
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009360:	d00b      	beq.n	800937a <TIM_Base_SetConfig+0x86>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	4a1f      	ldr	r2, [pc, #124]	; (80093e4 <TIM_Base_SetConfig+0xf0>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d007      	beq.n	800937a <TIM_Base_SetConfig+0x86>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	4a1e      	ldr	r2, [pc, #120]	; (80093e8 <TIM_Base_SetConfig+0xf4>)
 800936e:	4293      	cmp	r3, r2
 8009370:	d003      	beq.n	800937a <TIM_Base_SetConfig+0x86>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	4a1d      	ldr	r2, [pc, #116]	; (80093ec <TIM_Base_SetConfig+0xf8>)
 8009376:	4293      	cmp	r3, r2
 8009378:	d108      	bne.n	800938c <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009380:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	68db      	ldr	r3, [r3, #12]
 8009386:	68fa      	ldr	r2, [r7, #12]
 8009388:	4313      	orrs	r3, r2
 800938a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009392:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	695b      	ldr	r3, [r3, #20]
 8009398:	68fa      	ldr	r2, [r7, #12]
 800939a:	4313      	orrs	r3, r2
 800939c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	68fa      	ldr	r2, [r7, #12]
 80093a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	689a      	ldr	r2, [r3, #8]
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	681a      	ldr	r2, [r3, #0]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	4a09      	ldr	r2, [pc, #36]	; (80093dc <TIM_Base_SetConfig+0xe8>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d003      	beq.n	80093c4 <TIM_Base_SetConfig+0xd0>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	4a08      	ldr	r2, [pc, #32]	; (80093e0 <TIM_Base_SetConfig+0xec>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d103      	bne.n	80093cc <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	691a      	ldr	r2, [r3, #16]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2201      	movs	r2, #1
 80093d0:	615a      	str	r2, [r3, #20]
}
 80093d2:	bf00      	nop
 80093d4:	3714      	adds	r7, #20
 80093d6:	46bd      	mov	sp, r7
 80093d8:	bc80      	pop	{r7}
 80093da:	4770      	bx	lr
 80093dc:	40012c00 	.word	0x40012c00
 80093e0:	40013400 	.word	0x40013400
 80093e4:	40000400 	.word	0x40000400
 80093e8:	40000800 	.word	0x40000800
 80093ec:	40000c00 	.word	0x40000c00

080093f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80093f0:	b480      	push	{r7}
 80093f2:	b087      	sub	sp, #28
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
 80093f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80093fa:	2300      	movs	r3, #0
 80093fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80093fe:	2300      	movs	r3, #0
 8009400:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8009402:	2300      	movs	r3, #0
 8009404:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6a1b      	ldr	r3, [r3, #32]
 800940a:	f023 0201 	bic.w	r2, r3, #1
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6a1b      	ldr	r3, [r3, #32]
 8009416:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	699b      	ldr	r3, [r3, #24]
 8009422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800942a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	f023 0303 	bic.w	r3, r3, #3
 8009432:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	68fa      	ldr	r2, [r7, #12]
 800943a:	4313      	orrs	r3, r2
 800943c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800943e:	697b      	ldr	r3, [r7, #20]
 8009440:	f023 0302 	bic.w	r3, r3, #2
 8009444:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	689b      	ldr	r3, [r3, #8]
 800944a:	697a      	ldr	r2, [r7, #20]
 800944c:	4313      	orrs	r3, r2
 800944e:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	4a20      	ldr	r2, [pc, #128]	; (80094d4 <TIM_OC1_SetConfig+0xe4>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d003      	beq.n	8009460 <TIM_OC1_SetConfig+0x70>
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	4a1f      	ldr	r2, [pc, #124]	; (80094d8 <TIM_OC1_SetConfig+0xe8>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d10c      	bne.n	800947a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009460:	697b      	ldr	r3, [r7, #20]
 8009462:	f023 0308 	bic.w	r3, r3, #8
 8009466:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	68db      	ldr	r3, [r3, #12]
 800946c:	697a      	ldr	r2, [r7, #20]
 800946e:	4313      	orrs	r3, r2
 8009470:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009472:	697b      	ldr	r3, [r7, #20]
 8009474:	f023 0304 	bic.w	r3, r3, #4
 8009478:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	4a15      	ldr	r2, [pc, #84]	; (80094d4 <TIM_OC1_SetConfig+0xe4>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d003      	beq.n	800948a <TIM_OC1_SetConfig+0x9a>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	4a14      	ldr	r2, [pc, #80]	; (80094d8 <TIM_OC1_SetConfig+0xe8>)
 8009486:	4293      	cmp	r3, r2
 8009488:	d111      	bne.n	80094ae <TIM_OC1_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800948a:	693b      	ldr	r3, [r7, #16]
 800948c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009490:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009498:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	695b      	ldr	r3, [r3, #20]
 800949e:	693a      	ldr	r2, [r7, #16]
 80094a0:	4313      	orrs	r3, r2
 80094a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	699b      	ldr	r3, [r3, #24]
 80094a8:	693a      	ldr	r2, [r7, #16]
 80094aa:	4313      	orrs	r3, r2
 80094ac:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	693a      	ldr	r2, [r7, #16]
 80094b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	68fa      	ldr	r2, [r7, #12]
 80094b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	685a      	ldr	r2, [r3, #4]
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	697a      	ldr	r2, [r7, #20]
 80094c6:	621a      	str	r2, [r3, #32]
}
 80094c8:	bf00      	nop
 80094ca:	371c      	adds	r7, #28
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bc80      	pop	{r7}
 80094d0:	4770      	bx	lr
 80094d2:	bf00      	nop
 80094d4:	40012c00 	.word	0x40012c00
 80094d8:	40013400 	.word	0x40013400

080094dc <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80094dc:	b480      	push	{r7}
 80094de:	b087      	sub	sp, #28
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
 80094e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80094e6:	2300      	movs	r3, #0
 80094e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80094ea:	2300      	movs	r3, #0
 80094ec:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80094ee:	2300      	movs	r3, #0
 80094f0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6a1b      	ldr	r3, [r3, #32]
 80094f6:	f023 0210 	bic.w	r2, r3, #16
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6a1b      	ldr	r3, [r3, #32]
 8009502:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	699b      	ldr	r3, [r3, #24]
 800950e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800951e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	021b      	lsls	r3, r3, #8
 8009526:	68fa      	ldr	r2, [r7, #12]
 8009528:	4313      	orrs	r3, r2
 800952a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	f023 0320 	bic.w	r3, r3, #32
 8009532:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	689b      	ldr	r3, [r3, #8]
 8009538:	011b      	lsls	r3, r3, #4
 800953a:	697a      	ldr	r2, [r7, #20]
 800953c:	4313      	orrs	r3, r2
 800953e:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	4a21      	ldr	r2, [pc, #132]	; (80095c8 <TIM_OC2_SetConfig+0xec>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d003      	beq.n	8009550 <TIM_OC2_SetConfig+0x74>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	4a20      	ldr	r2, [pc, #128]	; (80095cc <TIM_OC2_SetConfig+0xf0>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d10d      	bne.n	800956c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009556:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	68db      	ldr	r3, [r3, #12]
 800955c:	011b      	lsls	r3, r3, #4
 800955e:	697a      	ldr	r2, [r7, #20]
 8009560:	4313      	orrs	r3, r2
 8009562:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009564:	697b      	ldr	r3, [r7, #20]
 8009566:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800956a:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	4a16      	ldr	r2, [pc, #88]	; (80095c8 <TIM_OC2_SetConfig+0xec>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d003      	beq.n	800957c <TIM_OC2_SetConfig+0xa0>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	4a15      	ldr	r2, [pc, #84]	; (80095cc <TIM_OC2_SetConfig+0xf0>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d113      	bne.n	80095a4 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009582:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800958a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	695b      	ldr	r3, [r3, #20]
 8009590:	009b      	lsls	r3, r3, #2
 8009592:	693a      	ldr	r2, [r7, #16]
 8009594:	4313      	orrs	r3, r2
 8009596:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	699b      	ldr	r3, [r3, #24]
 800959c:	009b      	lsls	r3, r3, #2
 800959e:	693a      	ldr	r2, [r7, #16]
 80095a0:	4313      	orrs	r3, r2
 80095a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	693a      	ldr	r2, [r7, #16]
 80095a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	68fa      	ldr	r2, [r7, #12]
 80095ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	685a      	ldr	r2, [r3, #4]
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	697a      	ldr	r2, [r7, #20]
 80095bc:	621a      	str	r2, [r3, #32]
}
 80095be:	bf00      	nop
 80095c0:	371c      	adds	r7, #28
 80095c2:	46bd      	mov	sp, r7
 80095c4:	bc80      	pop	{r7}
 80095c6:	4770      	bx	lr
 80095c8:	40012c00 	.word	0x40012c00
 80095cc:	40013400 	.word	0x40013400

080095d0 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b087      	sub	sp, #28
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
 80095d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80095da:	2300      	movs	r3, #0
 80095dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80095de:	2300      	movs	r3, #0
 80095e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80095e2:	2300      	movs	r3, #0
 80095e4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6a1b      	ldr	r3, [r3, #32]
 80095ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6a1b      	ldr	r3, [r3, #32]
 80095f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	69db      	ldr	r3, [r3, #28]
 8009602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800960a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	f023 0303 	bic.w	r3, r3, #3
 8009612:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	68fa      	ldr	r2, [r7, #12]
 800961a:	4313      	orrs	r3, r2
 800961c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800961e:	697b      	ldr	r3, [r7, #20]
 8009620:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009624:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	689b      	ldr	r3, [r3, #8]
 800962a:	021b      	lsls	r3, r3, #8
 800962c:	697a      	ldr	r2, [r7, #20]
 800962e:	4313      	orrs	r3, r2
 8009630:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	4a21      	ldr	r2, [pc, #132]	; (80096bc <TIM_OC3_SetConfig+0xec>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d003      	beq.n	8009642 <TIM_OC3_SetConfig+0x72>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	4a20      	ldr	r2, [pc, #128]	; (80096c0 <TIM_OC3_SetConfig+0xf0>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d10d      	bne.n	800965e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009648:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	68db      	ldr	r3, [r3, #12]
 800964e:	021b      	lsls	r3, r3, #8
 8009650:	697a      	ldr	r2, [r7, #20]
 8009652:	4313      	orrs	r3, r2
 8009654:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800965c:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	4a16      	ldr	r2, [pc, #88]	; (80096bc <TIM_OC3_SetConfig+0xec>)
 8009662:	4293      	cmp	r3, r2
 8009664:	d003      	beq.n	800966e <TIM_OC3_SetConfig+0x9e>
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	4a15      	ldr	r2, [pc, #84]	; (80096c0 <TIM_OC3_SetConfig+0xf0>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d113      	bne.n	8009696 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800966e:	693b      	ldr	r3, [r7, #16]
 8009670:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009674:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800967c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800967e:	683b      	ldr	r3, [r7, #0]
 8009680:	695b      	ldr	r3, [r3, #20]
 8009682:	011b      	lsls	r3, r3, #4
 8009684:	693a      	ldr	r2, [r7, #16]
 8009686:	4313      	orrs	r3, r2
 8009688:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	699b      	ldr	r3, [r3, #24]
 800968e:	011b      	lsls	r3, r3, #4
 8009690:	693a      	ldr	r2, [r7, #16]
 8009692:	4313      	orrs	r3, r2
 8009694:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	693a      	ldr	r2, [r7, #16]
 800969a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	68fa      	ldr	r2, [r7, #12]
 80096a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	685a      	ldr	r2, [r3, #4]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	697a      	ldr	r2, [r7, #20]
 80096ae:	621a      	str	r2, [r3, #32]
}
 80096b0:	bf00      	nop
 80096b2:	371c      	adds	r7, #28
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bc80      	pop	{r7}
 80096b8:	4770      	bx	lr
 80096ba:	bf00      	nop
 80096bc:	40012c00 	.word	0x40012c00
 80096c0:	40013400 	.word	0x40013400

080096c4 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80096c4:	b480      	push	{r7}
 80096c6:	b087      	sub	sp, #28
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
 80096cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80096ce:	2300      	movs	r3, #0
 80096d0:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80096d2:	2300      	movs	r3, #0
 80096d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 80096d6:	2300      	movs	r3, #0
 80096d8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	6a1b      	ldr	r3, [r3, #32]
 80096de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6a1b      	ldr	r3, [r3, #32]
 80096ea:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	685b      	ldr	r3, [r3, #4]
 80096f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	69db      	ldr	r3, [r3, #28]
 80096f6:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80096f8:	693b      	ldr	r3, [r7, #16]
 80096fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096fe:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009700:	693b      	ldr	r3, [r7, #16]
 8009702:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009706:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	021b      	lsls	r3, r3, #8
 800970e:	693a      	ldr	r2, [r7, #16]
 8009710:	4313      	orrs	r3, r2
 8009712:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800971a:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	689b      	ldr	r3, [r3, #8]
 8009720:	031b      	lsls	r3, r3, #12
 8009722:	68fa      	ldr	r2, [r7, #12]
 8009724:	4313      	orrs	r3, r2
 8009726:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	4a11      	ldr	r2, [pc, #68]	; (8009770 <TIM_OC4_SetConfig+0xac>)
 800972c:	4293      	cmp	r3, r2
 800972e:	d003      	beq.n	8009738 <TIM_OC4_SetConfig+0x74>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	4a10      	ldr	r2, [pc, #64]	; (8009774 <TIM_OC4_SetConfig+0xb0>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d109      	bne.n	800974c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800973e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	695b      	ldr	r3, [r3, #20]
 8009744:	019b      	lsls	r3, r3, #6
 8009746:	697a      	ldr	r2, [r7, #20]
 8009748:	4313      	orrs	r3, r2
 800974a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	697a      	ldr	r2, [r7, #20]
 8009750:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	693a      	ldr	r2, [r7, #16]
 8009756:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	685a      	ldr	r2, [r3, #4]
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	68fa      	ldr	r2, [r7, #12]
 8009764:	621a      	str	r2, [r3, #32]
}
 8009766:	bf00      	nop
 8009768:	371c      	adds	r7, #28
 800976a:	46bd      	mov	sp, r7
 800976c:	bc80      	pop	{r7}
 800976e:	4770      	bx	lr
 8009770:	40012c00 	.word	0x40012c00
 8009774:	40013400 	.word	0x40013400

08009778 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009778:	b480      	push	{r7}
 800977a:	b087      	sub	sp, #28
 800977c:	af00      	add	r7, sp, #0
 800977e:	60f8      	str	r0, [r7, #12]
 8009780:	60b9      	str	r1, [r7, #8]
 8009782:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8009784:	2300      	movs	r3, #0
 8009786:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8009788:	2300      	movs	r3, #0
 800978a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	6a1b      	ldr	r3, [r3, #32]
 8009790:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	6a1b      	ldr	r3, [r3, #32]
 8009796:	f023 0201 	bic.w	r2, r3, #1
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	699b      	ldr	r3, [r3, #24]
 80097a2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80097a4:	697b      	ldr	r3, [r7, #20]
 80097a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80097aa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	011b      	lsls	r3, r3, #4
 80097b0:	697a      	ldr	r2, [r7, #20]
 80097b2:	4313      	orrs	r3, r2
 80097b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	f023 030a 	bic.w	r3, r3, #10
 80097bc:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80097be:	693a      	ldr	r2, [r7, #16]
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	4313      	orrs	r3, r2
 80097c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	697a      	ldr	r2, [r7, #20]
 80097ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	693a      	ldr	r2, [r7, #16]
 80097d0:	621a      	str	r2, [r3, #32]
}
 80097d2:	bf00      	nop
 80097d4:	371c      	adds	r7, #28
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bc80      	pop	{r7}
 80097da:	4770      	bx	lr

080097dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80097dc:	b480      	push	{r7}
 80097de:	b087      	sub	sp, #28
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	60f8      	str	r0, [r7, #12]
 80097e4:	60b9      	str	r1, [r7, #8]
 80097e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80097e8:	2300      	movs	r3, #0
 80097ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80097ec:	2300      	movs	r3, #0
 80097ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	6a1b      	ldr	r3, [r3, #32]
 80097f4:	f023 0210 	bic.w	r2, r3, #16
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	699b      	ldr	r3, [r3, #24]
 8009800:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	6a1b      	ldr	r3, [r3, #32]
 8009806:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009808:	697b      	ldr	r3, [r7, #20]
 800980a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800980e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	031b      	lsls	r3, r3, #12
 8009814:	697a      	ldr	r2, [r7, #20]
 8009816:	4313      	orrs	r3, r2
 8009818:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009820:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	011b      	lsls	r3, r3, #4
 8009826:	693a      	ldr	r2, [r7, #16]
 8009828:	4313      	orrs	r3, r2
 800982a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	697a      	ldr	r2, [r7, #20]
 8009830:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	693a      	ldr	r2, [r7, #16]
 8009836:	621a      	str	r2, [r3, #32]
}
 8009838:	bf00      	nop
 800983a:	371c      	adds	r7, #28
 800983c:	46bd      	mov	sp, r7
 800983e:	bc80      	pop	{r7}
 8009840:	4770      	bx	lr

08009842 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8009842:	b480      	push	{r7}
 8009844:	b085      	sub	sp, #20
 8009846:	af00      	add	r7, sp, #0
 8009848:	6078      	str	r0, [r7, #4]
 800984a:	460b      	mov	r3, r1
 800984c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 800984e:	2300      	movs	r3, #0
 8009850:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	689b      	ldr	r3, [r3, #8]
 8009856:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800985e:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8009860:	887b      	ldrh	r3, [r7, #2]
 8009862:	f043 0307 	orr.w	r3, r3, #7
 8009866:	b29b      	uxth	r3, r3
 8009868:	461a      	mov	r2, r3
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	4313      	orrs	r3, r2
 800986e:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	68fa      	ldr	r2, [r7, #12]
 8009874:	609a      	str	r2, [r3, #8]
}
 8009876:	bf00      	nop
 8009878:	3714      	adds	r7, #20
 800987a:	46bd      	mov	sp, r7
 800987c:	bc80      	pop	{r7}
 800987e:	4770      	bx	lr

08009880 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009880:	b480      	push	{r7}
 8009882:	b087      	sub	sp, #28
 8009884:	af00      	add	r7, sp, #0
 8009886:	60f8      	str	r0, [r7, #12]
 8009888:	60b9      	str	r1, [r7, #8]
 800988a:	607a      	str	r2, [r7, #4]
 800988c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800988e:	2300      	movs	r3, #0
 8009890:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800989e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	021a      	lsls	r2, r3, #8
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	431a      	orrs	r2, r3
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	4313      	orrs	r3, r2
 80098ac:	697a      	ldr	r2, [r7, #20]
 80098ae:	4313      	orrs	r3, r2
 80098b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	697a      	ldr	r2, [r7, #20]
 80098b6:	609a      	str	r2, [r3, #8]
}
 80098b8:	bf00      	nop
 80098ba:	371c      	adds	r7, #28
 80098bc:	46bd      	mov	sp, r7
 80098be:	bc80      	pop	{r7}
 80098c0:	4770      	bx	lr

080098c2 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80098c2:	b480      	push	{r7}
 80098c4:	b087      	sub	sp, #28
 80098c6:	af00      	add	r7, sp, #0
 80098c8:	60f8      	str	r0, [r7, #12]
 80098ca:	60b9      	str	r1, [r7, #8]
 80098cc:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80098ce:	2300      	movs	r3, #0
 80098d0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80098d2:	2201      	movs	r2, #1
 80098d4:	68bb      	ldr	r3, [r7, #8]
 80098d6:	fa02 f303 	lsl.w	r3, r2, r3
 80098da:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	6a1a      	ldr	r2, [r3, #32]
 80098e0:	697b      	ldr	r3, [r7, #20]
 80098e2:	43db      	mvns	r3, r3
 80098e4:	401a      	ands	r2, r3
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	6a1a      	ldr	r2, [r3, #32]
 80098ee:	6879      	ldr	r1, [r7, #4]
 80098f0:	68bb      	ldr	r3, [r7, #8]
 80098f2:	fa01 f303 	lsl.w	r3, r1, r3
 80098f6:	431a      	orrs	r2, r3
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	621a      	str	r2, [r3, #32]
}
 80098fc:	bf00      	nop
 80098fe:	371c      	adds	r7, #28
 8009900:	46bd      	mov	sp, r7
 8009902:	bc80      	pop	{r7}
 8009904:	4770      	bx	lr

08009906 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009906:	b480      	push	{r7}
 8009908:	b085      	sub	sp, #20
 800990a:	af00      	add	r7, sp, #0
 800990c:	6078      	str	r0, [r7, #4]
 800990e:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 8009910:	2300      	movs	r3, #0
 8009912:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800991a:	2b01      	cmp	r3, #1
 800991c:	d101      	bne.n	8009922 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800991e:	2302      	movs	r3, #2
 8009920:	e044      	b.n	80099ac <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2201      	movs	r2, #1
 8009926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	68db      	ldr	r3, [r3, #12]
 8009934:	4313      	orrs	r3, r2
 8009936:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	689b      	ldr	r3, [r3, #8]
 8009942:	4313      	orrs	r3, r2
 8009944:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	685b      	ldr	r3, [r3, #4]
 8009950:	4313      	orrs	r3, r2
 8009952:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	4313      	orrs	r3, r2
 8009960:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	691b      	ldr	r3, [r3, #16]
 800996c:	4313      	orrs	r3, r2
 800996e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	695b      	ldr	r3, [r3, #20]
 800997a:	4313      	orrs	r3, r2
 800997c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	699b      	ldr	r3, [r3, #24]
 8009988:	4313      	orrs	r3, r2
 800998a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	699b      	ldr	r3, [r3, #24]
 8009996:	4313      	orrs	r3, r2
 8009998:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	68fa      	ldr	r2, [r7, #12]
 80099a0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2200      	movs	r2, #0
 80099a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80099aa:	2300      	movs	r3, #0
}
 80099ac:	4618      	mov	r0, r3
 80099ae:	3714      	adds	r7, #20
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bc80      	pop	{r7}
 80099b4:	4770      	bx	lr

080099b6 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80099b6:	b480      	push	{r7}
 80099b8:	b083      	sub	sp, #12
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	6078      	str	r0, [r7, #4]
 80099be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80099c6:	2b01      	cmp	r3, #1
 80099c8:	d101      	bne.n	80099ce <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80099ca:	2302      	movs	r3, #2
 80099cc:	e032      	b.n	8009a34 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2201      	movs	r2, #1
 80099d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2202      	movs	r2, #2
 80099da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	685a      	ldr	r2, [r3, #4]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80099ec:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	6859      	ldr	r1, [r3, #4]
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	681a      	ldr	r2, [r3, #0]
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	430a      	orrs	r2, r1
 80099fe:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	689a      	ldr	r2, [r3, #8]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009a0e:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	6899      	ldr	r1, [r3, #8]
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	685a      	ldr	r2, [r3, #4]
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	430a      	orrs	r2, r1
 8009a20:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2201      	movs	r2, #1
 8009a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009a32:	2300      	movs	r3, #0
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	370c      	adds	r7, #12
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bc80      	pop	{r7}
 8009a3c:	4770      	bx	lr

08009a3e <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8009a3e:	b480      	push	{r7}
 8009a40:	b083      	sub	sp, #12
 8009a42:	af00      	add	r7, sp, #0
 8009a44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8009a46:	bf00      	nop
 8009a48:	370c      	adds	r7, #12
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bc80      	pop	{r7}
 8009a4e:	4770      	bx	lr

08009a50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009a50:	b480      	push	{r7}
 8009a52:	b083      	sub	sp, #12
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009a58:	bf00      	nop
 8009a5a:	370c      	adds	r7, #12
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bc80      	pop	{r7}
 8009a60:	4770      	bx	lr

08009a62 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009a62:	b580      	push	{r7, lr}
 8009a64:	b082      	sub	sp, #8
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d101      	bne.n	8009a74 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009a70:	2301      	movs	r3, #1
 8009a72:	e03f      	b.n	8009af4 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009a7a:	b2db      	uxtb	r3, r3
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d106      	bne.n	8009a8e <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2200      	movs	r2, #0
 8009a84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f7fc fb65 	bl	8006158 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2224      	movs	r2, #36	; 0x24
 8009a92:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	68da      	ldr	r2, [r3, #12]
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009aa4:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	f000 fa5c 	bl	8009f64 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	691a      	ldr	r2, [r3, #16]
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009aba:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	695a      	ldr	r2, [r3, #20]
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009aca:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	68da      	ldr	r2, [r3, #12]
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009ada:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2220      	movs	r2, #32
 8009ae6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2220      	movs	r2, #32
 8009aee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8009af2:	2300      	movs	r3, #0
}
 8009af4:	4618      	mov	r0, r3
 8009af6:	3708      	adds	r7, #8
 8009af8:	46bd      	mov	sp, r7
 8009afa:	bd80      	pop	{r7, pc}

08009afc <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b088      	sub	sp, #32
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	68db      	ldr	r3, [r3, #12]
 8009b12:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	695b      	ldr	r3, [r3, #20]
 8009b1a:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8009b20:	2300      	movs	r3, #0
 8009b22:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009b24:	69fb      	ldr	r3, [r7, #28]
 8009b26:	f003 030f 	and.w	r3, r3, #15
 8009b2a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8009b2c:	693b      	ldr	r3, [r7, #16]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d10d      	bne.n	8009b4e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009b32:	69fb      	ldr	r3, [r7, #28]
 8009b34:	f003 0320 	and.w	r3, r3, #32
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d008      	beq.n	8009b4e <HAL_UART_IRQHandler+0x52>
 8009b3c:	69bb      	ldr	r3, [r7, #24]
 8009b3e:	f003 0320 	and.w	r3, r3, #32
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d003      	beq.n	8009b4e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f000 f98b 	bl	8009e62 <UART_Receive_IT>
      return;
 8009b4c:	e0cb      	b.n	8009ce6 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009b4e:	693b      	ldr	r3, [r7, #16]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	f000 80ab 	beq.w	8009cac <HAL_UART_IRQHandler+0x1b0>
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	f003 0301 	and.w	r3, r3, #1
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d105      	bne.n	8009b6c <HAL_UART_IRQHandler+0x70>
 8009b60:	69bb      	ldr	r3, [r7, #24]
 8009b62:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	f000 80a0 	beq.w	8009cac <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009b6c:	69fb      	ldr	r3, [r7, #28]
 8009b6e:	f003 0301 	and.w	r3, r3, #1
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d00a      	beq.n	8009b8c <HAL_UART_IRQHandler+0x90>
 8009b76:	69bb      	ldr	r3, [r7, #24]
 8009b78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d005      	beq.n	8009b8c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b84:	f043 0201 	orr.w	r2, r3, #1
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b8c:	69fb      	ldr	r3, [r7, #28]
 8009b8e:	f003 0304 	and.w	r3, r3, #4
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d00a      	beq.n	8009bac <HAL_UART_IRQHandler+0xb0>
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	f003 0301 	and.w	r3, r3, #1
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d005      	beq.n	8009bac <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ba4:	f043 0202 	orr.w	r2, r3, #2
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009bac:	69fb      	ldr	r3, [r7, #28]
 8009bae:	f003 0302 	and.w	r3, r3, #2
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d00a      	beq.n	8009bcc <HAL_UART_IRQHandler+0xd0>
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	f003 0301 	and.w	r3, r3, #1
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d005      	beq.n	8009bcc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bc4:	f043 0204 	orr.w	r2, r3, #4
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009bcc:	69fb      	ldr	r3, [r7, #28]
 8009bce:	f003 0308 	and.w	r3, r3, #8
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d00a      	beq.n	8009bec <HAL_UART_IRQHandler+0xf0>
 8009bd6:	697b      	ldr	r3, [r7, #20]
 8009bd8:	f003 0301 	and.w	r3, r3, #1
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d005      	beq.n	8009bec <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009be4:	f043 0208 	orr.w	r2, r3, #8
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d077      	beq.n	8009ce4 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009bf4:	69fb      	ldr	r3, [r7, #28]
 8009bf6:	f003 0320 	and.w	r3, r3, #32
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d007      	beq.n	8009c0e <HAL_UART_IRQHandler+0x112>
 8009bfe:	69bb      	ldr	r3, [r7, #24]
 8009c00:	f003 0320 	and.w	r3, r3, #32
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d002      	beq.n	8009c0e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f000 f92a 	bl	8009e62 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	695b      	ldr	r3, [r3, #20]
 8009c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	bf14      	ite	ne
 8009c1c:	2301      	movne	r3, #1
 8009c1e:	2300      	moveq	r3, #0
 8009c20:	b2db      	uxtb	r3, r3
 8009c22:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c28:	f003 0308 	and.w	r3, r3, #8
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d102      	bne.n	8009c36 <HAL_UART_IRQHandler+0x13a>
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d031      	beq.n	8009c9a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009c36:	6878      	ldr	r0, [r7, #4]
 8009c38:	f000 f875 	bl	8009d26 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	695b      	ldr	r3, [r3, #20]
 8009c42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d023      	beq.n	8009c92 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	695a      	ldr	r2, [r3, #20]
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c58:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d013      	beq.n	8009c8a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c66:	4a21      	ldr	r2, [pc, #132]	; (8009cec <HAL_UART_IRQHandler+0x1f0>)
 8009c68:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f7fd fa9c 	bl	80071ac <HAL_DMA_Abort_IT>
 8009c74:	4603      	mov	r3, r0
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d016      	beq.n	8009ca8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c80:	687a      	ldr	r2, [r7, #4]
 8009c82:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009c84:	4610      	mov	r0, r2
 8009c86:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c88:	e00e      	b.n	8009ca8 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f000 f842 	bl	8009d14 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c90:	e00a      	b.n	8009ca8 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f000 f83e 	bl	8009d14 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c98:	e006      	b.n	8009ca8 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f000 f83a 	bl	8009d14 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8009ca6:	e01d      	b.n	8009ce4 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ca8:	bf00      	nop
    return;
 8009caa:	e01b      	b.n	8009ce4 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009cac:	69fb      	ldr	r3, [r7, #28]
 8009cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d008      	beq.n	8009cc8 <HAL_UART_IRQHandler+0x1cc>
 8009cb6:	69bb      	ldr	r3, [r7, #24]
 8009cb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d003      	beq.n	8009cc8 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f000 f861 	bl	8009d88 <UART_Transmit_IT>
    return;
 8009cc6:	e00e      	b.n	8009ce6 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009cc8:	69fb      	ldr	r3, [r7, #28]
 8009cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d009      	beq.n	8009ce6 <HAL_UART_IRQHandler+0x1ea>
 8009cd2:	69bb      	ldr	r3, [r7, #24]
 8009cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d004      	beq.n	8009ce6 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	f000 f8a8 	bl	8009e32 <UART_EndTransmit_IT>
    return;
 8009ce2:	e000      	b.n	8009ce6 <HAL_UART_IRQHandler+0x1ea>
    return;
 8009ce4:	bf00      	nop
  }
}
 8009ce6:	3720      	adds	r7, #32
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	bd80      	pop	{r7, pc}
 8009cec:	08009d61 	.word	0x08009d61

08009cf0 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b083      	sub	sp, #12
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8009cf8:	bf00      	nop
 8009cfa:	370c      	adds	r7, #12
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	bc80      	pop	{r7}
 8009d00:	4770      	bx	lr

08009d02 <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009d02:	b480      	push	{r7}
 8009d04:	b083      	sub	sp, #12
 8009d06:	af00      	add	r7, sp, #0
 8009d08:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009d0a:	bf00      	nop
 8009d0c:	370c      	adds	r7, #12
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bc80      	pop	{r7}
 8009d12:	4770      	bx	lr

08009d14 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b083      	sub	sp, #12
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8009d1c:	bf00      	nop
 8009d1e:	370c      	adds	r7, #12
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bc80      	pop	{r7}
 8009d24:	4770      	bx	lr

08009d26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d26:	b480      	push	{r7}
 8009d28:	b083      	sub	sp, #12
 8009d2a:	af00      	add	r7, sp, #0
 8009d2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	68da      	ldr	r2, [r3, #12]
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009d3c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	695a      	ldr	r2, [r3, #20]
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f022 0201 	bic.w	r2, r2, #1
 8009d4c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2220      	movs	r2, #32
 8009d52:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8009d56:	bf00      	nop
 8009d58:	370c      	adds	r7, #12
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bc80      	pop	{r7}
 8009d5e:	4770      	bx	lr

08009d60 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b084      	sub	sp, #16
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d6c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2200      	movs	r2, #0
 8009d72:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	2200      	movs	r2, #0
 8009d78:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8009d7a:	68f8      	ldr	r0, [r7, #12]
 8009d7c:	f7ff ffca 	bl	8009d14 <HAL_UART_ErrorCallback>
}
 8009d80:	bf00      	nop
 8009d82:	3710      	adds	r7, #16
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}

08009d88 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b085      	sub	sp, #20
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	2b21      	cmp	r3, #33	; 0x21
 8009d9a:	d144      	bne.n	8009e26 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	689b      	ldr	r3, [r3, #8]
 8009da0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009da4:	d11a      	bne.n	8009ddc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6a1b      	ldr	r3, [r3, #32]
 8009daa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	881b      	ldrh	r3, [r3, #0]
 8009db0:	461a      	mov	r2, r3
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009dba:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	691b      	ldr	r3, [r3, #16]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d105      	bne.n	8009dd0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6a1b      	ldr	r3, [r3, #32]
 8009dc8:	1c9a      	adds	r2, r3, #2
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	621a      	str	r2, [r3, #32]
 8009dce:	e00e      	b.n	8009dee <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6a1b      	ldr	r3, [r3, #32]
 8009dd4:	1c5a      	adds	r2, r3, #1
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	621a      	str	r2, [r3, #32]
 8009dda:	e008      	b.n	8009dee <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6a1b      	ldr	r3, [r3, #32]
 8009de0:	1c59      	adds	r1, r3, #1
 8009de2:	687a      	ldr	r2, [r7, #4]
 8009de4:	6211      	str	r1, [r2, #32]
 8009de6:	781a      	ldrb	r2, [r3, #0]
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009df2:	b29b      	uxth	r3, r3
 8009df4:	3b01      	subs	r3, #1
 8009df6:	b29b      	uxth	r3, r3
 8009df8:	687a      	ldr	r2, [r7, #4]
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d10f      	bne.n	8009e22 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	68da      	ldr	r2, [r3, #12]
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009e10:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	68da      	ldr	r2, [r3, #12]
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e20:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009e22:	2300      	movs	r3, #0
 8009e24:	e000      	b.n	8009e28 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8009e26:	2302      	movs	r3, #2
  }
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3714      	adds	r7, #20
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bc80      	pop	{r7}
 8009e30:	4770      	bx	lr

08009e32 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009e32:	b580      	push	{r7, lr}
 8009e34:	b082      	sub	sp, #8
 8009e36:	af00      	add	r7, sp, #0
 8009e38:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	68da      	ldr	r2, [r3, #12]
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e48:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2220      	movs	r2, #32
 8009e4e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f7ff ff4c 	bl	8009cf0 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8009e58:	2300      	movs	r3, #0
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3708      	adds	r7, #8
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}

08009e62 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009e62:	b580      	push	{r7, lr}
 8009e64:	b084      	sub	sp, #16
 8009e66:	af00      	add	r7, sp, #0
 8009e68:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009e70:	b2db      	uxtb	r3, r3
 8009e72:	2b22      	cmp	r3, #34	; 0x22
 8009e74:	d171      	bne.n	8009f5a <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	689b      	ldr	r3, [r3, #8]
 8009e7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e7e:	d123      	bne.n	8009ec8 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e84:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	691b      	ldr	r3, [r3, #16]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d10e      	bne.n	8009eac <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	685b      	ldr	r3, [r3, #4]
 8009e94:	b29b      	uxth	r3, r3
 8009e96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e9a:	b29a      	uxth	r2, r3
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ea4:	1c9a      	adds	r2, r3, #2
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	629a      	str	r2, [r3, #40]	; 0x28
 8009eaa:	e029      	b.n	8009f00 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	685b      	ldr	r3, [r3, #4]
 8009eb2:	b29b      	uxth	r3, r3
 8009eb4:	b2db      	uxtb	r3, r3
 8009eb6:	b29a      	uxth	r2, r3
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ec0:	1c5a      	adds	r2, r3, #1
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	629a      	str	r2, [r3, #40]	; 0x28
 8009ec6:	e01b      	b.n	8009f00 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	691b      	ldr	r3, [r3, #16]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d10a      	bne.n	8009ee6 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	6858      	ldr	r0, [r3, #4]
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009eda:	1c59      	adds	r1, r3, #1
 8009edc:	687a      	ldr	r2, [r7, #4]
 8009ede:	6291      	str	r1, [r2, #40]	; 0x28
 8009ee0:	b2c2      	uxtb	r2, r0
 8009ee2:	701a      	strb	r2, [r3, #0]
 8009ee4:	e00c      	b.n	8009f00 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	685b      	ldr	r3, [r3, #4]
 8009eec:	b2da      	uxtb	r2, r3
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ef2:	1c58      	adds	r0, r3, #1
 8009ef4:	6879      	ldr	r1, [r7, #4]
 8009ef6:	6288      	str	r0, [r1, #40]	; 0x28
 8009ef8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009efc:	b2d2      	uxtb	r2, r2
 8009efe:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009f04:	b29b      	uxth	r3, r3
 8009f06:	3b01      	subs	r3, #1
 8009f08:	b29b      	uxth	r3, r3
 8009f0a:	687a      	ldr	r2, [r7, #4]
 8009f0c:	4619      	mov	r1, r3
 8009f0e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d120      	bne.n	8009f56 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	68da      	ldr	r2, [r3, #12]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f022 0220 	bic.w	r2, r2, #32
 8009f22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	68da      	ldr	r2, [r3, #12]
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009f32:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	695a      	ldr	r2, [r3, #20]
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	f022 0201 	bic.w	r2, r2, #1
 8009f42:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2220      	movs	r2, #32
 8009f48:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f7ff fed8 	bl	8009d02 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8009f52:	2300      	movs	r3, #0
 8009f54:	e002      	b.n	8009f5c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8009f56:	2300      	movs	r3, #0
 8009f58:	e000      	b.n	8009f5c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8009f5a:	2302      	movs	r3, #2
  }
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	3710      	adds	r7, #16
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}

08009f64 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009f64:	b5b0      	push	{r4, r5, r7, lr}
 8009f66:	b084      	sub	sp, #16
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	691b      	ldr	r3, [r3, #16]
 8009f76:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	68da      	ldr	r2, [r3, #12]
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	430a      	orrs	r2, r1
 8009f84:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	689a      	ldr	r2, [r3, #8]
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	691b      	ldr	r3, [r3, #16]
 8009f8e:	431a      	orrs	r2, r3
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	695b      	ldr	r3, [r3, #20]
 8009f94:	4313      	orrs	r3, r2
 8009f96:	68fa      	ldr	r2, [r7, #12]
 8009f98:	4313      	orrs	r3, r2
 8009f9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	68db      	ldr	r3, [r3, #12]
 8009fa2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8009fa6:	f023 030c 	bic.w	r3, r3, #12
 8009faa:	687a      	ldr	r2, [r7, #4]
 8009fac:	6812      	ldr	r2, [r2, #0]
 8009fae:	68f9      	ldr	r1, [r7, #12]
 8009fb0:	430b      	orrs	r3, r1
 8009fb2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	695b      	ldr	r3, [r3, #20]
 8009fba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	699a      	ldr	r2, [r3, #24]
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	430a      	orrs	r2, r1
 8009fc8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	4a6f      	ldr	r2, [pc, #444]	; (800a18c <UART_SetConfig+0x228>)
 8009fd0:	4293      	cmp	r3, r2
 8009fd2:	d16b      	bne.n	800a0ac <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8009fd4:	f7fe fa32 	bl	800843c <HAL_RCC_GetPCLK2Freq>
 8009fd8:	4602      	mov	r2, r0
 8009fda:	4613      	mov	r3, r2
 8009fdc:	009b      	lsls	r3, r3, #2
 8009fde:	4413      	add	r3, r2
 8009fe0:	009a      	lsls	r2, r3, #2
 8009fe2:	441a      	add	r2, r3
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	685b      	ldr	r3, [r3, #4]
 8009fe8:	009b      	lsls	r3, r3, #2
 8009fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fee:	4a68      	ldr	r2, [pc, #416]	; (800a190 <UART_SetConfig+0x22c>)
 8009ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ff4:	095b      	lsrs	r3, r3, #5
 8009ff6:	011c      	lsls	r4, r3, #4
 8009ff8:	f7fe fa20 	bl	800843c <HAL_RCC_GetPCLK2Freq>
 8009ffc:	4602      	mov	r2, r0
 8009ffe:	4613      	mov	r3, r2
 800a000:	009b      	lsls	r3, r3, #2
 800a002:	4413      	add	r3, r2
 800a004:	009a      	lsls	r2, r3, #2
 800a006:	441a      	add	r2, r3
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	685b      	ldr	r3, [r3, #4]
 800a00c:	009b      	lsls	r3, r3, #2
 800a00e:	fbb2 f5f3 	udiv	r5, r2, r3
 800a012:	f7fe fa13 	bl	800843c <HAL_RCC_GetPCLK2Freq>
 800a016:	4602      	mov	r2, r0
 800a018:	4613      	mov	r3, r2
 800a01a:	009b      	lsls	r3, r3, #2
 800a01c:	4413      	add	r3, r2
 800a01e:	009a      	lsls	r2, r3, #2
 800a020:	441a      	add	r2, r3
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	685b      	ldr	r3, [r3, #4]
 800a026:	009b      	lsls	r3, r3, #2
 800a028:	fbb2 f3f3 	udiv	r3, r2, r3
 800a02c:	4a58      	ldr	r2, [pc, #352]	; (800a190 <UART_SetConfig+0x22c>)
 800a02e:	fba2 2303 	umull	r2, r3, r2, r3
 800a032:	095b      	lsrs	r3, r3, #5
 800a034:	2264      	movs	r2, #100	; 0x64
 800a036:	fb02 f303 	mul.w	r3, r2, r3
 800a03a:	1aeb      	subs	r3, r5, r3
 800a03c:	011b      	lsls	r3, r3, #4
 800a03e:	3332      	adds	r3, #50	; 0x32
 800a040:	4a53      	ldr	r2, [pc, #332]	; (800a190 <UART_SetConfig+0x22c>)
 800a042:	fba2 2303 	umull	r2, r3, r2, r3
 800a046:	095b      	lsrs	r3, r3, #5
 800a048:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a04c:	441c      	add	r4, r3
 800a04e:	f7fe f9f5 	bl	800843c <HAL_RCC_GetPCLK2Freq>
 800a052:	4602      	mov	r2, r0
 800a054:	4613      	mov	r3, r2
 800a056:	009b      	lsls	r3, r3, #2
 800a058:	4413      	add	r3, r2
 800a05a:	009a      	lsls	r2, r3, #2
 800a05c:	441a      	add	r2, r3
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	009b      	lsls	r3, r3, #2
 800a064:	fbb2 f5f3 	udiv	r5, r2, r3
 800a068:	f7fe f9e8 	bl	800843c <HAL_RCC_GetPCLK2Freq>
 800a06c:	4602      	mov	r2, r0
 800a06e:	4613      	mov	r3, r2
 800a070:	009b      	lsls	r3, r3, #2
 800a072:	4413      	add	r3, r2
 800a074:	009a      	lsls	r2, r3, #2
 800a076:	441a      	add	r2, r3
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	685b      	ldr	r3, [r3, #4]
 800a07c:	009b      	lsls	r3, r3, #2
 800a07e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a082:	4a43      	ldr	r2, [pc, #268]	; (800a190 <UART_SetConfig+0x22c>)
 800a084:	fba2 2303 	umull	r2, r3, r2, r3
 800a088:	095b      	lsrs	r3, r3, #5
 800a08a:	2264      	movs	r2, #100	; 0x64
 800a08c:	fb02 f303 	mul.w	r3, r2, r3
 800a090:	1aeb      	subs	r3, r5, r3
 800a092:	011b      	lsls	r3, r3, #4
 800a094:	3332      	adds	r3, #50	; 0x32
 800a096:	4a3e      	ldr	r2, [pc, #248]	; (800a190 <UART_SetConfig+0x22c>)
 800a098:	fba2 2303 	umull	r2, r3, r2, r3
 800a09c:	095b      	lsrs	r3, r3, #5
 800a09e:	f003 020f 	and.w	r2, r3, #15
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	4422      	add	r2, r4
 800a0a8:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800a0aa:	e06a      	b.n	800a182 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800a0ac:	f7fe f9b2 	bl	8008414 <HAL_RCC_GetPCLK1Freq>
 800a0b0:	4602      	mov	r2, r0
 800a0b2:	4613      	mov	r3, r2
 800a0b4:	009b      	lsls	r3, r3, #2
 800a0b6:	4413      	add	r3, r2
 800a0b8:	009a      	lsls	r2, r3, #2
 800a0ba:	441a      	add	r2, r3
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	685b      	ldr	r3, [r3, #4]
 800a0c0:	009b      	lsls	r3, r3, #2
 800a0c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0c6:	4a32      	ldr	r2, [pc, #200]	; (800a190 <UART_SetConfig+0x22c>)
 800a0c8:	fba2 2303 	umull	r2, r3, r2, r3
 800a0cc:	095b      	lsrs	r3, r3, #5
 800a0ce:	011c      	lsls	r4, r3, #4
 800a0d0:	f7fe f9a0 	bl	8008414 <HAL_RCC_GetPCLK1Freq>
 800a0d4:	4602      	mov	r2, r0
 800a0d6:	4613      	mov	r3, r2
 800a0d8:	009b      	lsls	r3, r3, #2
 800a0da:	4413      	add	r3, r2
 800a0dc:	009a      	lsls	r2, r3, #2
 800a0de:	441a      	add	r2, r3
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	685b      	ldr	r3, [r3, #4]
 800a0e4:	009b      	lsls	r3, r3, #2
 800a0e6:	fbb2 f5f3 	udiv	r5, r2, r3
 800a0ea:	f7fe f993 	bl	8008414 <HAL_RCC_GetPCLK1Freq>
 800a0ee:	4602      	mov	r2, r0
 800a0f0:	4613      	mov	r3, r2
 800a0f2:	009b      	lsls	r3, r3, #2
 800a0f4:	4413      	add	r3, r2
 800a0f6:	009a      	lsls	r2, r3, #2
 800a0f8:	441a      	add	r2, r3
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	685b      	ldr	r3, [r3, #4]
 800a0fe:	009b      	lsls	r3, r3, #2
 800a100:	fbb2 f3f3 	udiv	r3, r2, r3
 800a104:	4a22      	ldr	r2, [pc, #136]	; (800a190 <UART_SetConfig+0x22c>)
 800a106:	fba2 2303 	umull	r2, r3, r2, r3
 800a10a:	095b      	lsrs	r3, r3, #5
 800a10c:	2264      	movs	r2, #100	; 0x64
 800a10e:	fb02 f303 	mul.w	r3, r2, r3
 800a112:	1aeb      	subs	r3, r5, r3
 800a114:	011b      	lsls	r3, r3, #4
 800a116:	3332      	adds	r3, #50	; 0x32
 800a118:	4a1d      	ldr	r2, [pc, #116]	; (800a190 <UART_SetConfig+0x22c>)
 800a11a:	fba2 2303 	umull	r2, r3, r2, r3
 800a11e:	095b      	lsrs	r3, r3, #5
 800a120:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a124:	441c      	add	r4, r3
 800a126:	f7fe f975 	bl	8008414 <HAL_RCC_GetPCLK1Freq>
 800a12a:	4602      	mov	r2, r0
 800a12c:	4613      	mov	r3, r2
 800a12e:	009b      	lsls	r3, r3, #2
 800a130:	4413      	add	r3, r2
 800a132:	009a      	lsls	r2, r3, #2
 800a134:	441a      	add	r2, r3
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	685b      	ldr	r3, [r3, #4]
 800a13a:	009b      	lsls	r3, r3, #2
 800a13c:	fbb2 f5f3 	udiv	r5, r2, r3
 800a140:	f7fe f968 	bl	8008414 <HAL_RCC_GetPCLK1Freq>
 800a144:	4602      	mov	r2, r0
 800a146:	4613      	mov	r3, r2
 800a148:	009b      	lsls	r3, r3, #2
 800a14a:	4413      	add	r3, r2
 800a14c:	009a      	lsls	r2, r3, #2
 800a14e:	441a      	add	r2, r3
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	685b      	ldr	r3, [r3, #4]
 800a154:	009b      	lsls	r3, r3, #2
 800a156:	fbb2 f3f3 	udiv	r3, r2, r3
 800a15a:	4a0d      	ldr	r2, [pc, #52]	; (800a190 <UART_SetConfig+0x22c>)
 800a15c:	fba2 2303 	umull	r2, r3, r2, r3
 800a160:	095b      	lsrs	r3, r3, #5
 800a162:	2264      	movs	r2, #100	; 0x64
 800a164:	fb02 f303 	mul.w	r3, r2, r3
 800a168:	1aeb      	subs	r3, r5, r3
 800a16a:	011b      	lsls	r3, r3, #4
 800a16c:	3332      	adds	r3, #50	; 0x32
 800a16e:	4a08      	ldr	r2, [pc, #32]	; (800a190 <UART_SetConfig+0x22c>)
 800a170:	fba2 2303 	umull	r2, r3, r2, r3
 800a174:	095b      	lsrs	r3, r3, #5
 800a176:	f003 020f 	and.w	r2, r3, #15
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	4422      	add	r2, r4
 800a180:	609a      	str	r2, [r3, #8]
}
 800a182:	bf00      	nop
 800a184:	3710      	adds	r7, #16
 800a186:	46bd      	mov	sp, r7
 800a188:	bdb0      	pop	{r4, r5, r7, pc}
 800a18a:	bf00      	nop
 800a18c:	40013800 	.word	0x40013800
 800a190:	51eb851f 	.word	0x51eb851f

0800a194 <FSMC_NORSRAM_Init>:
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Init: Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef *Init)
{
 800a194:	b480      	push	{r7}
 800a196:	b083      	sub	sp, #12
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
 800a19c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	681a      	ldr	r2, [r3, #0]
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1a8:	683a      	ldr	r2, [r7, #0]
 800a1aa:	6812      	ldr	r2, [r2, #0]
 800a1ac:	f023 0101 	bic.w	r1, r3, #1
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	689b      	ldr	r3, [r3, #8]
 800a1ba:	2b08      	cmp	r3, #8
 800a1bc:	d132      	bne.n	800a224 <FSMC_NORSRAM_Init+0x90>
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_ENABLE
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	681a      	ldr	r2, [r3, #0]
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a1c8:	4b31      	ldr	r3, [pc, #196]	; (800a290 <FSMC_NORSRAM_Init+0xfc>)
 800a1ca:	4013      	ands	r3, r2
 800a1cc:	683a      	ldr	r2, [r7, #0]
 800a1ce:	6851      	ldr	r1, [r2, #4]
 800a1d0:	683a      	ldr	r2, [r7, #0]
 800a1d2:	6892      	ldr	r2, [r2, #8]
 800a1d4:	4311      	orrs	r1, r2
 800a1d6:	683a      	ldr	r2, [r7, #0]
 800a1d8:	68d2      	ldr	r2, [r2, #12]
 800a1da:	4311      	orrs	r1, r2
 800a1dc:	683a      	ldr	r2, [r7, #0]
 800a1de:	6912      	ldr	r2, [r2, #16]
 800a1e0:	4311      	orrs	r1, r2
 800a1e2:	683a      	ldr	r2, [r7, #0]
 800a1e4:	6952      	ldr	r2, [r2, #20]
 800a1e6:	4311      	orrs	r1, r2
 800a1e8:	683a      	ldr	r2, [r7, #0]
 800a1ea:	6992      	ldr	r2, [r2, #24]
 800a1ec:	4311      	orrs	r1, r2
 800a1ee:	683a      	ldr	r2, [r7, #0]
 800a1f0:	69d2      	ldr	r2, [r2, #28]
 800a1f2:	4311      	orrs	r1, r2
 800a1f4:	683a      	ldr	r2, [r7, #0]
 800a1f6:	6a12      	ldr	r2, [r2, #32]
 800a1f8:	4311      	orrs	r1, r2
 800a1fa:	683a      	ldr	r2, [r7, #0]
 800a1fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a1fe:	4311      	orrs	r1, r2
 800a200:	683a      	ldr	r2, [r7, #0]
 800a202:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800a204:	4311      	orrs	r1, r2
 800a206:	683a      	ldr	r2, [r7, #0]
 800a208:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a20a:	4311      	orrs	r1, r2
 800a20c:	683a      	ldr	r2, [r7, #0]
 800a20e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a210:	430a      	orrs	r2, r1
 800a212:	4313      	orrs	r3, r2
 800a214:	683a      	ldr	r2, [r7, #0]
 800a216:	6812      	ldr	r2, [r2, #0]
 800a218:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a222:	e02f      	b.n	800a284 <FSMC_NORSRAM_Init+0xf0>
                                                                     )
              );
  }
  else
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_DISABLE
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	681a      	ldr	r2, [r3, #0]
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a22e:	4b18      	ldr	r3, [pc, #96]	; (800a290 <FSMC_NORSRAM_Init+0xfc>)
 800a230:	4013      	ands	r3, r2
 800a232:	683a      	ldr	r2, [r7, #0]
 800a234:	6851      	ldr	r1, [r2, #4]
 800a236:	683a      	ldr	r2, [r7, #0]
 800a238:	6892      	ldr	r2, [r2, #8]
 800a23a:	4311      	orrs	r1, r2
 800a23c:	683a      	ldr	r2, [r7, #0]
 800a23e:	68d2      	ldr	r2, [r2, #12]
 800a240:	4311      	orrs	r1, r2
 800a242:	683a      	ldr	r2, [r7, #0]
 800a244:	6912      	ldr	r2, [r2, #16]
 800a246:	4311      	orrs	r1, r2
 800a248:	683a      	ldr	r2, [r7, #0]
 800a24a:	6952      	ldr	r2, [r2, #20]
 800a24c:	4311      	orrs	r1, r2
 800a24e:	683a      	ldr	r2, [r7, #0]
 800a250:	6992      	ldr	r2, [r2, #24]
 800a252:	4311      	orrs	r1, r2
 800a254:	683a      	ldr	r2, [r7, #0]
 800a256:	69d2      	ldr	r2, [r2, #28]
 800a258:	4311      	orrs	r1, r2
 800a25a:	683a      	ldr	r2, [r7, #0]
 800a25c:	6a12      	ldr	r2, [r2, #32]
 800a25e:	4311      	orrs	r1, r2
 800a260:	683a      	ldr	r2, [r7, #0]
 800a262:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a264:	4311      	orrs	r1, r2
 800a266:	683a      	ldr	r2, [r7, #0]
 800a268:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800a26a:	4311      	orrs	r1, r2
 800a26c:	683a      	ldr	r2, [r7, #0]
 800a26e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a270:	4311      	orrs	r1, r2
 800a272:	683a      	ldr	r2, [r7, #0]
 800a274:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a276:	4311      	orrs	r1, r2
 800a278:	683a      	ldr	r2, [r7, #0]
 800a27a:	6812      	ldr	r2, [r2, #0]
 800a27c:	4319      	orrs	r1, r3
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
               | Init->WriteBurst
                                                                     )
              );
  }

  return HAL_OK;
 800a284:	2300      	movs	r3, #0
}
 800a286:	4618      	mov	r0, r3
 800a288:	370c      	adds	r7, #12
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bc80      	pop	{r7}
 800a28e:	4770      	bx	lr
 800a290:	fff70081 	.word	0xfff70081

0800a294 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a294:	b480      	push	{r7}
 800a296:	b085      	sub	sp, #20
 800a298:	af00      	add	r7, sp, #0
 800a29a:	60f8      	str	r0, [r7, #12]
 800a29c:	60b9      	str	r1, [r7, #8]
 800a29e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U],                                                        \
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	1c5a      	adds	r2, r3, #1
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2aa:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	681a      	ldr	r2, [r3, #0]
 800a2b2:	68bb      	ldr	r3, [r7, #8]
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	011b      	lsls	r3, r3, #4
 800a2b8:	431a      	orrs	r2, r3
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	689b      	ldr	r3, [r3, #8]
 800a2be:	021b      	lsls	r3, r3, #8
 800a2c0:	431a      	orrs	r2, r3
 800a2c2:	68bb      	ldr	r3, [r7, #8]
 800a2c4:	68db      	ldr	r3, [r3, #12]
 800a2c6:	041b      	lsls	r3, r3, #16
 800a2c8:	431a      	orrs	r2, r3
 800a2ca:	68bb      	ldr	r3, [r7, #8]
 800a2cc:	691b      	ldr	r3, [r3, #16]
 800a2ce:	3b01      	subs	r3, #1
 800a2d0:	051b      	lsls	r3, r3, #20
 800a2d2:	431a      	orrs	r2, r3
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	695b      	ldr	r3, [r3, #20]
 800a2d8:	3b02      	subs	r3, #2
 800a2da:	061b      	lsls	r3, r3, #24
 800a2dc:	431a      	orrs	r2, r3
 800a2de:	68bb      	ldr	r3, [r7, #8]
 800a2e0:	699b      	ldr	r3, [r3, #24]
 800a2e2:	4313      	orrs	r3, r2
 800a2e4:	687a      	ldr	r2, [r7, #4]
 800a2e6:	3201      	adds	r2, #1
 800a2e8:	4319      	orrs	r1, r3
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                        ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos)       | \
                        (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)        | \
                        (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)        | \
                        (Timing->AccessMode)));

  return HAL_OK;
 800a2f0:	2300      	movs	r3, #0
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3714      	adds	r7, #20
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bc80      	pop	{r7}
 800a2fa:	4770      	bx	lr

0800a2fc <FSMC_NORSRAM_Extended_Timing_Init>:
  *            @arg FSMC_EXTENDED_MODE_DISABLE
  *            @arg FSMC_EXTENDED_MODE_ENABLE
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800a2fc:	b480      	push	{r7}
 800a2fe:	b085      	sub	sp, #20
 800a300:	af00      	add	r7, sp, #0
 800a302:	60f8      	str	r0, [r7, #12]
 800a304:	60b9      	str	r1, [r7, #8]
 800a306:	607a      	str	r2, [r7, #4]
 800a308:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a310:	d11d      	bne.n	800a34e <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
    MODIFY_REG(Device->BWTR[Bank],                                                      \
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	687a      	ldr	r2, [r7, #4]
 800a316:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a31a:	4b13      	ldr	r3, [pc, #76]	; (800a368 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800a31c:	4013      	ands	r3, r2
 800a31e:	68ba      	ldr	r2, [r7, #8]
 800a320:	6811      	ldr	r1, [r2, #0]
 800a322:	68ba      	ldr	r2, [r7, #8]
 800a324:	6852      	ldr	r2, [r2, #4]
 800a326:	0112      	lsls	r2, r2, #4
 800a328:	4311      	orrs	r1, r2
 800a32a:	68ba      	ldr	r2, [r7, #8]
 800a32c:	6892      	ldr	r2, [r2, #8]
 800a32e:	0212      	lsls	r2, r2, #8
 800a330:	4311      	orrs	r1, r2
 800a332:	68ba      	ldr	r2, [r7, #8]
 800a334:	6992      	ldr	r2, [r2, #24]
 800a336:	4311      	orrs	r1, r2
 800a338:	68ba      	ldr	r2, [r7, #8]
 800a33a:	68d2      	ldr	r2, [r2, #12]
 800a33c:	0412      	lsls	r2, r2, #16
 800a33e:	430a      	orrs	r2, r1
 800a340:	ea43 0102 	orr.w	r1, r3, r2
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	687a      	ldr	r2, [r7, #4]
 800a348:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a34c:	e005      	b.n	800a35a <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                          (((Timing->DataLatency) - 2U)  << FSMC_BWTRx_DATLAT_Pos)));
#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	687a      	ldr	r2, [r7, #4]
 800a352:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a356:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800a35a:	2300      	movs	r3, #0
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3714      	adds	r7, #20
 800a360:	46bd      	mov	sp, r7
 800a362:	bc80      	pop	{r7}
 800a364:	4770      	bx	lr
 800a366:	bf00      	nop
 800a368:	cff00000 	.word	0xcff00000

0800a36c <__cxa_pure_virtual>:
 800a36c:	b508      	push	{r3, lr}
 800a36e:	f000 f80d 	bl	800a38c <_ZSt9terminatev>

0800a372 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800a372:	b508      	push	{r3, lr}
 800a374:	4780      	blx	r0
 800a376:	f000 f879 	bl	800a46c <abort>
	...

0800a37c <_ZSt13get_terminatev>:
 800a37c:	4b02      	ldr	r3, [pc, #8]	; (800a388 <_ZSt13get_terminatev+0xc>)
 800a37e:	6818      	ldr	r0, [r3, #0]
 800a380:	f3bf 8f5b 	dmb	ish
 800a384:	4770      	bx	lr
 800a386:	bf00      	nop
 800a388:	20000048 	.word	0x20000048

0800a38c <_ZSt9terminatev>:
 800a38c:	b508      	push	{r3, lr}
 800a38e:	f7ff fff5 	bl	800a37c <_ZSt13get_terminatev>
 800a392:	f7ff ffee 	bl	800a372 <_ZN10__cxxabiv111__terminateEPFvvE>

0800a396 <sqrtf>:
 800a396:	b538      	push	{r3, r4, r5, lr}
 800a398:	4605      	mov	r5, r0
 800a39a:	f000 f816 	bl	800a3ca <__ieee754_sqrtf>
 800a39e:	4629      	mov	r1, r5
 800a3a0:	4604      	mov	r4, r0
 800a3a2:	4628      	mov	r0, r5
 800a3a4:	f7f6 feba 	bl	800111c <__aeabi_fcmpun>
 800a3a8:	b968      	cbnz	r0, 800a3c6 <sqrtf+0x30>
 800a3aa:	2100      	movs	r1, #0
 800a3ac:	4628      	mov	r0, r5
 800a3ae:	f7f6 fe8d 	bl	80010cc <__aeabi_fcmplt>
 800a3b2:	b140      	cbz	r0, 800a3c6 <sqrtf+0x30>
 800a3b4:	f000 f862 	bl	800a47c <__errno>
 800a3b8:	2321      	movs	r3, #33	; 0x21
 800a3ba:	2100      	movs	r1, #0
 800a3bc:	6003      	str	r3, [r0, #0]
 800a3be:	4608      	mov	r0, r1
 800a3c0:	f7f6 fd9a 	bl	8000ef8 <__aeabi_fdiv>
 800a3c4:	4604      	mov	r4, r0
 800a3c6:	4620      	mov	r0, r4
 800a3c8:	bd38      	pop	{r3, r4, r5, pc}

0800a3ca <__ieee754_sqrtf>:
 800a3ca:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800a3ce:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800a3d2:	b570      	push	{r4, r5, r6, lr}
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	4604      	mov	r4, r0
 800a3d8:	d309      	bcc.n	800a3ee <__ieee754_sqrtf+0x24>
 800a3da:	4601      	mov	r1, r0
 800a3dc:	f7f6 fcd8 	bl	8000d90 <__aeabi_fmul>
 800a3e0:	4601      	mov	r1, r0
 800a3e2:	4620      	mov	r0, r4
 800a3e4:	f7f6 fbcc 	bl	8000b80 <__addsf3>
 800a3e8:	4604      	mov	r4, r0
 800a3ea:	4620      	mov	r0, r4
 800a3ec:	bd70      	pop	{r4, r5, r6, pc}
 800a3ee:	2a00      	cmp	r2, #0
 800a3f0:	d0fb      	beq.n	800a3ea <__ieee754_sqrtf+0x20>
 800a3f2:	2800      	cmp	r0, #0
 800a3f4:	da06      	bge.n	800a404 <__ieee754_sqrtf+0x3a>
 800a3f6:	4601      	mov	r1, r0
 800a3f8:	f7f6 fbc0 	bl	8000b7c <__aeabi_fsub>
 800a3fc:	4601      	mov	r1, r0
 800a3fe:	f7f6 fd7b 	bl	8000ef8 <__aeabi_fdiv>
 800a402:	e7f1      	b.n	800a3e8 <__ieee754_sqrtf+0x1e>
 800a404:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 800a408:	ea4f 51e0 	mov.w	r1, r0, asr #23
 800a40c:	d029      	beq.n	800a462 <__ieee754_sqrtf+0x98>
 800a40e:	f3c3 0216 	ubfx	r2, r3, #0, #23
 800a412:	07cb      	lsls	r3, r1, #31
 800a414:	f04f 0300 	mov.w	r3, #0
 800a418:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 800a41c:	f04f 0419 	mov.w	r4, #25
 800a420:	461e      	mov	r6, r3
 800a422:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800a426:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800a42a:	bf58      	it	pl
 800a42c:	0052      	lslpl	r2, r2, #1
 800a42e:	1040      	asrs	r0, r0, #1
 800a430:	0052      	lsls	r2, r2, #1
 800a432:	1875      	adds	r5, r6, r1
 800a434:	4295      	cmp	r5, r2
 800a436:	bfde      	ittt	le
 800a438:	186e      	addle	r6, r5, r1
 800a43a:	1b52      	suble	r2, r2, r5
 800a43c:	185b      	addle	r3, r3, r1
 800a43e:	3c01      	subs	r4, #1
 800a440:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800a444:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800a448:	d1f3      	bne.n	800a432 <__ieee754_sqrtf+0x68>
 800a44a:	b112      	cbz	r2, 800a452 <__ieee754_sqrtf+0x88>
 800a44c:	3301      	adds	r3, #1
 800a44e:	f023 0301 	bic.w	r3, r3, #1
 800a452:	105c      	asrs	r4, r3, #1
 800a454:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 800a458:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 800a45c:	e7c5      	b.n	800a3ea <__ieee754_sqrtf+0x20>
 800a45e:	005b      	lsls	r3, r3, #1
 800a460:	3201      	adds	r2, #1
 800a462:	0218      	lsls	r0, r3, #8
 800a464:	d5fb      	bpl.n	800a45e <__ieee754_sqrtf+0x94>
 800a466:	3a01      	subs	r2, #1
 800a468:	1a89      	subs	r1, r1, r2
 800a46a:	e7d0      	b.n	800a40e <__ieee754_sqrtf+0x44>

0800a46c <abort>:
 800a46c:	2006      	movs	r0, #6
 800a46e:	b508      	push	{r3, lr}
 800a470:	f000 f85e 	bl	800a530 <raise>
 800a474:	2001      	movs	r0, #1
 800a476:	f7fb f86a 	bl	800554e <_exit>
	...

0800a47c <__errno>:
 800a47c:	4b01      	ldr	r3, [pc, #4]	; (800a484 <__errno+0x8>)
 800a47e:	6818      	ldr	r0, [r3, #0]
 800a480:	4770      	bx	lr
 800a482:	bf00      	nop
 800a484:	2000004c 	.word	0x2000004c

0800a488 <__libc_init_array>:
 800a488:	b570      	push	{r4, r5, r6, lr}
 800a48a:	2600      	movs	r6, #0
 800a48c:	4d0c      	ldr	r5, [pc, #48]	; (800a4c0 <__libc_init_array+0x38>)
 800a48e:	4c0d      	ldr	r4, [pc, #52]	; (800a4c4 <__libc_init_array+0x3c>)
 800a490:	1b64      	subs	r4, r4, r5
 800a492:	10a4      	asrs	r4, r4, #2
 800a494:	42a6      	cmp	r6, r4
 800a496:	d109      	bne.n	800a4ac <__libc_init_array+0x24>
 800a498:	f000 fce8 	bl	800ae6c <_init>
 800a49c:	2600      	movs	r6, #0
 800a49e:	4d0a      	ldr	r5, [pc, #40]	; (800a4c8 <__libc_init_array+0x40>)
 800a4a0:	4c0a      	ldr	r4, [pc, #40]	; (800a4cc <__libc_init_array+0x44>)
 800a4a2:	1b64      	subs	r4, r4, r5
 800a4a4:	10a4      	asrs	r4, r4, #2
 800a4a6:	42a6      	cmp	r6, r4
 800a4a8:	d105      	bne.n	800a4b6 <__libc_init_array+0x2e>
 800a4aa:	bd70      	pop	{r4, r5, r6, pc}
 800a4ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4b0:	4798      	blx	r3
 800a4b2:	3601      	adds	r6, #1
 800a4b4:	e7ee      	b.n	800a494 <__libc_init_array+0xc>
 800a4b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4ba:	4798      	blx	r3
 800a4bc:	3601      	adds	r6, #1
 800a4be:	e7f2      	b.n	800a4a6 <__libc_init_array+0x1e>
 800a4c0:	08016dc4 	.word	0x08016dc4
 800a4c4:	08016dc4 	.word	0x08016dc4
 800a4c8:	08016dc4 	.word	0x08016dc4
 800a4cc:	08016dd0 	.word	0x08016dd0

0800a4d0 <memset>:
 800a4d0:	4603      	mov	r3, r0
 800a4d2:	4402      	add	r2, r0
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d100      	bne.n	800a4da <memset+0xa>
 800a4d8:	4770      	bx	lr
 800a4da:	f803 1b01 	strb.w	r1, [r3], #1
 800a4de:	e7f9      	b.n	800a4d4 <memset+0x4>

0800a4e0 <_raise_r>:
 800a4e0:	291f      	cmp	r1, #31
 800a4e2:	b538      	push	{r3, r4, r5, lr}
 800a4e4:	4604      	mov	r4, r0
 800a4e6:	460d      	mov	r5, r1
 800a4e8:	d904      	bls.n	800a4f4 <_raise_r+0x14>
 800a4ea:	2316      	movs	r3, #22
 800a4ec:	6003      	str	r3, [r0, #0]
 800a4ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a4f2:	bd38      	pop	{r3, r4, r5, pc}
 800a4f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a4f6:	b112      	cbz	r2, 800a4fe <_raise_r+0x1e>
 800a4f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a4fc:	b94b      	cbnz	r3, 800a512 <_raise_r+0x32>
 800a4fe:	4620      	mov	r0, r4
 800a500:	f000 f830 	bl	800a564 <_getpid_r>
 800a504:	462a      	mov	r2, r5
 800a506:	4601      	mov	r1, r0
 800a508:	4620      	mov	r0, r4
 800a50a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a50e:	f000 b817 	b.w	800a540 <_kill_r>
 800a512:	2b01      	cmp	r3, #1
 800a514:	d00a      	beq.n	800a52c <_raise_r+0x4c>
 800a516:	1c59      	adds	r1, r3, #1
 800a518:	d103      	bne.n	800a522 <_raise_r+0x42>
 800a51a:	2316      	movs	r3, #22
 800a51c:	6003      	str	r3, [r0, #0]
 800a51e:	2001      	movs	r0, #1
 800a520:	e7e7      	b.n	800a4f2 <_raise_r+0x12>
 800a522:	2400      	movs	r4, #0
 800a524:	4628      	mov	r0, r5
 800a526:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a52a:	4798      	blx	r3
 800a52c:	2000      	movs	r0, #0
 800a52e:	e7e0      	b.n	800a4f2 <_raise_r+0x12>

0800a530 <raise>:
 800a530:	4b02      	ldr	r3, [pc, #8]	; (800a53c <raise+0xc>)
 800a532:	4601      	mov	r1, r0
 800a534:	6818      	ldr	r0, [r3, #0]
 800a536:	f7ff bfd3 	b.w	800a4e0 <_raise_r>
 800a53a:	bf00      	nop
 800a53c:	2000004c 	.word	0x2000004c

0800a540 <_kill_r>:
 800a540:	b538      	push	{r3, r4, r5, lr}
 800a542:	2300      	movs	r3, #0
 800a544:	4d06      	ldr	r5, [pc, #24]	; (800a560 <_kill_r+0x20>)
 800a546:	4604      	mov	r4, r0
 800a548:	4608      	mov	r0, r1
 800a54a:	4611      	mov	r1, r2
 800a54c:	602b      	str	r3, [r5, #0]
 800a54e:	f7fa ffee 	bl	800552e <_kill>
 800a552:	1c43      	adds	r3, r0, #1
 800a554:	d102      	bne.n	800a55c <_kill_r+0x1c>
 800a556:	682b      	ldr	r3, [r5, #0]
 800a558:	b103      	cbz	r3, 800a55c <_kill_r+0x1c>
 800a55a:	6023      	str	r3, [r4, #0]
 800a55c:	bd38      	pop	{r3, r4, r5, pc}
 800a55e:	bf00      	nop
 800a560:	20000d30 	.word	0x20000d30

0800a564 <_getpid_r>:
 800a564:	f7fa bfdc 	b.w	8005520 <_getpid>

0800a568 <siprintf>:
 800a568:	b40e      	push	{r1, r2, r3}
 800a56a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a56e:	b500      	push	{lr}
 800a570:	b09c      	sub	sp, #112	; 0x70
 800a572:	ab1d      	add	r3, sp, #116	; 0x74
 800a574:	9002      	str	r0, [sp, #8]
 800a576:	9006      	str	r0, [sp, #24]
 800a578:	9107      	str	r1, [sp, #28]
 800a57a:	9104      	str	r1, [sp, #16]
 800a57c:	4808      	ldr	r0, [pc, #32]	; (800a5a0 <siprintf+0x38>)
 800a57e:	4909      	ldr	r1, [pc, #36]	; (800a5a4 <siprintf+0x3c>)
 800a580:	f853 2b04 	ldr.w	r2, [r3], #4
 800a584:	9105      	str	r1, [sp, #20]
 800a586:	6800      	ldr	r0, [r0, #0]
 800a588:	a902      	add	r1, sp, #8
 800a58a:	9301      	str	r3, [sp, #4]
 800a58c:	f000 f904 	bl	800a798 <_svfiprintf_r>
 800a590:	2200      	movs	r2, #0
 800a592:	9b02      	ldr	r3, [sp, #8]
 800a594:	701a      	strb	r2, [r3, #0]
 800a596:	b01c      	add	sp, #112	; 0x70
 800a598:	f85d eb04 	ldr.w	lr, [sp], #4
 800a59c:	b003      	add	sp, #12
 800a59e:	4770      	bx	lr
 800a5a0:	2000004c 	.word	0x2000004c
 800a5a4:	ffff0208 	.word	0xffff0208

0800a5a8 <strcpy>:
 800a5a8:	4603      	mov	r3, r0
 800a5aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a5ae:	f803 2b01 	strb.w	r2, [r3], #1
 800a5b2:	2a00      	cmp	r2, #0
 800a5b4:	d1f9      	bne.n	800a5aa <strcpy+0x2>
 800a5b6:	4770      	bx	lr

0800a5b8 <sbrk_aligned>:
 800a5b8:	b570      	push	{r4, r5, r6, lr}
 800a5ba:	4e0e      	ldr	r6, [pc, #56]	; (800a5f4 <sbrk_aligned+0x3c>)
 800a5bc:	460c      	mov	r4, r1
 800a5be:	6831      	ldr	r1, [r6, #0]
 800a5c0:	4605      	mov	r5, r0
 800a5c2:	b911      	cbnz	r1, 800a5ca <sbrk_aligned+0x12>
 800a5c4:	f000 fb7e 	bl	800acc4 <_sbrk_r>
 800a5c8:	6030      	str	r0, [r6, #0]
 800a5ca:	4621      	mov	r1, r4
 800a5cc:	4628      	mov	r0, r5
 800a5ce:	f000 fb79 	bl	800acc4 <_sbrk_r>
 800a5d2:	1c43      	adds	r3, r0, #1
 800a5d4:	d00a      	beq.n	800a5ec <sbrk_aligned+0x34>
 800a5d6:	1cc4      	adds	r4, r0, #3
 800a5d8:	f024 0403 	bic.w	r4, r4, #3
 800a5dc:	42a0      	cmp	r0, r4
 800a5de:	d007      	beq.n	800a5f0 <sbrk_aligned+0x38>
 800a5e0:	1a21      	subs	r1, r4, r0
 800a5e2:	4628      	mov	r0, r5
 800a5e4:	f000 fb6e 	bl	800acc4 <_sbrk_r>
 800a5e8:	3001      	adds	r0, #1
 800a5ea:	d101      	bne.n	800a5f0 <sbrk_aligned+0x38>
 800a5ec:	f04f 34ff 	mov.w	r4, #4294967295
 800a5f0:	4620      	mov	r0, r4
 800a5f2:	bd70      	pop	{r4, r5, r6, pc}
 800a5f4:	20000d2c 	.word	0x20000d2c

0800a5f8 <_malloc_r>:
 800a5f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5fc:	1ccd      	adds	r5, r1, #3
 800a5fe:	f025 0503 	bic.w	r5, r5, #3
 800a602:	3508      	adds	r5, #8
 800a604:	2d0c      	cmp	r5, #12
 800a606:	bf38      	it	cc
 800a608:	250c      	movcc	r5, #12
 800a60a:	2d00      	cmp	r5, #0
 800a60c:	4607      	mov	r7, r0
 800a60e:	db01      	blt.n	800a614 <_malloc_r+0x1c>
 800a610:	42a9      	cmp	r1, r5
 800a612:	d905      	bls.n	800a620 <_malloc_r+0x28>
 800a614:	230c      	movs	r3, #12
 800a616:	2600      	movs	r6, #0
 800a618:	603b      	str	r3, [r7, #0]
 800a61a:	4630      	mov	r0, r6
 800a61c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a620:	4e2e      	ldr	r6, [pc, #184]	; (800a6dc <_malloc_r+0xe4>)
 800a622:	f000 fb95 	bl	800ad50 <__malloc_lock>
 800a626:	6833      	ldr	r3, [r6, #0]
 800a628:	461c      	mov	r4, r3
 800a62a:	bb34      	cbnz	r4, 800a67a <_malloc_r+0x82>
 800a62c:	4629      	mov	r1, r5
 800a62e:	4638      	mov	r0, r7
 800a630:	f7ff ffc2 	bl	800a5b8 <sbrk_aligned>
 800a634:	1c43      	adds	r3, r0, #1
 800a636:	4604      	mov	r4, r0
 800a638:	d14d      	bne.n	800a6d6 <_malloc_r+0xde>
 800a63a:	6834      	ldr	r4, [r6, #0]
 800a63c:	4626      	mov	r6, r4
 800a63e:	2e00      	cmp	r6, #0
 800a640:	d140      	bne.n	800a6c4 <_malloc_r+0xcc>
 800a642:	6823      	ldr	r3, [r4, #0]
 800a644:	4631      	mov	r1, r6
 800a646:	4638      	mov	r0, r7
 800a648:	eb04 0803 	add.w	r8, r4, r3
 800a64c:	f000 fb3a 	bl	800acc4 <_sbrk_r>
 800a650:	4580      	cmp	r8, r0
 800a652:	d13a      	bne.n	800a6ca <_malloc_r+0xd2>
 800a654:	6821      	ldr	r1, [r4, #0]
 800a656:	3503      	adds	r5, #3
 800a658:	1a6d      	subs	r5, r5, r1
 800a65a:	f025 0503 	bic.w	r5, r5, #3
 800a65e:	3508      	adds	r5, #8
 800a660:	2d0c      	cmp	r5, #12
 800a662:	bf38      	it	cc
 800a664:	250c      	movcc	r5, #12
 800a666:	4638      	mov	r0, r7
 800a668:	4629      	mov	r1, r5
 800a66a:	f7ff ffa5 	bl	800a5b8 <sbrk_aligned>
 800a66e:	3001      	adds	r0, #1
 800a670:	d02b      	beq.n	800a6ca <_malloc_r+0xd2>
 800a672:	6823      	ldr	r3, [r4, #0]
 800a674:	442b      	add	r3, r5
 800a676:	6023      	str	r3, [r4, #0]
 800a678:	e00e      	b.n	800a698 <_malloc_r+0xa0>
 800a67a:	6822      	ldr	r2, [r4, #0]
 800a67c:	1b52      	subs	r2, r2, r5
 800a67e:	d41e      	bmi.n	800a6be <_malloc_r+0xc6>
 800a680:	2a0b      	cmp	r2, #11
 800a682:	d916      	bls.n	800a6b2 <_malloc_r+0xba>
 800a684:	1961      	adds	r1, r4, r5
 800a686:	42a3      	cmp	r3, r4
 800a688:	6025      	str	r5, [r4, #0]
 800a68a:	bf18      	it	ne
 800a68c:	6059      	strne	r1, [r3, #4]
 800a68e:	6863      	ldr	r3, [r4, #4]
 800a690:	bf08      	it	eq
 800a692:	6031      	streq	r1, [r6, #0]
 800a694:	5162      	str	r2, [r4, r5]
 800a696:	604b      	str	r3, [r1, #4]
 800a698:	4638      	mov	r0, r7
 800a69a:	f104 060b 	add.w	r6, r4, #11
 800a69e:	f000 fb5d 	bl	800ad5c <__malloc_unlock>
 800a6a2:	f026 0607 	bic.w	r6, r6, #7
 800a6a6:	1d23      	adds	r3, r4, #4
 800a6a8:	1af2      	subs	r2, r6, r3
 800a6aa:	d0b6      	beq.n	800a61a <_malloc_r+0x22>
 800a6ac:	1b9b      	subs	r3, r3, r6
 800a6ae:	50a3      	str	r3, [r4, r2]
 800a6b0:	e7b3      	b.n	800a61a <_malloc_r+0x22>
 800a6b2:	6862      	ldr	r2, [r4, #4]
 800a6b4:	42a3      	cmp	r3, r4
 800a6b6:	bf0c      	ite	eq
 800a6b8:	6032      	streq	r2, [r6, #0]
 800a6ba:	605a      	strne	r2, [r3, #4]
 800a6bc:	e7ec      	b.n	800a698 <_malloc_r+0xa0>
 800a6be:	4623      	mov	r3, r4
 800a6c0:	6864      	ldr	r4, [r4, #4]
 800a6c2:	e7b2      	b.n	800a62a <_malloc_r+0x32>
 800a6c4:	4634      	mov	r4, r6
 800a6c6:	6876      	ldr	r6, [r6, #4]
 800a6c8:	e7b9      	b.n	800a63e <_malloc_r+0x46>
 800a6ca:	230c      	movs	r3, #12
 800a6cc:	4638      	mov	r0, r7
 800a6ce:	603b      	str	r3, [r7, #0]
 800a6d0:	f000 fb44 	bl	800ad5c <__malloc_unlock>
 800a6d4:	e7a1      	b.n	800a61a <_malloc_r+0x22>
 800a6d6:	6025      	str	r5, [r4, #0]
 800a6d8:	e7de      	b.n	800a698 <_malloc_r+0xa0>
 800a6da:	bf00      	nop
 800a6dc:	20000d28 	.word	0x20000d28

0800a6e0 <__ssputs_r>:
 800a6e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6e4:	688e      	ldr	r6, [r1, #8]
 800a6e6:	4682      	mov	sl, r0
 800a6e8:	429e      	cmp	r6, r3
 800a6ea:	460c      	mov	r4, r1
 800a6ec:	4690      	mov	r8, r2
 800a6ee:	461f      	mov	r7, r3
 800a6f0:	d838      	bhi.n	800a764 <__ssputs_r+0x84>
 800a6f2:	898a      	ldrh	r2, [r1, #12]
 800a6f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a6f8:	d032      	beq.n	800a760 <__ssputs_r+0x80>
 800a6fa:	6825      	ldr	r5, [r4, #0]
 800a6fc:	6909      	ldr	r1, [r1, #16]
 800a6fe:	3301      	adds	r3, #1
 800a700:	eba5 0901 	sub.w	r9, r5, r1
 800a704:	6965      	ldr	r5, [r4, #20]
 800a706:	444b      	add	r3, r9
 800a708:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a70c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a710:	106d      	asrs	r5, r5, #1
 800a712:	429d      	cmp	r5, r3
 800a714:	bf38      	it	cc
 800a716:	461d      	movcc	r5, r3
 800a718:	0553      	lsls	r3, r2, #21
 800a71a:	d531      	bpl.n	800a780 <__ssputs_r+0xa0>
 800a71c:	4629      	mov	r1, r5
 800a71e:	f7ff ff6b 	bl	800a5f8 <_malloc_r>
 800a722:	4606      	mov	r6, r0
 800a724:	b950      	cbnz	r0, 800a73c <__ssputs_r+0x5c>
 800a726:	230c      	movs	r3, #12
 800a728:	f04f 30ff 	mov.w	r0, #4294967295
 800a72c:	f8ca 3000 	str.w	r3, [sl]
 800a730:	89a3      	ldrh	r3, [r4, #12]
 800a732:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a736:	81a3      	strh	r3, [r4, #12]
 800a738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a73c:	464a      	mov	r2, r9
 800a73e:	6921      	ldr	r1, [r4, #16]
 800a740:	f000 fade 	bl	800ad00 <memcpy>
 800a744:	89a3      	ldrh	r3, [r4, #12]
 800a746:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a74a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a74e:	81a3      	strh	r3, [r4, #12]
 800a750:	6126      	str	r6, [r4, #16]
 800a752:	444e      	add	r6, r9
 800a754:	6026      	str	r6, [r4, #0]
 800a756:	463e      	mov	r6, r7
 800a758:	6165      	str	r5, [r4, #20]
 800a75a:	eba5 0509 	sub.w	r5, r5, r9
 800a75e:	60a5      	str	r5, [r4, #8]
 800a760:	42be      	cmp	r6, r7
 800a762:	d900      	bls.n	800a766 <__ssputs_r+0x86>
 800a764:	463e      	mov	r6, r7
 800a766:	4632      	mov	r2, r6
 800a768:	4641      	mov	r1, r8
 800a76a:	6820      	ldr	r0, [r4, #0]
 800a76c:	f000 fad6 	bl	800ad1c <memmove>
 800a770:	68a3      	ldr	r3, [r4, #8]
 800a772:	2000      	movs	r0, #0
 800a774:	1b9b      	subs	r3, r3, r6
 800a776:	60a3      	str	r3, [r4, #8]
 800a778:	6823      	ldr	r3, [r4, #0]
 800a77a:	4433      	add	r3, r6
 800a77c:	6023      	str	r3, [r4, #0]
 800a77e:	e7db      	b.n	800a738 <__ssputs_r+0x58>
 800a780:	462a      	mov	r2, r5
 800a782:	f000 fb39 	bl	800adf8 <_realloc_r>
 800a786:	4606      	mov	r6, r0
 800a788:	2800      	cmp	r0, #0
 800a78a:	d1e1      	bne.n	800a750 <__ssputs_r+0x70>
 800a78c:	4650      	mov	r0, sl
 800a78e:	6921      	ldr	r1, [r4, #16]
 800a790:	f000 faea 	bl	800ad68 <_free_r>
 800a794:	e7c7      	b.n	800a726 <__ssputs_r+0x46>
	...

0800a798 <_svfiprintf_r>:
 800a798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a79c:	4698      	mov	r8, r3
 800a79e:	898b      	ldrh	r3, [r1, #12]
 800a7a0:	4607      	mov	r7, r0
 800a7a2:	061b      	lsls	r3, r3, #24
 800a7a4:	460d      	mov	r5, r1
 800a7a6:	4614      	mov	r4, r2
 800a7a8:	b09d      	sub	sp, #116	; 0x74
 800a7aa:	d50e      	bpl.n	800a7ca <_svfiprintf_r+0x32>
 800a7ac:	690b      	ldr	r3, [r1, #16]
 800a7ae:	b963      	cbnz	r3, 800a7ca <_svfiprintf_r+0x32>
 800a7b0:	2140      	movs	r1, #64	; 0x40
 800a7b2:	f7ff ff21 	bl	800a5f8 <_malloc_r>
 800a7b6:	6028      	str	r0, [r5, #0]
 800a7b8:	6128      	str	r0, [r5, #16]
 800a7ba:	b920      	cbnz	r0, 800a7c6 <_svfiprintf_r+0x2e>
 800a7bc:	230c      	movs	r3, #12
 800a7be:	603b      	str	r3, [r7, #0]
 800a7c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a7c4:	e0d1      	b.n	800a96a <_svfiprintf_r+0x1d2>
 800a7c6:	2340      	movs	r3, #64	; 0x40
 800a7c8:	616b      	str	r3, [r5, #20]
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	9309      	str	r3, [sp, #36]	; 0x24
 800a7ce:	2320      	movs	r3, #32
 800a7d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a7d4:	2330      	movs	r3, #48	; 0x30
 800a7d6:	f04f 0901 	mov.w	r9, #1
 800a7da:	f8cd 800c 	str.w	r8, [sp, #12]
 800a7de:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a984 <_svfiprintf_r+0x1ec>
 800a7e2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a7e6:	4623      	mov	r3, r4
 800a7e8:	469a      	mov	sl, r3
 800a7ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7ee:	b10a      	cbz	r2, 800a7f4 <_svfiprintf_r+0x5c>
 800a7f0:	2a25      	cmp	r2, #37	; 0x25
 800a7f2:	d1f9      	bne.n	800a7e8 <_svfiprintf_r+0x50>
 800a7f4:	ebba 0b04 	subs.w	fp, sl, r4
 800a7f8:	d00b      	beq.n	800a812 <_svfiprintf_r+0x7a>
 800a7fa:	465b      	mov	r3, fp
 800a7fc:	4622      	mov	r2, r4
 800a7fe:	4629      	mov	r1, r5
 800a800:	4638      	mov	r0, r7
 800a802:	f7ff ff6d 	bl	800a6e0 <__ssputs_r>
 800a806:	3001      	adds	r0, #1
 800a808:	f000 80aa 	beq.w	800a960 <_svfiprintf_r+0x1c8>
 800a80c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a80e:	445a      	add	r2, fp
 800a810:	9209      	str	r2, [sp, #36]	; 0x24
 800a812:	f89a 3000 	ldrb.w	r3, [sl]
 800a816:	2b00      	cmp	r3, #0
 800a818:	f000 80a2 	beq.w	800a960 <_svfiprintf_r+0x1c8>
 800a81c:	2300      	movs	r3, #0
 800a81e:	f04f 32ff 	mov.w	r2, #4294967295
 800a822:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a826:	f10a 0a01 	add.w	sl, sl, #1
 800a82a:	9304      	str	r3, [sp, #16]
 800a82c:	9307      	str	r3, [sp, #28]
 800a82e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a832:	931a      	str	r3, [sp, #104]	; 0x68
 800a834:	4654      	mov	r4, sl
 800a836:	2205      	movs	r2, #5
 800a838:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a83c:	4851      	ldr	r0, [pc, #324]	; (800a984 <_svfiprintf_r+0x1ec>)
 800a83e:	f000 fa51 	bl	800ace4 <memchr>
 800a842:	9a04      	ldr	r2, [sp, #16]
 800a844:	b9d8      	cbnz	r0, 800a87e <_svfiprintf_r+0xe6>
 800a846:	06d0      	lsls	r0, r2, #27
 800a848:	bf44      	itt	mi
 800a84a:	2320      	movmi	r3, #32
 800a84c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a850:	0711      	lsls	r1, r2, #28
 800a852:	bf44      	itt	mi
 800a854:	232b      	movmi	r3, #43	; 0x2b
 800a856:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a85a:	f89a 3000 	ldrb.w	r3, [sl]
 800a85e:	2b2a      	cmp	r3, #42	; 0x2a
 800a860:	d015      	beq.n	800a88e <_svfiprintf_r+0xf6>
 800a862:	4654      	mov	r4, sl
 800a864:	2000      	movs	r0, #0
 800a866:	f04f 0c0a 	mov.w	ip, #10
 800a86a:	9a07      	ldr	r2, [sp, #28]
 800a86c:	4621      	mov	r1, r4
 800a86e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a872:	3b30      	subs	r3, #48	; 0x30
 800a874:	2b09      	cmp	r3, #9
 800a876:	d94e      	bls.n	800a916 <_svfiprintf_r+0x17e>
 800a878:	b1b0      	cbz	r0, 800a8a8 <_svfiprintf_r+0x110>
 800a87a:	9207      	str	r2, [sp, #28]
 800a87c:	e014      	b.n	800a8a8 <_svfiprintf_r+0x110>
 800a87e:	eba0 0308 	sub.w	r3, r0, r8
 800a882:	fa09 f303 	lsl.w	r3, r9, r3
 800a886:	4313      	orrs	r3, r2
 800a888:	46a2      	mov	sl, r4
 800a88a:	9304      	str	r3, [sp, #16]
 800a88c:	e7d2      	b.n	800a834 <_svfiprintf_r+0x9c>
 800a88e:	9b03      	ldr	r3, [sp, #12]
 800a890:	1d19      	adds	r1, r3, #4
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	9103      	str	r1, [sp, #12]
 800a896:	2b00      	cmp	r3, #0
 800a898:	bfbb      	ittet	lt
 800a89a:	425b      	neglt	r3, r3
 800a89c:	f042 0202 	orrlt.w	r2, r2, #2
 800a8a0:	9307      	strge	r3, [sp, #28]
 800a8a2:	9307      	strlt	r3, [sp, #28]
 800a8a4:	bfb8      	it	lt
 800a8a6:	9204      	strlt	r2, [sp, #16]
 800a8a8:	7823      	ldrb	r3, [r4, #0]
 800a8aa:	2b2e      	cmp	r3, #46	; 0x2e
 800a8ac:	d10c      	bne.n	800a8c8 <_svfiprintf_r+0x130>
 800a8ae:	7863      	ldrb	r3, [r4, #1]
 800a8b0:	2b2a      	cmp	r3, #42	; 0x2a
 800a8b2:	d135      	bne.n	800a920 <_svfiprintf_r+0x188>
 800a8b4:	9b03      	ldr	r3, [sp, #12]
 800a8b6:	3402      	adds	r4, #2
 800a8b8:	1d1a      	adds	r2, r3, #4
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	9203      	str	r2, [sp, #12]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	bfb8      	it	lt
 800a8c2:	f04f 33ff 	movlt.w	r3, #4294967295
 800a8c6:	9305      	str	r3, [sp, #20]
 800a8c8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800a988 <_svfiprintf_r+0x1f0>
 800a8cc:	2203      	movs	r2, #3
 800a8ce:	4650      	mov	r0, sl
 800a8d0:	7821      	ldrb	r1, [r4, #0]
 800a8d2:	f000 fa07 	bl	800ace4 <memchr>
 800a8d6:	b140      	cbz	r0, 800a8ea <_svfiprintf_r+0x152>
 800a8d8:	2340      	movs	r3, #64	; 0x40
 800a8da:	eba0 000a 	sub.w	r0, r0, sl
 800a8de:	fa03 f000 	lsl.w	r0, r3, r0
 800a8e2:	9b04      	ldr	r3, [sp, #16]
 800a8e4:	3401      	adds	r4, #1
 800a8e6:	4303      	orrs	r3, r0
 800a8e8:	9304      	str	r3, [sp, #16]
 800a8ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8ee:	2206      	movs	r2, #6
 800a8f0:	4826      	ldr	r0, [pc, #152]	; (800a98c <_svfiprintf_r+0x1f4>)
 800a8f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a8f6:	f000 f9f5 	bl	800ace4 <memchr>
 800a8fa:	2800      	cmp	r0, #0
 800a8fc:	d038      	beq.n	800a970 <_svfiprintf_r+0x1d8>
 800a8fe:	4b24      	ldr	r3, [pc, #144]	; (800a990 <_svfiprintf_r+0x1f8>)
 800a900:	bb1b      	cbnz	r3, 800a94a <_svfiprintf_r+0x1b2>
 800a902:	9b03      	ldr	r3, [sp, #12]
 800a904:	3307      	adds	r3, #7
 800a906:	f023 0307 	bic.w	r3, r3, #7
 800a90a:	3308      	adds	r3, #8
 800a90c:	9303      	str	r3, [sp, #12]
 800a90e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a910:	4433      	add	r3, r6
 800a912:	9309      	str	r3, [sp, #36]	; 0x24
 800a914:	e767      	b.n	800a7e6 <_svfiprintf_r+0x4e>
 800a916:	460c      	mov	r4, r1
 800a918:	2001      	movs	r0, #1
 800a91a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a91e:	e7a5      	b.n	800a86c <_svfiprintf_r+0xd4>
 800a920:	2300      	movs	r3, #0
 800a922:	f04f 0c0a 	mov.w	ip, #10
 800a926:	4619      	mov	r1, r3
 800a928:	3401      	adds	r4, #1
 800a92a:	9305      	str	r3, [sp, #20]
 800a92c:	4620      	mov	r0, r4
 800a92e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a932:	3a30      	subs	r2, #48	; 0x30
 800a934:	2a09      	cmp	r2, #9
 800a936:	d903      	bls.n	800a940 <_svfiprintf_r+0x1a8>
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d0c5      	beq.n	800a8c8 <_svfiprintf_r+0x130>
 800a93c:	9105      	str	r1, [sp, #20]
 800a93e:	e7c3      	b.n	800a8c8 <_svfiprintf_r+0x130>
 800a940:	4604      	mov	r4, r0
 800a942:	2301      	movs	r3, #1
 800a944:	fb0c 2101 	mla	r1, ip, r1, r2
 800a948:	e7f0      	b.n	800a92c <_svfiprintf_r+0x194>
 800a94a:	ab03      	add	r3, sp, #12
 800a94c:	9300      	str	r3, [sp, #0]
 800a94e:	462a      	mov	r2, r5
 800a950:	4638      	mov	r0, r7
 800a952:	4b10      	ldr	r3, [pc, #64]	; (800a994 <_svfiprintf_r+0x1fc>)
 800a954:	a904      	add	r1, sp, #16
 800a956:	f3af 8000 	nop.w
 800a95a:	1c42      	adds	r2, r0, #1
 800a95c:	4606      	mov	r6, r0
 800a95e:	d1d6      	bne.n	800a90e <_svfiprintf_r+0x176>
 800a960:	89ab      	ldrh	r3, [r5, #12]
 800a962:	065b      	lsls	r3, r3, #25
 800a964:	f53f af2c 	bmi.w	800a7c0 <_svfiprintf_r+0x28>
 800a968:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a96a:	b01d      	add	sp, #116	; 0x74
 800a96c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a970:	ab03      	add	r3, sp, #12
 800a972:	9300      	str	r3, [sp, #0]
 800a974:	462a      	mov	r2, r5
 800a976:	4638      	mov	r0, r7
 800a978:	4b06      	ldr	r3, [pc, #24]	; (800a994 <_svfiprintf_r+0x1fc>)
 800a97a:	a904      	add	r1, sp, #16
 800a97c:	f000 f87c 	bl	800aa78 <_printf_i>
 800a980:	e7eb      	b.n	800a95a <_svfiprintf_r+0x1c2>
 800a982:	bf00      	nop
 800a984:	08016d88 	.word	0x08016d88
 800a988:	08016d8e 	.word	0x08016d8e
 800a98c:	08016d92 	.word	0x08016d92
 800a990:	00000000 	.word	0x00000000
 800a994:	0800a6e1 	.word	0x0800a6e1

0800a998 <_printf_common>:
 800a998:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a99c:	4616      	mov	r6, r2
 800a99e:	4699      	mov	r9, r3
 800a9a0:	688a      	ldr	r2, [r1, #8]
 800a9a2:	690b      	ldr	r3, [r1, #16]
 800a9a4:	4607      	mov	r7, r0
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	bfb8      	it	lt
 800a9aa:	4613      	movlt	r3, r2
 800a9ac:	6033      	str	r3, [r6, #0]
 800a9ae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a9b2:	460c      	mov	r4, r1
 800a9b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a9b8:	b10a      	cbz	r2, 800a9be <_printf_common+0x26>
 800a9ba:	3301      	adds	r3, #1
 800a9bc:	6033      	str	r3, [r6, #0]
 800a9be:	6823      	ldr	r3, [r4, #0]
 800a9c0:	0699      	lsls	r1, r3, #26
 800a9c2:	bf42      	ittt	mi
 800a9c4:	6833      	ldrmi	r3, [r6, #0]
 800a9c6:	3302      	addmi	r3, #2
 800a9c8:	6033      	strmi	r3, [r6, #0]
 800a9ca:	6825      	ldr	r5, [r4, #0]
 800a9cc:	f015 0506 	ands.w	r5, r5, #6
 800a9d0:	d106      	bne.n	800a9e0 <_printf_common+0x48>
 800a9d2:	f104 0a19 	add.w	sl, r4, #25
 800a9d6:	68e3      	ldr	r3, [r4, #12]
 800a9d8:	6832      	ldr	r2, [r6, #0]
 800a9da:	1a9b      	subs	r3, r3, r2
 800a9dc:	42ab      	cmp	r3, r5
 800a9de:	dc28      	bgt.n	800aa32 <_printf_common+0x9a>
 800a9e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a9e4:	1e13      	subs	r3, r2, #0
 800a9e6:	6822      	ldr	r2, [r4, #0]
 800a9e8:	bf18      	it	ne
 800a9ea:	2301      	movne	r3, #1
 800a9ec:	0692      	lsls	r2, r2, #26
 800a9ee:	d42d      	bmi.n	800aa4c <_printf_common+0xb4>
 800a9f0:	4649      	mov	r1, r9
 800a9f2:	4638      	mov	r0, r7
 800a9f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a9f8:	47c0      	blx	r8
 800a9fa:	3001      	adds	r0, #1
 800a9fc:	d020      	beq.n	800aa40 <_printf_common+0xa8>
 800a9fe:	6823      	ldr	r3, [r4, #0]
 800aa00:	68e5      	ldr	r5, [r4, #12]
 800aa02:	f003 0306 	and.w	r3, r3, #6
 800aa06:	2b04      	cmp	r3, #4
 800aa08:	bf18      	it	ne
 800aa0a:	2500      	movne	r5, #0
 800aa0c:	6832      	ldr	r2, [r6, #0]
 800aa0e:	f04f 0600 	mov.w	r6, #0
 800aa12:	68a3      	ldr	r3, [r4, #8]
 800aa14:	bf08      	it	eq
 800aa16:	1aad      	subeq	r5, r5, r2
 800aa18:	6922      	ldr	r2, [r4, #16]
 800aa1a:	bf08      	it	eq
 800aa1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aa20:	4293      	cmp	r3, r2
 800aa22:	bfc4      	itt	gt
 800aa24:	1a9b      	subgt	r3, r3, r2
 800aa26:	18ed      	addgt	r5, r5, r3
 800aa28:	341a      	adds	r4, #26
 800aa2a:	42b5      	cmp	r5, r6
 800aa2c:	d11a      	bne.n	800aa64 <_printf_common+0xcc>
 800aa2e:	2000      	movs	r0, #0
 800aa30:	e008      	b.n	800aa44 <_printf_common+0xac>
 800aa32:	2301      	movs	r3, #1
 800aa34:	4652      	mov	r2, sl
 800aa36:	4649      	mov	r1, r9
 800aa38:	4638      	mov	r0, r7
 800aa3a:	47c0      	blx	r8
 800aa3c:	3001      	adds	r0, #1
 800aa3e:	d103      	bne.n	800aa48 <_printf_common+0xb0>
 800aa40:	f04f 30ff 	mov.w	r0, #4294967295
 800aa44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa48:	3501      	adds	r5, #1
 800aa4a:	e7c4      	b.n	800a9d6 <_printf_common+0x3e>
 800aa4c:	2030      	movs	r0, #48	; 0x30
 800aa4e:	18e1      	adds	r1, r4, r3
 800aa50:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aa54:	1c5a      	adds	r2, r3, #1
 800aa56:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800aa5a:	4422      	add	r2, r4
 800aa5c:	3302      	adds	r3, #2
 800aa5e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800aa62:	e7c5      	b.n	800a9f0 <_printf_common+0x58>
 800aa64:	2301      	movs	r3, #1
 800aa66:	4622      	mov	r2, r4
 800aa68:	4649      	mov	r1, r9
 800aa6a:	4638      	mov	r0, r7
 800aa6c:	47c0      	blx	r8
 800aa6e:	3001      	adds	r0, #1
 800aa70:	d0e6      	beq.n	800aa40 <_printf_common+0xa8>
 800aa72:	3601      	adds	r6, #1
 800aa74:	e7d9      	b.n	800aa2a <_printf_common+0x92>
	...

0800aa78 <_printf_i>:
 800aa78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa7c:	7e0f      	ldrb	r7, [r1, #24]
 800aa7e:	4691      	mov	r9, r2
 800aa80:	2f78      	cmp	r7, #120	; 0x78
 800aa82:	4680      	mov	r8, r0
 800aa84:	460c      	mov	r4, r1
 800aa86:	469a      	mov	sl, r3
 800aa88:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800aa8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800aa8e:	d807      	bhi.n	800aaa0 <_printf_i+0x28>
 800aa90:	2f62      	cmp	r7, #98	; 0x62
 800aa92:	d80a      	bhi.n	800aaaa <_printf_i+0x32>
 800aa94:	2f00      	cmp	r7, #0
 800aa96:	f000 80d9 	beq.w	800ac4c <_printf_i+0x1d4>
 800aa9a:	2f58      	cmp	r7, #88	; 0x58
 800aa9c:	f000 80a4 	beq.w	800abe8 <_printf_i+0x170>
 800aaa0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aaa4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800aaa8:	e03a      	b.n	800ab20 <_printf_i+0xa8>
 800aaaa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800aaae:	2b15      	cmp	r3, #21
 800aab0:	d8f6      	bhi.n	800aaa0 <_printf_i+0x28>
 800aab2:	a101      	add	r1, pc, #4	; (adr r1, 800aab8 <_printf_i+0x40>)
 800aab4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aab8:	0800ab11 	.word	0x0800ab11
 800aabc:	0800ab25 	.word	0x0800ab25
 800aac0:	0800aaa1 	.word	0x0800aaa1
 800aac4:	0800aaa1 	.word	0x0800aaa1
 800aac8:	0800aaa1 	.word	0x0800aaa1
 800aacc:	0800aaa1 	.word	0x0800aaa1
 800aad0:	0800ab25 	.word	0x0800ab25
 800aad4:	0800aaa1 	.word	0x0800aaa1
 800aad8:	0800aaa1 	.word	0x0800aaa1
 800aadc:	0800aaa1 	.word	0x0800aaa1
 800aae0:	0800aaa1 	.word	0x0800aaa1
 800aae4:	0800ac33 	.word	0x0800ac33
 800aae8:	0800ab55 	.word	0x0800ab55
 800aaec:	0800ac15 	.word	0x0800ac15
 800aaf0:	0800aaa1 	.word	0x0800aaa1
 800aaf4:	0800aaa1 	.word	0x0800aaa1
 800aaf8:	0800ac55 	.word	0x0800ac55
 800aafc:	0800aaa1 	.word	0x0800aaa1
 800ab00:	0800ab55 	.word	0x0800ab55
 800ab04:	0800aaa1 	.word	0x0800aaa1
 800ab08:	0800aaa1 	.word	0x0800aaa1
 800ab0c:	0800ac1d 	.word	0x0800ac1d
 800ab10:	682b      	ldr	r3, [r5, #0]
 800ab12:	1d1a      	adds	r2, r3, #4
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	602a      	str	r2, [r5, #0]
 800ab18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ab1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ab20:	2301      	movs	r3, #1
 800ab22:	e0a4      	b.n	800ac6e <_printf_i+0x1f6>
 800ab24:	6820      	ldr	r0, [r4, #0]
 800ab26:	6829      	ldr	r1, [r5, #0]
 800ab28:	0606      	lsls	r6, r0, #24
 800ab2a:	f101 0304 	add.w	r3, r1, #4
 800ab2e:	d50a      	bpl.n	800ab46 <_printf_i+0xce>
 800ab30:	680e      	ldr	r6, [r1, #0]
 800ab32:	602b      	str	r3, [r5, #0]
 800ab34:	2e00      	cmp	r6, #0
 800ab36:	da03      	bge.n	800ab40 <_printf_i+0xc8>
 800ab38:	232d      	movs	r3, #45	; 0x2d
 800ab3a:	4276      	negs	r6, r6
 800ab3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab40:	230a      	movs	r3, #10
 800ab42:	485e      	ldr	r0, [pc, #376]	; (800acbc <_printf_i+0x244>)
 800ab44:	e019      	b.n	800ab7a <_printf_i+0x102>
 800ab46:	680e      	ldr	r6, [r1, #0]
 800ab48:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ab4c:	602b      	str	r3, [r5, #0]
 800ab4e:	bf18      	it	ne
 800ab50:	b236      	sxthne	r6, r6
 800ab52:	e7ef      	b.n	800ab34 <_printf_i+0xbc>
 800ab54:	682b      	ldr	r3, [r5, #0]
 800ab56:	6820      	ldr	r0, [r4, #0]
 800ab58:	1d19      	adds	r1, r3, #4
 800ab5a:	6029      	str	r1, [r5, #0]
 800ab5c:	0601      	lsls	r1, r0, #24
 800ab5e:	d501      	bpl.n	800ab64 <_printf_i+0xec>
 800ab60:	681e      	ldr	r6, [r3, #0]
 800ab62:	e002      	b.n	800ab6a <_printf_i+0xf2>
 800ab64:	0646      	lsls	r6, r0, #25
 800ab66:	d5fb      	bpl.n	800ab60 <_printf_i+0xe8>
 800ab68:	881e      	ldrh	r6, [r3, #0]
 800ab6a:	2f6f      	cmp	r7, #111	; 0x6f
 800ab6c:	bf0c      	ite	eq
 800ab6e:	2308      	moveq	r3, #8
 800ab70:	230a      	movne	r3, #10
 800ab72:	4852      	ldr	r0, [pc, #328]	; (800acbc <_printf_i+0x244>)
 800ab74:	2100      	movs	r1, #0
 800ab76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ab7a:	6865      	ldr	r5, [r4, #4]
 800ab7c:	2d00      	cmp	r5, #0
 800ab7e:	bfa8      	it	ge
 800ab80:	6821      	ldrge	r1, [r4, #0]
 800ab82:	60a5      	str	r5, [r4, #8]
 800ab84:	bfa4      	itt	ge
 800ab86:	f021 0104 	bicge.w	r1, r1, #4
 800ab8a:	6021      	strge	r1, [r4, #0]
 800ab8c:	b90e      	cbnz	r6, 800ab92 <_printf_i+0x11a>
 800ab8e:	2d00      	cmp	r5, #0
 800ab90:	d04d      	beq.n	800ac2e <_printf_i+0x1b6>
 800ab92:	4615      	mov	r5, r2
 800ab94:	fbb6 f1f3 	udiv	r1, r6, r3
 800ab98:	fb03 6711 	mls	r7, r3, r1, r6
 800ab9c:	5dc7      	ldrb	r7, [r0, r7]
 800ab9e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800aba2:	4637      	mov	r7, r6
 800aba4:	42bb      	cmp	r3, r7
 800aba6:	460e      	mov	r6, r1
 800aba8:	d9f4      	bls.n	800ab94 <_printf_i+0x11c>
 800abaa:	2b08      	cmp	r3, #8
 800abac:	d10b      	bne.n	800abc6 <_printf_i+0x14e>
 800abae:	6823      	ldr	r3, [r4, #0]
 800abb0:	07de      	lsls	r6, r3, #31
 800abb2:	d508      	bpl.n	800abc6 <_printf_i+0x14e>
 800abb4:	6923      	ldr	r3, [r4, #16]
 800abb6:	6861      	ldr	r1, [r4, #4]
 800abb8:	4299      	cmp	r1, r3
 800abba:	bfde      	ittt	le
 800abbc:	2330      	movle	r3, #48	; 0x30
 800abbe:	f805 3c01 	strble.w	r3, [r5, #-1]
 800abc2:	f105 35ff 	addle.w	r5, r5, #4294967295
 800abc6:	1b52      	subs	r2, r2, r5
 800abc8:	6122      	str	r2, [r4, #16]
 800abca:	464b      	mov	r3, r9
 800abcc:	4621      	mov	r1, r4
 800abce:	4640      	mov	r0, r8
 800abd0:	f8cd a000 	str.w	sl, [sp]
 800abd4:	aa03      	add	r2, sp, #12
 800abd6:	f7ff fedf 	bl	800a998 <_printf_common>
 800abda:	3001      	adds	r0, #1
 800abdc:	d14c      	bne.n	800ac78 <_printf_i+0x200>
 800abde:	f04f 30ff 	mov.w	r0, #4294967295
 800abe2:	b004      	add	sp, #16
 800abe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abe8:	4834      	ldr	r0, [pc, #208]	; (800acbc <_printf_i+0x244>)
 800abea:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800abee:	6829      	ldr	r1, [r5, #0]
 800abf0:	6823      	ldr	r3, [r4, #0]
 800abf2:	f851 6b04 	ldr.w	r6, [r1], #4
 800abf6:	6029      	str	r1, [r5, #0]
 800abf8:	061d      	lsls	r5, r3, #24
 800abfa:	d514      	bpl.n	800ac26 <_printf_i+0x1ae>
 800abfc:	07df      	lsls	r7, r3, #31
 800abfe:	bf44      	itt	mi
 800ac00:	f043 0320 	orrmi.w	r3, r3, #32
 800ac04:	6023      	strmi	r3, [r4, #0]
 800ac06:	b91e      	cbnz	r6, 800ac10 <_printf_i+0x198>
 800ac08:	6823      	ldr	r3, [r4, #0]
 800ac0a:	f023 0320 	bic.w	r3, r3, #32
 800ac0e:	6023      	str	r3, [r4, #0]
 800ac10:	2310      	movs	r3, #16
 800ac12:	e7af      	b.n	800ab74 <_printf_i+0xfc>
 800ac14:	6823      	ldr	r3, [r4, #0]
 800ac16:	f043 0320 	orr.w	r3, r3, #32
 800ac1a:	6023      	str	r3, [r4, #0]
 800ac1c:	2378      	movs	r3, #120	; 0x78
 800ac1e:	4828      	ldr	r0, [pc, #160]	; (800acc0 <_printf_i+0x248>)
 800ac20:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ac24:	e7e3      	b.n	800abee <_printf_i+0x176>
 800ac26:	0659      	lsls	r1, r3, #25
 800ac28:	bf48      	it	mi
 800ac2a:	b2b6      	uxthmi	r6, r6
 800ac2c:	e7e6      	b.n	800abfc <_printf_i+0x184>
 800ac2e:	4615      	mov	r5, r2
 800ac30:	e7bb      	b.n	800abaa <_printf_i+0x132>
 800ac32:	682b      	ldr	r3, [r5, #0]
 800ac34:	6826      	ldr	r6, [r4, #0]
 800ac36:	1d18      	adds	r0, r3, #4
 800ac38:	6961      	ldr	r1, [r4, #20]
 800ac3a:	6028      	str	r0, [r5, #0]
 800ac3c:	0635      	lsls	r5, r6, #24
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	d501      	bpl.n	800ac46 <_printf_i+0x1ce>
 800ac42:	6019      	str	r1, [r3, #0]
 800ac44:	e002      	b.n	800ac4c <_printf_i+0x1d4>
 800ac46:	0670      	lsls	r0, r6, #25
 800ac48:	d5fb      	bpl.n	800ac42 <_printf_i+0x1ca>
 800ac4a:	8019      	strh	r1, [r3, #0]
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	4615      	mov	r5, r2
 800ac50:	6123      	str	r3, [r4, #16]
 800ac52:	e7ba      	b.n	800abca <_printf_i+0x152>
 800ac54:	682b      	ldr	r3, [r5, #0]
 800ac56:	2100      	movs	r1, #0
 800ac58:	1d1a      	adds	r2, r3, #4
 800ac5a:	602a      	str	r2, [r5, #0]
 800ac5c:	681d      	ldr	r5, [r3, #0]
 800ac5e:	6862      	ldr	r2, [r4, #4]
 800ac60:	4628      	mov	r0, r5
 800ac62:	f000 f83f 	bl	800ace4 <memchr>
 800ac66:	b108      	cbz	r0, 800ac6c <_printf_i+0x1f4>
 800ac68:	1b40      	subs	r0, r0, r5
 800ac6a:	6060      	str	r0, [r4, #4]
 800ac6c:	6863      	ldr	r3, [r4, #4]
 800ac6e:	6123      	str	r3, [r4, #16]
 800ac70:	2300      	movs	r3, #0
 800ac72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac76:	e7a8      	b.n	800abca <_printf_i+0x152>
 800ac78:	462a      	mov	r2, r5
 800ac7a:	4649      	mov	r1, r9
 800ac7c:	4640      	mov	r0, r8
 800ac7e:	6923      	ldr	r3, [r4, #16]
 800ac80:	47d0      	blx	sl
 800ac82:	3001      	adds	r0, #1
 800ac84:	d0ab      	beq.n	800abde <_printf_i+0x166>
 800ac86:	6823      	ldr	r3, [r4, #0]
 800ac88:	079b      	lsls	r3, r3, #30
 800ac8a:	d413      	bmi.n	800acb4 <_printf_i+0x23c>
 800ac8c:	68e0      	ldr	r0, [r4, #12]
 800ac8e:	9b03      	ldr	r3, [sp, #12]
 800ac90:	4298      	cmp	r0, r3
 800ac92:	bfb8      	it	lt
 800ac94:	4618      	movlt	r0, r3
 800ac96:	e7a4      	b.n	800abe2 <_printf_i+0x16a>
 800ac98:	2301      	movs	r3, #1
 800ac9a:	4632      	mov	r2, r6
 800ac9c:	4649      	mov	r1, r9
 800ac9e:	4640      	mov	r0, r8
 800aca0:	47d0      	blx	sl
 800aca2:	3001      	adds	r0, #1
 800aca4:	d09b      	beq.n	800abde <_printf_i+0x166>
 800aca6:	3501      	adds	r5, #1
 800aca8:	68e3      	ldr	r3, [r4, #12]
 800acaa:	9903      	ldr	r1, [sp, #12]
 800acac:	1a5b      	subs	r3, r3, r1
 800acae:	42ab      	cmp	r3, r5
 800acb0:	dcf2      	bgt.n	800ac98 <_printf_i+0x220>
 800acb2:	e7eb      	b.n	800ac8c <_printf_i+0x214>
 800acb4:	2500      	movs	r5, #0
 800acb6:	f104 0619 	add.w	r6, r4, #25
 800acba:	e7f5      	b.n	800aca8 <_printf_i+0x230>
 800acbc:	08016d99 	.word	0x08016d99
 800acc0:	08016daa 	.word	0x08016daa

0800acc4 <_sbrk_r>:
 800acc4:	b538      	push	{r3, r4, r5, lr}
 800acc6:	2300      	movs	r3, #0
 800acc8:	4d05      	ldr	r5, [pc, #20]	; (800ace0 <_sbrk_r+0x1c>)
 800acca:	4604      	mov	r4, r0
 800accc:	4608      	mov	r0, r1
 800acce:	602b      	str	r3, [r5, #0]
 800acd0:	f7fa fc48 	bl	8005564 <_sbrk>
 800acd4:	1c43      	adds	r3, r0, #1
 800acd6:	d102      	bne.n	800acde <_sbrk_r+0x1a>
 800acd8:	682b      	ldr	r3, [r5, #0]
 800acda:	b103      	cbz	r3, 800acde <_sbrk_r+0x1a>
 800acdc:	6023      	str	r3, [r4, #0]
 800acde:	bd38      	pop	{r3, r4, r5, pc}
 800ace0:	20000d30 	.word	0x20000d30

0800ace4 <memchr>:
 800ace4:	4603      	mov	r3, r0
 800ace6:	b510      	push	{r4, lr}
 800ace8:	b2c9      	uxtb	r1, r1
 800acea:	4402      	add	r2, r0
 800acec:	4293      	cmp	r3, r2
 800acee:	4618      	mov	r0, r3
 800acf0:	d101      	bne.n	800acf6 <memchr+0x12>
 800acf2:	2000      	movs	r0, #0
 800acf4:	e003      	b.n	800acfe <memchr+0x1a>
 800acf6:	7804      	ldrb	r4, [r0, #0]
 800acf8:	3301      	adds	r3, #1
 800acfa:	428c      	cmp	r4, r1
 800acfc:	d1f6      	bne.n	800acec <memchr+0x8>
 800acfe:	bd10      	pop	{r4, pc}

0800ad00 <memcpy>:
 800ad00:	440a      	add	r2, r1
 800ad02:	4291      	cmp	r1, r2
 800ad04:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad08:	d100      	bne.n	800ad0c <memcpy+0xc>
 800ad0a:	4770      	bx	lr
 800ad0c:	b510      	push	{r4, lr}
 800ad0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad12:	4291      	cmp	r1, r2
 800ad14:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad18:	d1f9      	bne.n	800ad0e <memcpy+0xe>
 800ad1a:	bd10      	pop	{r4, pc}

0800ad1c <memmove>:
 800ad1c:	4288      	cmp	r0, r1
 800ad1e:	b510      	push	{r4, lr}
 800ad20:	eb01 0402 	add.w	r4, r1, r2
 800ad24:	d902      	bls.n	800ad2c <memmove+0x10>
 800ad26:	4284      	cmp	r4, r0
 800ad28:	4623      	mov	r3, r4
 800ad2a:	d807      	bhi.n	800ad3c <memmove+0x20>
 800ad2c:	1e43      	subs	r3, r0, #1
 800ad2e:	42a1      	cmp	r1, r4
 800ad30:	d008      	beq.n	800ad44 <memmove+0x28>
 800ad32:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad36:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad3a:	e7f8      	b.n	800ad2e <memmove+0x12>
 800ad3c:	4601      	mov	r1, r0
 800ad3e:	4402      	add	r2, r0
 800ad40:	428a      	cmp	r2, r1
 800ad42:	d100      	bne.n	800ad46 <memmove+0x2a>
 800ad44:	bd10      	pop	{r4, pc}
 800ad46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad4e:	e7f7      	b.n	800ad40 <memmove+0x24>

0800ad50 <__malloc_lock>:
 800ad50:	4801      	ldr	r0, [pc, #4]	; (800ad58 <__malloc_lock+0x8>)
 800ad52:	f000 b880 	b.w	800ae56 <__retarget_lock_acquire_recursive>
 800ad56:	bf00      	nop
 800ad58:	20000d34 	.word	0x20000d34

0800ad5c <__malloc_unlock>:
 800ad5c:	4801      	ldr	r0, [pc, #4]	; (800ad64 <__malloc_unlock+0x8>)
 800ad5e:	f000 b87b 	b.w	800ae58 <__retarget_lock_release_recursive>
 800ad62:	bf00      	nop
 800ad64:	20000d34 	.word	0x20000d34

0800ad68 <_free_r>:
 800ad68:	b538      	push	{r3, r4, r5, lr}
 800ad6a:	4605      	mov	r5, r0
 800ad6c:	2900      	cmp	r1, #0
 800ad6e:	d040      	beq.n	800adf2 <_free_r+0x8a>
 800ad70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad74:	1f0c      	subs	r4, r1, #4
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	bfb8      	it	lt
 800ad7a:	18e4      	addlt	r4, r4, r3
 800ad7c:	f7ff ffe8 	bl	800ad50 <__malloc_lock>
 800ad80:	4a1c      	ldr	r2, [pc, #112]	; (800adf4 <_free_r+0x8c>)
 800ad82:	6813      	ldr	r3, [r2, #0]
 800ad84:	b933      	cbnz	r3, 800ad94 <_free_r+0x2c>
 800ad86:	6063      	str	r3, [r4, #4]
 800ad88:	6014      	str	r4, [r2, #0]
 800ad8a:	4628      	mov	r0, r5
 800ad8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad90:	f7ff bfe4 	b.w	800ad5c <__malloc_unlock>
 800ad94:	42a3      	cmp	r3, r4
 800ad96:	d908      	bls.n	800adaa <_free_r+0x42>
 800ad98:	6820      	ldr	r0, [r4, #0]
 800ad9a:	1821      	adds	r1, r4, r0
 800ad9c:	428b      	cmp	r3, r1
 800ad9e:	bf01      	itttt	eq
 800ada0:	6819      	ldreq	r1, [r3, #0]
 800ada2:	685b      	ldreq	r3, [r3, #4]
 800ada4:	1809      	addeq	r1, r1, r0
 800ada6:	6021      	streq	r1, [r4, #0]
 800ada8:	e7ed      	b.n	800ad86 <_free_r+0x1e>
 800adaa:	461a      	mov	r2, r3
 800adac:	685b      	ldr	r3, [r3, #4]
 800adae:	b10b      	cbz	r3, 800adb4 <_free_r+0x4c>
 800adb0:	42a3      	cmp	r3, r4
 800adb2:	d9fa      	bls.n	800adaa <_free_r+0x42>
 800adb4:	6811      	ldr	r1, [r2, #0]
 800adb6:	1850      	adds	r0, r2, r1
 800adb8:	42a0      	cmp	r0, r4
 800adba:	d10b      	bne.n	800add4 <_free_r+0x6c>
 800adbc:	6820      	ldr	r0, [r4, #0]
 800adbe:	4401      	add	r1, r0
 800adc0:	1850      	adds	r0, r2, r1
 800adc2:	4283      	cmp	r3, r0
 800adc4:	6011      	str	r1, [r2, #0]
 800adc6:	d1e0      	bne.n	800ad8a <_free_r+0x22>
 800adc8:	6818      	ldr	r0, [r3, #0]
 800adca:	685b      	ldr	r3, [r3, #4]
 800adcc:	4401      	add	r1, r0
 800adce:	6011      	str	r1, [r2, #0]
 800add0:	6053      	str	r3, [r2, #4]
 800add2:	e7da      	b.n	800ad8a <_free_r+0x22>
 800add4:	d902      	bls.n	800addc <_free_r+0x74>
 800add6:	230c      	movs	r3, #12
 800add8:	602b      	str	r3, [r5, #0]
 800adda:	e7d6      	b.n	800ad8a <_free_r+0x22>
 800addc:	6820      	ldr	r0, [r4, #0]
 800adde:	1821      	adds	r1, r4, r0
 800ade0:	428b      	cmp	r3, r1
 800ade2:	bf01      	itttt	eq
 800ade4:	6819      	ldreq	r1, [r3, #0]
 800ade6:	685b      	ldreq	r3, [r3, #4]
 800ade8:	1809      	addeq	r1, r1, r0
 800adea:	6021      	streq	r1, [r4, #0]
 800adec:	6063      	str	r3, [r4, #4]
 800adee:	6054      	str	r4, [r2, #4]
 800adf0:	e7cb      	b.n	800ad8a <_free_r+0x22>
 800adf2:	bd38      	pop	{r3, r4, r5, pc}
 800adf4:	20000d28 	.word	0x20000d28

0800adf8 <_realloc_r>:
 800adf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adfc:	4680      	mov	r8, r0
 800adfe:	4614      	mov	r4, r2
 800ae00:	460e      	mov	r6, r1
 800ae02:	b921      	cbnz	r1, 800ae0e <_realloc_r+0x16>
 800ae04:	4611      	mov	r1, r2
 800ae06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae0a:	f7ff bbf5 	b.w	800a5f8 <_malloc_r>
 800ae0e:	b92a      	cbnz	r2, 800ae1c <_realloc_r+0x24>
 800ae10:	f7ff ffaa 	bl	800ad68 <_free_r>
 800ae14:	4625      	mov	r5, r4
 800ae16:	4628      	mov	r0, r5
 800ae18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae1c:	f000 f81d 	bl	800ae5a <_malloc_usable_size_r>
 800ae20:	4284      	cmp	r4, r0
 800ae22:	4607      	mov	r7, r0
 800ae24:	d802      	bhi.n	800ae2c <_realloc_r+0x34>
 800ae26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ae2a:	d812      	bhi.n	800ae52 <_realloc_r+0x5a>
 800ae2c:	4621      	mov	r1, r4
 800ae2e:	4640      	mov	r0, r8
 800ae30:	f7ff fbe2 	bl	800a5f8 <_malloc_r>
 800ae34:	4605      	mov	r5, r0
 800ae36:	2800      	cmp	r0, #0
 800ae38:	d0ed      	beq.n	800ae16 <_realloc_r+0x1e>
 800ae3a:	42bc      	cmp	r4, r7
 800ae3c:	4622      	mov	r2, r4
 800ae3e:	4631      	mov	r1, r6
 800ae40:	bf28      	it	cs
 800ae42:	463a      	movcs	r2, r7
 800ae44:	f7ff ff5c 	bl	800ad00 <memcpy>
 800ae48:	4631      	mov	r1, r6
 800ae4a:	4640      	mov	r0, r8
 800ae4c:	f7ff ff8c 	bl	800ad68 <_free_r>
 800ae50:	e7e1      	b.n	800ae16 <_realloc_r+0x1e>
 800ae52:	4635      	mov	r5, r6
 800ae54:	e7df      	b.n	800ae16 <_realloc_r+0x1e>

0800ae56 <__retarget_lock_acquire_recursive>:
 800ae56:	4770      	bx	lr

0800ae58 <__retarget_lock_release_recursive>:
 800ae58:	4770      	bx	lr

0800ae5a <_malloc_usable_size_r>:
 800ae5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae5e:	1f18      	subs	r0, r3, #4
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	bfbc      	itt	lt
 800ae64:	580b      	ldrlt	r3, [r1, r0]
 800ae66:	18c0      	addlt	r0, r0, r3
 800ae68:	4770      	bx	lr
	...

0800ae6c <_init>:
 800ae6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae6e:	bf00      	nop
 800ae70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae72:	bc08      	pop	{r3}
 800ae74:	469e      	mov	lr, r3
 800ae76:	4770      	bx	lr

0800ae78 <_fini>:
 800ae78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae7a:	bf00      	nop
 800ae7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae7e:	bc08      	pop	{r3}
 800ae80:	469e      	mov	lr, r3
 800ae82:	4770      	bx	lr
