{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667851802136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667851802136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  7 17:10:02 2022 " "Processing started: Mon Nov  7 17:10:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667851802136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851802136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practico3_project -c practico3_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off practico3_project -c practico3_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851802136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667851802262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667851802262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/comp_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/comp_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp_n " "Found entity 1: comp_n" {  } { { "../modulesTP3/new/comp_n.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/comp_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/exception.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/exception.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exception " "Found entity 1: exception" {  } { { "../modulesTP3/new/exception.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/exception.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807028 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux4_tb.sv(43) " "Verilog HDL warning at mux4_tb.sv(43): extended using \"x\" or \"z\"" {  } { { "../modulesTP3/new/mux4_tb.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/mux4_tb.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667851807028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/mux4_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/mux4_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_tb " "Found entity 1: mux4_tb" {  } { { "../modulesTP3/new/mux4_tb.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/mux4_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../modulesTP3/new/mux4.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "../modulesTP3/execute.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/esync.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/esync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 esync " "Found entity 1: esync" {  } { { "../modulesTP3/esync.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/esync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "../modulesTP3/dmem.vhd" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/dmem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807348 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../modulesTP3/dmem.vhd" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/dmem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../modulesTP3/decode.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../modulesTP3/datapath.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../modulesTP3/controller.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "../modulesTP3/aludec.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/aludec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../modulesTP3/alu.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../modulesTP3/adder.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "../modulesTP3/writeback.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/writeback.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "../modulesTP3/sl2.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/sl2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "../modulesTP3/signext.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../modulesTP3/regfile.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "../modulesTP3/processor_tb.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/processor_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/processor_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/processor_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_arm " "Found entity 1: processor_arm" {  } { { "../modulesTP3/processor_arm.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/processor_arm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../modulesTP3/mux2.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../modulesTP3/memory.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "../modulesTP3/maindec.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../modulesTP3/imem.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../modulesTP3/flopr.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../modulesTP3/fetch.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807356 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "flopr_e_tb.sv(46) " "Verilog HDL warning at flopr_e_tb.sv(46): extended using \"x\" or \"z\"" {  } { { "../modulesTP3/new/flopr_e_tb.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/flopr_e_tb.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667851807356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/flopr_e_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/flopr_e_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_e_tb " "Found entity 1: flopr_e_tb" {  } { { "../modulesTP3/new/flopr_e_tb.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/flopr_e_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/flopr_e.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/flopr_e.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_e " "Found entity 1: flopr_e" {  } { { "../modulesTP3/new/flopr_e.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/flopr_e.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667851807357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_arm " "Elaborating entity \"processor_arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667851807392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "../modulesTP3/processor_arm.sv" "c" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/processor_arm.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:decPpal " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:decPpal\"" {  } { { "../modulesTP3/controller.sv" "decPpal" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/controller.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:decAlu " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:decAlu\"" {  } { { "../modulesTP3/controller.sv" "decAlu" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/controller.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "../modulesTP3/processor_arm.sv" "dp" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/processor_arm.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch datapath:dp\|fetch:FETCH " "Elaborating entity \"fetch\" for hierarchy \"datapath:dp\|fetch:FETCH\"" {  } { { "../modulesTP3/datapath.sv" "FETCH" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|fetch:FETCH\|mux2:MUX2_1 " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|fetch:FETCH\|mux2:MUX2_1\"" {  } { { "../modulesTP3/fetch.sv" "MUX2_1" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/fetch.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|fetch:FETCH\|flopr:PC " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|fetch:FETCH\|flopr:PC\"" {  } { { "../modulesTP3/fetch.sv" "PC" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/fetch.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|fetch:FETCH\|adder:Add " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|fetch:FETCH\|adder:Add\"" {  } { { "../modulesTP3/fetch.sv" "Add" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/fetch.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode datapath:dp\|decode:DECODE " "Elaborating entity \"decode\" for hierarchy \"datapath:dp\|decode:DECODE\"" {  } { { "../modulesTP3/datapath.sv" "DECODE" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/datapath.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|decode:DECODE\|mux2:ra2mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|decode:DECODE\|mux2:ra2mux\"" {  } { { "../modulesTP3/decode.sv" "ra2mux" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/decode.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|decode:DECODE\|regfile:registers " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|decode:DECODE\|regfile:registers\"" {  } { { "../modulesTP3/decode.sv" "registers" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/decode.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext datapath:dp\|decode:DECODE\|signext:ext " "Elaborating entity \"signext\" for hierarchy \"datapath:dp\|decode:DECODE\|signext:ext\"" {  } { { "../modulesTP3/decode.sv" "ext" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/decode.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute datapath:dp\|execute:EXECUTE " "Elaborating entity \"execute\" for hierarchy \"datapath:dp\|execute:EXECUTE\"" {  } { { "../modulesTP3/datapath.sv" "EXECUTE" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/datapath.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:dp\|execute:EXECUTE\|mux4:MUX " "Elaborating entity \"mux4\" for hierarchy \"datapath:dp\|execute:EXECUTE\|mux4:MUX\"" {  } { { "../modulesTP3/execute.sv" "MUX" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/execute.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|execute:EXECUTE\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|execute:EXECUTE\|alu:ALU\"" {  } { { "../modulesTP3/execute.sv" "ALU" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/execute.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 datapath:dp\|execute:EXECUTE\|sl2:SL2 " "Elaborating entity \"sl2\" for hierarchy \"datapath:dp\|execute:EXECUTE\|sl2:SL2\"" {  } { { "../modulesTP3/execute.sv" "SL2" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/execute.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:dp\|memory:MEMORY " "Elaborating entity \"memory\" for hierarchy \"datapath:dp\|memory:MEMORY\"" {  } { { "../modulesTP3/datapath.sv" "MEMORY" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/datapath.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback datapath:dp\|writeback:WRITEBACK " "Elaborating entity \"writeback\" for hierarchy \"datapath:dp\|writeback:WRITEBACK\"" {  } { { "../modulesTP3/datapath.sv" "WRITEBACK" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/datapath.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exception datapath:dp\|exception:EXCEPTION " "Elaborating entity \"exception\" for hierarchy \"datapath:dp\|exception:EXCEPTION\"" {  } { { "../modulesTP3/datapath.sv" "EXCEPTION" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/datapath.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_n datapath:dp\|exception:EXCEPTION\|comp_n:COMP_N " "Elaborating entity \"comp_n\" for hierarchy \"datapath:dp\|exception:EXCEPTION\|comp_n:COMP_N\"" {  } { { "../modulesTP3/new/exception.sv" "COMP_N" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/exception.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esync datapath:dp\|exception:EXCEPTION\|esync:ESYNC " "Elaborating entity \"esync\" for hierarchy \"datapath:dp\|exception:EXCEPTION\|esync:ESYNC\"" {  } { { "../modulesTP3/new/exception.sv" "ESYNC" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/exception.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807418 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out esync.sv(4) " "Verilog HDL Always Construct warning at esync.sv(4): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../modulesTP3/esync.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/esync.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1667851807419 "|exception|esync:ESYNC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out esync.sv(4) " "Inferred latch for \"out\" at esync.sv(4)" {  } { { "../modulesTP3/esync.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/esync.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851807419 "|exception|esync:ESYNC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr_e datapath:dp\|exception:EXCEPTION\|flopr_e:ELR " "Elaborating entity \"flopr_e\" for hierarchy \"datapath:dp\|exception:EXCEPTION\|flopr_e:ELR\"" {  } { { "../modulesTP3/new/exception.sv" "ELR" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/exception.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr_e datapath:dp\|exception:EXCEPTION\|flopr_e:ESR " "Elaborating entity \"flopr_e\" for hierarchy \"datapath:dp\|exception:EXCEPTION\|flopr_e:ESR\"" {  } { { "../modulesTP3/new/exception.sv" "ESR" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/new/exception.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:instrMem " "Elaborating entity \"imem\" for hierarchy \"imem:instrMem\"" {  } { { "../modulesTP3/processor_arm.sv" "instrMem" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/processor_arm.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807422 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 imem.sv(6) " "Net \"ROM.data_a\" at imem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "../modulesTP3/imem.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/imem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667851807422 "|processor_arm|imem:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 imem.sv(6) " "Net \"ROM.waddr_a\" at imem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "../modulesTP3/imem.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/imem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667851807422 "|processor_arm|imem:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 imem.sv(6) " "Net \"ROM.we_a\" at imem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "../modulesTP3/imem.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/imem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667851807422 "|processor_arm|imem:instrMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dataMem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dataMem\"" {  } { { "../modulesTP3/processor_arm.sv" "dataMem" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/processor_arm.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851807423 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|decode:DECODE\|regfile:registers\|rf " "RAM logic \"datapath:dp\|decode:DECODE\|regfile:registers\|rf\" is uninferred due to asynchronous read logic" {  } { { "../modulesTP3/regfile.sv" "rf" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/regfile.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667851808525 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1667851808525 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/projectTP3/db/practico3_project.ram1_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/projectTP3/db/practico3_project.ram1_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1667851808528 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667851824967 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "63 " "63 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667851836151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/projectTP3/output_files/practico3_project.map.smsg " "Generated suppressed messages file /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/projectTP3/output_files/practico3_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851836362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667851836787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667851836787 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dump " "No output dependent on input pin \"dump\"" {  } { { "../modulesTP3/processor_arm.sv" "" { Text "/home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico3/modulesTP3/processor_arm.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667851837461 "|processor_arm|dump"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667851837461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12775 " "Implemented 12775 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667851837461 ""} { "Info" "ICUT_CUT_TM_OPINS" "130 " "Implemented 130 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667851837461 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12641 " "Implemented 12641 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667851837461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667851837461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667851837482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  7 17:10:37 2022 " "Processing ended: Mon Nov  7 17:10:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667851837482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667851837482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667851837482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667851837482 ""}
