Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Wed Jun  9 20:11:05 2021
| Host             : LAPTOP-2OPCD7I5 running 64-bit major release  (build 9200)
| Command          : report_power -file dvi_pass_top_power_routed.rpt -pb dvi_pass_top_power_summary_routed.pb -rpx dvi_pass_top_power_routed.rpx
| Design           : dvi_pass_top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.521        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.409        |
| Device Static (W)        | 0.112        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 79.0         |
| Junction Temperature (C) | 31.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.004 |        8 |       --- |             --- |
| Slice Logic              |     0.005 |     1613 |       --- |             --- |
|   LUT as Logic           |     0.004 |      600 |     53200 |            1.13 |
|   Register               |    <0.001 |      642 |    106400 |            0.60 |
|   CARRY4                 |    <0.001 |       18 |     13300 |            0.14 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   Others                 |    <0.001 |      114 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |       24 |     53200 |            0.05 |
|   BUFR                   |     0.000 |        3 |        88 |            3.41 |
|   LUT as Shift Register  |     0.000 |        8 |     17400 |            0.05 |
| Signals                  |     0.003 |     1143 |       --- |             --- |
| MMCM                     |     0.124 |        2 |         4 |           50.00 |
| PLL                      |     0.110 |        1 |         4 |           25.00 |
| I/O                      |     0.163 |       25 |       125 |           20.00 |
| Static Power             |     0.112 |          |           |                 |
| Total                    |     0.521 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.035 |       0.026 |      0.009 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.151 |       0.140 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------+---------------------------------------------+-----------------+
| Clock                        | Domain                                      | Constraint (ns) |
+------------------------------+---------------------------------------------+-----------------+
| clk_out1_clk_wiz_125M_200M   | clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M |             5.0 |
| clk_out1_clk_wiz_125M_200M_1 | clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M |             5.0 |
| clkfbout_clk_wiz_125M_200M   | clkwiz_inst/inst/clkfbout_clk_wiz_125M_200M |             8.0 |
| clkfbout_clk_wiz_125M_200M_1 | clkwiz_inst/inst/clkfbout_clk_wiz_125M_200M |             8.0 |
| sys_clk_pin                  | sysclk_i                                    |             8.0 |
| sysclk_i                     | sysclk_i                                    |             8.0 |
+------------------------------+---------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| dvi_pass_top                         |     0.409 |
|   clkwiz_inst                        |     0.111 |
|     inst                             |     0.111 |
|   dvi2rgb_inst                       |     0.099 |
|     U0                               |     0.099 |
|       DataDecoders[0].DecoderX       |     0.011 |
|       DataDecoders[1].DecoderX       |     0.011 |
|       DataDecoders[2].DecoderX       |     0.011 |
|       GenerateDDC.DDC_EEPROM         |     0.002 |
|       TMDS_ClockingX                 |     0.065 |
|   rgb2dvi_inst                       |     0.198 |
|     U0                               |     0.198 |
|       ClockGenInternal.ClockGenX     |     0.062 |
|       ClockSerializer                |     0.033 |
|       DataEncoders[0].DataEncoder    |     0.001 |
|       DataEncoders[0].DataSerializer |     0.033 |
|       DataEncoders[1].DataEncoder    |     0.002 |
|       DataEncoders[1].DataSerializer |     0.033 |
|       DataEncoders[2].DataEncoder    |     0.002 |
|       DataEncoders[2].DataSerializer |     0.033 |
+--------------------------------------+-----------+


