#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Oct 19 12:04:54 2022
# Process ID: 14376
# Current directory: C:/Users/user/Desktop/LogicDesignLab/lab2_advanced
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14156 C:\Users\user\Desktop\LogicDesignLab\lab2_advanced\lab2_advanced.xpr
# Log file: C:/Users/user/Desktop/LogicDesignLab/lab2_advanced/vivado.log
# Journal file: C:/Users/user/Desktop/LogicDesignLab/lab2_advanced\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/LogicDesignLab/lab2_advanced/lab2_advanced.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v w ]
add_files C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/user/Downloads/Basys3_Master.xdc
import_files -fileset constrs_1 C:/Users/user/Downloads/Basys3_Master.xdc
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Parameterized_Ping_Pong_Counter_fpga [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
close_hw_manager
