{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673282614662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673282614668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 09 22:13:34 2023 " "Processing started: Mon Jan 09 22:13:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673282614668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673282614668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_xbee -c uart_xbee " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_xbee -c uart_xbee" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673282614668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673282614860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673282614860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adc_sck ADC_SCK uart_xbee.v(5) " "Verilog HDL Declaration information at uart_xbee.v(5): object \"adc_sck\" differs only in case from object \"ADC_SCK\" in the same scope" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673282621610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "din DIN uart_xbee.v(6) " "Verilog HDL Declaration information at uart_xbee.v(6): object \"din\" differs only in case from object \"DIN\" in the same scope" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673282621610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx Tx uart_xbee.v(12) " "Verilog HDL Declaration information at uart_xbee.v(12): object \"tx\" differs only in case from object \"Tx\" in the same scope" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673282621610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_xbee.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_xbee.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_xbee " "Found entity 1: uart_xbee" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673282621611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673282621611 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test_bench.v " "Can't analyze file -- file test_bench.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1673282621613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_xbee " "Elaborating entity \"uart_xbee\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673282621633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 uart_xbee.v(27) " "Verilog HDL assignment warning at uart_xbee.v(27): truncated value with size 5 to match size of target (1)" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673282621634 "|uart_xbee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 uart_xbee.v(37) " "Verilog HDL assignment warning at uart_xbee.v(37): truncated value with size 9 to match size of target (1)" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673282621634 "|uart_xbee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 1 uart_xbee.v(54) " "Verilog HDL assignment warning at uart_xbee.v(54): truncated value with size 14 to match size of target (1)" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673282621635 "|uart_xbee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_xbee.v(82) " "Verilog HDL assignment warning at uart_xbee.v(82): truncated value with size 32 to match size of target (9)" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673282621635 "|uart_xbee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_xbee.v(83) " "Verilog HDL assignment warning at uart_xbee.v(83): truncated value with size 32 to match size of target (9)" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673282621635 "|uart_xbee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_xbee.v(110) " "Verilog HDL assignment warning at uart_xbee.v(110): truncated value with size 32 to match size of target (1)" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673282621635 "|uart_xbee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_xbee.v(111) " "Verilog HDL assignment warning at uart_xbee.v(111): truncated value with size 32 to match size of target (1)" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673282621635 "|uart_xbee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_xbee.v(129) " "Verilog HDL assignment warning at uart_xbee.v(129): truncated value with size 32 to match size of target (1)" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673282621635 "|uart_xbee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_xbee.v(150) " "Verilog HDL assignment warning at uart_xbee.v(150): truncated value with size 32 to match size of target (3)" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673282621635 "|uart_xbee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_xbee.v(169) " "Verilog HDL assignment warning at uart_xbee.v(169): truncated value with size 32 to match size of target (4)" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673282621636 "|uart_xbee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_xbee.v(182) " "Verilog HDL assignment warning at uart_xbee.v(182): truncated value with size 32 to match size of target (4)" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673282621636 "|uart_xbee"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout uart_xbee.v(7) " "Output port \"dout\" at uart_xbee.v(7) has no driver" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673282621637 "|uart_xbee"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "din GND " "Pin \"din\" is stuck at GND" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673282622129 "|uart_xbee|din"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout GND " "Pin \"dout\" is stuck at GND" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673282622129 "|uart_xbee|dout"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx GND " "Pin \"tx\" is stuck at GND" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673282622129 "|uart_xbee|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673282622129 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673282622196 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/E-yantra/Task 2/uart_xbee/output_files/uart_xbee.map.smsg " "Generated suppressed messages file E:/E-yantra/Task 2/uart_xbee/output_files/uart_xbee.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673282622511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673282622598 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673282622598 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673282622629 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673282622629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673282622629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673282622629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673282622639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 09 22:13:42 2023 " "Processing ended: Mon Jan 09 22:13:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673282622639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673282622639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673282622639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673282622639 ""}
