

================================================================
== Vivado HLS Report for 'my_filter_buffer'
================================================================
* Date:           Fri Jan 29 23:15:37 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        sliding_window_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  262676|  262676|  262677|  262677|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |       2|       2|         2|          1|          1|       2|    yes   |
        |- Loop 2  |     512|     512|         2|          1|          1|     512|    yes   |
        |- Loop 3  |       4|       4|         2|          1|          1|       4|    yes   |
        |- Loop 4  |  262150|  262150|         8|          1|          1|  262144|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 2, States = { 8 9 }
  Pipeline-3: II = 1, D = 8, States = { 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond_flatten)
	9  / (!exitcond_flatten)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	19  / (exitcond_flatten8)
	14  / (!exitcond_flatten8)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	11  / true
19 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: StgValue_20 (24)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_8), !map !52

ST_1: StgValue_21 (25)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_7), !map !58

ST_1: StgValue_22 (26)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_6), !map !64

ST_1: StgValue_23 (27)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_5), !map !70

ST_1: StgValue_24 (28)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_4), !map !76

ST_1: StgValue_25 (29)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_3), !map !82

ST_1: StgValue_26 (30)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_2), !map !88

ST_1: StgValue_27 (31)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_1), !map !94

ST_1: StgValue_28 (32)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_0), !map !100

ST_1: StgValue_29 (33)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V_data_V), !map !106

ST_1: StgValue_30 (34)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_keep_V), !map !110

ST_1: StgValue_31 (35)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_strb_V), !map !114

ST_1: StgValue_32 (36)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i2* %in_stream_V_user_V), !map !118

ST_1: StgValue_33 (37)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !122

ST_1: StgValue_34 (38)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_V_id_V), !map !126

ST_1: StgValue_35 (39)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i6* %in_stream_V_dest_V), !map !130

ST_1: StgValue_36 (40)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_V_data_V), !map !134

ST_1: StgValue_37 (41)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_V_keep_V), !map !138

ST_1: StgValue_38 (42)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_V_strb_V), !map !142

ST_1: StgValue_39 (43)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i2* %out_stream_V_user_V), !map !146

ST_1: StgValue_40 (44)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !150

ST_1: StgValue_41 (45)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_V_id_V), !map !154

ST_1: StgValue_42 (46)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i6* %out_stream_V_dest_V), !map !158

ST_1: StgValue_43 (47)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @my_filter_buffer_str) nounwind

ST_1: line_buf_0 (48)  [1/1] 2.71ns  loc: sliding_window_2/sliding_window.cpp:46
:24  %line_buf_0 = alloca [512 x i32], align 4

ST_1: line_buf_1 (49)  [1/1] 2.71ns  loc: sliding_window_2/sliding_window.cpp:46
:25  %line_buf_1 = alloca [512 x i32], align 4

ST_1: StgValue_46 (50)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:37
:26  call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i2* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_47 (51)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:38
:27  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_48 (52)  [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecInterface(i8* %kernel_0, i8* %kernel_1, i8* %kernel_2, i8* %kernel_3, i8* %kernel_4, i8* %kernel_5, i8* %kernel_6, i8* %kernel_7, i8* %kernel_8, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [11 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_49 (53)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:40
:29  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_50 (54)  [1/1] 1.57ns  loc: sliding_window_2/sliding_window.cpp:58
:30  br label %1


 <State 2>: 3.44ns
ST_2: x (56)  [1/1] 0.00ns
:0  %x = phi i10 [ 510, %0 ], [ %x_1, %2 ]

ST_2: exitcond1 (57)  [1/1] 2.07ns  loc: sliding_window_2/sliding_window.cpp:58
:1  %exitcond1 = icmp eq i10 %x, -512

ST_2: StgValue_53 (58)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:58
:2  br i1 %exitcond1, label %.preheader75.0.preheader, label %2

ST_2: empty_5 (64)  [2/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:61
:4  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)

ST_2: x_1 (69)  [1/1] 1.84ns  loc: sliding_window_2/sliding_window.cpp:58
:9  %x_1 = add i10 %x, 1


 <State 3>: 2.71ns
ST_3: x_cast7 (60)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:58
:0  %x_cast7 = zext i10 %x to i32

ST_3: empty (61)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_3: tmp (62)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:59
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_3: StgValue_59 (63)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:60
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: empty_5 (64)  [1/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:61
:4  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)

ST_3: tmp_data_V (65)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:61
:5  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_5, 0

ST_3: line_buf_0_addr (66)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:58
:6  %line_buf_0_addr = getelementptr [512 x i32]* %line_buf_0, i32 0, i32 %x_cast7

ST_3: StgValue_63 (67)  [1/1] 2.71ns  loc: sliding_window_2/sliding_window.cpp:62
:7  store i32 %tmp_data_V, i32* %line_buf_0_addr, align 4

ST_3: empty_6 (68)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:63
:8  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)

ST_3: StgValue_65 (70)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:58
:10  br label %1


 <State 4>: 1.57ns
ST_4: StgValue_66 (72)  [1/1] 1.57ns  loc: sliding_window_2/sliding_window.cpp:67
.preheader75.0.preheader:0  br label %.preheader75.0


 <State 5>: 3.44ns
ST_5: x1 (74)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:67
.preheader75.0:0  %x1 = phi i10 [ %x_2, %3 ], [ 0, %.preheader75.0.preheader ]

ST_5: exitcond4 (75)  [1/1] 2.07ns  loc: sliding_window_2/sliding_window.cpp:67
.preheader75.0:1  %exitcond4 = icmp eq i10 %x1, -512

ST_5: x_2 (76)  [1/1] 1.84ns  loc: sliding_window_2/sliding_window.cpp:67
.preheader75.0:2  %x_2 = add i10 %x1, 1

ST_5: StgValue_70 (77)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:67
.preheader75.0:3  br i1 %exitcond4, label %.preheader73.preheader, label %3

ST_5: empty_8 (83)  [2/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:70
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)


 <State 6>: 2.71ns
ST_6: x1_cast6 (79)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:67
:0  %x1_cast6 = zext i10 %x1 to i32

ST_6: empty_7 (80)  [1/1] 0.00ns
:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_6: tmp_2 (81)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:68
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_6: StgValue_75 (82)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:69
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: empty_8 (83)  [1/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:70
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)

ST_6: tmp_data_V_1 (84)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:70
:5  %tmp_data_V_1 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_8, 0

ST_6: line_buf_1_addr (85)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:67
:6  %line_buf_1_addr = getelementptr [512 x i32]* %line_buf_1, i32 0, i32 %x1_cast6

ST_6: StgValue_79 (86)  [1/1] 2.71ns  loc: sliding_window_2/sliding_window.cpp:71
:7  store i32 %tmp_data_V_1, i32* %line_buf_1_addr, align 4

ST_6: empty_9 (87)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:72
:8  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_2)

ST_6: StgValue_81 (88)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:67
:9  br label %.preheader75.0


 <State 7>: 1.57ns
ST_7: StgValue_82 (90)  [1/1] 1.57ns
.preheader73.preheader:0  br label %.preheader73


 <State 8>: 6.24ns
ST_8: indvar_flatten (92)  [1/1] 0.00ns
.preheader73:0  %indvar_flatten = phi i3 [ %indvar_flatten_next, %.preheader74 ], [ 0, %.preheader73.preheader ]

ST_8: y2 (93)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader73:1  %y2 = phi i2 [ %tmp_3_mid2_v, %.preheader74 ], [ 1, %.preheader73.preheader ]

ST_8: window_2_2_1 (94)  [1/1] 0.00ns
.preheader73:2  %window_2_2_1 = phi i32 [ %window_2_2_6, %.preheader74 ], [ undef, %.preheader73.preheader ]

ST_8: window_2_1_1 (95)  [1/1] 0.00ns
.preheader73:3  %window_2_1_1 = phi i32 [ %window_2_2_7, %.preheader74 ], [ undef, %.preheader73.preheader ]

ST_8: window_1_2_1 (96)  [1/1] 0.00ns
.preheader73:4  %window_1_2_1 = phi i32 [ %window_2_2_8, %.preheader74 ], [ undef, %.preheader73.preheader ]

ST_8: window_1_1_1 (97)  [1/1] 0.00ns
.preheader73:5  %window_1_1_1 = phi i32 [ %window_2_2_9, %.preheader74 ], [ undef, %.preheader73.preheader ]

ST_8: x3 (98)  [1/1] 0.00ns
.preheader73:6  %x3 = phi i2 [ %x_3, %.preheader74 ], [ 1, %.preheader73.preheader ]

ST_8: exitcond_flatten (99)  [1/1] 1.62ns
.preheader73:7  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_8: indvar_flatten_next (100)  [1/1] 0.80ns
.preheader73:8  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_8: StgValue_92 (101)  [1/1] 0.00ns
.preheader73:9  br i1 %exitcond_flatten, label %.preheader71.preheader, label %.preheader74

ST_8: exitcond (104)  [1/1] 1.36ns  loc: sliding_window_2/sliding_window.cpp:78
.preheader74:1  %exitcond = icmp eq i2 %x3, -1

ST_8: x3_mid2 (105)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:78
.preheader74:2  %x3_mid2 = select i1 %exitcond, i2 1, i2 %x3

ST_8: y9 (106)  [1/1] 0.80ns  loc: sliding_window_2/sliding_window.cpp:76
.preheader74:3  %y9 = add i2 1, %y2

ST_8: tmp_3_mid2_v (107)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:4  %tmp_3_mid2_v = select i1 %exitcond, i2 %y9, i2 %y2

ST_8: tmp_1 (108)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:5  %tmp_1 = trunc i2 %tmp_3_mid2_v to i1

ST_8: cond_mid1 (109)  [1/1] 1.36ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:6  %cond_mid1 = icmp eq i2 %y2, 0

ST_8: cond (110)  [1/1] 1.36ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:7  %cond = icmp eq i2 %y2, 1

ST_8: cond_mid2 (111)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:8  %cond_mid2 = select i1 %exitcond, i1 %cond_mid1, i1 %cond

ST_8: x3_cast4_cast (112)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:78
.preheader74:9  %x3_cast4_cast = zext i2 %x3_mid2 to i3

ST_8: tmp_s (115)  [1/1] 0.80ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:12  %tmp_s = add i3 -3, %x3_cast4_cast

ST_8: tmp_cast8 (116)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:13  %tmp_cast8 = sext i3 %tmp_s to i9

ST_8: tmp_cast (117)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:14  %tmp_cast = zext i9 %tmp_cast8 to i32

ST_8: line_buf_0_addr_2 (118)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:15  %line_buf_0_addr_2 = getelementptr [512 x i32]* %line_buf_0, i32 0, i32 %tmp_cast

ST_8: line_buf_1_addr_2 (119)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:16  %line_buf_1_addr_2 = getelementptr [512 x i32]* %line_buf_1, i32 0, i32 %tmp_cast

ST_8: line_buf_0_load (120)  [2/2] 2.71ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:17  %line_buf_0_load = load i32* %line_buf_0_addr_2, align 4

ST_8: line_buf_1_load (121)  [2/2] 2.71ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:18  %line_buf_1_load = load i32* %line_buf_1_addr_2, align 4

ST_8: cond1 (123)  [1/1] 1.36ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:20  %cond1 = icmp eq i2 %x3_mid2, 1

ST_8: x_3 (133)  [1/1] 0.80ns  loc: sliding_window_2/sliding_window.cpp:78
.preheader74:30  %x_3 = add i2 1, %x3_mid2


 <State 9>: 5.45ns
ST_9: empty_10 (103)  [1/1] 0.00ns
.preheader74:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_9: tmp_6 (113)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:79
.preheader74:10  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_9: StgValue_113 (114)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:80
.preheader74:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_9: line_buf_0_load (120)  [1/2] 2.71ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:17  %line_buf_0_load = load i32* %line_buf_0_addr_2, align 4

ST_9: line_buf_1_load (121)  [1/2] 2.71ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:18  %line_buf_1_load = load i32* %line_buf_1_addr_2, align 4

ST_9: window_1_1_2 (122)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:81
.preheader74:19  %window_1_1_2 = select i1 %tmp_1, i32 %line_buf_0_load, i32 %line_buf_1_load

ST_9: window_2_2_1_11 (124)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:81 (grouped into LUT with out node window_2_2_8)
.preheader74:21  %window_2_2_1_11 = select i1 %cond1, i32 %window_1_2_1, i32 %window_1_1_2

ST_9: window_2_2_2 (125)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:81 (grouped into LUT with out node window_2_2_9)
.preheader74:22  %window_2_2_2 = select i1 %cond1, i32 %window_1_1_2, i32 %window_1_1_1

ST_9: window_2_2_4 (126)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:81 (grouped into LUT with out node window_2_2_6)
.preheader74:23  %window_2_2_4 = select i1 %cond1, i32 %window_2_2_1, i32 %window_1_1_2

ST_9: window_2_2_5 (127)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:81 (grouped into LUT with out node window_2_2_7)
.preheader74:24  %window_2_2_5 = select i1 %cond1, i32 %window_1_1_2, i32 %window_2_1_1

ST_9: window_2_2_6 (128)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:81 (out node of the LUT)
.preheader74:25  %window_2_2_6 = select i1 %cond_mid2, i32 %window_2_2_1, i32 %window_2_2_4

ST_9: window_2_2_7 (129)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:81 (out node of the LUT)
.preheader74:26  %window_2_2_7 = select i1 %cond_mid2, i32 %window_2_1_1, i32 %window_2_2_5

ST_9: window_2_2_8 (130)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:81 (out node of the LUT)
.preheader74:27  %window_2_2_8 = select i1 %cond_mid2, i32 %window_2_2_1_11, i32 %window_1_2_1

ST_9: window_2_2_9 (131)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:81 (out node of the LUT)
.preheader74:28  %window_2_2_9 = select i1 %cond_mid2, i32 %window_2_2_2, i32 %window_1_1_1

ST_9: empty_12 (132)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:82
.preheader74:29  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_6)

ST_9: StgValue_126 (134)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:78
.preheader74:31  br label %.preheader73


 <State 10>: 1.57ns
ST_10: window_0_0_read_as (136)  [1/1] 0.00ns
.preheader71.preheader:0  %window_0_0_read_as = alloca i32

ST_10: window_0_0 (137)  [1/1] 0.00ns
.preheader71.preheader:1  %window_0_0 = alloca i32

ST_10: window_0_1 (138)  [1/1] 0.00ns
.preheader71.preheader:2  %window_0_1 = alloca i32

ST_10: window_1_0_read_as (139)  [1/1] 0.00ns
.preheader71.preheader:3  %window_1_0_read_as = alloca i32

ST_10: window_2_0_read_as (140)  [1/1] 0.00ns
.preheader71.preheader:4  %window_2_0_read_as = alloca i32

ST_10: read_count_1 (141)  [1/1] 0.00ns
.preheader71.preheader:5  %read_count_1 = alloca i32

ST_10: StgValue_133 (142)  [1/1] 1.57ns
.preheader71.preheader:6  store i32 514, i32* %read_count_1

ST_10: StgValue_134 (143)  [1/1] 1.57ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93
.preheader71.preheader:7  br label %.preheader71


 <State 11>: 6.15ns
ST_11: indvar_flatten6 (145)  [1/1] 0.00ns
.preheader71:0  %indvar_flatten6 = phi i19 [ %indvar_flatten_next7, %._crit_edge ], [ 0, %.preheader71.preheader ]

ST_11: y_assign (146)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:88
.preheader71:1  %y_assign = phi i10 [ %y_assign_mid2, %._crit_edge ], [ 0, %.preheader71.preheader ]

ST_11: x_assign (151)  [1/1] 0.00ns
.preheader71:6  %x_assign = phi i10 [ %x_4, %._crit_edge ], [ 0, %.preheader71.preheader ]

ST_11: tmp_i_i (157)  [1/1] 2.07ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93
.preheader71:12  %tmp_i_i = icmp ne i10 %y_assign, 0

ST_11: y (158)  [1/1] 1.84ns  loc: sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93
.preheader71:13  %y = add i10 %y_assign, 1

ST_11: tmp_3 (159)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93
.preheader71:14  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %y, i32 9)

ST_11: exitcond_flatten8 (160)  [1/1] 2.33ns
.preheader71:15  %exitcond_flatten8 = icmp eq i19 %indvar_flatten6, -262144

ST_11: indvar_flatten_next7 (161)  [1/1] 2.08ns
.preheader71:16  %indvar_flatten_next7 = add i19 %indvar_flatten6, 1

ST_11: read_count_1_load (169)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:113
.preheader72:1  %read_count_1_load = load i32* %read_count_1

ST_11: exitcond2 (171)  [1/1] 2.07ns  loc: sliding_window_2/sliding_window.cpp:88
.preheader72:3  %exitcond2 = icmp eq i10 %x_assign, -512

ST_11: x_assign_mid2 (172)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:88
.preheader72:4  %x_assign_mid2 = select i1 %exitcond2, i10 0, i10 %x_assign

ST_11: tmp_i_i_mid1 (173)  [1/1] 2.07ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93
.preheader72:5  %tmp_i_i_mid1 = icmp ne i10 %y, 0

ST_11: tmp_i_i_mid2 (174)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93
.preheader72:6  %tmp_i_i_mid2 = select i1 %exitcond2, i1 %tmp_i_i_mid1, i1 %tmp_i_i

ST_11: y_assign_mid2 (180)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:88
.preheader72:12  %y_assign_mid2 = select i1 %exitcond2, i10 %y, i10 %y_assign

ST_11: x5_cast1 (181)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:88
.preheader72:13  %x5_cast1 = zext i10 %x_assign_mid2 to i32

ST_11: tmp_3_i_i (193)  [1/1] 2.07ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93
.preheader72:25  %tmp_3_i_i = icmp ne i10 %x_assign_mid2, 0

ST_11: x_4 (202)  [1/1] 1.84ns  loc: sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93
.preheader72:34  %x_4 = add i10 %x_assign_mid2, 1

ST_11: line_buf_0_addr_1 (239)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:88
.preheader72:71  %line_buf_0_addr_1 = getelementptr [512 x i32]* %line_buf_0, i32 0, i32 %x5_cast1

ST_11: window_0_2 (240)  [2/2] 2.71ns  loc: sliding_window_2/sliding_window.cpp:105
.preheader72:72  %window_0_2 = load i32* %line_buf_0_addr_1, align 4

ST_11: line_buf_1_addr_1 (241)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:88
.preheader72:73  %line_buf_1_addr_1 = getelementptr [512 x i32]* %line_buf_1, i32 0, i32 %x5_cast1

ST_11: window_1_2 (242)  [2/2] 2.71ns  loc: sliding_window_2/sliding_window.cpp:108
.preheader72:74  %window_1_2 = load i32* %line_buf_1_addr_1, align 4

ST_11: tmp_12 (244)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:113
.preheader72:76  %tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %read_count_1_load, i32 18, i32 31)

ST_11: icmp (245)  [1/1] 2.21ns  loc: sliding_window_2/sliding_window.cpp:113
.preheader72:77  %icmp = icmp slt i14 %tmp_12, 1

ST_11: StgValue_158 (247)  [1/1] 1.57ns  loc: sliding_window_2/sliding_window.cpp:113
.preheader72:79  br i1 %icmp, label %4, label %._crit_edge

ST_11: empty_13 (249)  [2/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:115
:0  %empty_13 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)

ST_11: read_count (251)  [1/1] 2.44ns  loc: sliding_window_2/sliding_window.cpp:117
:2  %read_count = add nsw i32 %read_count_1_load, 1

ST_11: StgValue_161 (252)  [1/1] 1.57ns  loc: sliding_window_2/sliding_window.cpp:117
:3  store i32 %read_count, i32* %read_count_1


 <State 12>: 7.08ns
ST_12: window_1_1 (149)  [1/1] 0.00ns
.preheader71:4  %window_1_1 = phi i32 [ %window_1_2, %._crit_edge ], [ %window_1_2_1, %.preheader71.preheader ]

ST_12: window_1_0 (150)  [1/1] 0.00ns
.preheader71:5  %window_1_0 = phi i32 [ %window_1_1, %._crit_edge ], [ %window_1_1_1, %.preheader71.preheader ]

ST_12: window_0_0_read_as_1 (152)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader71:7  %window_0_0_read_as_1 = load i32* %window_0_0_read_as

ST_12: window_0_0_load (153)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader71:8  %window_0_0_load = load i32* %window_0_0

ST_12: window_0_1_load_1 (154)  [1/1] 0.00ns
.preheader71:9  %window_0_1_load_1 = load i32* %window_0_1

ST_12: window_1_0_read_as_1 (155)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader71:10  %window_1_0_read_as_1 = load i32* %window_1_0_read_as

ST_12: StgValue_168 (163)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:108
.preheader71:18  store i32 %window_1_0, i32* %window_1_0_read_as

ST_12: StgValue_169 (164)  [1/1] 0.00ns
.preheader71:19  store i32 %window_0_1_load_1, i32* %window_0_0

ST_12: StgValue_170 (165)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader71:20  store i32 %window_0_0_load, i32* %window_0_0_read_as

ST_12: window_0_1_load (168)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:0  %window_0_1_load = load i32* %window_0_1

ST_12: y_assign_1_mid1 (175)  [1/1] 1.84ns  loc: sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93
.preheader72:7  %y_assign_1_mid1 = add i10 %y_assign, 2

ST_12: tmp_7 (177)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93
.preheader72:9  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %y_assign_1_mid1, i32 9)

ST_12: tmp_i2_i_mid2_v (178)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93
.preheader72:10  %tmp_i2_i_mid2_v = select i1 %exitcond2, i1 %tmp_7, i1 %tmp_3

ST_12: kernel_0_read (184)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:93
.preheader72:16  %kernel_0_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_0)

ST_12: kernel_1_read (185)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:93
.preheader72:17  %kernel_1_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_1)

ST_12: kernel_2_read (186)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:93
.preheader72:18  %kernel_2_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_2)

ST_12: kernel_3_read (187)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:93
.preheader72:19  %kernel_3_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_3)

ST_12: kernel_4_read (188)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:93
.preheader72:20  %kernel_4_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_4)

ST_12: kernel_5_read (189)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:93
.preheader72:21  %kernel_5_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_5)

ST_12: kernel_6_read (190)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:93
.preheader72:22  %kernel_6_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_6)

ST_12: kernel_7_read (191)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:93
.preheader72:23  %kernel_7_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_7)

ST_12: kernel_8_read (192)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:93
.preheader72:24  %kernel_8_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_8)

ST_12: tmp_8_i (195)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:27  %tmp_8_i = zext i8 %kernel_0_read to i32

ST_12: tmp_9_i (196)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:28  %tmp_9_i = mul i32 %window_0_0_read_as_1, %tmp_8_i

ST_12: tmp_8_0_1_i (198)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:30  %tmp_8_0_1_i = zext i8 %kernel_1_read to i32

ST_12: tmp_9_0_1_i (199)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:31  %tmp_9_0_1_i = mul i32 %window_0_0_load, %tmp_8_0_1_i

ST_12: tmp_8_0_2_i (206)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:38  %tmp_8_0_2_i = zext i8 %kernel_2_read to i32

ST_12: tmp_9_0_2_i (207)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:39  %tmp_9_0_2_i = mul i32 %window_0_1_load, %tmp_8_0_2_i

ST_12: tmp_8_1_i (210)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:42  %tmp_8_1_i = zext i8 %kernel_3_read to i32

ST_12: tmp_9_1_i (211)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:43  %tmp_9_1_i = mul i32 %window_1_0_read_as_1, %tmp_8_1_i

ST_12: tmp_8_1_1_i (214)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:46  %tmp_8_1_1_i = zext i8 %kernel_4_read to i32

ST_12: tmp_9_1_1_i (215)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:47  %tmp_9_1_1_i = mul i32 %window_1_0, %tmp_8_1_1_i

ST_12: tmp_8_1_2_i (219)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:51  %tmp_8_1_2_i = zext i8 %kernel_5_read to i32

ST_12: tmp_9_1_2_i (220)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:52  %tmp_9_1_2_i = mul i32 %window_1_1, %tmp_8_1_2_i

ST_12: window_0_2 (240)  [1/2] 2.71ns  loc: sliding_window_2/sliding_window.cpp:105
.preheader72:72  %window_0_2 = load i32* %line_buf_0_addr_1, align 4

ST_12: window_1_2 (242)  [1/2] 2.71ns  loc: sliding_window_2/sliding_window.cpp:108
.preheader72:74  %window_1_2 = load i32* %line_buf_1_addr_1, align 4

ST_12: StgValue_198 (243)  [1/1] 2.71ns  loc: sliding_window_2/sliding_window.cpp:108
.preheader72:75  store i32 %window_1_2, i32* %line_buf_0_addr_1, align 4

ST_12: StgValue_199 (246)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:105
.preheader72:78  store i32 %window_0_2, i32* %window_0_1

ST_12: empty_13 (249)  [1/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:115
:0  %empty_13 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)

ST_12: tmp_data_V_4 (250)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:115
:1  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_13, 0

ST_12: StgValue_202 (253)  [1/1] 1.57ns  loc: sliding_window_2/sliding_window.cpp:118
:4  br label %._crit_edge


 <State 13>: 6.08ns
ST_13: window_2_1 (147)  [1/1] 0.00ns
.preheader71:2  %window_2_1 = phi i32 [ %window_2_2, %._crit_edge ], [ %window_2_2_1, %.preheader71.preheader ]

ST_13: window_2_0 (148)  [1/1] 0.00ns
.preheader71:3  %window_2_0 = phi i32 [ %window_2_1, %._crit_edge ], [ %window_2_1_1, %.preheader71.preheader ]

ST_13: window_2_0_read_as_1 (156)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader71:11  %window_2_0_read_as_1 = load i32* %window_2_0_read_as

ST_13: StgValue_206 (162)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:115
.preheader71:17  store i32 %window_2_0, i32* %window_2_0_read_as

ST_13: StgValue_207 (166)  [1/1] 0.00ns
.preheader71:21  br i1 %exitcond_flatten8, label %5, label %.preheader72

ST_13: tmp_4 (182)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:89
.preheader72:14  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

ST_13: tmp_9_i (196)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:28  %tmp_9_i = mul i32 %window_0_0_read_as_1, %tmp_8_i

ST_13: tmp_9_0_1_i (199)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:31  %tmp_9_0_1_i = mul i32 %window_0_0_load, %tmp_8_0_1_i

ST_13: tmp_9_0_2_i (207)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:39  %tmp_9_0_2_i = mul i32 %window_0_1_load, %tmp_8_0_2_i

ST_13: tmp_9_1_i (211)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:43  %tmp_9_1_i = mul i32 %window_1_0_read_as_1, %tmp_8_1_i

ST_13: tmp_9_1_1_i (215)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:47  %tmp_9_1_1_i = mul i32 %window_1_0, %tmp_8_1_1_i

ST_13: tmp_9_1_2_i (220)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:52  %tmp_9_1_2_i = mul i32 %window_1_1, %tmp_8_1_2_i

ST_13: tmp_8_2_i (224)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:56  %tmp_8_2_i = zext i8 %kernel_6_read to i32

ST_13: tmp_9_2_i (225)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:57  %tmp_9_2_i = mul i32 %window_2_0_read_as_1, %tmp_8_2_i

ST_13: tmp_8_2_1_i (228)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:60  %tmp_8_2_1_i = zext i8 %kernel_7_read to i32

ST_13: tmp_9_2_1_i (229)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:61  %tmp_9_2_1_i = mul i32 %window_2_0, %tmp_8_2_1_i

ST_13: tmp_8_2_2_i (234)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:66  %tmp_8_2_2_i = zext i8 %kernel_8_read to i32

ST_13: tmp_9_2_2_i (235)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:67  %tmp_9_2_2_i = mul i32 %window_2_1, %tmp_8_2_2_i

ST_13: window_2_2 (255)  [1/1] 0.00ns
._crit_edge:0  %window_2_2 = phi i32 [ %tmp_data_V_4, %4 ], [ 0, %.preheader72 ]

ST_13: StgValue_222 (256)  [1/1] 2.71ns  loc: sliding_window_2/sliding_window.cpp:119
._crit_edge:1  store i32 %window_2_2, i32* %line_buf_1_addr_1, align 4

ST_13: empty_14 (257)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:135
._crit_edge:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_4)

ST_13: StgValue_224 (258)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:88
._crit_edge:3  br label %.preheader71


 <State 14>: 8.52ns
ST_14: or_cond1_i_i (194)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (grouped into LUT with out node result_3_0_1_i)
.preheader72:26  %or_cond1_i_i = and i1 %tmp_i_i_mid2, %tmp_3_i_i

ST_14: tmp_9_i (196)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:28  %tmp_9_i = mul i32 %window_0_0_read_as_1, %tmp_8_i

ST_14: result_2_i (197)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (grouped into LUT with out node result_3_0_1_i)
.preheader72:29  %result_2_i = select i1 %or_cond1_i_i, i32 %tmp_9_i, i32 0

ST_14: tmp_9_0_1_i (199)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:31  %tmp_9_0_1_i = mul i32 %window_0_0_load, %tmp_8_0_1_i

ST_14: result_3_0_1_i (200)  [1/1] 2.44ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93 (out node of the LUT)
.preheader72:32  %result_3_0_1_i = add i32 %tmp_9_0_1_i, %result_2_i

ST_14: tmp_9_0_2_i (207)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:39  %tmp_9_0_2_i = mul i32 %window_0_1_load, %tmp_8_0_2_i

ST_14: tmp_9_1_i (211)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:43  %tmp_9_1_i = mul i32 %window_1_0_read_as_1, %tmp_8_1_i

ST_14: tmp_9_1_1_i (215)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:47  %tmp_9_1_1_i = mul i32 %window_1_0, %tmp_8_1_1_i

ST_14: tmp_9_1_2_i (220)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:52  %tmp_9_1_2_i = mul i32 %window_1_1, %tmp_8_1_2_i

ST_14: tmp_9_2_i (225)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:57  %tmp_9_2_i = mul i32 %window_2_0_read_as_1, %tmp_8_2_i

ST_14: tmp_9_2_1_i (229)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:61  %tmp_9_2_1_i = mul i32 %window_2_0, %tmp_8_2_1_i

ST_14: tmp_9_2_2_i (235)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:67  %tmp_9_2_2_i = mul i32 %window_2_1, %tmp_8_2_2_i


 <State 15>: 7.62ns
ST_15: result_2_0_1_i (201)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93
.preheader72:33  %result_2_0_1_i = select i1 %tmp_i_i_mid2, i32 %result_3_0_1_i, i32 0

ST_15: tmp_9 (203)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (grouped into LUT with out node result_2_0_2_i)
.preheader72:35  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %x_4, i32 9)

ST_15: rev (204)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (grouped into LUT with out node result_2_0_2_i)
.preheader72:36  %rev = xor i1 %tmp_9, true

ST_15: p_i2_i (205)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (grouped into LUT with out node result_2_0_2_i)
.preheader72:37  %p_i2_i = and i1 %tmp_i_i_mid2, %rev

ST_15: result_3_0_2_i (208)  [1/1] 2.44ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:40  %result_3_0_2_i = add i32 %tmp_9_0_2_i, %result_2_0_1_i

ST_15: result_2_0_2_i (209)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (out node of the LUT)
.preheader72:41  %result_2_0_2_i = select i1 %p_i2_i, i32 %result_3_0_2_i, i32 %result_2_0_1_i

ST_15: result_3_1_i (212)  [1/1] 2.44ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:44  %result_3_1_i = add i32 %tmp_9_1_i, %result_2_0_2_i

ST_15: tmp_9_2_i (225)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:57  %tmp_9_2_i = mul i32 %window_2_0_read_as_1, %tmp_8_2_i

ST_15: tmp_9_2_1_i (229)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:61  %tmp_9_2_1_i = mul i32 %window_2_0, %tmp_8_2_1_i

ST_15: tmp_9_2_2_i (235)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:67  %tmp_9_2_2_i = mul i32 %window_2_1, %tmp_8_2_2_i


 <State 16>: 8.69ns
ST_16: result_2_1_i (213)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (grouped into LUT with out node result_3_1_1_i)
.preheader72:45  %result_2_1_i = select i1 %tmp_3_i_i, i32 %result_3_1_i, i32 %result_2_0_2_i

ST_16: result_3_1_1_i (216)  [1/1] 2.44ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93 (out node of the LUT)
.preheader72:48  %result_3_1_1_i = add i32 %tmp_9_1_1_i, %result_2_1_i

ST_16: tmp_5 (217)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (grouped into LUT with out node result_2_1_2_i)
.preheader72:49  %tmp_5 = or i10 %y_assign_mid2, %x_4

ST_16: tmp_10 (218)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (grouped into LUT with out node result_2_1_2_i)
.preheader72:50  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_5, i32 9)

ST_16: result_3_1_2_i (221)  [1/1] 2.44ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:53  %result_3_1_2_i = add i32 %tmp_9_1_2_i, %result_3_1_1_i

ST_16: result_2_1_2_i (222)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (out node of the LUT)
.preheader72:54  %result_2_1_2_i = select i1 %tmp_10, i32 %result_3_1_1_i, i32 %result_3_1_2_i

ST_16: result_3_2_i (226)  [1/1] 2.44ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:58  %result_3_2_i = add i32 %tmp_9_2_i, %result_2_1_2_i


 <State 17>: 7.62ns
ST_17: y_assign_1_mid2 (176)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (grouped into LUT with out node val_out)
.preheader72:8  %y_assign_1_mid2 = select i1 %exitcond2, i10 %y_assign_1_mid1, i10 %y

ST_17: tmp_i2_i_mid2 (179)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (grouped into LUT with out node result_3_2_1_i)
.preheader72:11  %tmp_i2_i_mid2 = xor i1 %tmp_i2_i_mid2_v, true

ST_17: or_cond1_i6_i (223)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (grouped into LUT with out node result_3_2_1_i)
.preheader72:55  %or_cond1_i6_i = and i1 %tmp_3_i_i, %tmp_i2_i_mid2

ST_17: result_2_2_i (227)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (grouped into LUT with out node result_3_2_1_i)
.preheader72:59  %result_2_2_i = select i1 %or_cond1_i6_i, i32 %result_3_2_i, i32 %result_2_1_2_i

ST_17: result_3_2_1_i (230)  [1/1] 2.44ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93 (out node of the LUT)
.preheader72:62  %result_3_2_1_i = add i32 %tmp_9_2_1_i, %result_2_2_i

ST_17: result_2_2_1_i (231)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93
.preheader72:63  %result_2_2_1_i = select i1 %tmp_i2_i_mid2_v, i32 %result_2_1_2_i, i32 %result_3_2_1_i

ST_17: tmp_8 (232)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (grouped into LUT with out node val_out)
.preheader72:64  %tmp_8 = or i10 %y_assign_1_mid2, %x_4

ST_17: tmp_11 (233)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (grouped into LUT with out node val_out)
.preheader72:65  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_8, i32 9)

ST_17: result_3_2_2_i (236)  [1/1] 2.44ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:93
.preheader72:68  %result_3_2_2_i = add i32 %tmp_9_2_2_i, %result_2_2_1_i

ST_17: val_out (237)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:10->sliding_window_2/sliding_window.cpp:22->sliding_window_2/sliding_window.cpp:93 (out node of the LUT)
.preheader72:69  %val_out = select i1 %tmp_11, i32 %result_2_2_1_i, i32 %result_3_2_2_i

ST_17: StgValue_264 (238)  [2/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:102
.preheader72:70  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i2* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, i32 %val_out, i4 1, i4 1, i2 1, i1 undef, i5 0, i6 0)


 <State 18>: 0.00ns
ST_18: empty_15 (170)  [1/1] 0.00ns
.preheader72:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)

ST_18: StgValue_266 (183)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:90
.preheader72:15  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_18: StgValue_267 (238)  [1/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:102
.preheader72:70  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i2* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, i32 %val_out, i4 1, i4 1, i2 1, i1 undef, i5 0, i6 0)


 <State 19>: 0.00ns
ST_19: StgValue_268 (260)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:137
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_20          (specbitsmap      ) [ 00000000000000000000]
StgValue_21          (specbitsmap      ) [ 00000000000000000000]
StgValue_22          (specbitsmap      ) [ 00000000000000000000]
StgValue_23          (specbitsmap      ) [ 00000000000000000000]
StgValue_24          (specbitsmap      ) [ 00000000000000000000]
StgValue_25          (specbitsmap      ) [ 00000000000000000000]
StgValue_26          (specbitsmap      ) [ 00000000000000000000]
StgValue_27          (specbitsmap      ) [ 00000000000000000000]
StgValue_28          (specbitsmap      ) [ 00000000000000000000]
StgValue_29          (specbitsmap      ) [ 00000000000000000000]
StgValue_30          (specbitsmap      ) [ 00000000000000000000]
StgValue_31          (specbitsmap      ) [ 00000000000000000000]
StgValue_32          (specbitsmap      ) [ 00000000000000000000]
StgValue_33          (specbitsmap      ) [ 00000000000000000000]
StgValue_34          (specbitsmap      ) [ 00000000000000000000]
StgValue_35          (specbitsmap      ) [ 00000000000000000000]
StgValue_36          (specbitsmap      ) [ 00000000000000000000]
StgValue_37          (specbitsmap      ) [ 00000000000000000000]
StgValue_38          (specbitsmap      ) [ 00000000000000000000]
StgValue_39          (specbitsmap      ) [ 00000000000000000000]
StgValue_40          (specbitsmap      ) [ 00000000000000000000]
StgValue_41          (specbitsmap      ) [ 00000000000000000000]
StgValue_42          (specbitsmap      ) [ 00000000000000000000]
StgValue_43          (spectopmodule    ) [ 00000000000000000000]
line_buf_0           (alloca           ) [ 00111111111111111110]
line_buf_1           (alloca           ) [ 00111111111111111110]
StgValue_46          (specinterface    ) [ 00000000000000000000]
StgValue_47          (specinterface    ) [ 00000000000000000000]
StgValue_48          (specinterface    ) [ 00000000000000000000]
StgValue_49          (specinterface    ) [ 00000000000000000000]
StgValue_50          (br               ) [ 01110000000000000000]
x                    (phi              ) [ 00110000000000000000]
exitcond1            (icmp             ) [ 00110000000000000000]
StgValue_53          (br               ) [ 00000000000000000000]
x_1                  (add              ) [ 01110000000000000000]
x_cast7              (zext             ) [ 00000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000]
tmp                  (specregionbegin  ) [ 00000000000000000000]
StgValue_59          (specpipeline     ) [ 00000000000000000000]
empty_5              (read             ) [ 00000000000000000000]
tmp_data_V           (extractvalue     ) [ 00000000000000000000]
line_buf_0_addr      (getelementptr    ) [ 00000000000000000000]
StgValue_63          (store            ) [ 00000000000000000000]
empty_6              (specregionend    ) [ 00000000000000000000]
StgValue_65          (br               ) [ 01110000000000000000]
StgValue_66          (br               ) [ 00001110000000000000]
x1                   (phi              ) [ 00000110000000000000]
exitcond4            (icmp             ) [ 00000110000000000000]
x_2                  (add              ) [ 00001110000000000000]
StgValue_70          (br               ) [ 00000000000000000000]
x1_cast6             (zext             ) [ 00000000000000000000]
empty_7              (speclooptripcount) [ 00000000000000000000]
tmp_2                (specregionbegin  ) [ 00000000000000000000]
StgValue_75          (specpipeline     ) [ 00000000000000000000]
empty_8              (read             ) [ 00000000000000000000]
tmp_data_V_1         (extractvalue     ) [ 00000000000000000000]
line_buf_1_addr      (getelementptr    ) [ 00000000000000000000]
StgValue_79          (store            ) [ 00000000000000000000]
empty_9              (specregionend    ) [ 00000000000000000000]
StgValue_81          (br               ) [ 00001110000000000000]
StgValue_82          (br               ) [ 00000001110000000000]
indvar_flatten       (phi              ) [ 00000000100000000000]
y2                   (phi              ) [ 00000000100000000000]
window_2_2_1         (phi              ) [ 00000000111111111110]
window_2_1_1         (phi              ) [ 00000000111111111110]
window_1_2_1         (phi              ) [ 00000000111111111110]
window_1_1_1         (phi              ) [ 00000000111111111110]
x3                   (phi              ) [ 00000000100000000000]
exitcond_flatten     (icmp             ) [ 00000000110000000000]
indvar_flatten_next  (add              ) [ 00000001110000000000]
StgValue_92          (br               ) [ 00000000000000000000]
exitcond             (icmp             ) [ 00000000000000000000]
x3_mid2              (select           ) [ 00000000000000000000]
y9                   (add              ) [ 00000000000000000000]
tmp_3_mid2_v         (select           ) [ 00000001110000000000]
tmp_1                (trunc            ) [ 00000000110000000000]
cond_mid1            (icmp             ) [ 00000000000000000000]
cond                 (icmp             ) [ 00000000000000000000]
cond_mid2            (select           ) [ 00000000110000000000]
x3_cast4_cast        (zext             ) [ 00000000000000000000]
tmp_s                (add              ) [ 00000000000000000000]
tmp_cast8            (sext             ) [ 00000000000000000000]
tmp_cast             (zext             ) [ 00000000000000000000]
line_buf_0_addr_2    (getelementptr    ) [ 00000000110000000000]
line_buf_1_addr_2    (getelementptr    ) [ 00000000110000000000]
cond1                (icmp             ) [ 00000000110000000000]
x_3                  (add              ) [ 00000001110000000000]
empty_10             (speclooptripcount) [ 00000000000000000000]
tmp_6                (specregionbegin  ) [ 00000000000000000000]
StgValue_113         (specpipeline     ) [ 00000000000000000000]
line_buf_0_load      (load             ) [ 00000000000000000000]
line_buf_1_load      (load             ) [ 00000000000000000000]
window_1_1_2         (select           ) [ 00000000000000000000]
window_2_2_1_11      (select           ) [ 00000000000000000000]
window_2_2_2         (select           ) [ 00000000000000000000]
window_2_2_4         (select           ) [ 00000000000000000000]
window_2_2_5         (select           ) [ 00000000000000000000]
window_2_2_6         (select           ) [ 00000001110000000000]
window_2_2_7         (select           ) [ 00000001110000000000]
window_2_2_8         (select           ) [ 00000001110000000000]
window_2_2_9         (select           ) [ 00000001110000000000]
empty_12             (specregionend    ) [ 00000000000000000000]
StgValue_126         (br               ) [ 00000001110000000000]
window_0_0_read_as   (alloca           ) [ 00000000000111111110]
window_0_0           (alloca           ) [ 00000000000111111110]
window_0_1           (alloca           ) [ 00000000000111111110]
window_1_0_read_as   (alloca           ) [ 00000000000111111110]
window_2_0_read_as   (alloca           ) [ 00000000000111111110]
read_count_1         (alloca           ) [ 00000000001111111110]
StgValue_133         (store            ) [ 00000000000000000000]
StgValue_134         (br               ) [ 00000000001111111110]
indvar_flatten6      (phi              ) [ 00000000000100111110]
y_assign             (phi              ) [ 00000000000110111110]
x_assign             (phi              ) [ 00000000000100111110]
tmp_i_i              (icmp             ) [ 00000000000000000000]
y                    (add              ) [ 00000000000111111100]
tmp_3                (bitselect        ) [ 00000000000110000000]
exitcond_flatten8    (icmp             ) [ 00000000000111111110]
indvar_flatten_next7 (add              ) [ 00000000001111111110]
read_count_1_load    (load             ) [ 00000000000000000000]
exitcond2            (icmp             ) [ 00000000000111111100]
x_assign_mid2        (select           ) [ 00000000000000000000]
tmp_i_i_mid1         (icmp             ) [ 00000000000000000000]
tmp_i_i_mid2         (select           ) [ 00000000000111110000]
y_assign_mid2        (select           ) [ 00000000001111111110]
x5_cast1             (zext             ) [ 00000000000000000000]
tmp_3_i_i            (icmp             ) [ 00000000000111111100]
x_4                  (add              ) [ 00000000001111111110]
line_buf_0_addr_1    (getelementptr    ) [ 00000000000110000000]
line_buf_1_addr_1    (getelementptr    ) [ 00000000000111000000]
tmp_12               (partselect       ) [ 00000000000000000000]
icmp                 (icmp             ) [ 00000000000111111110]
StgValue_158         (br               ) [ 00000000000111111110]
read_count           (add              ) [ 00000000000000000000]
StgValue_161         (store            ) [ 00000000000000000000]
window_1_1           (phi              ) [ 00000000001111111110]
window_1_0           (phi              ) [ 00000000000111111110]
window_0_0_read_as_1 (load             ) [ 00000000000101100000]
window_0_0_load      (load             ) [ 00000000000101100000]
window_0_1_load_1    (load             ) [ 00000000000000000000]
window_1_0_read_as_1 (load             ) [ 00000000000101100000]
StgValue_168         (store            ) [ 00000000000000000000]
StgValue_169         (store            ) [ 00000000000000000000]
StgValue_170         (store            ) [ 00000000000000000000]
window_0_1_load      (load             ) [ 00000000000101100000]
y_assign_1_mid1      (add              ) [ 00000000000101111100]
tmp_7                (bitselect        ) [ 00000000000000000000]
tmp_i2_i_mid2_v      (select           ) [ 00000000000101111100]
kernel_0_read        (read             ) [ 00000000000000000000]
kernel_1_read        (read             ) [ 00000000000000000000]
kernel_2_read        (read             ) [ 00000000000000000000]
kernel_3_read        (read             ) [ 00000000000000000000]
kernel_4_read        (read             ) [ 00000000000000000000]
kernel_5_read        (read             ) [ 00000000000000000000]
kernel_6_read        (read             ) [ 00000000000101000000]
kernel_7_read        (read             ) [ 00000000000101000000]
kernel_8_read        (read             ) [ 00000000000101000000]
tmp_8_i              (zext             ) [ 00000000000101100000]
tmp_8_0_1_i          (zext             ) [ 00000000000101100000]
tmp_8_0_2_i          (zext             ) [ 00000000000101100000]
tmp_8_1_i            (zext             ) [ 00000000000101100000]
tmp_8_1_1_i          (zext             ) [ 00000000000101100000]
tmp_8_1_2_i          (zext             ) [ 00000000000101100000]
window_0_2           (load             ) [ 00000000000000000000]
window_1_2           (load             ) [ 00000000001111111110]
StgValue_198         (store            ) [ 00000000000000000000]
StgValue_199         (store            ) [ 00000000000000000000]
empty_13             (read             ) [ 00000000000000000000]
tmp_data_V_4         (extractvalue     ) [ 00000000000111111110]
StgValue_202         (br               ) [ 00000000000111111110]
window_2_1           (phi              ) [ 00000000001111111110]
window_2_0           (phi              ) [ 00000000000111111110]
window_2_0_read_as_1 (load             ) [ 00000000000100110000]
StgValue_206         (store            ) [ 00000000000000000000]
StgValue_207         (br               ) [ 00000000000000000000]
tmp_4                (specregionbegin  ) [ 00000000000000000000]
tmp_8_2_i            (zext             ) [ 00000000000100110000]
tmp_8_2_1_i          (zext             ) [ 00000000000100110000]
tmp_8_2_2_i          (zext             ) [ 00000000000100110000]
window_2_2           (phi              ) [ 00000000001101000000]
StgValue_222         (store            ) [ 00000000000000000000]
empty_14             (specregionend    ) [ 00000000000000000000]
StgValue_224         (br               ) [ 00000000001111111110]
or_cond1_i_i         (and              ) [ 00000000000000000000]
tmp_9_i              (mul              ) [ 00000000000000000000]
result_2_i           (select           ) [ 00000000000000000000]
tmp_9_0_1_i          (mul              ) [ 00000000000000000000]
result_3_0_1_i       (add              ) [ 00000000000100010000]
tmp_9_0_2_i          (mul              ) [ 00000000000100010000]
tmp_9_1_i            (mul              ) [ 00000000000100010000]
tmp_9_1_1_i          (mul              ) [ 00000000000100011000]
tmp_9_1_2_i          (mul              ) [ 00000000000100011000]
result_2_0_1_i       (select           ) [ 00000000000000000000]
tmp_9                (bitselect        ) [ 00000000000000000000]
rev                  (xor              ) [ 00000000000000000000]
p_i2_i               (and              ) [ 00000000000000000000]
result_3_0_2_i       (add              ) [ 00000000000000000000]
result_2_0_2_i       (select           ) [ 00000000000100001000]
result_3_1_i         (add              ) [ 00000000000100001000]
tmp_9_2_i            (mul              ) [ 00000000000100001000]
tmp_9_2_1_i          (mul              ) [ 00000000000100001100]
tmp_9_2_2_i          (mul              ) [ 00000000000100001100]
result_2_1_i         (select           ) [ 00000000000000000000]
result_3_1_1_i       (add              ) [ 00000000000000000000]
tmp_5                (or               ) [ 00000000000000000000]
tmp_10               (bitselect        ) [ 00000000000000000000]
result_3_1_2_i       (add              ) [ 00000000000000000000]
result_2_1_2_i       (select           ) [ 00000000000100000100]
result_3_2_i         (add              ) [ 00000000000100000100]
y_assign_1_mid2      (select           ) [ 00000000000000000000]
tmp_i2_i_mid2        (xor              ) [ 00000000000000000000]
or_cond1_i6_i        (and              ) [ 00000000000000000000]
result_2_2_i         (select           ) [ 00000000000000000000]
result_3_2_1_i       (add              ) [ 00000000000000000000]
result_2_2_1_i       (select           ) [ 00000000000000000000]
tmp_8                (or               ) [ 00000000000000000000]
tmp_11               (bitselect        ) [ 00000000000000000000]
result_3_2_2_i       (add              ) [ 00000000000000000000]
val_out              (select           ) [ 00000000000100000010]
empty_15             (speclooptripcount) [ 00000000000000000000]
StgValue_266         (specpipeline     ) [ 00000000000000000000]
StgValue_267         (write            ) [ 00000000000000000000]
StgValue_268         (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_filter_buffer_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="line_buf_0_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="line_buf_1_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="window_0_0_read_as_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0_read_as/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="window_0_0_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0/10 "/>
</bind>
</comp>

<comp id="174" class="1004" name="window_0_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_1/10 "/>
</bind>
</comp>

<comp id="178" class="1004" name="window_1_0_read_as_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_0_read_as/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="window_2_0_read_as_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0_read_as/10 "/>
</bind>
</comp>

<comp id="186" class="1004" name="read_count_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_count_1/10 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="54" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="0" index="3" bw="4" slack="0"/>
<pin id="195" dir="0" index="4" bw="2" slack="0"/>
<pin id="196" dir="0" index="5" bw="1" slack="0"/>
<pin id="197" dir="0" index="6" bw="5" slack="0"/>
<pin id="198" dir="0" index="7" bw="6" slack="0"/>
<pin id="199" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/2 empty_8/5 empty_13/11 "/>
</bind>
</comp>

<comp id="208" class="1004" name="kernel_0_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_read/12 "/>
</bind>
</comp>

<comp id="214" class="1004" name="kernel_1_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_read/12 "/>
</bind>
</comp>

<comp id="220" class="1004" name="kernel_2_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_read/12 "/>
</bind>
</comp>

<comp id="226" class="1004" name="kernel_3_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_3_read/12 "/>
</bind>
</comp>

<comp id="232" class="1004" name="kernel_4_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_4_read/12 "/>
</bind>
</comp>

<comp id="238" class="1004" name="kernel_5_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_5_read/12 "/>
</bind>
</comp>

<comp id="244" class="1004" name="kernel_6_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_6_read/12 "/>
</bind>
</comp>

<comp id="250" class="1004" name="kernel_7_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_7_read/12 "/>
</bind>
</comp>

<comp id="256" class="1004" name="kernel_8_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_8_read/12 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="0" index="3" bw="4" slack="0"/>
<pin id="267" dir="0" index="4" bw="2" slack="0"/>
<pin id="268" dir="0" index="5" bw="1" slack="0"/>
<pin id="269" dir="0" index="6" bw="5" slack="0"/>
<pin id="270" dir="0" index="7" bw="6" slack="0"/>
<pin id="271" dir="0" index="8" bw="32" slack="0"/>
<pin id="272" dir="0" index="9" bw="1" slack="0"/>
<pin id="273" dir="0" index="10" bw="1" slack="0"/>
<pin id="274" dir="0" index="11" bw="1" slack="0"/>
<pin id="275" dir="0" index="12" bw="1" slack="0"/>
<pin id="276" dir="0" index="13" bw="1" slack="0"/>
<pin id="277" dir="0" index="14" bw="1" slack="0"/>
<pin id="278" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_264/17 "/>
</bind>
</comp>

<comp id="293" class="1004" name="line_buf_0_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="10" slack="0"/>
<pin id="297" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_0_addr/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="9" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="3" bw="9" slack="1"/>
<pin id="344" dir="0" index="4" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
<pin id="345" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_63/3 line_buf_0_load/8 window_0_2/11 StgValue_198/12 "/>
</bind>
</comp>

<comp id="304" class="1004" name="line_buf_1_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="10" slack="0"/>
<pin id="308" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_1_addr/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="3" bw="9" slack="2"/>
<pin id="348" dir="0" index="4" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
<pin id="349" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_79/6 line_buf_1_load/8 window_1_2/11 StgValue_222/13 "/>
</bind>
</comp>

<comp id="315" class="1004" name="line_buf_0_addr_2_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="9" slack="0"/>
<pin id="319" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_0_addr_2/8 "/>
</bind>
</comp>

<comp id="321" class="1004" name="line_buf_1_addr_2_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="9" slack="0"/>
<pin id="325" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_1_addr_2/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="line_buf_0_addr_1_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="10" slack="0"/>
<pin id="333" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_0_addr_1/11 "/>
</bind>
</comp>

<comp id="336" class="1004" name="line_buf_1_addr_1_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="10" slack="0"/>
<pin id="340" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_1_addr_1/11 "/>
</bind>
</comp>

<comp id="350" class="1005" name="x_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="1"/>
<pin id="352" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="x_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="10" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="x1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="1"/>
<pin id="364" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x1 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="x1_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1/5 "/>
</bind>
</comp>

<comp id="374" class="1005" name="indvar_flatten_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="1"/>
<pin id="376" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="indvar_flatten_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="1" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="385" class="1005" name="y2_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="1"/>
<pin id="387" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y2 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="y2_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="1" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y2/8 "/>
</bind>
</comp>

<comp id="396" class="1005" name="window_2_2_1_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_1 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="window_2_2_1_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="1" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_2_1/8 "/>
</bind>
</comp>

<comp id="408" class="1005" name="window_2_1_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_1_1 (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="window_2_1_1_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="1" slack="1"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_1_1/8 "/>
</bind>
</comp>

<comp id="420" class="1005" name="window_1_2_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2_1 (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="window_1_2_1_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="1" slack="1"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_2_1/8 "/>
</bind>
</comp>

<comp id="432" class="1005" name="window_1_1_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="window_1_1_1_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="1" slack="1"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1_1/8 "/>
</bind>
</comp>

<comp id="444" class="1005" name="x3_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="1"/>
<pin id="446" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x3 (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="x3_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="1" slack="1"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x3/8 "/>
</bind>
</comp>

<comp id="455" class="1005" name="indvar_flatten6_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="19" slack="1"/>
<pin id="457" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="459" class="1004" name="indvar_flatten6_phi_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="19" slack="0"/>
<pin id="461" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="1" slack="1"/>
<pin id="463" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/11 "/>
</bind>
</comp>

<comp id="466" class="1005" name="y_assign_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="1"/>
<pin id="468" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_assign (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="y_assign_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="0"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="1" slack="1"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign/11 "/>
</bind>
</comp>

<comp id="478" class="1005" name="x_assign_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="1"/>
<pin id="480" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="482" class="1004" name="x_assign_phi_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="1" slack="1"/>
<pin id="486" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/11 "/>
</bind>
</comp>

<comp id="489" class="1005" name="window_1_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_1_1 (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="window_1_1_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="32" slack="3"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1/12 "/>
</bind>
</comp>

<comp id="500" class="1005" name="window_1_0_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_1_0 (phireg) "/>
</bind>
</comp>

<comp id="503" class="1004" name="window_1_0_phi_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="32" slack="3"/>
<pin id="507" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_0/12 "/>
</bind>
</comp>

<comp id="512" class="1005" name="window_2_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_1 (phireg) "/>
</bind>
</comp>

<comp id="515" class="1004" name="window_2_1_phi_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="32" slack="4"/>
<pin id="519" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_1/13 "/>
</bind>
</comp>

<comp id="523" class="1005" name="window_2_0_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_2_0 (phireg) "/>
</bind>
</comp>

<comp id="526" class="1004" name="window_2_0_phi_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="32" slack="4"/>
<pin id="530" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_0/13 "/>
</bind>
</comp>

<comp id="535" class="1005" name="window_2_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_2 (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="window_2_2_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="1" slack="2"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_2/13 "/>
</bind>
</comp>

<comp id="549" class="1004" name="grp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="54" slack="0"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 tmp_data_V_1/6 tmp_data_V_4/12 "/>
</bind>
</comp>

<comp id="555" class="1004" name="exitcond1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="0"/>
<pin id="557" dir="0" index="1" bw="10" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="x_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="x_cast7_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="10" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast7/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="exitcond4_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="10" slack="0"/>
<pin id="574" dir="0" index="1" bw="10" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="x_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="x1_cast6_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="10" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x1_cast6/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="exitcond_flatten_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="0"/>
<pin id="591" dir="0" index="1" bw="3" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="595" class="1004" name="indvar_flatten_next_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="3" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="601" class="1004" name="exitcond_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="607" class="1004" name="x3_mid2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="0" index="2" bw="2" slack="0"/>
<pin id="611" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x3_mid2/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="y9_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="2" slack="0"/>
<pin id="618" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y9/8 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_3_mid2_v_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="2" slack="0"/>
<pin id="624" dir="0" index="2" bw="2" slack="0"/>
<pin id="625" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2_v/8 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="0"/>
<pin id="631" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="633" class="1004" name="cond_mid1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="2" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_mid1/8 "/>
</bind>
</comp>

<comp id="639" class="1004" name="cond_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="2" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/8 "/>
</bind>
</comp>

<comp id="645" class="1004" name="cond_mid2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_mid2/8 "/>
</bind>
</comp>

<comp id="653" class="1004" name="x3_cast4_cast_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="2" slack="0"/>
<pin id="655" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x3_cast4_cast/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_s_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="3" slack="0"/>
<pin id="659" dir="0" index="1" bw="2" slack="0"/>
<pin id="660" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_cast8_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="3" slack="0"/>
<pin id="665" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast8/8 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_cast_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="0"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="cond1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/8 "/>
</bind>
</comp>

<comp id="679" class="1004" name="x_3_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="2" slack="0"/>
<pin id="682" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="window_1_1_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="0" index="2" bw="32" slack="0"/>
<pin id="689" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_1_1_2/9 "/>
</bind>
</comp>

<comp id="692" class="1004" name="window_2_2_1_11_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="0" index="1" bw="32" slack="1"/>
<pin id="695" dir="0" index="2" bw="32" slack="0"/>
<pin id="696" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_1_11/9 "/>
</bind>
</comp>

<comp id="699" class="1004" name="window_2_2_2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="0" index="2" bw="32" slack="1"/>
<pin id="703" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_2/9 "/>
</bind>
</comp>

<comp id="706" class="1004" name="window_2_2_4_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="1"/>
<pin id="708" dir="0" index="1" bw="32" slack="1"/>
<pin id="709" dir="0" index="2" bw="32" slack="0"/>
<pin id="710" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_4/9 "/>
</bind>
</comp>

<comp id="713" class="1004" name="window_2_2_5_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="0" index="2" bw="32" slack="1"/>
<pin id="717" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_5/9 "/>
</bind>
</comp>

<comp id="720" class="1004" name="window_2_2_6_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="1"/>
<pin id="722" dir="0" index="1" bw="32" slack="1"/>
<pin id="723" dir="0" index="2" bw="32" slack="0"/>
<pin id="724" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_6/9 "/>
</bind>
</comp>

<comp id="727" class="1004" name="window_2_2_7_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="1"/>
<pin id="729" dir="0" index="1" bw="32" slack="1"/>
<pin id="730" dir="0" index="2" bw="32" slack="0"/>
<pin id="731" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_7/9 "/>
</bind>
</comp>

<comp id="734" class="1004" name="window_2_2_8_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="0" index="2" bw="32" slack="1"/>
<pin id="738" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_8/9 "/>
</bind>
</comp>

<comp id="741" class="1004" name="window_2_2_9_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="0" index="1" bw="32" slack="0"/>
<pin id="744" dir="0" index="2" bw="32" slack="1"/>
<pin id="745" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_9/9 "/>
</bind>
</comp>

<comp id="748" class="1004" name="StgValue_133_store_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="11" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/10 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_i_i_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="10" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/11 "/>
</bind>
</comp>

<comp id="759" class="1004" name="y_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="10" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/11 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_3_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="10" slack="0"/>
<pin id="768" dir="0" index="2" bw="5" slack="0"/>
<pin id="769" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="773" class="1004" name="exitcond_flatten8_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="19" slack="0"/>
<pin id="775" dir="0" index="1" bw="19" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/11 "/>
</bind>
</comp>

<comp id="779" class="1004" name="indvar_flatten_next7_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="19" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/11 "/>
</bind>
</comp>

<comp id="785" class="1004" name="read_count_1_load_load_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_count_1_load/11 "/>
</bind>
</comp>

<comp id="788" class="1004" name="exitcond2_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="0"/>
<pin id="790" dir="0" index="1" bw="10" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/11 "/>
</bind>
</comp>

<comp id="794" class="1004" name="x_assign_mid2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="0" index="2" bw="10" slack="0"/>
<pin id="798" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_mid2/11 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_i_i_mid1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="10" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_mid1/11 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_i_i_mid2_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_i_mid2/11 "/>
</bind>
</comp>

<comp id="816" class="1004" name="y_assign_mid2_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="10" slack="0"/>
<pin id="819" dir="0" index="2" bw="10" slack="0"/>
<pin id="820" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_mid2/11 "/>
</bind>
</comp>

<comp id="824" class="1004" name="x5_cast1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="10" slack="0"/>
<pin id="826" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x5_cast1/11 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_3_i_i_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i_i/11 "/>
</bind>
</comp>

<comp id="836" class="1004" name="x_4_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="10" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/11 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_12_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="14" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="0" index="2" bw="6" slack="0"/>
<pin id="846" dir="0" index="3" bw="6" slack="0"/>
<pin id="847" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="852" class="1004" name="icmp_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="14" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/11 "/>
</bind>
</comp>

<comp id="858" class="1004" name="read_count_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_count/11 "/>
</bind>
</comp>

<comp id="864" class="1004" name="StgValue_161_store_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="32" slack="1"/>
<pin id="867" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/11 "/>
</bind>
</comp>

<comp id="869" class="1004" name="window_0_0_read_as_1_load_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="2"/>
<pin id="871" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="872" class="1004" name="window_0_0_load_load_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="2"/>
<pin id="874" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_load/12 "/>
</bind>
</comp>

<comp id="875" class="1004" name="window_0_1_load_1_load_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="2"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load_1/12 "/>
</bind>
</comp>

<comp id="878" class="1004" name="window_1_0_read_as_1_load_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="2"/>
<pin id="880" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="881" class="1004" name="StgValue_168_store_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="2"/>
<pin id="884" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_168/12 "/>
</bind>
</comp>

<comp id="886" class="1004" name="StgValue_169_store_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="0"/>
<pin id="888" dir="0" index="1" bw="32" slack="2"/>
<pin id="889" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_169/12 "/>
</bind>
</comp>

<comp id="891" class="1004" name="StgValue_170_store_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="2"/>
<pin id="894" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_170/12 "/>
</bind>
</comp>

<comp id="896" class="1004" name="window_0_1_load_load_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="2"/>
<pin id="898" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load/12 "/>
</bind>
</comp>

<comp id="899" class="1004" name="y_assign_1_mid1_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="10" slack="1"/>
<pin id="901" dir="0" index="1" bw="3" slack="0"/>
<pin id="902" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_assign_1_mid1/12 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_7_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="10" slack="0"/>
<pin id="908" dir="0" index="2" bw="5" slack="0"/>
<pin id="909" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/12 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_i2_i_mid2_v_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="1"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="0" index="2" bw="1" slack="1"/>
<pin id="917" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i2_i_mid2_v/12 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_8_i_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="0"/>
<pin id="921" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i/12 "/>
</bind>
</comp>

<comp id="923" class="1004" name="grp_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="0" index="1" bw="8" slack="0"/>
<pin id="926" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_i/12 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_8_0_1_i_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="0"/>
<pin id="931" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_0_1_i/12 "/>
</bind>
</comp>

<comp id="933" class="1004" name="grp_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="0"/>
<pin id="935" dir="0" index="1" bw="8" slack="0"/>
<pin id="936" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_0_1_i/12 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_8_0_2_i_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="8" slack="0"/>
<pin id="941" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_0_2_i/12 "/>
</bind>
</comp>

<comp id="943" class="1004" name="grp_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="0" index="1" bw="8" slack="0"/>
<pin id="946" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_0_2_i/12 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_8_1_i_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="0"/>
<pin id="951" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_1_i/12 "/>
</bind>
</comp>

<comp id="953" class="1004" name="grp_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="0"/>
<pin id="955" dir="0" index="1" bw="8" slack="0"/>
<pin id="956" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_1_i/12 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_8_1_1_i_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="0"/>
<pin id="961" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_1_1_i/12 "/>
</bind>
</comp>

<comp id="963" class="1004" name="grp_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="0"/>
<pin id="965" dir="0" index="1" bw="8" slack="0"/>
<pin id="966" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_1_1_i/12 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_8_1_2_i_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="8" slack="0"/>
<pin id="971" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_1_2_i/12 "/>
</bind>
</comp>

<comp id="973" class="1004" name="grp_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="0"/>
<pin id="975" dir="0" index="1" bw="8" slack="0"/>
<pin id="976" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_1_2_i/12 "/>
</bind>
</comp>

<comp id="979" class="1004" name="StgValue_199_store_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="0"/>
<pin id="981" dir="0" index="1" bw="32" slack="2"/>
<pin id="982" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_199/12 "/>
</bind>
</comp>

<comp id="984" class="1004" name="window_2_0_read_as_1_load_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="3"/>
<pin id="986" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_read_as_1/13 "/>
</bind>
</comp>

<comp id="987" class="1004" name="StgValue_206_store_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="0"/>
<pin id="989" dir="0" index="1" bw="32" slack="3"/>
<pin id="990" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_206/13 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_8_2_i_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_2_i/13 "/>
</bind>
</comp>

<comp id="995" class="1004" name="grp_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="0" index="1" bw="8" slack="0"/>
<pin id="998" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_2_i/13 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp_8_2_1_i_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="1"/>
<pin id="1003" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_2_1_i/13 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="grp_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="0"/>
<pin id="1006" dir="0" index="1" bw="8" slack="0"/>
<pin id="1007" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_2_1_i/13 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_8_2_2_i_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="1"/>
<pin id="1012" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_2_2_i/13 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="grp_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="0"/>
<pin id="1015" dir="0" index="1" bw="8" slack="0"/>
<pin id="1016" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_2_2_i/13 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="or_cond1_i_i_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="3"/>
<pin id="1021" dir="0" index="1" bw="1" slack="3"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1_i_i/14 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="result_2_i_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="32" slack="0"/>
<pin id="1026" dir="0" index="2" bw="1" slack="0"/>
<pin id="1027" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_i/14 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="result_3_0_1_i_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="0"/>
<pin id="1033" dir="0" index="1" bw="32" slack="0"/>
<pin id="1034" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_0_1_i/14 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="result_2_0_1_i_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="4"/>
<pin id="1039" dir="0" index="1" bw="32" slack="1"/>
<pin id="1040" dir="0" index="2" bw="1" slack="0"/>
<pin id="1041" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_0_1_i/15 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp_9_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="10" slack="4"/>
<pin id="1046" dir="0" index="2" bw="5" slack="0"/>
<pin id="1047" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/15 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="rev_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="1" slack="0"/>
<pin id="1053" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/15 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="p_i2_i_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="4"/>
<pin id="1058" dir="0" index="1" bw="1" slack="0"/>
<pin id="1059" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_i2_i/15 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="result_3_0_2_i_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="1"/>
<pin id="1063" dir="0" index="1" bw="32" slack="0"/>
<pin id="1064" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_0_2_i/15 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="result_2_0_2_i_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="32" slack="0"/>
<pin id="1069" dir="0" index="2" bw="32" slack="0"/>
<pin id="1070" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_0_2_i/15 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="result_3_1_i_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="1"/>
<pin id="1076" dir="0" index="1" bw="32" slack="0"/>
<pin id="1077" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_1_i/15 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="result_2_1_i_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="5"/>
<pin id="1081" dir="0" index="1" bw="32" slack="1"/>
<pin id="1082" dir="0" index="2" bw="32" slack="1"/>
<pin id="1083" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_1_i/16 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="result_3_1_1_i_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="2"/>
<pin id="1086" dir="0" index="1" bw="32" slack="0"/>
<pin id="1087" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_1_1_i/16 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="tmp_5_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="10" slack="5"/>
<pin id="1091" dir="0" index="1" bw="10" slack="5"/>
<pin id="1092" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5/16 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_10_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="10" slack="0"/>
<pin id="1096" dir="0" index="2" bw="5" slack="0"/>
<pin id="1097" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/16 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="result_3_1_2_i_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="2"/>
<pin id="1103" dir="0" index="1" bw="32" slack="0"/>
<pin id="1104" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_1_2_i/16 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="result_2_1_2_i_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="32" slack="0"/>
<pin id="1109" dir="0" index="2" bw="32" slack="0"/>
<pin id="1110" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_1_2_i/16 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="result_3_2_i_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="1"/>
<pin id="1116" dir="0" index="1" bw="32" slack="0"/>
<pin id="1117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_2_i/16 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="y_assign_1_mid2_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="6"/>
<pin id="1121" dir="0" index="1" bw="10" slack="5"/>
<pin id="1122" dir="0" index="2" bw="10" slack="6"/>
<pin id="1123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_1_mid2/17 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_i2_i_mid2_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="5"/>
<pin id="1126" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i2_i_mid2/17 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="or_cond1_i6_i_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="6"/>
<pin id="1131" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1_i6_i/17 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="result_2_2_i_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="32" slack="1"/>
<pin id="1137" dir="0" index="2" bw="32" slack="1"/>
<pin id="1138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_2_i/17 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="result_3_2_1_i_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="2"/>
<pin id="1142" dir="0" index="1" bw="32" slack="0"/>
<pin id="1143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_2_1_i/17 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="result_2_2_1_i_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="5"/>
<pin id="1147" dir="0" index="1" bw="32" slack="1"/>
<pin id="1148" dir="0" index="2" bw="32" slack="0"/>
<pin id="1149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_2_1_i/17 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="tmp_8_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="10" slack="0"/>
<pin id="1153" dir="0" index="1" bw="10" slack="6"/>
<pin id="1154" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/17 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp_11_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="10" slack="0"/>
<pin id="1159" dir="0" index="2" bw="5" slack="0"/>
<pin id="1160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/17 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="result_3_2_2_i_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="2"/>
<pin id="1166" dir="0" index="1" bw="32" slack="0"/>
<pin id="1167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_2_2_i/17 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="val_out_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="0"/>
<pin id="1171" dir="0" index="1" bw="32" slack="0"/>
<pin id="1172" dir="0" index="2" bw="32" slack="0"/>
<pin id="1173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_out/17 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="exitcond1_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="1"/>
<pin id="1180" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="x_1_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="10" slack="0"/>
<pin id="1184" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="exitcond4_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="1"/>
<pin id="1189" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="x_2_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="10" slack="0"/>
<pin id="1193" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="exitcond_flatten_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="1"/>
<pin id="1198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1200" class="1005" name="indvar_flatten_next_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="3" slack="0"/>
<pin id="1202" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1205" class="1005" name="tmp_3_mid2_v_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="2" slack="0"/>
<pin id="1207" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3_mid2_v "/>
</bind>
</comp>

<comp id="1210" class="1005" name="tmp_1_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="1"/>
<pin id="1212" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="cond_mid2_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="1"/>
<pin id="1217" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_mid2 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="line_buf_0_addr_2_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="9" slack="1"/>
<pin id="1225" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_0_addr_2 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="line_buf_1_addr_2_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="9" slack="1"/>
<pin id="1230" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_1_addr_2 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="cond1_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="1"/>
<pin id="1235" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond1 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="x_3_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="2" slack="0"/>
<pin id="1243" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="window_2_2_6_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="1"/>
<pin id="1248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_6 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="window_2_2_7_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="1"/>
<pin id="1253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_7 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="window_2_2_8_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="1"/>
<pin id="1258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_8 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="window_2_2_9_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="1"/>
<pin id="1263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_9 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="window_0_0_read_as_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="2"/>
<pin id="1268" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0_read_as "/>
</bind>
</comp>

<comp id="1272" class="1005" name="window_0_0_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="2"/>
<pin id="1274" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="window_0_1_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="32" slack="2"/>
<pin id="1280" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_1 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="window_1_0_read_as_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="2"/>
<pin id="1287" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_1_0_read_as "/>
</bind>
</comp>

<comp id="1291" class="1005" name="window_2_0_read_as_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="3"/>
<pin id="1293" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_2_0_read_as "/>
</bind>
</comp>

<comp id="1297" class="1005" name="read_count_1_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="0"/>
<pin id="1299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_count_1 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="y_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="10" slack="6"/>
<pin id="1306" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1309" class="1005" name="tmp_3_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="1"/>
<pin id="1311" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="exitcond_flatten8_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="1"/>
<pin id="1316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="indvar_flatten_next7_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="19" slack="0"/>
<pin id="1320" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="exitcond2_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="1"/>
<pin id="1325" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="tmp_i_i_mid2_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="1" slack="1"/>
<pin id="1331" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_i_i_mid2 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="y_assign_mid2_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="10" slack="0"/>
<pin id="1338" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y_assign_mid2 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="tmp_3_i_i_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="1"/>
<pin id="1344" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3_i_i "/>
</bind>
</comp>

<comp id="1349" class="1005" name="x_4_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="10" slack="0"/>
<pin id="1351" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="line_buf_0_addr_1_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="9" slack="1"/>
<pin id="1359" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_0_addr_1 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="line_buf_1_addr_1_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="9" slack="1"/>
<pin id="1365" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_1_addr_1 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="icmp_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="1"/>
<pin id="1371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1373" class="1005" name="window_0_0_read_as_1_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="32" slack="1"/>
<pin id="1375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_0_0_read_as_1 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="window_0_0_load_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="1"/>
<pin id="1380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_0_0_load "/>
</bind>
</comp>

<comp id="1383" class="1005" name="window_1_0_read_as_1_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="32" slack="1"/>
<pin id="1385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_0_read_as_1 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="window_0_1_load_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="1"/>
<pin id="1390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_0_1_load "/>
</bind>
</comp>

<comp id="1393" class="1005" name="y_assign_1_mid1_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="10" slack="5"/>
<pin id="1395" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="y_assign_1_mid1 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="tmp_i2_i_mid2_v_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="1"/>
<pin id="1400" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_i2_i_mid2_v "/>
</bind>
</comp>

<comp id="1404" class="1005" name="kernel_6_read_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="8" slack="1"/>
<pin id="1406" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_6_read "/>
</bind>
</comp>

<comp id="1409" class="1005" name="kernel_7_read_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="8" slack="1"/>
<pin id="1411" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_7_read "/>
</bind>
</comp>

<comp id="1414" class="1005" name="kernel_8_read_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="8" slack="1"/>
<pin id="1416" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_8_read "/>
</bind>
</comp>

<comp id="1419" class="1005" name="tmp_8_i_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="1"/>
<pin id="1421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="1424" class="1005" name="tmp_8_0_1_i_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="32" slack="1"/>
<pin id="1426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_0_1_i "/>
</bind>
</comp>

<comp id="1429" class="1005" name="tmp_8_0_2_i_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="32" slack="1"/>
<pin id="1431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_0_2_i "/>
</bind>
</comp>

<comp id="1434" class="1005" name="tmp_8_1_i_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="32" slack="1"/>
<pin id="1436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_i "/>
</bind>
</comp>

<comp id="1439" class="1005" name="tmp_8_1_1_i_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="1"/>
<pin id="1441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_1_i "/>
</bind>
</comp>

<comp id="1444" class="1005" name="tmp_8_1_2_i_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="32" slack="1"/>
<pin id="1446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_2_i "/>
</bind>
</comp>

<comp id="1449" class="1005" name="window_1_2_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="32" slack="0"/>
<pin id="1451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_1_2 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="tmp_data_V_4_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="32" slack="1"/>
<pin id="1456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="window_2_0_read_as_1_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="32" slack="1"/>
<pin id="1461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_0_read_as_1 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="tmp_8_2_i_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="1"/>
<pin id="1466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2_i "/>
</bind>
</comp>

<comp id="1469" class="1005" name="tmp_8_2_1_i_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="1"/>
<pin id="1471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2_1_i "/>
</bind>
</comp>

<comp id="1474" class="1005" name="tmp_8_2_2_i_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="32" slack="1"/>
<pin id="1476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2_2_i "/>
</bind>
</comp>

<comp id="1479" class="1005" name="result_3_0_1_i_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="32" slack="1"/>
<pin id="1481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_3_0_1_i "/>
</bind>
</comp>

<comp id="1484" class="1005" name="tmp_9_0_2_i_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="32" slack="1"/>
<pin id="1486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_0_2_i "/>
</bind>
</comp>

<comp id="1489" class="1005" name="tmp_9_1_i_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="1"/>
<pin id="1491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_1_i "/>
</bind>
</comp>

<comp id="1494" class="1005" name="tmp_9_1_1_i_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="32" slack="2"/>
<pin id="1496" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9_1_1_i "/>
</bind>
</comp>

<comp id="1499" class="1005" name="tmp_9_1_2_i_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="32" slack="2"/>
<pin id="1501" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9_1_2_i "/>
</bind>
</comp>

<comp id="1504" class="1005" name="result_2_0_2_i_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="32" slack="1"/>
<pin id="1506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2_0_2_i "/>
</bind>
</comp>

<comp id="1509" class="1005" name="result_3_1_i_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="32" slack="1"/>
<pin id="1511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_3_1_i "/>
</bind>
</comp>

<comp id="1514" class="1005" name="tmp_9_2_i_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="32" slack="1"/>
<pin id="1516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_2_i "/>
</bind>
</comp>

<comp id="1519" class="1005" name="tmp_9_2_1_i_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="32" slack="2"/>
<pin id="1521" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9_2_1_i "/>
</bind>
</comp>

<comp id="1524" class="1005" name="tmp_9_2_2_i_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="32" slack="2"/>
<pin id="1526" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9_2_2_i "/>
</bind>
</comp>

<comp id="1529" class="1005" name="result_2_1_2_i_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="1"/>
<pin id="1531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2_1_2_i "/>
</bind>
</comp>

<comp id="1535" class="1005" name="result_3_2_i_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="32" slack="1"/>
<pin id="1537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_3_2_i "/>
</bind>
</comp>

<comp id="1540" class="1005" name="val_out_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="32" slack="1"/>
<pin id="1542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="52" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="52" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="52" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="200"><net_src comp="74" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="204"><net_src comp="6" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="190" pin=5"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="190" pin=6"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="190" pin=7"/></net>

<net id="212"><net_src comp="140" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="140" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="140" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="140" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="140" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="140" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="140" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="140" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="140" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="279"><net_src comp="146" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="284"><net_src comp="22" pin="0"/><net_sink comp="262" pin=5"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="262" pin=6"/></net>

<net id="286"><net_src comp="26" pin="0"/><net_sink comp="262" pin=7"/></net>

<net id="287"><net_src comp="148" pin="0"/><net_sink comp="262" pin=9"/></net>

<net id="288"><net_src comp="148" pin="0"/><net_sink comp="262" pin=10"/></net>

<net id="289"><net_src comp="100" pin="0"/><net_sink comp="262" pin=11"/></net>

<net id="290"><net_src comp="150" pin="0"/><net_sink comp="262" pin=12"/></net>

<net id="291"><net_src comp="152" pin="0"/><net_sink comp="262" pin=13"/></net>

<net id="292"><net_src comp="154" pin="0"/><net_sink comp="262" pin=14"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="315" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="328"><net_src comp="321" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="334"><net_src comp="60" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="329" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="341"><net_src comp="60" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="336" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="346"><net_src comp="310" pin="2"/><net_sink comp="299" pin=4"/></net>

<net id="353"><net_src comp="70" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="354" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="365"><net_src comp="92" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="373"><net_src comp="366" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="377"><net_src comp="98" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="388"><net_src comp="100" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="399"><net_src comp="102" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="407"><net_src comp="400" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="411"><net_src comp="102" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="419"><net_src comp="412" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="423"><net_src comp="102" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="431"><net_src comp="424" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="435"><net_src comp="102" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="443"><net_src comp="436" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="447"><net_src comp="100" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="458"><net_src comp="120" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="455" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="469"><net_src comp="92" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="477"><net_src comp="470" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="481"><net_src comp="92" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="498"><net_src comp="420" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="499"><net_src comp="492" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="509"><net_src comp="489" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="432" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="511"><net_src comp="503" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="521"><net_src comp="396" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="522"><net_src comp="515" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="532"><net_src comp="512" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="408" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="534"><net_src comp="526" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="546"><net_src comp="535" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="547"><net_src comp="540" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="548"><net_src comp="540" pin="4"/><net_sink comp="310" pin=4"/></net>

<net id="552"><net_src comp="190" pin="8"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="559"><net_src comp="354" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="72" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="354" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="76" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="350" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="576"><net_src comp="366" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="72" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="366" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="76" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="362" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="593"><net_src comp="378" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="104" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="378" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="106" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="448" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="108" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="612"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="100" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="448" pin="4"/><net_sink comp="607" pin=2"/></net>

<net id="619"><net_src comp="100" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="389" pin="4"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="601" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="615" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="389" pin="4"/><net_sink comp="621" pin=2"/></net>

<net id="632"><net_src comp="621" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="389" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="110" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="389" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="100" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="601" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="633" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="639" pin="2"/><net_sink comp="645" pin=2"/></net>

<net id="656"><net_src comp="607" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="112" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="653" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="663" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="677"><net_src comp="607" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="100" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="100" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="607" pin="3"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="299" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="691"><net_src comp="310" pin="2"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="420" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="698"><net_src comp="685" pin="3"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="685" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="705"><net_src comp="432" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="711"><net_src comp="396" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="712"><net_src comp="685" pin="3"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="685" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="719"><net_src comp="408" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="396" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="726"><net_src comp="706" pin="3"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="408" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="733"><net_src comp="713" pin="3"/><net_sink comp="727" pin=2"/></net>

<net id="739"><net_src comp="692" pin="3"/><net_sink comp="734" pin=1"/></net>

<net id="740"><net_src comp="420" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="746"><net_src comp="699" pin="3"/><net_sink comp="741" pin=1"/></net>

<net id="747"><net_src comp="432" pin="1"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="118" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="757"><net_src comp="470" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="92" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="470" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="76" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="770"><net_src comp="122" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="759" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="124" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="777"><net_src comp="459" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="126" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="459" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="128" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="792"><net_src comp="482" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="72" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="799"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="92" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="482" pin="4"/><net_sink comp="794" pin=2"/></net>

<net id="806"><net_src comp="759" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="92" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="788" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="802" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="753" pin="2"/><net_sink comp="808" pin=2"/></net>

<net id="821"><net_src comp="788" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="759" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="470" pin="4"/><net_sink comp="816" pin=2"/></net>

<net id="827"><net_src comp="794" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="834"><net_src comp="794" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="92" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="794" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="76" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="848"><net_src comp="130" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="785" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="132" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="851"><net_src comp="134" pin="0"/><net_sink comp="842" pin=3"/></net>

<net id="856"><net_src comp="842" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="136" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="785" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="52" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="885"><net_src comp="503" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="890"><net_src comp="875" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="872" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="903"><net_src comp="466" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="138" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="910"><net_src comp="122" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="899" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="124" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="918"><net_src comp="905" pin="3"/><net_sink comp="913" pin=1"/></net>

<net id="922"><net_src comp="208" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="927"><net_src comp="869" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="919" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="932"><net_src comp="214" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="872" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="929" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="942"><net_src comp="220" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="947"><net_src comp="896" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="939" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="952"><net_src comp="226" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="957"><net_src comp="878" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="949" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="962"><net_src comp="232" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="967"><net_src comp="503" pin="4"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="959" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="972"><net_src comp="238" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="977"><net_src comp="492" pin="4"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="969" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="299" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="991"><net_src comp="526" pin="4"/><net_sink comp="987" pin=0"/></net>

<net id="999"><net_src comp="984" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="992" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1008"><net_src comp="526" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="1001" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1017"><net_src comp="515" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1028"><net_src comp="1019" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1029"><net_src comp="923" pin="2"/><net_sink comp="1023" pin=1"/></net>

<net id="1030"><net_src comp="60" pin="0"/><net_sink comp="1023" pin=2"/></net>

<net id="1035"><net_src comp="933" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="1023" pin="3"/><net_sink comp="1031" pin=1"/></net>

<net id="1042"><net_src comp="60" pin="0"/><net_sink comp="1037" pin=2"/></net>

<net id="1048"><net_src comp="122" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1049"><net_src comp="124" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="1054"><net_src comp="1043" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="144" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="1050" pin="2"/><net_sink comp="1056" pin=1"/></net>

<net id="1065"><net_src comp="1037" pin="3"/><net_sink comp="1061" pin=1"/></net>

<net id="1071"><net_src comp="1056" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="1061" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1073"><net_src comp="1037" pin="3"/><net_sink comp="1066" pin=2"/></net>

<net id="1078"><net_src comp="1066" pin="3"/><net_sink comp="1074" pin=1"/></net>

<net id="1088"><net_src comp="1079" pin="3"/><net_sink comp="1084" pin=1"/></net>

<net id="1098"><net_src comp="122" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="1089" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1100"><net_src comp="124" pin="0"/><net_sink comp="1093" pin=2"/></net>

<net id="1105"><net_src comp="1084" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1111"><net_src comp="1093" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1112"><net_src comp="1084" pin="2"/><net_sink comp="1106" pin=1"/></net>

<net id="1113"><net_src comp="1101" pin="2"/><net_sink comp="1106" pin=2"/></net>

<net id="1118"><net_src comp="1106" pin="3"/><net_sink comp="1114" pin=1"/></net>

<net id="1128"><net_src comp="144" pin="0"/><net_sink comp="1124" pin=1"/></net>

<net id="1133"><net_src comp="1124" pin="2"/><net_sink comp="1129" pin=1"/></net>

<net id="1139"><net_src comp="1129" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1144"><net_src comp="1134" pin="3"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="1140" pin="2"/><net_sink comp="1145" pin=2"/></net>

<net id="1155"><net_src comp="1119" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1161"><net_src comp="122" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="1151" pin="2"/><net_sink comp="1156" pin=1"/></net>

<net id="1163"><net_src comp="124" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1168"><net_src comp="1145" pin="3"/><net_sink comp="1164" pin=1"/></net>

<net id="1174"><net_src comp="1156" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1175"><net_src comp="1145" pin="3"/><net_sink comp="1169" pin=1"/></net>

<net id="1176"><net_src comp="1164" pin="2"/><net_sink comp="1169" pin=2"/></net>

<net id="1177"><net_src comp="1169" pin="3"/><net_sink comp="262" pin=8"/></net>

<net id="1181"><net_src comp="555" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1185"><net_src comp="561" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="1190"><net_src comp="572" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1194"><net_src comp="578" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1199"><net_src comp="589" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1203"><net_src comp="595" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1208"><net_src comp="621" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1213"><net_src comp="629" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1218"><net_src comp="645" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1220"><net_src comp="1215" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1221"><net_src comp="1215" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1222"><net_src comp="1215" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1226"><net_src comp="315" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1231"><net_src comp="321" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1236"><net_src comp="673" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1239"><net_src comp="1233" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1240"><net_src comp="1233" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1244"><net_src comp="679" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1249"><net_src comp="720" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1254"><net_src comp="727" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1259"><net_src comp="734" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1264"><net_src comp="741" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1269"><net_src comp="166" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1275"><net_src comp="170" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1281"><net_src comp="174" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1284"><net_src comp="1278" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="1288"><net_src comp="178" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1290"><net_src comp="1285" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1294"><net_src comp="182" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1296"><net_src comp="1291" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="1300"><net_src comp="186" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1302"><net_src comp="1297" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1303"><net_src comp="1297" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1307"><net_src comp="759" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="1119" pin=2"/></net>

<net id="1312"><net_src comp="765" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="913" pin=2"/></net>

<net id="1317"><net_src comp="773" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1321"><net_src comp="779" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1326"><net_src comp="788" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1332"><net_src comp="808" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1335"><net_src comp="1329" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1339"><net_src comp="816" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1341"><net_src comp="1336" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1345"><net_src comp="830" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1347"><net_src comp="1342" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1348"><net_src comp="1342" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1352"><net_src comp="836" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1355"><net_src comp="1349" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1356"><net_src comp="1349" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1360"><net_src comp="329" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1362"><net_src comp="1357" pin="1"/><net_sink comp="299" pin=3"/></net>

<net id="1366"><net_src comp="336" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1368"><net_src comp="1363" pin="1"/><net_sink comp="310" pin=3"/></net>

<net id="1372"><net_src comp="852" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1376"><net_src comp="869" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1381"><net_src comp="872" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1386"><net_src comp="878" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1391"><net_src comp="896" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1396"><net_src comp="899" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1401"><net_src comp="913" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1403"><net_src comp="1398" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1407"><net_src comp="244" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1412"><net_src comp="250" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1417"><net_src comp="256" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1422"><net_src comp="919" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1427"><net_src comp="929" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1432"><net_src comp="939" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1437"><net_src comp="949" pin="1"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="1442"><net_src comp="959" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1447"><net_src comp="969" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1452"><net_src comp="310" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1457"><net_src comp="549" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1462"><net_src comp="984" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1467"><net_src comp="992" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1472"><net_src comp="1001" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1477"><net_src comp="1010" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1482"><net_src comp="1031" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1487"><net_src comp="943" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1492"><net_src comp="953" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1497"><net_src comp="963" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1502"><net_src comp="973" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1507"><net_src comp="1066" pin="3"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1079" pin=2"/></net>

<net id="1512"><net_src comp="1074" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1517"><net_src comp="995" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1522"><net_src comp="1004" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1527"><net_src comp="1013" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1532"><net_src comp="1106" pin="3"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1134" pin=2"/></net>

<net id="1534"><net_src comp="1529" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1538"><net_src comp="1114" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1543"><net_src comp="1169" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="262" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {18 }
	Port: out_stream_V_keep_V | {18 }
	Port: out_stream_V_strb_V | {18 }
	Port: out_stream_V_user_V | {18 }
	Port: out_stream_V_last_V | {18 }
	Port: out_stream_V_id_V | {18 }
	Port: out_stream_V_dest_V | {18 }
 - Input state : 
	Port: my_filter_buffer : in_stream_V_data_V | {2 5 11 }
	Port: my_filter_buffer : in_stream_V_keep_V | {2 5 11 }
	Port: my_filter_buffer : in_stream_V_strb_V | {2 5 11 }
	Port: my_filter_buffer : in_stream_V_user_V | {2 5 11 }
	Port: my_filter_buffer : in_stream_V_last_V | {2 5 11 }
	Port: my_filter_buffer : in_stream_V_id_V | {2 5 11 }
	Port: my_filter_buffer : in_stream_V_dest_V | {2 5 11 }
	Port: my_filter_buffer : kernel_0 | {12 }
	Port: my_filter_buffer : kernel_1 | {12 }
	Port: my_filter_buffer : kernel_2 | {12 }
	Port: my_filter_buffer : kernel_3 | {12 }
	Port: my_filter_buffer : kernel_4 | {12 }
	Port: my_filter_buffer : kernel_5 | {12 }
	Port: my_filter_buffer : kernel_6 | {12 }
	Port: my_filter_buffer : kernel_7 | {12 }
	Port: my_filter_buffer : kernel_8 | {12 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		StgValue_53 : 2
		x_1 : 1
	State 3
		line_buf_0_addr : 1
		StgValue_63 : 1
		empty_6 : 1
	State 4
	State 5
		exitcond4 : 1
		x_2 : 1
		StgValue_70 : 2
	State 6
		line_buf_1_addr : 1
		StgValue_79 : 1
		empty_9 : 1
	State 7
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_92 : 2
		exitcond : 1
		x3_mid2 : 2
		y9 : 1
		tmp_3_mid2_v : 2
		tmp_1 : 3
		cond_mid1 : 1
		cond : 1
		cond_mid2 : 2
		x3_cast4_cast : 3
		tmp_s : 4
		tmp_cast8 : 5
		tmp_cast : 6
		line_buf_0_addr_2 : 7
		line_buf_1_addr_2 : 7
		line_buf_0_load : 8
		line_buf_1_load : 8
		cond1 : 3
		x_3 : 3
	State 9
		window_1_1_2 : 1
		window_2_2_1_11 : 2
		window_2_2_2 : 2
		window_2_2_4 : 2
		window_2_2_5 : 2
		window_2_2_6 : 3
		window_2_2_7 : 3
		window_2_2_8 : 3
		window_2_2_9 : 3
		empty_12 : 1
	State 10
		StgValue_133 : 1
	State 11
		tmp_i_i : 1
		y : 1
		tmp_3 : 2
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		exitcond2 : 1
		x_assign_mid2 : 2
		tmp_i_i_mid1 : 2
		tmp_i_i_mid2 : 3
		y_assign_mid2 : 2
		x5_cast1 : 3
		tmp_3_i_i : 3
		x_4 : 3
		line_buf_0_addr_1 : 4
		window_0_2 : 5
		line_buf_1_addr_1 : 4
		window_1_2 : 5
		tmp_12 : 1
		icmp : 2
		StgValue_158 : 3
		read_count : 1
		StgValue_161 : 2
	State 12
		StgValue_168 : 1
		StgValue_169 : 1
		StgValue_170 : 1
		tmp_7 : 1
		tmp_i2_i_mid2_v : 2
		tmp_9_i : 1
		tmp_9_0_1_i : 1
		tmp_9_0_2_i : 1
		tmp_9_1_i : 1
		tmp_9_1_1_i : 1
		tmp_9_1_2_i : 1
		StgValue_198 : 1
		StgValue_199 : 1
	State 13
		StgValue_206 : 1
		tmp_9_2_i : 1
		tmp_9_2_1_i : 1
		tmp_9_2_2_i : 1
		StgValue_222 : 1
		empty_14 : 1
	State 14
		result_2_i : 1
		result_3_0_1_i : 2
	State 15
		rev : 1
		p_i2_i : 1
		result_3_0_2_i : 1
		result_2_0_2_i : 1
		result_3_1_i : 2
	State 16
		result_3_1_1_i : 1
		result_3_1_2_i : 2
		result_2_1_2_i : 3
		result_3_2_i : 4
	State 17
		result_3_2_1_i : 1
		result_2_2_1_i : 2
		tmp_8 : 1
		tmp_11 : 1
		result_3_2_2_i : 3
		val_out : 4
		StgValue_264 : 5
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        x3_mid2_fu_607       |    0    |    0    |    2    |
|          |     tmp_3_mid2_v_fu_621     |    0    |    0    |    2    |
|          |       cond_mid2_fu_645      |    0    |    0    |    1    |
|          |     window_1_1_2_fu_685     |    0    |    0    |    32   |
|          |    window_2_2_1_11_fu_692   |    0    |    0    |    32   |
|          |     window_2_2_2_fu_699     |    0    |    0    |    32   |
|          |     window_2_2_4_fu_706     |    0    |    0    |    32   |
|          |     window_2_2_5_fu_713     |    0    |    0    |    32   |
|          |     window_2_2_6_fu_720     |    0    |    0    |    32   |
|          |     window_2_2_7_fu_727     |    0    |    0    |    32   |
|          |     window_2_2_8_fu_734     |    0    |    0    |    32   |
|          |     window_2_2_9_fu_741     |    0    |    0    |    32   |
|  select  |     x_assign_mid2_fu_794    |    0    |    0    |    10   |
|          |     tmp_i_i_mid2_fu_808     |    0    |    0    |    1    |
|          |     y_assign_mid2_fu_816    |    0    |    0    |    10   |
|          |    tmp_i2_i_mid2_v_fu_913   |    0    |    0    |    1    |
|          |      result_2_i_fu_1023     |    0    |    0    |    32   |
|          |    result_2_0_1_i_fu_1037   |    0    |    0    |    32   |
|          |    result_2_0_2_i_fu_1066   |    0    |    0    |    32   |
|          |     result_2_1_i_fu_1079    |    0    |    0    |    32   |
|          |    result_2_1_2_i_fu_1106   |    0    |    0    |    32   |
|          |   y_assign_1_mid2_fu_1119   |    0    |    0    |    10   |
|          |     result_2_2_i_fu_1134    |    0    |    0    |    32   |
|          |    result_2_2_1_i_fu_1145   |    0    |    0    |    32   |
|          |       val_out_fu_1169       |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |          x_1_fu_561         |    0    |    0    |    10   |
|          |          x_2_fu_578         |    0    |    0    |    10   |
|          |  indvar_flatten_next_fu_595 |    0    |    0    |    3    |
|          |          y9_fu_615          |    0    |    0    |    2    |
|          |         tmp_s_fu_657        |    0    |    0    |    3    |
|          |          x_3_fu_679         |    0    |    0    |    2    |
|          |           y_fu_759          |    0    |    0    |    10   |
|          | indvar_flatten_next7_fu_779 |    0    |    0    |    19   |
|          |          x_4_fu_836         |    0    |    0    |    10   |
|    add   |      read_count_fu_858      |    0    |    0    |    32   |
|          |    y_assign_1_mid1_fu_899   |    0    |    0    |    10   |
|          |    result_3_0_1_i_fu_1031   |    0    |    0    |    32   |
|          |    result_3_0_2_i_fu_1061   |    0    |    0    |    32   |
|          |     result_3_1_i_fu_1074    |    0    |    0    |    32   |
|          |    result_3_1_1_i_fu_1084   |    0    |    0    |    32   |
|          |    result_3_1_2_i_fu_1101   |    0    |    0    |    32   |
|          |     result_3_2_i_fu_1114    |    0    |    0    |    32   |
|          |    result_3_2_1_i_fu_1140   |    0    |    0    |    32   |
|          |    result_3_2_2_i_fu_1164   |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond1_fu_555      |    0    |    0    |    4    |
|          |       exitcond4_fu_572      |    0    |    0    |    4    |
|          |   exitcond_flatten_fu_589   |    0    |    0    |    2    |
|          |       exitcond_fu_601       |    0    |    0    |    1    |
|          |       cond_mid1_fu_633      |    0    |    0    |    1    |
|          |         cond_fu_639         |    0    |    0    |    1    |
|   icmp   |         cond1_fu_673        |    0    |    0    |    1    |
|          |        tmp_i_i_fu_753       |    0    |    0    |    4    |
|          |   exitcond_flatten8_fu_773  |    0    |    0    |    7    |
|          |       exitcond2_fu_788      |    0    |    0    |    4    |
|          |     tmp_i_i_mid1_fu_802     |    0    |    0    |    4    |
|          |       tmp_3_i_i_fu_830      |    0    |    0    |    4    |
|          |         icmp_fu_852         |    0    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        tmp_5_fu_1089        |    0    |    0    |    11   |
|          |        tmp_8_fu_1151        |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_923         |    2    |    0    |    0    |
|          |          grp_fu_933         |    2    |    0    |    0    |
|          |          grp_fu_943         |    2    |    0    |    0    |
|          |          grp_fu_953         |    2    |    0    |    0    |
|    mul   |          grp_fu_963         |    2    |    0    |    0    |
|          |          grp_fu_973         |    2    |    0    |    0    |
|          |          grp_fu_995         |    2    |    0    |    0    |
|          |         grp_fu_1004         |    2    |    0    |    0    |
|          |         grp_fu_1013         |    2    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     or_cond1_i_i_fu_1019    |    0    |    0    |    1    |
|    and   |        p_i2_i_fu_1056       |    0    |    0    |    1    |
|          |    or_cond1_i6_i_fu_1129    |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |         rev_fu_1050         |    0    |    0    |    1    |
|          |    tmp_i2_i_mid2_fu_1124    |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |       grp_read_fu_190       |    0    |    0    |    0    |
|          |  kernel_0_read_read_fu_208  |    0    |    0    |    0    |
|          |  kernel_1_read_read_fu_214  |    0    |    0    |    0    |
|          |  kernel_2_read_read_fu_220  |    0    |    0    |    0    |
|   read   |  kernel_3_read_read_fu_226  |    0    |    0    |    0    |
|          |  kernel_4_read_read_fu_232  |    0    |    0    |    0    |
|          |  kernel_5_read_read_fu_238  |    0    |    0    |    0    |
|          |  kernel_6_read_read_fu_244  |    0    |    0    |    0    |
|          |  kernel_7_read_read_fu_250  |    0    |    0    |    0    |
|          |  kernel_8_read_read_fu_256  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_262      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|extractvalue|          grp_fu_549         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        x_cast7_fu_567       |    0    |    0    |    0    |
|          |       x1_cast6_fu_584       |    0    |    0    |    0    |
|          |     x3_cast4_cast_fu_653    |    0    |    0    |    0    |
|          |       tmp_cast_fu_667       |    0    |    0    |    0    |
|          |       x5_cast1_fu_824       |    0    |    0    |    0    |
|          |        tmp_8_i_fu_919       |    0    |    0    |    0    |
|   zext   |      tmp_8_0_1_i_fu_929     |    0    |    0    |    0    |
|          |      tmp_8_0_2_i_fu_939     |    0    |    0    |    0    |
|          |       tmp_8_1_i_fu_949      |    0    |    0    |    0    |
|          |      tmp_8_1_1_i_fu_959     |    0    |    0    |    0    |
|          |      tmp_8_1_2_i_fu_969     |    0    |    0    |    0    |
|          |       tmp_8_2_i_fu_992      |    0    |    0    |    0    |
|          |     tmp_8_2_1_i_fu_1001     |    0    |    0    |    0    |
|          |     tmp_8_2_2_i_fu_1010     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |         tmp_1_fu_629        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |       tmp_cast8_fu_663      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_3_fu_765        |    0    |    0    |    0    |
|          |         tmp_7_fu_905        |    0    |    0    |    0    |
| bitselect|        tmp_9_fu_1043        |    0    |    0    |    0    |
|          |        tmp_10_fu_1093       |    0    |    0    |    0    |
|          |        tmp_11_fu_1156       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        tmp_12_fu_842        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    18   |    0    |   1017  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|line_buf_0|    2   |    0   |    0   |
|line_buf_1|    2   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    4   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        cond1_reg_1233       |    1   |
|      cond_mid2_reg_1215     |    1   |
|      exitcond1_reg_1178     |    1   |
|      exitcond2_reg_1323     |    1   |
|      exitcond4_reg_1187     |    1   |
|  exitcond_flatten8_reg_1314 |    1   |
|  exitcond_flatten_reg_1196  |    1   |
|        icmp_reg_1369        |    1   |
|   indvar_flatten6_reg_455   |   19   |
|indvar_flatten_next7_reg_1318|   19   |
| indvar_flatten_next_reg_1200|    3   |
|    indvar_flatten_reg_374   |    3   |
|    kernel_6_read_reg_1404   |    8   |
|    kernel_7_read_reg_1409   |    8   |
|    kernel_8_read_reg_1414   |    8   |
|  line_buf_0_addr_1_reg_1357 |    9   |
|  line_buf_0_addr_2_reg_1223 |    9   |
|  line_buf_1_addr_1_reg_1363 |    9   |
|  line_buf_1_addr_2_reg_1228 |    9   |
|    read_count_1_reg_1297    |   32   |
|   result_2_0_2_i_reg_1504   |   32   |
|   result_2_1_2_i_reg_1529   |   32   |
|   result_3_0_1_i_reg_1479   |   32   |
|    result_3_1_i_reg_1509    |   32   |
|    result_3_2_i_reg_1535    |   32   |
|        tmp_1_reg_1210       |    1   |
|      tmp_3_i_i_reg_1342     |    1   |
|    tmp_3_mid2_v_reg_1205    |    2   |
|        tmp_3_reg_1309       |    1   |
|     tmp_8_0_1_i_reg_1424    |   32   |
|     tmp_8_0_2_i_reg_1429    |   32   |
|     tmp_8_1_1_i_reg_1439    |   32   |
|     tmp_8_1_2_i_reg_1444    |   32   |
|      tmp_8_1_i_reg_1434     |   32   |
|     tmp_8_2_1_i_reg_1469    |   32   |
|     tmp_8_2_2_i_reg_1474    |   32   |
|      tmp_8_2_i_reg_1464     |   32   |
|       tmp_8_i_reg_1419      |   32   |
|     tmp_9_0_2_i_reg_1484    |   32   |
|     tmp_9_1_1_i_reg_1494    |   32   |
|     tmp_9_1_2_i_reg_1499    |   32   |
|      tmp_9_1_i_reg_1489     |   32   |
|     tmp_9_2_1_i_reg_1519    |   32   |
|     tmp_9_2_2_i_reg_1524    |   32   |
|      tmp_9_2_i_reg_1514     |   32   |
|    tmp_data_V_4_reg_1454    |   32   |
|   tmp_i2_i_mid2_v_reg_1398  |    1   |
|    tmp_i_i_mid2_reg_1329    |    1   |
|       val_out_reg_1540      |   32   |
|   window_0_0_load_reg_1378  |   32   |
|window_0_0_read_as_1_reg_1373|   32   |
| window_0_0_read_as_reg_1266 |   32   |
|     window_0_0_reg_1272     |   32   |
|   window_0_1_load_reg_1388  |   32   |
|     window_0_1_reg_1278     |   32   |
|window_1_0_read_as_1_reg_1383|   32   |
| window_1_0_read_as_reg_1285 |   32   |
|      window_1_0_reg_500     |   32   |
|     window_1_1_1_reg_432    |   32   |
|      window_1_1_reg_489     |   32   |
|     window_1_2_1_reg_420    |   32   |
|     window_1_2_reg_1449     |   32   |
|window_2_0_read_as_1_reg_1459|   32   |
| window_2_0_read_as_reg_1291 |   32   |
|      window_2_0_reg_523     |   32   |
|     window_2_1_1_reg_408    |   32   |
|      window_2_1_reg_512     |   32   |
|     window_2_2_1_reg_396    |   32   |
|    window_2_2_6_reg_1246    |   32   |
|    window_2_2_7_reg_1251    |   32   |
|    window_2_2_8_reg_1256    |   32   |
|    window_2_2_9_reg_1261    |   32   |
|      window_2_2_reg_535     |   32   |
|          x1_reg_362         |   10   |
|          x3_reg_444         |    2   |
|         x_1_reg_1182        |   10   |
|         x_2_reg_1191        |   10   |
|         x_3_reg_1241        |    2   |
|         x_4_reg_1349        |   10   |
|       x_assign_reg_478      |   10   |
|          x_reg_350          |   10   |
|          y2_reg_385         |    2   |
|   y_assign_1_mid1_reg_1393  |   10   |
|    y_assign_mid2_reg_1336   |   10   |
|       y_assign_reg_466      |   10   |
|          y_reg_1304         |   10   |
+-----------------------------+--------+
|            Total            |  1761  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_262   |  p8  |   2  |  32  |   64   ||    32   |
|   grp_access_fu_299  |  p0  |   5  |   9  |   45   ||    9    |
|   grp_access_fu_310  |  p0  |   5  |   9  |   45   ||    9    |
|       x_reg_350      |  p0  |   2  |  10  |   20   ||    10   |
|      x1_reg_362      |  p0  |   2  |  10  |   20   ||    10   |
| window_2_2_1_reg_396 |  p0  |   2  |  32  |   64   ||    32   |
| window_2_1_1_reg_408 |  p0  |   2  |  32  |   64   ||    32   |
| window_1_2_1_reg_420 |  p0  |   2  |  32  |   64   ||    32   |
| window_1_1_1_reg_432 |  p0  |   2  |  32  |   64   ||    32   |
|   y_assign_reg_466   |  p0  |   2  |  10  |   20   ||    10   |
|  window_2_2_reg_535  |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_923      |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_923      |  p1  |   2  |   8  |   16   ||    8    |
|      grp_fu_933      |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_933      |  p1  |   2  |   8  |   16   ||    8    |
|      grp_fu_943      |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_943      |  p1  |   2  |   8  |   16   ||    8    |
|      grp_fu_953      |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_953      |  p1  |   2  |   8  |   16   ||    8    |
|      grp_fu_963      |  p1  |   2  |   8  |   16   ||    8    |
|      grp_fu_973      |  p1  |   2  |   8  |   16   ||    8    |
|      grp_fu_995      |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_995      |  p1  |   2  |   8  |   16   ||    8    |
|      grp_fu_1004     |  p1  |   2  |   8  |   16   ||    8    |
|      grp_fu_1013     |  p1  |   2  |   8  |   16   ||    8    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   998  ||  40.011 ||   472   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   18   |    -   |    0   |  1017  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   40   |    -   |   472  |
|  Register |    -   |    -   |    -   |  1761  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   18   |   40   |  1761  |  1489  |
+-----------+--------+--------+--------+--------+--------+
