###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin4.ecn.purdue.edu)
#  Generated on:      Thu Oct 23 16:37:43 2014
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Removal Check with Pin I0/LD/OCTRL/d_minus_reg_reg/CLK 
Endpoint:   I0/LD/OCTRL/d_minus_reg_reg/R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
+ Removal                       0.483
+ Phase Shift                   0.000
= Required Time                 1.394
  Arrival Time                  1.515
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | n_rst ^        |        | 0.161 |       |   1.100 |    0.978 | 
     | U8                          | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.338 | 
     | I0/LD/OCTRL/d_minus_reg_reg | R ^            | DFFSR  | 0.781 | 0.056 |   1.515 |    1.394 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.161 |       |   0.100 |    0.222 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.364 | 
     | nclk__L1_I0                 | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.694 | 
     | nclk__L2_I2                 | A v -> Y ^     | INVX8  | 0.315 | 0.325 |   0.897 |    1.019 | 
     | I0/LD/OCTRL/d_minus_reg_reg | CLK ^          | DFFSR  | 0.325 | 0.013 |   0.910 |    1.032 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin I0/LD/CTRL/\bit_cnt_reg[2] /CLK 
Endpoint:   I0/LD/CTRL/\bit_cnt_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.952
+ Removal                       0.507
+ Phase Shift                   0.000
= Required Time                 1.459
  Arrival Time                  1.594
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.965 | 
     | U8                         | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.325 | 
     | I0/LD/CTRL/\bit_cnt_reg[2] | R ^            | DFFSR  | 0.854 | 0.134 |   1.594 |    1.459 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    0.235 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.377 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.708 | 
     | nclk__L2_I1                | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.028 | 
     | I0/LD/CTRL/\bit_cnt_reg[2] | CLK ^          | DFFSR  | 0.438 | 0.060 |   0.952 |    1.087 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[0] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.401
  Arrival Time                  1.541
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.960 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.320 | 
     | I0/LD/CTRL/\curr_state_reg[0] | R ^            | DFFSR  | 0.819 | 0.081 |   1.541 |    1.401 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.240 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.382 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.713 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.315 | 0.325 |   0.897 |    1.037 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^          | DFFSR  | 0.326 | 0.014 |   0.912 |    1.051 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[1] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.401
  Arrival Time                  1.541
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.959 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.319 | 
     | I0/LD/CTRL/\curr_state_reg[1] | R ^            | DFFSR  | 0.819 | 0.082 |   1.541 |    1.401 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.241 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.383 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.713 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.315 | 0.325 |   0.897 |    1.038 | 
     | I0/LD/CTRL/\curr_state_reg[1] | CLK ^          | DFFSR  | 0.326 | 0.014 |   0.911 |    1.052 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[2] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.402
  Arrival Time                  1.546
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.956 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.316 | 
     | I0/LD/CTRL/\curr_state_reg[2] | R ^            | DFFSR  | 0.826 | 0.087 |   1.546 |    1.402 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.244 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.386 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.717 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.315 | 0.325 |   0.897 |    1.041 | 
     | I0/LD/CTRL/\curr_state_reg[2] | CLK ^          | DFFSR  | 0.326 | 0.014 |   0.912 |    1.056 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
+ Removal                       0.491
+ Phase Shift                   0.000
= Required Time                 1.399
  Arrival Time                  1.543
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.956 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.316 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] | R ^            | DFFSR  | 0.827 | 0.083 |   1.543 |    1.399 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.244 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.386 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.717 | 
     | nclk__L2_I2                                     | A v -> Y ^     | INVX8  | 0.315 | 0.325 |   0.897 |    1.041 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] | CLK ^          | DFFSR  | 0.324 | 0.011 |   0.908 |    1.052 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin I0/LD/CTRL/\bit_cnt_reg[1] /CLK 
Endpoint:   I0/LD/CTRL/\bit_cnt_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.952
+ Removal                       0.509
+ Phase Shift                   0.000
= Required Time                 1.461
  Arrival Time                  1.616
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.945 | 
     | U8                         | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.305 | 
     | I0/LD/CTRL/\bit_cnt_reg[1] | R ^            | DFFSR  | 0.865 | 0.156 |   1.616 |    1.461 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    0.255 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.397 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.728 | 
     | nclk__L2_I1                | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.048 | 
     | I0/LD/CTRL/\bit_cnt_reg[1] | CLK ^          | DFFSR  | 0.438 | 0.059 |   0.952 |    1.107 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
+ Removal                       0.493
+ Phase Shift                   0.000
= Required Time                 1.401
  Arrival Time                  1.556
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.944 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.304 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | R ^            | DFFSR  | 0.841 | 0.097 |   1.556 |    1.401 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.256 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.398 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.728 | 
     | nclk__L2_I2                                     | A v -> Y ^     | INVX8  | 0.315 | 0.325 |   0.897 |    1.053 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | CLK ^          | DFFSR  | 0.324 | 0.010 |   0.908 |    1.063 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin I0/LD/TIM/\clk_cnt_reg[0] /CLK 
Endpoint:   I0/LD/TIM/\clk_cnt_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.952
+ Removal                       0.509
+ Phase Shift                   0.000
= Required Time                 1.460
  Arrival Time                  1.617
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.944 | 
     | U8                        | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.303 | 
     | I0/LD/TIM/\clk_cnt_reg[0] | R ^            | DFFSR  | 0.865 | 0.157 |   1.617 |    1.460 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.256 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.399 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.729 | 
     | nclk__L2_I1               | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.049 | 
     | I0/LD/TIM/\clk_cnt_reg[0] | CLK ^          | DFFSR  | 0.438 | 0.059 |   0.952 |    1.108 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin I0/LD/CTRL/\bit_cnt_reg[0] /CLK 
Endpoint:   I0/LD/CTRL/\bit_cnt_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.952
+ Removal                       0.509
+ Phase Shift                   0.000
= Required Time                 1.460
  Arrival Time                  1.620
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.940 | 
     | U8                         | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.300 | 
     | I0/LD/CTRL/\bit_cnt_reg[0] | R ^            | DFFSR  | 0.866 | 0.160 |   1.620 |    1.460 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    0.260 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.402 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.732 | 
     | nclk__L2_I1                | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.052 | 
     | I0/LD/CTRL/\bit_cnt_reg[0] | CLK ^          | DFFSR  | 0.438 | 0.059 |   0.952 |    1.111 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin I0/LD/TIM/\clk_cnt_reg[1] /CLK 
Endpoint:   I0/LD/TIM/\clk_cnt_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.955
+ Removal                       0.509
+ Phase Shift                   0.000
= Required Time                 1.464
  Arrival Time                  1.628
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.935 | 
     | U8                        | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.295 | 
     | I0/LD/TIM/\clk_cnt_reg[1] | R ^            | DFFSR  | 0.869 | 0.169 |   1.628 |    1.464 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.265 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.407 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.737 | 
     | nclk__L2_I1               | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.057 | 
     | I0/LD/TIM/\clk_cnt_reg[1] | CLK ^          | DFFSR  | 0.438 | 0.062 |   0.954 |    1.119 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.966
+ Removal                       0.510
+ Phase Shift                   0.000
= Required Time                 1.476
  Arrival Time                  1.647
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.929 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.288 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | R ^            | DFFSR  | 0.872 | 0.188 |   1.647 |    1.476 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.271 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.414 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.744 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.064 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.437 | 0.074 |   0.966 |    1.138 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin I0/LD/TIM/\clk_cnt_reg[2] /CLK 
Endpoint:   I0/LD/TIM/\clk_cnt_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.947
+ Removal                       0.510
+ Phase Shift                   0.000
= Required Time                 1.456
  Arrival Time                  1.641
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.915 | 
     | U8                        | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.275 | 
     | I0/LD/TIM/\clk_cnt_reg[2] | R ^            | DFFSR  | 0.872 | 0.181 |   1.641 |    1.456 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.285 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.427 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.757 | 
     | nclk__L2_I1               | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.077 | 
     | I0/LD/TIM/\clk_cnt_reg[2] | CLK ^          | DFFSR  | 0.438 | 0.054 |   0.947 |    1.131 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin I0/LD/TIM/\curr_state_reg[0] /CLK 
Endpoint:   I0/LD/TIM/\curr_state_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.960
+ Removal                       0.510
+ Phase Shift                   0.000
= Required Time                 1.470
  Arrival Time                  1.661
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | n_rst ^        |        | 0.161 |       |   1.100 |    0.910 | 
     | U8                           | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.269 | 
     | I0/LD/TIM/\curr_state_reg[0] | R ^            | DFFSR  | 0.873 | 0.201 |   1.661 |    1.470 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | clk ^          |        | 0.161 |       |   0.100 |    0.290 | 
     | U7                           | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.433 | 
     | nclk__L1_I0                  | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.763 | 
     | nclk__L2_I1                  | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.083 | 
     | I0/LD/TIM/\curr_state_reg[0] | CLK ^          | DFFSR  | 0.438 | 0.068 |   0.960 |    1.151 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.974
+ Removal                       0.509
+ Phase Shift                   0.000
= Required Time                 1.483
  Arrival Time                  1.674
  Slack Time                    0.191
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.909 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.269 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | R ^            | DFFSR  | 0.872 | 0.214 |   1.674 |    1.483 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.291 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.433 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.763 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.083 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.435 | 0.081 |   0.974 |    1.164 | 
     +----------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.970
+ Removal                       0.510
+ Phase Shift                   0.000
= Required Time                 1.479
  Arrival Time                  1.670
  Slack Time                    0.191
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.909 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.269 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | R ^            | DFFSR  | 0.872 | 0.210 |   1.670 |    1.479 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.291 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.433 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.764 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.084 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.436 | 0.077 |   0.969 |    1.160 | 
     +----------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin I0/LD/TIM/\curr_state_reg[1] /CLK 
Endpoint:   I0/LD/TIM/\curr_state_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.966
+ Removal                       0.510
+ Phase Shift                   0.000
= Required Time                 1.476
  Arrival Time                  1.668
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | n_rst ^        |        | 0.161 |       |   1.100 |    0.908 | 
     | U8                           | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.268 | 
     | I0/LD/TIM/\curr_state_reg[1] | R ^            | DFFSR  | 0.872 | 0.208 |   1.668 |    1.476 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | clk ^          |        | 0.161 |       |   0.100 |    0.292 | 
     | U7                           | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.434 | 
     | nclk__L1_I0                  | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.765 | 
     | nclk__L2_I1                  | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.085 | 
     | I0/LD/TIM/\curr_state_reg[1] | CLK ^          | DFFSR  | 0.437 | 0.074 |   0.966 |    1.158 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.972
+ Removal                       0.509
+ Phase Shift                   0.000
= Required Time                 1.481
  Arrival Time                  1.674
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.908 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.267 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | R ^            | DFFSR  | 0.872 | 0.214 |   1.674 |    1.481 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.292 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.435 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.765 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.085 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.435 | 0.079 |   0.972 |    1.164 | 
     +----------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.909
+ Removal                       0.498
+ Phase Shift                   0.000
= Required Time                 1.406
  Arrival Time                  1.602
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.904 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.264 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] | R ^            | DFFSR  | 0.869 | 0.142 |   1.602 |    1.406 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.296 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.438 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.768 | 
     | nclk__L2_I2                                     | A v -> Y ^     | INVX8  | 0.315 | 0.325 |   0.897 |    1.093 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] | CLK ^          | DFFSR  | 0.324 | 0.011 |   0.909 |    1.104 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.971
+ Removal                       0.509
+ Phase Shift                   0.000
= Required Time                 1.480
  Arrival Time                  1.679
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.901 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.261 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | R ^            | DFFSR  | 0.871 | 0.220 |   1.679 |    1.480 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.299 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.441 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.772 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.092 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.436 | 0.078 |   0.971 |    1.170 | 
     +----------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.981
+ Removal                       0.509
+ Phase Shift                   0.000
= Required Time                 1.489
  Arrival Time                  1.689
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.901 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.260 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | R ^            | DFFSR  | 0.869 | 0.229 |   1.689 |    1.489 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.299 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.442 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.772 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.092 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.432 | 0.088 |   0.981 |    1.180 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[3] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.934
+ Removal                       0.509
+ Phase Shift                   0.000
= Required Time                 1.443
  Arrival Time                  1.644
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.900 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.259 | 
     | I0/LD/CTRL/\curr_state_reg[3] | R ^            | DFFSR  | 0.872 | 0.184 |   1.644 |    1.443 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.300 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.443 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.773 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.093 | 
     | I0/LD/CTRL/\curr_state_reg[3] | CLK ^          | DFFSR  | 0.435 | 0.041 |   0.934 |    1.134 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.982
+ Removal                       0.509
+ Phase Shift                   0.000
= Required Time                 1.490
  Arrival Time                  1.692
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.899 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.258 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | R ^            | DFFSR  | 0.868 | 0.232 |   1.692 |    1.490 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.301 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.444 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.774 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.094 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.432 | 0.089 |   0.982 |    1.183 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.982
+ Removal                       0.509
+ Phase Shift                   0.000
= Required Time                 1.490
  Arrival Time                  1.692
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.898 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.258 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | R ^            | DFFSR  | 0.868 | 0.232 |   1.692 |    1.490 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.302 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.444 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.775 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.095 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.432 | 0.089 |   0.982 |    1.184 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.981
+ Removal                       0.508
+ Phase Shift                   0.000
= Required Time                 1.489
  Arrival Time                  1.692
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.897 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.257 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | R ^            | DFFSR  | 0.868 | 0.233 |   1.692 |    1.489 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.303 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.445 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.776 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.096 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.432 | 0.088 |   0.981 |    1.184 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.978
+ Removal                       0.509
+ Phase Shift                   0.000
= Required Time                 1.487
  Arrival Time                  1.690
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.897 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.256 | 
     | I0/LD/T_SR_0/\curr_val_reg[3] | R ^            | DFFSR  | 0.869 | 0.231 |   1.690 |    1.487 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.303 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.446 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.776 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.096 | 
     | I0/LD/T_SR_0/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.433 | 0.086 |   0.978 |    1.181 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.927
+ Removal                       0.505
+ Phase Shift                   0.000
= Required Time                 1.432
  Arrival Time                  1.636
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.897 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.256 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | R ^            | DFFSR  | 0.883 | 0.176 |   1.636 |    1.432 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.303 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.446 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.776 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.099 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^          | DFFSR  | 0.376 | 0.031 |   0.927 |    1.130 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.981
+ Removal                       0.508
+ Phase Shift                   0.000
= Required Time                 1.490
  Arrival Time                  1.693
  Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.896 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.256 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | R ^            | DFFSR  | 0.868 | 0.234 |   1.693 |    1.490 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.304 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.446 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.777 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.097 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.432 | 0.088 |   0.981 |    1.185 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[7] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.982
+ Removal                       0.508
+ Phase Shift                   0.000
= Required Time                 1.490
  Arrival Time                  1.694
  Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.896 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.256 | 
     | I0/LD/T_SR_0/\curr_val_reg[7] | R ^            | DFFSR  | 0.868 | 0.234 |   1.694 |    1.490 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.304 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.446 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.777 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.097 | 
     | I0/LD/T_SR_0/\curr_val_reg[7] | CLK ^          | DFFSR  | 0.432 | 0.089 |   0.982 |    1.186 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.981
+ Removal                       0.508
+ Phase Shift                   0.000
= Required Time                 1.489
  Arrival Time                  1.694
  Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.896 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.255 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | R ^            | DFFSR  | 0.868 | 0.234 |   1.694 |    1.489 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.304 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.447 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.777 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.097 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.432 | 0.088 |   0.981 |    1.185 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.982
+ Removal                       0.508
+ Phase Shift                   0.000
= Required Time                 1.490
  Arrival Time                  1.695
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.895 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.255 | 
     | I0/LD/T_SR_0/\curr_val_reg[6] | R ^            | DFFSR  | 0.867 | 0.235 |   1.695 |    1.490 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.305 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.447 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.778 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.098 | 
     | I0/LD/T_SR_0/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.432 | 0.089 |   0.982 |    1.187 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[7] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.982
+ Removal                       0.508
+ Phase Shift                   0.000
= Required Time                 1.490
  Arrival Time                  1.695
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.895 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.254 | 
     | I0/LD/T_SR_1/\curr_val_reg[7] | R ^            | DFFSR  | 0.867 | 0.236 |   1.695 |    1.490 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.305 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.448 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.778 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.098 | 
     | I0/LD/T_SR_1/\curr_val_reg[7] | CLK ^          | DFFSR  | 0.432 | 0.089 |   0.982 |    1.187 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.982
+ Removal                       0.508
+ Phase Shift                   0.000
= Required Time                 1.490
  Arrival Time                  1.696
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.895 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.254 | 
     | I0/LD/T_SR_1/\curr_val_reg[6] | R ^            | DFFSR  | 0.867 | 0.236 |   1.696 |    1.490 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.305 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.448 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.778 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.384 | 0.320 |   0.893 |    1.098 | 
     | I0/LD/T_SR_1/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.432 | 0.089 |   0.982 |    1.187 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.500
+ Phase Shift                   0.000
= Required Time                 1.412
  Arrival Time                  1.635
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.877 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.236 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | R ^            | DFFSR  | 0.883 | 0.176 |   1.635 |    1.412 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.323 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.466 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.796 | 
     | nclk__L2_I2                             | A v -> Y ^     | INVX8  | 0.315 | 0.325 |   0.897 |    1.120 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | CLK ^          | DFFSR  | 0.326 | 0.015 |   0.912 |    1.135 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.925
+ Removal                       0.506
+ Phase Shift                   0.000
= Required Time                 1.430
  Arrival Time                  1.654
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.876 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.235 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | R ^            | DFFSR  | 0.886 | 0.195 |   1.654 |    1.430 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.324 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.466 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.797 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.120 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^          | DFFSR  | 0.375 | 0.029 |   0.925 |    1.149 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.500
+ Phase Shift                   0.000
= Required Time                 1.411
  Arrival Time                  1.636
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.875 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.235 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] | R ^            | DFFSR  | 0.883 | 0.176 |   1.636 |    1.411 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.325 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.467 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.797 | 
     | nclk__L2_I2                             | A v -> Y ^     | INVX8  | 0.315 | 0.325 |   0.897 |    1.122 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] | CLK ^          | DFFSR  | 0.326 | 0.014 |   0.911 |    1.136 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.500
+ Phase Shift                   0.000
= Required Time                 1.411
  Arrival Time                  1.636
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.875 | 
     | U8                                        | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | R ^            | DFFSR  | 0.883 | 0.176 |   1.636 |    1.411 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |    0.325 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.468 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.798 | 
     | nclk__L2_I2                               | A v -> Y ^     | INVX8  | 0.315 | 0.325 |   0.897 |    1.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.326 | 0.013 |   0.911 |    1.136 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.920
+ Removal                       0.505
+ Phase Shift                   0.000
= Required Time                 1.425
  Arrival Time                  1.655
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.871 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.230 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | R ^            | DFFSR  | 0.886 | 0.195 |   1.655 |    1.425 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.329 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.472 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.802 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.125 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.373 | 0.024 |   0.920 |    1.149 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.500
+ Phase Shift                   0.000
= Required Time                 1.412
  Arrival Time                  1.643
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.870 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.229 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] | R ^            | DFFSR  | 0.885 | 0.183 |   1.643 |    1.412 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.330 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.473 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.803 | 
     | nclk__L2_I2                             | A v -> Y ^     | INVX8  | 0.315 | 0.325 |   0.897 |    1.128 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] | CLK ^          | DFFSR  | 0.326 | 0.015 |   0.912 |    1.143 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.925
+ Removal                       0.506
+ Phase Shift                   0.000
= Required Time                 1.430
  Arrival Time                  1.669
  Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.861 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | R ^            | DFFSR  | 0.887 | 0.209 |   1.669 |    1.430 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.339 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.481 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.811 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.375 | 0.029 |   0.925 |    1.163 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.922
+ Removal                       0.505
+ Phase Shift                   0.000
= Required Time                 1.428
  Arrival Time                  1.676
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.851 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.211 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | R ^            | DFFSR  | 0.886 | 0.217 |   1.676 |    1.428 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.349 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.491 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.821 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.145 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.374 | 0.026 |   0.922 |    1.171 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.931
+ Removal                       0.505
+ Phase Shift                   0.000
= Required Time                 1.435
  Arrival Time                  1.686
  Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.849 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] | R ^            | DFFSR  | 0.884 | 0.227 |   1.686 |    1.435 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.351 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.493 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.824 | 
     | nclk__L2_I7                                     | A v -> Y ^     | INVX8  | 0.336 | 0.315 |   0.887 |    1.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] | CLK ^          | DFFSR  | 0.371 | 0.043 |   0.931 |    1.182 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.923
+ Removal                       0.505
+ Phase Shift                   0.000
= Required Time                 1.428
  Arrival Time                  1.682
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.846 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] | R ^            | DFFSR  | 0.885 | 0.223 |   1.682 |    1.428 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.354 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.496 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.826 | 
     | nclk__L2_I3                             | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] | CLK ^          | DFFSR  | 0.375 | 0.027 |   0.923 |    1.177 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.931
+ Removal                       0.505
+ Phase Shift                   0.000
= Required Time                 1.436
  Arrival Time                  1.691
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.845 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | R ^            | DFFSR  | 0.884 | 0.232 |   1.691 |    1.436 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.355 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.497 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.828 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^          | DFFSR  | 0.378 | 0.035 |   0.931 |    1.186 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.924
+ Removal                       0.505
+ Phase Shift                   0.000
= Required Time                 1.430
  Arrival Time                  1.684
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.845 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] | R ^            | DFFSR  | 0.884 | 0.225 |   1.684 |    1.430 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.355 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.497 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.828 | 
     | nclk__L2_I3                             | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] | CLK ^          | DFFSR  | 0.375 | 0.028 |   0.924 |    1.179 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.928
+ Removal                       0.505
+ Phase Shift                   0.000
= Required Time                 1.434
  Arrival Time                  1.689
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.845 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | R ^            | DFFSR  | 0.884 | 0.229 |   1.689 |    1.434 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.355 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.497 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.828 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.377 | 0.032 |   0.928 |    1.183 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[0] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.924
+ Removal                       0.505
+ Phase Shift                   0.000
= Required Time                 1.429
  Arrival Time                  1.684
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.845 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[0] | R ^            | DFFSR  | 0.885 | 0.225 |   1.684 |    1.429 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.355 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.497 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.828 | 
     | nclk__L2_I3                                     | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[0] | CLK ^          | DFFSR  | 0.375 | 0.028 |   0.924 |    1.179 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.931
+ Removal                       0.505
+ Phase Shift                   0.000
= Required Time                 1.437
  Arrival Time                  1.692
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.845 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | R ^            | DFFSR  | 0.883 | 0.232 |   1.692 |    1.437 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.355 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.497 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.828 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | CLK ^          | DFFSR  | 0.378 | 0.035 |   0.931 |    1.186 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.931
+ Removal                       0.505
+ Phase Shift                   0.000
= Required Time                 1.437
  Arrival Time                  1.692
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.845 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.204 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | R ^            | DFFSR  | 0.883 | 0.232 |   1.692 |    1.437 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.355 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.498 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.828 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.151 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.378 | 0.035 |   0.931 |    1.186 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[2] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.924
+ Removal                       0.505
+ Phase Shift                   0.000
= Required Time                 1.429
  Arrival Time                  1.685
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.845 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.690 | 0.360 |   1.460 |    1.204 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[2] | R ^            | DFFSR  | 0.884 | 0.225 |   1.685 |    1.429 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.355 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.498 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.828 | 
     | nclk__L2_I3                                     | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[2] | CLK ^          | DFFSR  | 0.375 | 0.028 |   0.924 |    1.179 | 
     +----------------------------------------------------------------------------------------------------------------+ 

