// Seed: 1706568410
module module_0 (
    input tri1 id_0,
    output wor id_1,
    output wand id_2,
    input supply0 id_3,
    input supply0 id_4,
    output wire id_5
);
  parameter id_7 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1,
    output wand  id_2
);
  logic id_4;
  assign id_4 = id_4;
  always_latch if (-1'b0);
  for (id_5 = -1'b0; 1'b0 ? id_5 : id_5; id_5 = -1) always id_5 = 1;
  assign id_2 = 1;
  assign id_0 = -1;
  assign id_5 = id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2
  );
  always if (1) id_0 = id_1;
endmodule
