#include "6502-opts.h"

#define TARGET_6502 1
#define TARGET_6502X (m65x_cpu_option == m6502x || m65x_cpu_option == m6502)
#define TARGET_NMOS (m65x_cpu_option == m6502x || m65x_cpu_option == m6502)
#define TARGET_65C02 (m65x_cpu_option == m6502 || m65x_cpu_option == w65sc02 \
		      || m65x_cpu_option == w65c02)
#define TARGET_65SC02 (m65x_cpu_option == m6502 || m65x_cpu_option == w65sc02)
#define TARGET_HUC6280 (m65x_cpu_option == m6502 \
			|| m65x_cpu_option == w65sc02 \
			|| m65x_cpu_option == w65c02 \
			|| m65x_cpu_option == huc6280)
#define TARGET_CMOS (m65x_cpu_option == w65sc02 || m65x_cpu_option == w65c02 \
		     || m65x_cpu_option == huc6280)

/* Target features: index register pushes/pops  */
#define TARGET_PHX TARGET_CMOS
/* Store zero.  */
#define TARGET_STZ TARGET_CMOS
/* ZP-indirect addressing mode.  */
#define TARGET_ZPIND TARGET_CMOS
/* Accumulator increment/decrement.  */
#define TARGET_INCA TARGET_CMOS
/* TRB/TSB opcodes.  */
#define TARGET_TRB_TSB TARGET_CMOS

/*****************************************************************************
 * Run-time target.
 *****************************************************************************/

#define TARGET_CPU_CPP_BUILTINS()		\
  do {						\
    if (TARGET_6502)				\
      builtin_define ("__6502__");		\
    if (TARGET_6502X)				\
      builtin_define ("__6502X__");		\
    if (TARGET_65C02)				\
      builtin_define ("__65C02__");		\
    if (TARGET_65SC02)				\
      builtin_define ("__65SC02__");		\
    if (TARGET_HUC6280)				\
      builtin_define ("__HUC6280__");		\
    if (TARGET_NMOS)				\
      builtin_define ("__NMOS__");		\
    if (TARGET_CMOS)				\
      builtin_define ("__CMOS__");		\
  } while (0)

#define TARGET_OS_CPP_BUILTINS()			\
  do {							\
    if (m65x_machine_option == mach_semi65x)		\
      builtin_define ("__SEMI65X__");			\
    else if (m65x_machine_option == mach_bbcb		\
	     || m65x_machine_option == mach_bbcmaster)	\
      builtin_define ("__BBCMICRO__");			\
    else if (m65x_machine_option == mach_c64)		\
      builtin_define ("__C64__");			\
  } while (0)

/*****************************************************************************
 * Storage layout.
 *****************************************************************************/

#define BITS_BIG_ENDIAN			0
#define BYTES_BIG_ENDIAN		0
#define WORDS_BIG_ENDIAN		0
/*#define LIBGCC2_WORDS_BIG_ENDIAN 	WORDS_BIG_ENDIAN*/

/*#define BITS_PER_UNIT			8*/
#define UNITS_PER_WORD			1
#define POINTER_SIZE			16
#define POINTERS_EXTEND_UNSIGNED	1

#define STACK_BOUNDARY			8
#define BIGGEST_ALIGNMENT		8

#define STRICT_ALIGNMENT		0

#define FUNCTION_BOUNDARY		8
#define PARM_BOUNDARY			8

#define MAX_OFILE_ALIGNMENT             65536

/*****************************************************************************
 * Layout of source language data types.
 *****************************************************************************/

#define SHORT_TYPE_SIZE			16
#define INT_TYPE_SIZE			16
#define LONG_TYPE_SIZE			32
#define LONG_LONG_TYPE_SIZE		64
#define CHAR_TYPE_SIZE			8
#define FLOAT_TYPE_SIZE			32
#define DOUBLE_TYPE_SIZE		32
#define LONG_DOUBLE_TYPE_SIZE		32

#define DEFAULT_SIGNED_CHAR		0

#define WCHAR_TYPE "int"
#define WCHAR_TYPE_SIZE INT_TYPE_SIZE

#define INTMAX_TYPE "long long int"
#define UINTMAX_TYPE "long long unsigned int"

#define PTRDIFF_TYPE "int"
#define SIZE_TYPE "unsigned int"

/*****************************************************************************
 * Registers.
 *****************************************************************************/

/* 0 : A (real accumulator)
   1 : ah (zp)
   2 : ah2 (zp)
   3 : ah3 (zp)
   4 : X (real X register)
   5 : xh (zp)
   6 : xh2 (zp)
   7 : xh3 (zp)
   8 : Y (real Y register)
   9 : yh (zp)
   10 : yh2 (zp)
   11 : yh3 (zp)
   12 : sp/lo (zp)
   13 : sp/hi (zp)
   14 : fp/lo (zp)
   15 : fp/hi (zp)
   16 : r0 (argument regs)
   17 : r1
   18 : r2
   19 : r3
   20 : r4
   21 : r5
   22 : r6
   23 : r7
   24 : s0 (callee-saved regs)
   25 : s1
   26 : s2
   27 : s3
   28 : s4
   29 : s5
   30 : s6
   31 : s7
   32 : e0
   33 : e1
   34 : e2
   .. : ...
   62 : e30
   63 : e31
   64 : virtual FP/lo
   65 : virtual FP/hi
   66 : virtual AP/lo
   67 : virtual AP/hi
   68 : virtual NZ reg. CCMODE is always 4 bytes!
   69: "
   70: "
   71: "
   72: virtual carry reg.
   73: "
   74: "
   75: "
   76: virtual overflow reg.
   77: "
   78: "
   79: "
   80: hard SP register
   81: "
   82: fixed/local tmp0 (zp)
   83: fixed/local tmp1 (zp)
   84: Shadow/saved accumulator
   85: Shadow/saved X reg
   86: Shadow/saved Y reg
*/

#define ACC_REGNUM 0
#define X_REGNUM 4
#define Y_REGNUM 8
#define SP_REGNUM 12
#define FP_REGNUM 14
#define FIRST_ARG_REGISTER 16
#define LAST_ARG_REGISTER (FIRST_ARG_REGISTER + 7)
#define FIRST_CALLER_SAVED 24
#define LAST_CALLER_SAVED (FIRST_CALLER_SAVED + 7)
#define FIRST_EXTRA_REGISTER 32
#define FIRST_ZP_REGISTER SP_REGNUM
#define LAST_ZP_REGISTER 63
#define NZ_REGNUM 68
#define CARRY_REGNUM 72
#define OVERFLOW_REGNUM 76
/* We pretend this is 2 bytes because it is used as a pointer, and pointers are
   supposed to be HImode.  It's an opaque quantity anyway so it doesn't matter
   if it's a lie.  */
#define HARDSP_REGNUM 80
#define TMP0_REGNUM 82
#define TMP1_REGNUM 83
#define SHADOW_A 84
#define SHADOW_X 85
#define SHADOW_Y 86

#define IS_ZP_REGNUM(X)						\
  (((X) >= FIRST_ZP_REGISTER && (X) <= LAST_ZP_REGISTER)	\
   || (X) >= TMP0_REGNUM || (X) <= SHADOW_Y)

#define IS_HARD_REGNUM(X)					\
  ((X) == ACC_REGNUM || (X) == X_REGNUM || (X) == Y_REGNUM)

#define FIXED_REGISTERS		\
  { 0, 0, 0, 0, 0, 0, 0, 0,	\
    0, 0, 0, 0, 1, 1, 1, 1,	\
    /* arg regs.  */		\
    0, 0, 0, 0, 0, 0, 0, 0,	\
    /* callee-saved regs.  */	\
    0, 0, 0, 0, 0, 0, 0, 0,	\
    /* extra/extended regs. */	\
    0, 0, 0, 0, 0, 0, 0, 0,	\
    0, 0, 0, 0, 0, 0, 0, 0,	\
    0, 0, 0, 0, 0, 0, 0, 0,	\
    0, 0, 0, 0, 0, 0, 0, 0,	\
    /* fp, ap, cc regs.  */	\
    1, 1, 1, 1, 1, 1, 1, 1,	\
    1, 1, 1, 1, 1, 1, 1, 1,	\
    /* hard sp, tmp0/tmp1, shadow a/x/y.  */ \
    1, 1, 1, 1, 0, 0, 0 }

#define CALL_USED_REGISTERS	\
  { 1, 1, 1, 1, 1, 1, 1, 1,	\
    1, 1, 1, 1, 1, 1, 1, 1,	\
    /* arg regs.  */		\
    1, 1, 1, 1, 1, 1, 1, 1,	\
    /* callee-saved regs.  */	\
    0, 0, 0, 0, 0, 0, 0, 0,	\
    /* extra/extended regs.  */	\
    1, 1, 1, 1, 1, 1, 1, 1,	\
    1, 1, 1, 1, 1, 1, 1, 1,	\
    1, 1, 1, 1, 1, 1, 1, 1,	\
    1, 1, 1, 1, 1, 1, 1, 1,	\
    /* fp, ap, cc regs.  */	\
    1, 1, 1, 1, 1, 1, 1, 1,	\
    1, 1, 1, 1, 1, 1, 1, 1,	\
    /* hard sp, tmp0/tmp1, shadow a/x/y.  */ \
    1, 1, 1, 1, 1, 1, 1 }

#define FIRST_PSEUDO_REGISTER 87

#define REG_ALLOC_ORDER                 \
  { /* hard regs, sp, fp.  */           \
    0, 1, 2, 3, 4, 5, 6, 7,             \
    /* arg regs.  */                    \
    8, 9, 10, 11, 12, 13, 14, 15,       \
    /* extra regs.  */                  \
    16, 17, 18, 19, 20, 21, 22, 23,     \
    32, 33, 34, 35, 36, 37, 38, 39,     \
    40, 41, 42, 43, 44, 45, 46, 47,     \
    48, 49, 50, 51, 52, 53, 54, 55,     \
    56, 57, 58, 59, 60, 61, 62, 63,     \
    /* callee-saved regs.  */           \
    24, 25, 26, 27, 28, 29, 30, 31,     \
    /* the rest.  */                    \
    64, 65, 66, 67, 68, 69, 70, 71,     \
    72, 73, 74, 75, 76, 77, 78, 79,     \
    80, 81, 82, 83, 84, 85, 86 }

#define HARD_REGNO_RENAME_OK(SRC, DST) \
  df_regs_ever_live_p (DST)

#if 0
#define CANNOT_CHANGE_MODE_CLASS(FROM, TO, CLASS) \
  ((HARD_REG_CLASS_P (CLASS) || HARDISH_REG_CLASS_P (CLASS)) \
   && GET_MODE_SIZE (FROM) != GET_MODE_SIZE (TO))
#endif

#define AVOID_CCMODE_COPIES

/*****************************************************************************
 * Register classes.
 *****************************************************************************/

enum reg_class
{
  NO_REGS,
  HARD_ACCUM_REG,
  /*WORD_ACCUM_REGS,
  ACCUM_REGS,*/
  HARD_X_REG,
  /*WORD_X_REGS,
  X_REGS,*/
  HARD_Y_REG,
  /*WORD_Y_REGS,
  Y_REGS,*/
  HARD_INDEX_REGS,
  /*WORD_INDEX_REGS,
  INDEX_REGS,*/
  ACTUALLY_HARD_REGS,
  /*WORD_HARD_REGS,
  HARD_REGS,*/
  STACK_REG,
  ARG_REGS,
  CALLEE_SAVED_REGS,
  CARRY_REG,
  CC_REGS,
  SHADOW_HARD_REGS,
  HARD_SP_REG,
  GENERAL_REGS,
  GEN_SHADOW_REGS,
  HARD_ZP_REGS,
  VFP_REG,
  VAP_REG,
  ALL_REGS,
  LIM_REG_CLASSES
};

#define N_REG_CLASSES	(int) LIM_REG_CLASSES

#define REG_CLASS_NAMES		\
{				\
  "NO_REGS",			\
  "HARD_ACCUM_REG",		\
  "HARD_X_REG",			\
  "HARD_Y_REG",			\
  "HARD_INDEX_REGS",		\
  "ACTUALLY_HARD_REGS",		\
  "STACK_REG",			\
  "ARG_REGS",			\
  "CALLEE_SAVED_REGS",		\
  "CARRY_REG",			\
  "CC_REGS",			\
  "SHADOW_HARD_REGS",           \
  "HARD_SP_REG",                \
  "GENERAL_REGS",		\
  "GEN_SHADOW_REGS",		\
  "HARD_ZP_REGS",		\
  "VFP_REG",			\
  "VAP_REG",			\
  "ALL_REGS"			\
}

#define REG_CLASS_CONTENTS	\
{				\
  { 0x00000000, 0x00000000, 0x000000 }, /* NO_REGS */		\
  { 0x00000001, 0x00000000, 0x000000 }, /* HARD_ACCUM_REG */	\
  { 0x00000010, 0x00000000, 0x000000 }, /* HARD_X_REG */		\
  { 0x00000100, 0x00000000, 0x000000 }, /* HARD_Y_REG */		\
  { 0x00000110, 0x00000000, 0x000000 }, /* HARD_INDEX_REGS */	\
  { 0x00000111, 0x00000000, 0x000000 }, /* ACTUALLY_HARD_REGS */	\
  { 0x0000f000, 0x00000000, 0x000000 }, /* STACK_REG */		\
  { 0x00ff0000, 0x00000000, 0x000000 }, /* ARG_REGS */		\
  { 0xff000000, 0x00000000, 0x000000 }, /* CALLEE_SAVED_REGS */	\
  { 0x00000000, 0x00000000, 0x000f00 }, /* CARRY_REG */		\
  { 0x00000000, 0x00000000, 0x00fff0 }, /* CC_REGS */		\
  { 0x00000000, 0x00000000, 0x700000 }, /* SHADOW_HARD_REGS */  \
  { 0x00000000, 0x00000000, 0x030000 }, /* HARD_SP_REG */       \
  { 0xfffff000, 0xffffffff, 0x0c0000 }, /* GENERAL_REGS */	\
  { 0xfffff000, 0xffffffff, 0x7c0000 }, /* GEN_SHADOW_REGS */	\
  { 0xfffff111, 0xffffffff, 0x0c0000 }, /* HARD_ZP_REGS */	\
  { 0x00000000, 0x00000000, 0x000003 }, /* VFP_REG */		\
  { 0x00000000, 0x00000000, 0x00000c }, /* VAP_REG */		\
  { 0xffffffff, 0xffffffff, 0x7ffff0 }, /* ALL_REGS */		\
}

#define REGNO_REG_CLASS(REGNO)						\
  ((REGNO) == ACC_REGNUM ? HARD_ACCUM_REG :				\
   /*(REGNO) == (ACC_REGNUM + 1) ? WORD_ACCUM_REGS :			\
   (REGNO) >= (ACC_REGNUM + 2) && (REGNO) < (ACC_REGNUM + 4)		\
    ? ACCUM_REGS :*/							\
   (REGNO) == X_REGNUM ? HARD_X_REG :					\
   /*(REGNO) == (X_REGNUM + 1) ? WORD_X_REGS :				\
   (REGNO) >= (X_REGNUM + 2) && (REGNO) < (X_REGNUM + 4)		\
     ? X_REGS :*/							\
   (REGNO) == Y_REGNUM ? HARD_Y_REG :					\
   /*(REGNO) == (Y_REGNUM + 1) ? WORD_Y_REGS :				\
   (REGNO) >= (Y_REGNUM + 2) && (REGNO) < (Y_REGNUM + 4)		\
     ? Y_REGS :	*/							\
   (REGNO) >= SP_REGNUM && (REGNO) < (SP_REGNUM + 4) ? STACK_REG :	\
   (REGNO) >= FIRST_ARG_REGISTER && (REGNO) <= LAST_ARG_REGISTER	\
     ? ARG_REGS :							\
   (REGNO) >= FIRST_CALLER_SAVED && (REGNO) <= LAST_CALLER_SAVED	\
     ? CALLEE_SAVED_REGS :						\
   (REGNO) >= FIRST_ZP_REGISTER && (REGNO) <= LAST_ZP_REGISTER		\
     ? GENERAL_REGS :							\
   (REGNO) == TMP0_REGNUM || (REGNO) == TMP1_REGNUM			\
     ? GENERAL_REGS :							\
   (REGNO) >= FRAME_POINTER_REGNUM && (REGNO) < (ARG_POINTER_REGNUM + 2) \
     ? GENERAL_REGS :							\
   (REGNO) >= CARRY_REGNUM && (REGNO) < (CARRY_REGNUM + 3)		\
     ? CARRY_REG :							\
   (REGNO) >= NZ_REGNUM && (REGNO) <= (OVERFLOW_REGNUM + 3)             \
     ? CC_REGS :                                                        \
   (REGNO) >= SHADOW_A && (REGNO) <= SHADOW_Y                           \
     ? SHADOW_HARD_REGS :                                               \
   (REGNO) >= HARDSP_REGNUM && (REGNO) < (HARDSP_REGNUM + 2)            \
     ? HARD_SP_REG :                                                    \
   NO_REGS)

#define MODE_CODE_BASE_REG_CLASS(MODE, AS, OUTER, INDEX)		\
  ((AS) == ADDR_SPACE_GENERIC ? GENERAL_REGS				\
   : (AS) == ADDR_SPACE_ZP ? HARD_INDEX_REGS				\
   : NO_REGS)

//#define INDEX_REG_CLASS	GENERAL_REGS
#define INDEX_REG_CLASS	HARD_Y_REG

#define REGNO_MODE_CODE_OK_FOR_BASE_P(NUM, MODE, AS, OUTER, INDEX)	 \
  m65x_regno_mode_code_ok_for_base_p ((NUM), (MODE), (AS), (OUTER), (INDEX))

//#define REGNO_OK_FOR_INDEX_P(NUM) (IS_ZP_REGNUM (NUM))
#define REGNO_OK_FOR_INDEX_P(NUM) ((NUM) == Y_REGNUM)

#define PREFERRED_RELOAD_CLASS(X, CLASS) CLASS

#define CLASS_MAX_NREGS(CLASS, MODE)		\
  (GET_MODE_SIZE (MODE))

#define HARD_REG_CLASS_P(CLASS)					\
  ((CLASS) == HARD_ACCUM_REG || (CLASS) == HARD_X_REG		\
   || (CLASS) == HARD_Y_REG || (CLASS) == HARD_INDEX_REGS	\
   || (CLASS) == ACTUALLY_HARD_REGS)

#define ZP_REG_CLASS_P(CLASS) \
  ((CLASS) == ARG_REGS || (CLASS) == CALLEE_SAVED_REGS \
   || (CLASS) == GENERAL_REGS || (CLASS) == STACK_REG \
   || (CLASS) == SHADOW_HARD_REGS)

/*****************************************************************************
 * Stack layout/calling conventions.
 *****************************************************************************/

#define STACK_GROWS_DOWNWARD            1

/* Hardware stack has "empty" discipline.  */

#define STACK_PUSH_CODE			POST_DEC
#define FRAME_GROWS_DOWNWARD		0

#define FIRST_PARM_OFFSET(FNDECL)	0

/* Registers accessing stack frame.  */

#define STACK_POINTER_REGNUM		SP_REGNUM
#define FRAME_POINTER_REGNUM		64
#define ARG_POINTER_REGNUM		66
#define HARD_FRAME_POINTER_REGNUM	FP_REGNUM

/* Eliminating frame pointer/arg pointer.  */

#define ELIMINABLE_REGS					\
  { { ARG_POINTER_REGNUM, STACK_POINTER_REGNUM },	\
    { ARG_POINTER_REGNUM, FRAME_POINTER_REGNUM },	\
    { ARG_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM },	\
    { FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM },	\
    { FRAME_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM } }

/* FIXME: This needs fixing.  */

#define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET)	\
  do { (OFFSET) = m65x_elimination_offset ((FROM), (TO)); } while (0)

/* Passing function arguments on the stack.  */

#define PUSH_ARGS 0
#define ACCUMULATE_OUTGOING_ARGS 1

#define FUNCTION_ARG_REGNO_P(REGNO) \
  ((REGNO) >= FIRST_ARG_REGISTER && (REGNO) <= LAST_ARG_REGISTER)

#define FUNCTION_VALUE_REGNO_P(REGNO) \
  ((REGNO) >= FIRST_ARG_REGISTER && (REGNO) < (FIRST_ARG_REGISTER + 4))

/* Scalar return.  */

#define LIBCALL_VALUE(MODE)		0

typedef int CUMULATIVE_ARGS;

#define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, FNDECL, N_NAMED_ARGS) \
  do { (CUM) = 0; } while (0)

/* Profiling.  */

#define FUNCTION_PROFILER(FILE, LABELNO) \
  do { /* Unimplemented.  */ } while (0)

/* Nonlocal gotos need to restore the hardware stack pointer as well as the
   soft one, so reserve extra space (the actual save/restore happens in the
   save_stack_nonlocal/restore_stack_nonlocal patterns).  */
#define STACK_SAVEAREA_MODE(LEVEL) \
  ((LEVEL) == SAVE_NONLOCAL ? SImode : Pmode)

#define RETURN_ADDR_RTX(COUNT, FRAMEADDR) \
  m65x_return_addr_rtx ((COUNT), (FRAMEADDR))

/*****************************************************************************
 * Trampolines.
 *****************************************************************************/

#define STATIC_CHAIN_REGNUM             FIRST_EXTRA_REGISTER
#define TRAMPOLINE_SIZE			11

/*****************************************************************************
 * Library calls.
 *****************************************************************************/

/* Testing a tristate (<0, ==0, >0) result from these functions is quite
   inefficient.  */
#define FLOAT_LIB_COMPARE_RETURNS_BOOL(MODE, COMPARISON) true

/*****************************************************************************
 * Addressing modes.
 *****************************************************************************/

#define MAX_REGS_PER_ADDRESS		2

#define HAVE_PRE_INCREMENT 1
#define HAVE_POST_INCREMENT 0
#define HAVE_PRE_DECREMENT 0
#define HAVE_POST_DECREMENT 1

/*****************************************************************************
 * Condition codes.
 *****************************************************************************/

#define SELECT_CC_MODE(OP, X, Y) \
  m65x_select_cc_mode (OP, X, Y)

/*****************************************************************************
 * Costs.
 *****************************************************************************/

#define SLOW_BYTE_ACCESS		0

/* Calling functions via a register is disastrous.  */

#define NO_FUNCTION_CSE			1

#define BRANCH_COST(SPEED, PREDICTABLE) 0

/*****************************************************************************
 * Sections.
 *****************************************************************************/

#define TEXT_SECTION_ASM_OP		"\t.segment \"CODE\""
#define DATA_SECTION_ASM_OP		"\t.segment \"DATA\""
#define READONLY_DATA_SECTION_ASM_OP	"\t.segment \"RODATA\""
#define BSS_SECTION_ASM_OP		"\t.segment \"BSS\""

/*****************************************************************************
 * Assembler format.
 *****************************************************************************/

#define ASM_APP_OFF			""
#define ASM_APP_ON			""

/* Data Output.  */

#define ASM_OUTPUT_ASCII(STREAM, PTR, LEN) \
  m65x_output_ascii ((STREAM), (PTR), (LEN))

#define ASM_OUTPUT_LABEL(STREAM, NAME)	\
  do {					\
    assemble_name ((STREAM), (NAME));	\
    fputs (":\n", (STREAM));		\
  } while (0)

/* The ca65 assembler does not like single-character labels (especially ones
   which look like the a,x,y registers).  Suffix such names with "$".  */

#define ASM_OUTPUT_LABELREF(STREAM, NAME) \
  fprintf ((STREAM), "%s%s", (NAME), strlen (NAME) == 1 ? "$" : "")

#define ASM_GENERATE_INTERNAL_LABEL(LABEL, PREFIX, NUM) \
  sprintf (LABEL, "%s@%u", PREFIX, (unsigned) (NUM))

/* Instruction Output.  */

#define REGISTER_NAMES						\
  {								\
    "a", "ah", "ah2", "ah3",					\
    "x", "xh", "xh2", "xh3",					\
    "y", "yh", "yh2", "yh3",					\
    "sp0", "sp1", "fp0", "fp1",					\
    "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7",		\
    "s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7",		\
    "e0",  "e1",  "e2",  "e3",  "e4",  "e5",  "e6",  "e7",	\
    "e8",  "e9",  "e10", "e11", "e12", "e13", "e14", "e15",	\
    "e16", "e17", "e18", "e19", "e20", "e21", "e22", "e23",	\
    "e24", "e25", "e26", "e27", "e28", "e29", "e30", "e31",	\
    "?vfpl", "?vfph", "?vapl", "?vaph",				\
    "?nz0", "?nz1", "?nz2", "?nz3",				\
    "?carry0", "?carry1", "?carry2", "?carry3",			\
    "?ovf0", "?ovf1", "?ovf2", "?ovf3",				\
    "?hardsp0", "?hardsp1", "tmp0", "tmp1",                     \
    "sa", "sx", "sy"                                            \
  }

#define PRINT_OPERAND(STREAM, X, CODE) \
  m65x_print_operand ((STREAM), (X), (CODE))

#define PRINT_OPERAND_ADDRESS(STREAM, X) \
  m65x_print_operand_address ((STREAM), (X))

#define ASM_OUTPUT_ALIGN(STREAM, POWER) \
  fprintf ((STREAM), "\t.align %d\n", 1 << (POWER))

#define ASM_FPRINTF_EXTENSIONS(FILE, ARGS, P)			\
  case 'r':							\
    fprintf (FILE, "_%s", reg_names [va_arg (ARGS, int)]);	\
    break;

/* Output of uninitialized variables.  */

#define ASM_OUTPUT_COMMON(STREAM, NAME, SIZE, ROUNDED)		\
  do {								\
    switch_to_section (bss_section);				\
    bool needs_dollar = strlen (NAME) == 1;			\
    fprintf ((STREAM), "\t.global ");				\
    assemble_name ((STREAM), (NAME));				\
    fprintf ((STREAM), "\n%s%s:\n\t.res %d\n", (NAME),		\
	     needs_dollar ? "$" : "", (int) (SIZE));		\
  } while (0)

#define ASM_OUTPUT_LOCAL(STREAM, NAME, SIZE, ROUNDED)		\
  do {								\
    switch_to_section (bss_section);				\
    assemble_name ((STREAM), (NAME));				\
    fprintf ((STREAM), ":\n");					\
    fprintf ((STREAM), "\t.res %d\n", (int) (SIZE));		\
  } while (0)

#define ASM_OUTPUT_SKIP(STREAM, NBYTES)				\
  do {								\
    fprintf ((STREAM), ".res %d,$00\n", (int) (NBYTES));	\
  } while (0)

/* Prevent emission of call to __main.  */

#define HAS_INIT_SECTION

#undef NO_DOLLAR_IN_LABEL

#define NO_DOT_IN_LABEL

/*****************************************************************************
 * Named Address Spaces
 *****************************************************************************/

#define ADDR_SPACE_ZP 1

#define REGISTER_TARGET_PRAGMAS()			\
  do {							\
    c_register_addr_space ("__zp", ADDR_SPACE_ZP);	\
  } while (0)

/*****************************************************************************
 * Misc.
 *****************************************************************************/

#define HAS_LONG_COND_BRANCH		0
#define HAS_LONG_UNCOND_BRANCH		1

#undef WORD_REGISTER_OPERATIONS
#define MOVE_MAX			1

//#define MAX_FIXED_MODE_SIZE		32

#define Pmode				HImode
#define FUNCTION_MODE			QImode
#define CASE_VECTOR_MODE		HImode

#define STORE_FLAG_VALUE 1

#ifndef LIBGCC2_UNITS_PER_WORD
#define LIBGCC2_UNITS_PER_WORD 4
#endif

/* ca65 can't handle "# ..." line directives.  The "-P %<g*" part below is a
   really crude way of fixing that.  FIXME.  */

#undef CC1_SPEC
#define CC1_SPEC \
  "-P %<g* %{mmach=c64:%{!fexec-charset=*:-fexec-charset=petscii}}"

#undef LIB_SPEC
#define LIB_SPEC "-L%R/usr/lib libtinyc.a"

#undef LIBGCC_SPEC
#define LIBGCC_SPEC "libgcc.a"

/* Hard-wire the semi65x linker script for now.  */
#undef LINK_SPEC
#define LINK_SPEC \
  "%{mmach=bbcb:%{!T*:--config %R/lib/cc65/cfg/bbcb.cfg};"		\
  "  mmach=bbcmaster:%{!T*:--config %R/lib/cc65/cfg/bbcmaster.cfg};"	\
  "  mmach=c64:%{!T*:--config %R/lib/cc65/cfg/c64.cfg};"		\
  "  mmach=semi65x:%{!T*:--config %R/lib/cc65/cfg/semi65x.cfg};"	\
  "  :%{!T*:--config %R/lib/cc65/cfg/semi65x.cfg}}"

#undef SYSROOT_SUFFIX_SPEC
#define SYSROOT_SUFFIX_SPEC \
  "%{mmach=bbcb:/bbcb} " \
  "%{mmach=bbcmaster:/bbcm} " \
  "%{mmach=c64:/c64} " \
  "%{mmach=semi65x:}"

extern const char *m65x_fix_dash_l_libs (int argc, const char **argv);

#define EXTRA_SPEC_FUNCTIONS \
  { "fix_dash_l_libs", m65x_fix_dash_l_libs },

/* A simplified version of LINK_COMMAND_SPEC in gcc.c: the principal
   difference, other than removing things which aren't interesting for 6502,
   is the fix_dash_l_libs wrapping the %o specifier.  */

#define LINK_COMMAND_SPEC "\
%{!fsyntax-only:%{!c:%{!M:%{!MM:%{!E:%{!S:\
    %(linker) \
    %l %X %{o*} %{e*} %{N} %{n} %{r}\
    %{s} %{t} %{u*} %{z} %{Z} %{!nostdlib:%{!nostartfiles:%S}} \
    %{static:} %{L*} %(mfwrap) %(link_libgcc)  %:fix_dash_l_libs(%o) \
    %{fprofile-arcs|fprofile-generate*|coverage:-lgcov}  \
    %{!nostdlib:%{!nodefaultlibs:%(link_gcc_c_sequence)}}\
    %{!nostdlib:%{!nostartfiles:%E}} %{T*:--config %*} }}}}}}"
