<stg><name>set_hash_stream</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="12" op_0_bw="64">
<![CDATA[
entry:0 %aux_diff_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="aux_diff_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="64">
<![CDATA[
entry:1 %aux_perm_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="aux_perm_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:4 %h256 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %hash_strm

]]></Node>
<StgValue><ssdm name="h256"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:5 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry:6 %call_ln0 = call void @set_hash_stream_Pipeline_VITIS_LOOP_39_1, i1 %end_hash_strm

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="12">
<![CDATA[
entry:7 %call_ln38 = call void @set_hash_stream_Pipeline_VITIS_LOOP_43_2, i256 %h256, i12 %aux_perm_loc

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="12">
<![CDATA[
entry:9 %call_ln38 = call void @set_hash_stream_Pipeline_VITIS_LOOP_48_3, i256 %h256, i12 %aux_diff_loc

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry:6 %call_ln0 = call void @set_hash_stream_Pipeline_VITIS_LOOP_39_1, i1 %end_hash_strm

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="12">
<![CDATA[
entry:7 %call_ln38 = call void @set_hash_stream_Pipeline_VITIS_LOOP_43_2, i256 %h256, i12 %aux_perm_loc

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="12">
<![CDATA[
entry:9 %call_ln38 = call void @set_hash_stream_Pipeline_VITIS_LOOP_48_3, i256 %h256, i12 %aux_diff_loc

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry:8 %aux_perm_loc_load = load i12 %aux_perm_loc

]]></Node>
<StgValue><ssdm name="aux_perm_loc_load"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry:10 %aux_diff_loc_load = load i12 %aux_diff_loc

]]></Node>
<StgValue><ssdm name="aux_diff_loc_load"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="12">
<![CDATA[
entry:11 %zext_ln53 = zext i12 %aux_perm_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:12 %conv = uitofp i32 %zext_ln53

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="12">
<![CDATA[
entry:15 %zext_ln54 = zext i12 %aux_diff_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:16 %conv1 = uitofp i32 %zext_ln54

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:12 %conv = uitofp i32 %zext_ln53

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:16 %conv1 = uitofp i32 %zext_ln54

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:12 %conv = uitofp i32 %zext_ln53

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:16 %conv1 = uitofp i32 %zext_ln54

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="40" st_id="7" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %div = fdiv i32 %conv, i32 16000

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %div1 = fdiv i32 %conv1, i32 16000

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="42" st_id="8" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %div = fdiv i32 %conv, i32 16000

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %div1 = fdiv i32 %conv1, i32 16000

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="44" st_id="9" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %div = fdiv i32 %conv, i32 16000

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %div1 = fdiv i32 %conv1, i32 16000

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="46" st_id="10" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %div = fdiv i32 %conv, i32 16000

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %div1 = fdiv i32 %conv1, i32 16000

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="48" st_id="11" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %div = fdiv i32 %conv, i32 16000

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="49" st_id="11" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %div1 = fdiv i32 %conv1, i32 16000

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="50" st_id="12" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %div = fdiv i32 %conv, i32 16000

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %div1 = fdiv i32 %conv1, i32 16000

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="52" st_id="13" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %div = fdiv i32 %conv, i32 16000

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="53" st_id="13" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %div1 = fdiv i32 %conv1, i32 16000

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="54" st_id="14" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %div = fdiv i32 %conv, i32 16000

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="55" st_id="14" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %div1 = fdiv i32 %conv1, i32 16000

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="56" st_id="15" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %div = fdiv i32 %conv, i32 16000

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="57" st_id="15" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %div1 = fdiv i32 %conv1, i32 16000

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="58" st_id="16" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %m_perm_write_assign = fadd i32 %div, i32 0.3

]]></Node>
<StgValue><ssdm name="m_perm_write_assign"/></StgValue>
</operation>

<operation id="59" st_id="16" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %m_diff_write_assign = fadd i32 %div1, i32 0.1

]]></Node>
<StgValue><ssdm name="m_diff_write_assign"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="60" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %m_perm_write_assign = fadd i32 %div, i32 0.3

]]></Node>
<StgValue><ssdm name="m_perm_write_assign"/></StgValue>
</operation>

<operation id="61" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %m_diff_write_assign = fadd i32 %div1, i32 0.1

]]></Node>
<StgValue><ssdm name="m_diff_write_assign"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="62" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %m_perm_write_assign = fadd i32 %div, i32 0.3

]]></Node>
<StgValue><ssdm name="m_perm_write_assign"/></StgValue>
</operation>

<operation id="63" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %m_diff_write_assign = fadd i32 %div1, i32 0.1

]]></Node>
<StgValue><ssdm name="m_diff_write_assign"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="64" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_hash_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %hash_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %m_perm_write_assign = fadd i32 %div, i32 0.3

]]></Node>
<StgValue><ssdm name="m_perm_write_assign"/></StgValue>
</operation>

<operation id="67" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %m_diff_write_assign = fadd i32 %div1, i32 0.1

]]></Node>
<StgValue><ssdm name="m_diff_write_assign"/></StgValue>
</operation>

<operation id="68" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
entry:19 %mrv = insertvalue i64 <undef>, i32 %m_perm_write_assign

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="69" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
entry:20 %mrv_1 = insertvalue i64 %mrv, i32 %m_diff_write_assign

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="70" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64">
<![CDATA[
entry:21 %ret_ln56 = ret i64 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="89" name="hash_strm" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="hash_strm"/></StgValue>
</port>
<port id="90" name="end_hash_strm" dir="0" iftype="3">
<core>NULL</core><StgValue><ssdm name="end_hash_strm"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="92" from="StgValue_91" to="aux_diff_loc" fromId="91" toId="20">
</dataflow>
<dataflow id="93" from="StgValue_91" to="aux_perm_loc" fromId="91" toId="21">
</dataflow>
<dataflow id="95" from="_ssdm_op_Read.ap_fifo.volatile.i256P0A" to="h256" fromId="94" toId="22">
</dataflow>
<dataflow id="96" from="hash_strm" to="h256" fromId="89" toId="22">
</dataflow>
<dataflow id="98" from="_ssdm_op_Wait" to="empty" fromId="97" toId="23">
</dataflow>
<dataflow id="100" from="set_hash_stream_Pipeline_VITIS_LOOP_39_1" to="call_ln0" fromId="99" toId="24">
</dataflow>
<dataflow id="101" from="end_hash_strm" to="call_ln0" fromId="90" toId="24">
</dataflow>
<dataflow id="103" from="set_hash_stream_Pipeline_VITIS_LOOP_43_2" to="call_ln38" fromId="102" toId="25">
</dataflow>
<dataflow id="104" from="h256" to="call_ln38" fromId="22" toId="25">
</dataflow>
<dataflow id="105" from="aux_perm_loc" to="call_ln38" fromId="21" toId="25">
</dataflow>
<dataflow id="107" from="set_hash_stream_Pipeline_VITIS_LOOP_48_3" to="call_ln38" fromId="106" toId="26">
</dataflow>
<dataflow id="108" from="h256" to="call_ln38" fromId="22" toId="26">
</dataflow>
<dataflow id="109" from="aux_diff_loc" to="call_ln38" fromId="20" toId="26">
</dataflow>
<dataflow id="110" from="set_hash_stream_Pipeline_VITIS_LOOP_39_1" to="call_ln0" fromId="99" toId="27">
</dataflow>
<dataflow id="111" from="end_hash_strm" to="call_ln0" fromId="90" toId="27">
</dataflow>
<dataflow id="112" from="set_hash_stream_Pipeline_VITIS_LOOP_43_2" to="call_ln38" fromId="102" toId="28">
</dataflow>
<dataflow id="113" from="h256" to="call_ln38" fromId="22" toId="28">
</dataflow>
<dataflow id="114" from="aux_perm_loc" to="call_ln38" fromId="21" toId="28">
</dataflow>
<dataflow id="115" from="set_hash_stream_Pipeline_VITIS_LOOP_48_3" to="call_ln38" fromId="106" toId="29">
</dataflow>
<dataflow id="116" from="h256" to="call_ln38" fromId="22" toId="29">
</dataflow>
<dataflow id="117" from="aux_diff_loc" to="call_ln38" fromId="20" toId="29">
</dataflow>
<dataflow id="118" from="aux_perm_loc" to="aux_perm_loc_load" fromId="21" toId="30">
</dataflow>
<dataflow id="119" from="aux_diff_loc" to="aux_diff_loc_load" fromId="20" toId="31">
</dataflow>
<dataflow id="120" from="aux_perm_loc_load" to="zext_ln53" fromId="30" toId="32">
</dataflow>
<dataflow id="121" from="zext_ln53" to="conv" fromId="32" toId="33">
</dataflow>
<dataflow id="122" from="aux_diff_loc_load" to="zext_ln54" fromId="31" toId="34">
</dataflow>
<dataflow id="123" from="zext_ln54" to="conv1" fromId="34" toId="35">
</dataflow>
<dataflow id="124" from="zext_ln53" to="conv" fromId="32" toId="36">
</dataflow>
<dataflow id="125" from="zext_ln54" to="conv1" fromId="34" toId="37">
</dataflow>
<dataflow id="126" from="zext_ln53" to="conv" fromId="32" toId="38">
</dataflow>
<dataflow id="127" from="zext_ln54" to="conv1" fromId="34" toId="39">
</dataflow>
<dataflow id="128" from="conv" to="div" fromId="38" toId="40">
</dataflow>
<dataflow id="130" from="StgValue_129" to="div" fromId="129" toId="40">
</dataflow>
<dataflow id="131" from="conv1" to="div1" fromId="39" toId="41">
</dataflow>
<dataflow id="132" from="StgValue_129" to="div1" fromId="129" toId="41">
</dataflow>
<dataflow id="133" from="conv" to="div" fromId="38" toId="42">
</dataflow>
<dataflow id="134" from="StgValue_129" to="div" fromId="129" toId="42">
</dataflow>
<dataflow id="135" from="conv1" to="div1" fromId="39" toId="43">
</dataflow>
<dataflow id="136" from="StgValue_129" to="div1" fromId="129" toId="43">
</dataflow>
<dataflow id="137" from="conv" to="div" fromId="38" toId="44">
</dataflow>
<dataflow id="138" from="StgValue_129" to="div" fromId="129" toId="44">
</dataflow>
<dataflow id="139" from="conv1" to="div1" fromId="39" toId="45">
</dataflow>
<dataflow id="140" from="StgValue_129" to="div1" fromId="129" toId="45">
</dataflow>
<dataflow id="141" from="conv" to="div" fromId="38" toId="46">
</dataflow>
<dataflow id="142" from="StgValue_129" to="div" fromId="129" toId="46">
</dataflow>
<dataflow id="143" from="conv1" to="div1" fromId="39" toId="47">
</dataflow>
<dataflow id="144" from="StgValue_129" to="div1" fromId="129" toId="47">
</dataflow>
<dataflow id="145" from="conv" to="div" fromId="38" toId="48">
</dataflow>
<dataflow id="146" from="StgValue_129" to="div" fromId="129" toId="48">
</dataflow>
<dataflow id="147" from="conv1" to="div1" fromId="39" toId="49">
</dataflow>
<dataflow id="148" from="StgValue_129" to="div1" fromId="129" toId="49">
</dataflow>
<dataflow id="149" from="conv" to="div" fromId="38" toId="50">
</dataflow>
<dataflow id="150" from="StgValue_129" to="div" fromId="129" toId="50">
</dataflow>
<dataflow id="151" from="conv1" to="div1" fromId="39" toId="51">
</dataflow>
<dataflow id="152" from="StgValue_129" to="div1" fromId="129" toId="51">
</dataflow>
<dataflow id="153" from="conv" to="div" fromId="38" toId="52">
</dataflow>
<dataflow id="154" from="StgValue_129" to="div" fromId="129" toId="52">
</dataflow>
<dataflow id="155" from="conv1" to="div1" fromId="39" toId="53">
</dataflow>
<dataflow id="156" from="StgValue_129" to="div1" fromId="129" toId="53">
</dataflow>
<dataflow id="157" from="conv" to="div" fromId="38" toId="54">
</dataflow>
<dataflow id="158" from="StgValue_129" to="div" fromId="129" toId="54">
</dataflow>
<dataflow id="159" from="conv1" to="div1" fromId="39" toId="55">
</dataflow>
<dataflow id="160" from="StgValue_129" to="div1" fromId="129" toId="55">
</dataflow>
<dataflow id="161" from="conv" to="div" fromId="38" toId="56">
</dataflow>
<dataflow id="162" from="StgValue_129" to="div" fromId="129" toId="56">
</dataflow>
<dataflow id="163" from="conv1" to="div1" fromId="39" toId="57">
</dataflow>
<dataflow id="164" from="StgValue_129" to="div1" fromId="129" toId="57">
</dataflow>
<dataflow id="165" from="div" to="m_perm_write_assign" fromId="56" toId="58">
</dataflow>
<dataflow id="167" from="StgValue_166" to="m_perm_write_assign" fromId="166" toId="58">
</dataflow>
<dataflow id="168" from="div1" to="m_diff_write_assign" fromId="57" toId="59">
</dataflow>
<dataflow id="170" from="StgValue_169" to="m_diff_write_assign" fromId="169" toId="59">
</dataflow>
<dataflow id="171" from="div" to="m_perm_write_assign" fromId="56" toId="60">
</dataflow>
<dataflow id="172" from="StgValue_166" to="m_perm_write_assign" fromId="166" toId="60">
</dataflow>
<dataflow id="173" from="div1" to="m_diff_write_assign" fromId="57" toId="61">
</dataflow>
<dataflow id="174" from="StgValue_169" to="m_diff_write_assign" fromId="169" toId="61">
</dataflow>
<dataflow id="175" from="div" to="m_perm_write_assign" fromId="56" toId="62">
</dataflow>
<dataflow id="176" from="StgValue_166" to="m_perm_write_assign" fromId="166" toId="62">
</dataflow>
<dataflow id="177" from="div1" to="m_diff_write_assign" fromId="57" toId="63">
</dataflow>
<dataflow id="178" from="StgValue_169" to="m_diff_write_assign" fromId="169" toId="63">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="64">
</dataflow>
<dataflow id="181" from="end_hash_strm" to="specinterface_ln0" fromId="90" toId="64">
</dataflow>
<dataflow id="183" from="empty_5" to="specinterface_ln0" fromId="182" toId="64">
</dataflow>
<dataflow id="185" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="64">
</dataflow>
<dataflow id="186" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="64">
</dataflow>
<dataflow id="188" from="empty_25" to="specinterface_ln0" fromId="187" toId="64">
</dataflow>
<dataflow id="189" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="64">
</dataflow>
<dataflow id="190" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="64">
</dataflow>
<dataflow id="191" from="empty_25" to="specinterface_ln0" fromId="187" toId="64">
</dataflow>
<dataflow id="192" from="empty_25" to="specinterface_ln0" fromId="187" toId="64">
</dataflow>
<dataflow id="193" from="empty_25" to="specinterface_ln0" fromId="187" toId="64">
</dataflow>
<dataflow id="194" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="64">
</dataflow>
<dataflow id="195" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="64">
</dataflow>
<dataflow id="196" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="64">
</dataflow>
<dataflow id="197" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="64">
</dataflow>
<dataflow id="198" from="empty_25" to="specinterface_ln0" fromId="187" toId="64">
</dataflow>
<dataflow id="199" from="empty_25" to="specinterface_ln0" fromId="187" toId="64">
</dataflow>
<dataflow id="201" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="64">
</dataflow>
<dataflow id="202" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="64">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="65">
</dataflow>
<dataflow id="204" from="hash_strm" to="specinterface_ln0" fromId="89" toId="65">
</dataflow>
<dataflow id="205" from="empty_5" to="specinterface_ln0" fromId="182" toId="65">
</dataflow>
<dataflow id="206" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="65">
</dataflow>
<dataflow id="207" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="65">
</dataflow>
<dataflow id="208" from="empty_25" to="specinterface_ln0" fromId="187" toId="65">
</dataflow>
<dataflow id="209" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="65">
</dataflow>
<dataflow id="210" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="65">
</dataflow>
<dataflow id="211" from="empty_25" to="specinterface_ln0" fromId="187" toId="65">
</dataflow>
<dataflow id="212" from="empty_25" to="specinterface_ln0" fromId="187" toId="65">
</dataflow>
<dataflow id="213" from="empty_25" to="specinterface_ln0" fromId="187" toId="65">
</dataflow>
<dataflow id="214" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="65">
</dataflow>
<dataflow id="215" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="65">
</dataflow>
<dataflow id="216" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="65">
</dataflow>
<dataflow id="217" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="65">
</dataflow>
<dataflow id="218" from="empty_25" to="specinterface_ln0" fromId="187" toId="65">
</dataflow>
<dataflow id="219" from="empty_25" to="specinterface_ln0" fromId="187" toId="65">
</dataflow>
<dataflow id="220" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="65">
</dataflow>
<dataflow id="221" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="65">
</dataflow>
<dataflow id="222" from="div" to="m_perm_write_assign" fromId="56" toId="66">
</dataflow>
<dataflow id="223" from="StgValue_166" to="m_perm_write_assign" fromId="166" toId="66">
</dataflow>
<dataflow id="224" from="div1" to="m_diff_write_assign" fromId="57" toId="67">
</dataflow>
<dataflow id="225" from="StgValue_169" to="m_diff_write_assign" fromId="169" toId="67">
</dataflow>
<dataflow id="227" from="StgValue_226" to="mrv" fromId="226" toId="68">
</dataflow>
<dataflow id="228" from="m_perm_write_assign" to="mrv" fromId="66" toId="68">
</dataflow>
<dataflow id="229" from="mrv" to="mrv_1" fromId="68" toId="69">
</dataflow>
<dataflow id="230" from="m_diff_write_assign" to="mrv_1" fromId="67" toId="69">
</dataflow>
<dataflow id="231" from="mrv_1" to="ret_ln56" fromId="69" toId="70">
</dataflow>
</dataflows>


</stg>
