// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\HSG\HSG_IP_src_advanceFIFO_block5.v
// Created: 2018-10-21 17:42:59
// 
// Generated by MATLAB 9.3 and HDL Coder 3.11
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: HSG_IP_src_advanceFIFO_block5
// Source Path: HSG/HSG/Image Filter5/LineBuffer/DataMemory/advanceFIFO
// Hierarchy Level: 4
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module HSG_IP_src_advanceFIFO_block5
          (emptyFlag,
           hStart,
           isFIFOLineStart,
           loadingFlag,
           loadingPaddingRunCount,
           loadValue,
           popEn);


  input   emptyFlag;
  input   hStart;
  input   isFIFOLineStart;
  input   loadingFlag;
  input   [7:0] loadingPaddingRunCount;  // ufix8
  input   [7:0] loadValue;  // ufix8
  output  popEn;

  wire FIRSTPIXEL;
  wire NOTEMPTY;
  wire NOTLINESTART;
  wire NOTLOADING;
  wire ONLINE;
  wire RUNUNLOADPOP;
  wire RUNNINGPOP;
  wire relop_relop1;
  wire LOADPOP;
  wire LOADINGPOP;
  wire LOADINGPOPNE;


  assign FIRSTPIXEL = hStart & isFIFOLineStart;



  assign NOTEMPTY =  ~ emptyFlag;



  assign NOTLINESTART =  ~ isFIFOLineStart;



  assign NOTLOADING =  ~ loadingFlag;



  assign ONLINE = NOTEMPTY & NOTLINESTART;



  assign RUNUNLOADPOP = FIRSTPIXEL | ONLINE;



  assign RUNNINGPOP = NOTLOADING & RUNUNLOADPOP;



  assign relop_relop1 = loadingPaddingRunCount > loadValue;



  assign LOADPOP = relop_relop1 | NOTLINESTART;



  assign LOADINGPOP = loadingFlag & LOADPOP;



  assign LOADINGPOPNE = LOADINGPOP & NOTEMPTY;



  assign popEn = RUNNINGPOP | LOADINGPOPNE;



endmodule  // HSG_IP_src_advanceFIFO_block5

