/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] _00_;
  wire [14:0] _01_;
  wire [2:0] _02_;
  reg [6:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [30:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [25:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire [16:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [16:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire [13:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_40z;
  wire [7:0] celloutsig_0_44z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [19:0] celloutsig_0_52z;
  wire [5:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(in_data[99] & celloutsig_1_7z);
  assign celloutsig_0_40z = { celloutsig_0_19z[7:2], celloutsig_0_9z } + celloutsig_0_15z[20:14];
  assign celloutsig_0_53z = { celloutsig_0_3z[5:4], celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_30z } + { _00_[5:1], celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[141:138], celloutsig_1_4z } + { celloutsig_1_0z[3:2], celloutsig_1_0z };
  assign celloutsig_0_20z = { _01_[14], celloutsig_0_3z } + { celloutsig_0_3z[12:0], celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_20z[3:1], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_1z } + celloutsig_0_11z[30:14];
  reg [2:0] _10_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 3'h0;
    else _10_ <= celloutsig_0_4z[5:3];
  assign { _02_[2:1], _01_[14] } = _10_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_8z[5:2], celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_7z };
  reg [4:0] _12_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _12_ <= 5'h00;
    else _12_ <= { in_data[16:14], celloutsig_0_1z, celloutsig_0_0z };
  assign _00_[5:1] = _12_;
  assign celloutsig_0_35z = { celloutsig_0_8z[3:2], celloutsig_0_31z } / { 1'h1, celloutsig_0_3z[3], in_data[0] };
  assign celloutsig_0_44z = { celloutsig_0_40z, celloutsig_0_25z } / { 1'h1, celloutsig_0_40z };
  assign celloutsig_0_52z = { celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_36z } / { 1'h1, celloutsig_0_13z[10:8], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_51z, celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_51z, celloutsig_0_35z };
  assign celloutsig_1_8z = celloutsig_1_6z[8:6] / { 1'h1, celloutsig_1_6z[1:0] };
  assign celloutsig_0_17z = { celloutsig_0_15z[10:4], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_10z } / { 1'h1, in_data[22:9], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_14z, _02_[2:1], _01_[14] };
  assign celloutsig_0_19z = { celloutsig_0_11z[25:19], celloutsig_0_10z } / { 1'h1, in_data[43:37] };
  assign celloutsig_0_32z = { celloutsig_0_26z[11:4], celloutsig_0_28z, celloutsig_0_14z } == celloutsig_0_20z[12:3];
  assign celloutsig_0_33z = _00_[5:2] == celloutsig_0_26z[15:12];
  assign celloutsig_1_5z = celloutsig_1_4z == { celloutsig_1_1z[3:0], celloutsig_1_3z };
  assign celloutsig_0_12z = in_data[37:35] == { celloutsig_0_11z[7], celloutsig_0_11z[18:17] };
  assign celloutsig_1_3z = { in_data[133:131], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } === in_data[142:124];
  assign celloutsig_1_18z = in_data[171:164] === { celloutsig_1_9z[5:0], celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_0_24z = celloutsig_0_8z === { celloutsig_0_22z[3:0], celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_1_19z = { celloutsig_1_8z[2], celloutsig_1_2z, celloutsig_1_7z } > { celloutsig_1_2z, celloutsig_1_18z, celloutsig_1_16z };
  assign celloutsig_0_1z = in_data[65:42] > { in_data[27:5], celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_11z[25:10], celloutsig_0_25z } > { celloutsig_0_11z[19:7], celloutsig_0_11z[18:15] };
  assign celloutsig_1_12z = ! celloutsig_1_6z[8:4];
  assign celloutsig_1_13z = ! celloutsig_1_0z[5:0];
  assign celloutsig_1_7z = celloutsig_1_6z[1] & ~(celloutsig_1_2z);
  assign celloutsig_0_18z = celloutsig_0_1z & ~(celloutsig_0_13z[9]);
  assign celloutsig_0_3z = { in_data[95], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, _00_[5:1], _00_[5:1] } % { 1'h1, in_data[43:39], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, _00_[5:2], in_data[0] };
  assign celloutsig_0_4z = { in_data[88:83], celloutsig_0_1z } % { 1'h1, celloutsig_0_3z[6:1] };
  assign celloutsig_0_13z = in_data[38:27] % { 1'h1, in_data[17:7] };
  assign celloutsig_0_5z = { in_data[21:17], celloutsig_0_1z } != celloutsig_0_3z[13:8];
  assign celloutsig_0_9z = { celloutsig_0_4z[6], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z } != { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_10z = { celloutsig_0_3z[11:6], celloutsig_0_0z } != celloutsig_0_3z[12:6];
  assign celloutsig_0_14z = in_data[44:35] != { celloutsig_0_13z[9], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_25z = celloutsig_0_11z[15:8] != { celloutsig_0_20z[7:1], celloutsig_0_14z };
  assign celloutsig_0_16z = celloutsig_0_3z[12:6] !== { celloutsig_0_8z[5:1], celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_28z = { celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_23z } !== { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_0z = ~ in_data[131:125];
  assign celloutsig_1_1z = ~ celloutsig_1_0z[6:2];
  assign celloutsig_1_4z = ~ { celloutsig_1_1z[3:1], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_7z = & in_data[81:78];
  assign celloutsig_0_31z = & { celloutsig_0_25z, celloutsig_0_22z[9:1] };
  assign celloutsig_0_23z = celloutsig_0_17z[17] & celloutsig_0_19z[5];
  assign celloutsig_0_36z = { celloutsig_0_19z[5:1], celloutsig_0_14z } ~^ { _03_[4:3], celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_31z };
  assign celloutsig_1_9z = { celloutsig_1_1z[1], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z } ~^ in_data[146:137];
  assign celloutsig_0_8z = celloutsig_0_4z[6:1] ~^ { _00_[3:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_8z[3:0], _02_[2:1], _01_[14], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_14z } ^ { celloutsig_0_20z[10:0], celloutsig_0_8z };
  assign celloutsig_0_0z = ~((in_data[79] & in_data[61]) | (in_data[61] & in_data[50]));
  assign celloutsig_0_51z = ~((celloutsig_0_25z & celloutsig_0_32z) | (celloutsig_0_44z[5] & celloutsig_0_11z[24]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z[3] & celloutsig_1_0z[2]) | (celloutsig_1_0z[0] & in_data[116]));
  assign { celloutsig_0_11z[18:7], celloutsig_0_11z[30:19] } = ~ { celloutsig_0_4z, _00_[5:1], in_data[35:24] };
  assign { celloutsig_0_15z[13:2], celloutsig_0_15z[25:14] } = ~ { celloutsig_0_11z[18:7], celloutsig_0_11z[30:19] };
  assign _00_[0] = celloutsig_0_0z;
  assign _01_[13:0] = celloutsig_0_3z;
  assign _02_[0] = _01_[14];
  assign celloutsig_0_11z[6:0] = celloutsig_0_11z[18:12];
  assign celloutsig_0_15z[1:0] = celloutsig_0_15z[13:12];
  assign { out_data[128], out_data[96], out_data[51:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
