
../repos/coreutils/src/[:     file format elf32-littlearm


Disassembly of section .init:

00010d68 <.init>:
   10d68:	push	{r3, lr}
   10d6c:	bl	11028 <__lxstat64@plt+0x48>
   10d70:	pop	{r3, pc}

Disassembly of section .plt:

00010d74 <calloc@plt-0x14>:
   10d74:	push	{lr}		; (str lr, [sp, #-4]!)
   10d78:	ldr	lr, [pc, #4]	; 10d84 <calloc@plt-0x4>
   10d7c:	add	lr, pc, lr
   10d80:	ldr	pc, [lr, #8]!
   10d84:	andeq	r7, r1, ip, ror r2

00010d88 <calloc@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #94208	; 0x17000
   10d90:	ldr	pc, [ip, #636]!	; 0x27c

00010d94 <fputs_unlocked@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #94208	; 0x17000
   10d9c:	ldr	pc, [ip, #628]!	; 0x274

00010da0 <raise@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #94208	; 0x17000
   10da8:	ldr	pc, [ip, #620]!	; 0x26c

00010dac <strcmp@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #94208	; 0x17000
   10db4:	ldr	pc, [ip, #612]!	; 0x264

00010db8 <strtol@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #94208	; 0x17000
   10dc0:	ldr	pc, [ip, #604]!	; 0x25c

00010dc4 <fflush@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #94208	; 0x17000
   10dcc:	ldr	pc, [ip, #596]!	; 0x254

00010dd0 <free@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #94208	; 0x17000
   10dd8:	ldr	pc, [ip, #588]!	; 0x24c

00010ddc <_exit@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #94208	; 0x17000
   10de4:	ldr	pc, [ip, #580]!	; 0x244

00010de8 <memcpy@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #94208	; 0x17000
   10df0:	ldr	pc, [ip, #572]!	; 0x23c

00010df4 <mbsinit@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #94208	; 0x17000
   10dfc:	ldr	pc, [ip, #564]!	; 0x234

00010e00 <dcgettext@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #94208	; 0x17000
   10e08:	ldr	pc, [ip, #556]!	; 0x22c

00010e0c <realloc@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #94208	; 0x17000
   10e14:	ldr	pc, [ip, #548]!	; 0x224

00010e18 <textdomain@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #94208	; 0x17000
   10e20:	ldr	pc, [ip, #540]!	; 0x21c

00010e24 <geteuid@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #94208	; 0x17000
   10e2c:	ldr	pc, [ip, #532]!	; 0x214

00010e30 <iswprint@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #94208	; 0x17000
   10e38:	ldr	pc, [ip, #524]!	; 0x20c

00010e3c <getegid@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #94208	; 0x17000
   10e44:	ldr	pc, [ip, #516]!	; 0x204

00010e48 <lseek64@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #94208	; 0x17000
   10e50:	ldr	pc, [ip, #508]!	; 0x1fc

00010e54 <__ctype_get_mb_cur_max@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #94208	; 0x17000
   10e5c:	ldr	pc, [ip, #500]!	; 0x1f4

00010e60 <__fpending@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #94208	; 0x17000
   10e68:	ldr	pc, [ip, #492]!	; 0x1ec

00010e6c <ferror_unlocked@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #94208	; 0x17000
   10e74:	ldr	pc, [ip, #484]!	; 0x1e4

00010e78 <mbrtowc@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #94208	; 0x17000
   10e80:	ldr	pc, [ip, #476]!	; 0x1dc

00010e84 <error@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #94208	; 0x17000
   10e8c:	ldr	pc, [ip, #468]!	; 0x1d4

00010e90 <malloc@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #94208	; 0x17000
   10e98:	ldr	pc, [ip, #460]!	; 0x1cc

00010e9c <error_at_line@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #94208	; 0x17000
   10ea4:	ldr	pc, [ip, #452]!	; 0x1c4

00010ea8 <__libc_start_main@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #94208	; 0x17000
   10eb0:	ldr	pc, [ip, #444]!	; 0x1bc

00010eb4 <__freading@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #94208	; 0x17000
   10ebc:	ldr	pc, [ip, #436]!	; 0x1b4

00010ec0 <__gmon_start__@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #94208	; 0x17000
   10ec8:	ldr	pc, [ip, #428]!	; 0x1ac

00010ecc <__ctype_b_loc@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #94208	; 0x17000
   10ed4:	ldr	pc, [ip, #420]!	; 0x1a4

00010ed8 <exit@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #94208	; 0x17000
   10ee0:	ldr	pc, [ip, #412]!	; 0x19c

00010ee4 <bcmp@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #94208	; 0x17000
   10eec:	ldr	pc, [ip, #404]!	; 0x194

00010ef0 <strlen@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #94208	; 0x17000
   10ef8:	ldr	pc, [ip, #396]!	; 0x18c

00010efc <__errno_location@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #94208	; 0x17000
   10f04:	ldr	pc, [ip, #388]!	; 0x184

00010f08 <__cxa_atexit@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #94208	; 0x17000
   10f10:	ldr	pc, [ip, #380]!	; 0x17c

00010f14 <__vasprintf_chk@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #94208	; 0x17000
   10f1c:	ldr	pc, [ip, #372]!	; 0x174

00010f20 <memset@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #94208	; 0x17000
   10f28:	ldr	pc, [ip, #364]!	; 0x16c

00010f2c <__printf_chk@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #94208	; 0x17000
   10f34:	ldr	pc, [ip, #356]!	; 0x164

00010f38 <fileno@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #94208	; 0x17000
   10f40:	ldr	pc, [ip, #348]!	; 0x15c

00010f44 <__fprintf_chk@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #94208	; 0x17000
   10f4c:	ldr	pc, [ip, #340]!	; 0x154

00010f50 <fclose@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #94208	; 0x17000
   10f58:	ldr	pc, [ip, #332]!	; 0x14c

00010f5c <fseeko64@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #94208	; 0x17000
   10f64:	ldr	pc, [ip, #324]!	; 0x144

00010f68 <setlocale@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #94208	; 0x17000
   10f70:	ldr	pc, [ip, #316]!	; 0x13c

00010f74 <strrchr@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #94208	; 0x17000
   10f7c:	ldr	pc, [ip, #308]!	; 0x134

00010f80 <nl_langinfo@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #94208	; 0x17000
   10f88:	ldr	pc, [ip, #300]!	; 0x12c

00010f8c <euidaccess@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #94208	; 0x17000
   10f94:	ldr	pc, [ip, #292]!	; 0x124

00010f98 <bindtextdomain@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #94208	; 0x17000
   10fa0:	ldr	pc, [ip, #284]!	; 0x11c

00010fa4 <__xstat64@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #94208	; 0x17000
   10fac:	ldr	pc, [ip, #276]!	; 0x114

00010fb0 <isatty@plt>:
   10fb0:	add	ip, pc, #0, 12
   10fb4:	add	ip, ip, #94208	; 0x17000
   10fb8:	ldr	pc, [ip, #268]!	; 0x10c

00010fbc <fputs@plt>:
   10fbc:	add	ip, pc, #0, 12
   10fc0:	add	ip, ip, #94208	; 0x17000
   10fc4:	ldr	pc, [ip, #260]!	; 0x104

00010fc8 <strncmp@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #94208	; 0x17000
   10fd0:	ldr	pc, [ip, #252]!	; 0xfc

00010fd4 <abort@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #94208	; 0x17000
   10fdc:	ldr	pc, [ip, #244]!	; 0xf4

00010fe0 <__lxstat64@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #94208	; 0x17000
   10fe8:	ldr	pc, [ip, #236]!	; 0xec

Disassembly of section .text:

00010fec <.text>:
   10fec:	mov	fp, #0
   10ff0:	mov	lr, #0
   10ff4:	pop	{r1}		; (ldr r1, [sp], #4)
   10ff8:	mov	r2, sp
   10ffc:	push	{r2}		; (str r2, [sp, #-4]!)
   11000:	push	{r0}		; (str r0, [sp, #-4]!)
   11004:	ldr	ip, [pc, #16]	; 1101c <__lxstat64@plt+0x3c>
   11008:	push	{ip}		; (str ip, [sp, #-4]!)
   1100c:	ldr	r0, [pc, #12]	; 11020 <__lxstat64@plt+0x40>
   11010:	ldr	r3, [pc, #12]	; 11024 <__lxstat64@plt+0x44>
   11014:	bl	10ea8 <__libc_start_main@plt>
   11018:	bl	10fd4 <abort@plt>
   1101c:	andeq	r5, r1, r8, lsr sp
   11020:	andeq	r1, r1, r0, lsl #9
   11024:	ldrdeq	r5, [r1], -r8
   11028:	ldr	r3, [pc, #20]	; 11044 <__lxstat64@plt+0x64>
   1102c:	ldr	r2, [pc, #20]	; 11048 <__lxstat64@plt+0x68>
   11030:	add	r3, pc, r3
   11034:	ldr	r2, [r3, r2]
   11038:	cmp	r2, #0
   1103c:	bxeq	lr
   11040:	b	10ec0 <__gmon_start__@plt>
   11044:	andeq	r6, r1, r8, asr #31
   11048:	ldrdeq	r0, [r0], -r8
   1104c:	ldr	r0, [pc, #24]	; 1106c <__lxstat64@plt+0x8c>
   11050:	ldr	r3, [pc, #24]	; 11070 <__lxstat64@plt+0x90>
   11054:	cmp	r3, r0
   11058:	bxeq	lr
   1105c:	ldr	r3, [pc, #16]	; 11074 <__lxstat64@plt+0x94>
   11060:	cmp	r3, #0
   11064:	bxeq	lr
   11068:	bx	r3
   1106c:	andeq	r8, r2, r0, lsr r1
   11070:	andeq	r8, r2, r0, lsr r1
   11074:	andeq	r0, r0, r0
   11078:	ldr	r0, [pc, #36]	; 110a4 <__lxstat64@plt+0xc4>
   1107c:	ldr	r1, [pc, #36]	; 110a8 <__lxstat64@plt+0xc8>
   11080:	sub	r1, r1, r0
   11084:	asr	r1, r1, #2
   11088:	add	r1, r1, r1, lsr #31
   1108c:	asrs	r1, r1, #1
   11090:	bxeq	lr
   11094:	ldr	r3, [pc, #16]	; 110ac <__lxstat64@plt+0xcc>
   11098:	cmp	r3, #0
   1109c:	bxeq	lr
   110a0:	bx	r3
   110a4:	andeq	r8, r2, r0, lsr r1
   110a8:	andeq	r8, r2, r0, lsr r1
   110ac:	andeq	r0, r0, r0
   110b0:	push	{r4, lr}
   110b4:	ldr	r4, [pc, #24]	; 110d4 <__lxstat64@plt+0xf4>
   110b8:	ldrb	r3, [r4]
   110bc:	cmp	r3, #0
   110c0:	popne	{r4, pc}
   110c4:	bl	1104c <__lxstat64@plt+0x6c>
   110c8:	mov	r3, #1
   110cc:	strb	r3, [r4]
   110d0:	pop	{r4, pc}
   110d4:	andeq	r8, r2, r0, asr #2
   110d8:	b	11078 <__lxstat64@plt+0x98>
   110dc:	push	{fp, lr}
   110e0:	mov	fp, sp
   110e4:	sub	sp, sp, #56	; 0x38
   110e8:	mov	r8, r0
   110ec:	cmp	r0, #0
   110f0:	bne	11440 <__lxstat64@plt+0x460>
   110f4:	movw	r1, #23979	; 0x5dab
   110f8:	mov	r0, #0
   110fc:	mov	r2, #5
   11100:	movt	r1, #1
   11104:	bl	10e00 <dcgettext@plt>
   11108:	movw	r9, #33084	; 0x813c
   1110c:	movt	r9, #2
   11110:	ldr	r1, [r9]
   11114:	bl	10d94 <fputs_unlocked@plt>
   11118:	movw	r1, #24064	; 0x5e00
   1111c:	mov	r0, #0
   11120:	mov	r2, #5
   11124:	movt	r1, #1
   11128:	bl	10e00 <dcgettext@plt>
   1112c:	ldr	r1, [r9]
   11130:	bl	10d94 <fputs_unlocked@plt>
   11134:	movw	r1, #24113	; 0x5e31
   11138:	mov	r0, #0
   1113c:	mov	r2, #5
   11140:	movt	r1, #1
   11144:	bl	10e00 <dcgettext@plt>
   11148:	ldr	r1, [r9]
   1114c:	bl	10d94 <fputs_unlocked@plt>
   11150:	movw	r1, #24158	; 0x5e5e
   11154:	mov	r0, #0
   11158:	mov	r2, #5
   1115c:	movt	r1, #1
   11160:	bl	10e00 <dcgettext@plt>
   11164:	ldr	r1, [r9]
   11168:	bl	10d94 <fputs_unlocked@plt>
   1116c:	movw	r1, #24212	; 0x5e94
   11170:	mov	r0, #0
   11174:	mov	r2, #5
   11178:	movt	r1, #1
   1117c:	bl	10e00 <dcgettext@plt>
   11180:	ldr	r1, [r9]
   11184:	bl	10d94 <fputs_unlocked@plt>
   11188:	movw	r1, #24332	; 0x5f0c
   1118c:	mov	r0, #0
   11190:	mov	r2, #5
   11194:	movt	r1, #1
   11198:	bl	10e00 <dcgettext@plt>
   1119c:	ldr	r1, [r9]
   111a0:	bl	10d94 <fputs_unlocked@plt>
   111a4:	movw	r1, #24581	; 0x6005
   111a8:	mov	r0, #0
   111ac:	mov	r2, #5
   111b0:	movt	r1, #1
   111b4:	bl	10e00 <dcgettext@plt>
   111b8:	ldr	r1, [r9]
   111bc:	bl	10d94 <fputs_unlocked@plt>
   111c0:	movw	r1, #24831	; 0x60ff
   111c4:	mov	r0, #0
   111c8:	mov	r2, #5
   111cc:	movt	r1, #1
   111d0:	bl	10e00 <dcgettext@plt>
   111d4:	ldr	r1, [r9]
   111d8:	bl	10d94 <fputs_unlocked@plt>
   111dc:	movw	r1, #25207	; 0x6277
   111e0:	mov	r0, #0
   111e4:	mov	r2, #5
   111e8:	movt	r1, #1
   111ec:	bl	10e00 <dcgettext@plt>
   111f0:	ldr	r1, [r9]
   111f4:	bl	10d94 <fputs_unlocked@plt>
   111f8:	movw	r1, #25396	; 0x6334
   111fc:	mov	r0, #0
   11200:	mov	r2, #5
   11204:	movt	r1, #1
   11208:	bl	10e00 <dcgettext@plt>
   1120c:	ldr	r1, [r9]
   11210:	bl	10d94 <fputs_unlocked@plt>
   11214:	movw	r1, #25567	; 0x63df
   11218:	mov	r0, #0
   1121c:	mov	r2, #5
   11220:	movt	r1, #1
   11224:	bl	10e00 <dcgettext@plt>
   11228:	ldr	r1, [r9]
   1122c:	bl	10d94 <fputs_unlocked@plt>
   11230:	movw	r1, #25842	; 0x64f2
   11234:	mov	r0, #0
   11238:	mov	r2, #5
   1123c:	movt	r1, #1
   11240:	bl	10e00 <dcgettext@plt>
   11244:	ldr	r1, [r9]
   11248:	bl	10d94 <fputs_unlocked@plt>
   1124c:	movw	r1, #26202	; 0x665a
   11250:	mov	r0, #0
   11254:	mov	r2, #5
   11258:	movt	r1, #1
   1125c:	bl	10e00 <dcgettext@plt>
   11260:	ldr	r1, [r9]
   11264:	bl	10d94 <fputs_unlocked@plt>
   11268:	movw	r1, #26489	; 0x6779
   1126c:	mov	r0, #0
   11270:	mov	r2, #5
   11274:	movt	r1, #1
   11278:	bl	10e00 <dcgettext@plt>
   1127c:	ldr	r1, [r9]
   11280:	bl	10d94 <fputs_unlocked@plt>
   11284:	movw	r1, #26714	; 0x685a
   11288:	mov	r0, #0
   1128c:	mov	r2, #5
   11290:	movt	r1, #1
   11294:	bl	10e00 <dcgettext@plt>
   11298:	ldr	r1, [r9]
   1129c:	bl	10d94 <fputs_unlocked@plt>
   112a0:	movw	r1, #26836	; 0x68d4
   112a4:	mov	r0, #0
   112a8:	mov	r2, #5
   112ac:	movt	r1, #1
   112b0:	bl	10e00 <dcgettext@plt>
   112b4:	ldr	r1, [r9]
   112b8:	bl	10d94 <fputs_unlocked@plt>
   112bc:	movw	r1, #26972	; 0x695c
   112c0:	mov	r0, #0
   112c4:	mov	r2, #5
   112c8:	movt	r1, #1
   112cc:	bl	10e00 <dcgettext@plt>
   112d0:	movw	r1, #27163	; 0x6a1b
   112d4:	mov	r5, r0
   112d8:	mov	r0, #0
   112dc:	mov	r2, #5
   112e0:	movt	r1, #1
   112e4:	bl	10e00 <dcgettext@plt>
   112e8:	mov	r2, r0
   112ec:	mov	r0, #1
   112f0:	mov	r1, r5
   112f4:	bl	10f2c <__printf_chk@plt>
   112f8:	movw	r0, #27896	; 0x6cf8
   112fc:	mov	r6, sp
   11300:	movt	r0, #1
   11304:	mov	r1, r6
   11308:	ldm	r0!, {r2, r3, r4, r5}
   1130c:	stmia	r1!, {r2, r3, r4, r5}
   11310:	ldm	r0!, {r2, r3, r4, r5, r7}
   11314:	stmia	r1!, {r2, r3, r4, r5, r7}
   11318:	ldm	r0, {r2, r3, r4, r5, r7}
   1131c:	stm	r1, {r2, r3, r4, r5, r7}
   11320:	movw	r5, #27175	; 0x6a27
   11324:	movt	r5, #1
   11328:	mov	r1, r5
   1132c:	mov	r0, r5
   11330:	bl	10dac <strcmp@plt>
   11334:	cmp	r0, #0
   11338:	ldrne	r1, [r6, #8]!
   1133c:	cmpne	r1, #0
   11340:	bne	1132c <__lxstat64@plt+0x34c>
   11344:	movw	r1, #27390	; 0x6afe
   11348:	ldr	r5, [r6, #4]
   1134c:	mov	r0, #0
   11350:	mov	r2, #5
   11354:	movt	r1, #1
   11358:	bl	10e00 <dcgettext@plt>
   1135c:	movw	r2, #27218	; 0x6a52
   11360:	movw	r3, #27413	; 0x6b15
   11364:	mov	r1, r0
   11368:	mov	r0, #1
   1136c:	movt	r2, #1
   11370:	movt	r3, #1
   11374:	bl	10f2c <__printf_chk@plt>
   11378:	movw	r6, #27175	; 0x6a27
   1137c:	cmp	r5, #0
   11380:	mov	r0, #5
   11384:	mov	r1, #0
   11388:	movt	r6, #1
   1138c:	moveq	r5, r6
   11390:	bl	10f68 <setlocale@plt>
   11394:	cmp	r0, #0
   11398:	beq	113d0 <__lxstat64@plt+0x3f0>
   1139c:	movw	r1, #27453	; 0x6b3d
   113a0:	mov	r2, #3
   113a4:	movt	r1, #1
   113a8:	bl	10fc8 <strncmp@plt>
   113ac:	cmp	r0, #0
   113b0:	beq	113d0 <__lxstat64@plt+0x3f0>
   113b4:	movw	r1, #27457	; 0x6b41
   113b8:	mov	r0, #0
   113bc:	mov	r2, #5
   113c0:	movt	r1, #1
   113c4:	bl	10e00 <dcgettext@plt>
   113c8:	ldr	r1, [r9]
   113cc:	bl	10d94 <fputs_unlocked@plt>
   113d0:	movw	r1, #27528	; 0x6b88
   113d4:	mov	r0, #0
   113d8:	mov	r2, #5
   113dc:	movt	r1, #1
   113e0:	bl	10e00 <dcgettext@plt>
   113e4:	movw	r2, #27413	; 0x6b15
   113e8:	mov	r1, r0
   113ec:	mov	r0, #1
   113f0:	mov	r3, r6
   113f4:	movt	r2, #1
   113f8:	bl	10f2c <__printf_chk@plt>
   113fc:	movw	r1, #27555	; 0x6ba3
   11400:	mov	r0, #0
   11404:	mov	r2, #5
   11408:	movt	r1, #1
   1140c:	bl	10e00 <dcgettext@plt>
   11410:	mov	r1, r0
   11414:	movw	r0, #27323	; 0x6abb
   11418:	movw	r3, #24112	; 0x5e30
   1141c:	cmp	r5, r6
   11420:	mov	r2, r5
   11424:	movt	r0, #1
   11428:	movt	r3, #1
   1142c:	moveq	r3, r0
   11430:	mov	r0, #1
   11434:	bl	10f2c <__printf_chk@plt>
   11438:	mov	r0, r8
   1143c:	bl	10ed8 <exit@plt>
   11440:	movw	r0, #33080	; 0x8138
   11444:	movw	r1, #23940	; 0x5d84
   11448:	mov	r2, #5
   1144c:	movt	r0, #2
   11450:	movt	r1, #1
   11454:	ldr	r5, [r0]
   11458:	mov	r0, #0
   1145c:	bl	10e00 <dcgettext@plt>
   11460:	mov	r2, r0
   11464:	movw	r0, #33112	; 0x8158
   11468:	mov	r1, #1
   1146c:	movt	r0, #2
   11470:	ldr	r3, [r0]
   11474:	mov	r0, r5
   11478:	bl	10f44 <__fprintf_chk@plt>
   1147c:	b	11438 <__lxstat64@plt+0x458>
   11480:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11484:	add	fp, sp, #24
   11488:	sub	sp, sp, #16
   1148c:	mov	r4, r0
   11490:	ldr	r0, [r1]
   11494:	mov	r5, r1
   11498:	bl	12db0 <__lxstat64@plt+0x1dd0>
   1149c:	movw	r1, #24112	; 0x5e30
   114a0:	mov	r0, #6
   114a4:	movt	r1, #1
   114a8:	bl	10f68 <setlocale@plt>
   114ac:	movw	r6, #27222	; 0x6a56
   114b0:	movw	r1, #27177	; 0x6a29
   114b4:	movt	r6, #1
   114b8:	movt	r1, #1
   114bc:	mov	r0, r6
   114c0:	bl	10f98 <bindtextdomain@plt>
   114c4:	mov	r0, r6
   114c8:	bl	10e18 <textdomain@plt>
   114cc:	movw	r0, #33004	; 0x80ec
   114d0:	mov	r1, #2
   114d4:	movt	r0, #2
   114d8:	str	r1, [r0]
   114dc:	movw	r0, #11372	; 0x2c6c
   114e0:	movt	r0, #1
   114e4:	bl	15d3c <__lxstat64@plt+0x4d5c>
   114e8:	movw	r8, #33092	; 0x8144
   114ec:	cmp	r4, #2
   114f0:	movt	r8, #2
   114f4:	str	r5, [r8]
   114f8:	bne	1157c <__lxstat64@plt+0x59c>
   114fc:	ldr	r6, [r5, #4]
   11500:	movw	r1, #27201	; 0x6a41
   11504:	movt	r1, #1
   11508:	mov	r0, r6
   1150c:	bl	10dac <strcmp@plt>
   11510:	cmp	r0, #0
   11514:	beq	1160c <__lxstat64@plt+0x62c>
   11518:	movw	r1, #27208	; 0x6a48
   1151c:	mov	r0, r6
   11520:	movt	r1, #1
   11524:	bl	10dac <strcmp@plt>
   11528:	cmp	r0, #0
   1152c:	bne	11580 <__lxstat64@plt+0x5a0>
   11530:	movw	r0, #33000	; 0x80e8
   11534:	movw	r1, #27249	; 0x6a71
   11538:	movw	r2, #27232	; 0x6a60
   1153c:	mov	r5, #0
   11540:	movt	r0, #2
   11544:	movt	r2, #1
   11548:	movt	r1, #1
   1154c:	ldr	r3, [r0]
   11550:	movw	r0, #33084	; 0x813c
   11554:	str	r2, [sp]
   11558:	movw	r2, #27218	; 0x6a52
   1155c:	stmib	sp, {r1, r5}
   11560:	movw	r1, #27175	; 0x6a27
   11564:	movt	r0, #2
   11568:	movt	r1, #1
   1156c:	movt	r2, #1
   11570:	ldr	r0, [r0]
   11574:	bl	14fb8 <__lxstat64@plt+0x3fd8>
   11578:	b	115dc <__lxstat64@plt+0x5fc>
   1157c:	blt	115e8 <__lxstat64@plt+0x608>
   11580:	sub	r7, r4, #1
   11584:	movw	r1, #27266	; 0x6a82
   11588:	ldr	r0, [r5, r7, lsl #2]
   1158c:	movt	r1, #1
   11590:	bl	10dac <strcmp@plt>
   11594:	cmp	r0, #0
   11598:	bne	115e8 <__lxstat64@plt+0x608>
   1159c:	movw	r9, #33100	; 0x814c
   115a0:	movw	r6, #33096	; 0x8148
   115a4:	mov	r5, #1
   115a8:	cmp	r4, #3
   115ac:	movt	r9, #2
   115b0:	movt	r6, #2
   115b4:	str	r5, [r9]
   115b8:	str	r7, [r6]
   115bc:	blt	115dc <__lxstat64@plt+0x5fc>
   115c0:	sub	r0, r4, #2
   115c4:	bl	11684 <__lxstat64@plt+0x6a4>
   115c8:	ldr	r1, [r6]
   115cc:	ldr	r2, [r9]
   115d0:	cmp	r2, r1
   115d4:	bne	11614 <__lxstat64@plt+0x634>
   115d8:	eor	r5, r0, #1
   115dc:	mov	r0, r5
   115e0:	sub	sp, fp, #24
   115e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   115e8:	movw	r1, #27268	; 0x6a84
   115ec:	mov	r0, #0
   115f0:	mov	r2, #5
   115f4:	movt	r1, #1
   115f8:	bl	10e00 <dcgettext@plt>
   115fc:	mov	r4, r0
   11600:	movw	r0, #27266	; 0x6a82
   11604:	movt	r0, #1
   11608:	b	11638 <__lxstat64@plt+0x658>
   1160c:	mov	r0, #0
   11610:	bl	110dc <__lxstat64@plt+0xfc>
   11614:	movw	r1, #27279	; 0x6a8f
   11618:	mov	r0, #0
   1161c:	mov	r2, #5
   11620:	movt	r1, #1
   11624:	bl	10e00 <dcgettext@plt>
   11628:	mov	r4, r0
   1162c:	ldr	r0, [r9]
   11630:	ldr	r1, [r8]
   11634:	ldr	r0, [r1, r0, lsl #2]
   11638:	bl	1479c <__lxstat64@plt+0x37bc>
   1163c:	mov	r1, r0
   11640:	mov	r0, r4
   11644:	bl	11648 <__lxstat64@plt+0x668>
   11648:	sub	sp, sp, #12
   1164c:	push	{fp, lr}
   11650:	mov	fp, sp
   11654:	sub	sp, sp, #4
   11658:	mov	ip, r0
   1165c:	add	r0, fp, #8
   11660:	stm	r0, {r1, r2, r3}
   11664:	add	r3, fp, #8
   11668:	mov	r0, #0
   1166c:	mov	r1, #0
   11670:	mov	r2, ip
   11674:	str	r3, [sp]
   11678:	bl	14b28 <__lxstat64@plt+0x3b48>
   1167c:	mov	r0, #2
   11680:	bl	10ed8 <exit@plt>
   11684:	push	{r4, r5, r6, r7, fp, lr}
   11688:	add	fp, sp, #16
   1168c:	sub	r1, r0, #1
   11690:	cmp	r1, #3
   11694:	bhi	11778 <__lxstat64@plt+0x798>
   11698:	add	r0, pc, #0
   1169c:	ldr	pc, [r0, r1, lsl #2]
   116a0:			; <UNDEFINED> instruction: 0x000116b0
   116a4:	andeq	r1, r1, r0, ror r7
   116a8:	andeq	r1, r1, r4, ror #13
   116ac:	andeq	r1, r1, ip, ror #13
   116b0:	movw	r0, #33100	; 0x814c
   116b4:	movt	r0, #2
   116b8:	ldr	r1, [r0]
   116bc:	add	r2, r1, #1
   116c0:	str	r2, [r0]
   116c4:	movw	r0, #33092	; 0x8144
   116c8:	movt	r0, #2
   116cc:	ldr	r0, [r0]
   116d0:	ldr	r0, [r0, r1, lsl #2]
   116d4:	ldrb	r0, [r0]
   116d8:	cmp	r0, #0
   116dc:	movwne	r0, #1
   116e0:	pop	{r4, r5, r6, r7, fp, pc}
   116e4:	pop	{r4, r5, r6, r7, fp, lr}
   116e8:	b	11844 <__lxstat64@plt+0x864>
   116ec:	movw	r5, #33100	; 0x814c
   116f0:	movw	r0, #33092	; 0x8144
   116f4:	movw	r1, #27606	; 0x6bd6
   116f8:	movt	r5, #2
   116fc:	movt	r0, #2
   11700:	movt	r1, #1
   11704:	ldr	r6, [r5]
   11708:	ldr	r7, [r0]
   1170c:	ldr	r4, [r7, r6, lsl #2]
   11710:	mov	r0, r4
   11714:	bl	10dac <strcmp@plt>
   11718:	cmp	r0, #0
   1171c:	beq	11788 <__lxstat64@plt+0x7a8>
   11720:	movw	r1, #27608	; 0x6bd8
   11724:	mov	r0, r4
   11728:	movt	r1, #1
   1172c:	bl	10dac <strcmp@plt>
   11730:	cmp	r0, #0
   11734:	bne	11780 <__lxstat64@plt+0x7a0>
   11738:	add	r0, r7, r6, lsl #2
   1173c:	movw	r1, #28293	; 0x6e85
   11740:	movt	r1, #1
   11744:	ldr	r0, [r0, #12]
   11748:	bl	10dac <strcmp@plt>
   1174c:	cmp	r0, #0
   11750:	bne	11780 <__lxstat64@plt+0x7a0>
   11754:	add	r0, r6, #1
   11758:	str	r0, [r5]
   1175c:	bl	117b8 <__lxstat64@plt+0x7d8>
   11760:	ldr	r1, [r5]
   11764:	add	r1, r1, #1
   11768:	str	r1, [r5]
   1176c:	pop	{r4, r5, r6, r7, fp, pc}
   11770:	pop	{r4, r5, r6, r7, fp, lr}
   11774:	b	117b8 <__lxstat64@plt+0x7d8>
   11778:	cmp	r0, #0
   1177c:	ble	117b0 <__lxstat64@plt+0x7d0>
   11780:	pop	{r4, r5, r6, r7, fp, lr}
   11784:	b	11998 <__lxstat64@plt+0x9b8>
   11788:	movw	r1, #33096	; 0x8148
   1178c:	add	r0, r6, #1
   11790:	movt	r1, #2
   11794:	str	r0, [r5]
   11798:	ldr	r1, [r1]
   1179c:	cmp	r0, r1
   117a0:	bge	117b4 <__lxstat64@plt+0x7d4>
   117a4:	bl	11844 <__lxstat64@plt+0x864>
   117a8:	eor	r0, r0, #1
   117ac:	pop	{r4, r5, r6, r7, fp, pc}
   117b0:	bl	10fd4 <abort@plt>
   117b4:	bl	121d0 <__lxstat64@plt+0x11f0>
   117b8:	push	{r4, r5, r6, r7, fp, lr}
   117bc:	add	fp, sp, #16
   117c0:	movw	r6, #33100	; 0x814c
   117c4:	movw	r0, #33092	; 0x8144
   117c8:	movw	r1, #27606	; 0x6bd6
   117cc:	movt	r6, #2
   117d0:	movt	r0, #2
   117d4:	movt	r1, #1
   117d8:	ldr	r5, [r6]
   117dc:	ldr	r7, [r0]
   117e0:	ldr	r4, [r7, r5, lsl #2]
   117e4:	mov	r0, r4
   117e8:	bl	10dac <strcmp@plt>
   117ec:	cmp	r0, #0
   117f0:	beq	11820 <__lxstat64@plt+0x840>
   117f4:	ldrb	r0, [r4]
   117f8:	cmp	r0, #45	; 0x2d
   117fc:	bne	11840 <__lxstat64@plt+0x860>
   11800:	ldrb	r0, [r4, #1]
   11804:	cmp	r0, #0
   11808:	beq	11840 <__lxstat64@plt+0x860>
   1180c:	ldrb	r0, [r4, #2]
   11810:	cmp	r0, #0
   11814:	bne	11840 <__lxstat64@plt+0x860>
   11818:	pop	{r4, r5, r6, r7, fp, lr}
   1181c:	b	11a2c <__lxstat64@plt+0xa4c>
   11820:	add	r0, r5, #2
   11824:	str	r0, [r6]
   11828:	add	r0, r7, r5, lsl #2
   1182c:	ldr	r0, [r0, #4]
   11830:	ldrb	r0, [r0]
   11834:	clz	r0, r0
   11838:	lsr	r0, r0, #5
   1183c:	pop	{r4, r5, r6, r7, fp, pc}
   11840:	bl	121d0 <__lxstat64@plt+0x11f0>
   11844:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11848:	add	fp, sp, #28
   1184c:	sub	sp, sp, #4
   11850:	movw	r9, #33100	; 0x814c
   11854:	movw	r8, #33092	; 0x8144
   11858:	movt	r9, #2
   1185c:	movt	r8, #2
   11860:	ldr	r7, [r9]
   11864:	ldr	r6, [r8]
   11868:	add	r4, r7, #1
   1186c:	ldr	sl, [r6, r4, lsl #2]
   11870:	mov	r0, sl
   11874:	bl	122e0 <__lxstat64@plt+0x1300>
   11878:	cmp	r0, #0
   1187c:	beq	11890 <__lxstat64@plt+0x8b0>
   11880:	mov	r0, #0
   11884:	sub	sp, fp, #28
   11888:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1188c:	b	12414 <__lxstat64@plt+0x1434>
   11890:	ldr	r5, [r6, r7, lsl #2]
   11894:	movw	r1, #27606	; 0x6bd6
   11898:	movt	r1, #1
   1189c:	mov	r0, r5
   118a0:	bl	10dac <strcmp@plt>
   118a4:	cmp	r0, #0
   118a8:	beq	1191c <__lxstat64@plt+0x93c>
   118ac:	movw	r1, #27608	; 0x6bd8
   118b0:	mov	r0, r5
   118b4:	movt	r1, #1
   118b8:	bl	10dac <strcmp@plt>
   118bc:	cmp	r0, #0
   118c0:	bne	118e0 <__lxstat64@plt+0x900>
   118c4:	add	r0, r6, r7, lsl #2
   118c8:	movw	r1, #28293	; 0x6e85
   118cc:	movt	r1, #1
   118d0:	ldr	r0, [r0, #8]
   118d4:	bl	10dac <strcmp@plt>
   118d8:	cmp	r0, #0
   118dc:	beq	11944 <__lxstat64@plt+0x964>
   118e0:	movw	r1, #27683	; 0x6c23
   118e4:	mov	r0, sl
   118e8:	movt	r1, #1
   118ec:	bl	10dac <strcmp@plt>
   118f0:	cmp	r0, #0
   118f4:	beq	11910 <__lxstat64@plt+0x930>
   118f8:	movw	r1, #27686	; 0x6c26
   118fc:	mov	r0, sl
   11900:	movt	r1, #1
   11904:	bl	10dac <strcmp@plt>
   11908:	cmp	r0, #0
   1190c:	bne	1195c <__lxstat64@plt+0x97c>
   11910:	sub	sp, fp, #28
   11914:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11918:	b	11998 <__lxstat64@plt+0x9b8>
   1191c:	movw	r0, #33096	; 0x8148
   11920:	str	r4, [r9]
   11924:	movt	r0, #2
   11928:	ldr	r0, [r0]
   1192c:	cmp	r4, r0
   11930:	bge	11994 <__lxstat64@plt+0x9b4>
   11934:	bl	117b8 <__lxstat64@plt+0x7d8>
   11938:	eor	r0, r0, #1
   1193c:	sub	sp, fp, #28
   11940:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11944:	ldrb	r0, [sl]
   11948:	add	r1, r7, #3
   1194c:	str	r1, [r9]
   11950:	cmp	r0, #0
   11954:	movwne	r0, #1
   11958:	b	1193c <__lxstat64@plt+0x95c>
   1195c:	movw	r1, #27689	; 0x6c29
   11960:	mov	r0, #0
   11964:	mov	r2, #5
   11968:	movt	r1, #1
   1196c:	bl	10e00 <dcgettext@plt>
   11970:	mov	r4, r0
   11974:	ldr	r0, [r9]
   11978:	ldr	r1, [r8]
   1197c:	add	r0, r1, r0, lsl #2
   11980:	ldr	r0, [r0, #4]
   11984:	bl	1479c <__lxstat64@plt+0x37bc>
   11988:	mov	r1, r0
   1198c:	mov	r0, r4
   11990:	bl	11648 <__lxstat64@plt+0x668>
   11994:	bl	121d0 <__lxstat64@plt+0x11f0>
   11998:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1199c:	add	fp, sp, #24
   119a0:	movw	r8, #33096	; 0x8148
   119a4:	movw	r7, #33100	; 0x814c
   119a8:	movt	r8, #2
   119ac:	movt	r7, #2
   119b0:	ldr	r0, [r8]
   119b4:	ldr	r1, [r7]
   119b8:	cmp	r1, r0
   119bc:	bge	11a28 <__lxstat64@plt+0xa48>
   119c0:	bl	1292c <__lxstat64@plt+0x194c>
   119c4:	mov	r4, r0
   119c8:	ldr	r6, [r7]
   119cc:	ldr	r0, [r8]
   119d0:	cmp	r6, r0
   119d4:	bge	11a20 <__lxstat64@plt+0xa40>
   119d8:	movw	r9, #33092	; 0x8144
   119dc:	movw	r5, #27686	; 0x6c26
   119e0:	movt	r9, #2
   119e4:	movt	r5, #1
   119e8:	ldr	r0, [r9]
   119ec:	mov	r1, r5
   119f0:	ldr	r0, [r0, r6, lsl #2]
   119f4:	bl	10dac <strcmp@plt>
   119f8:	cmp	r0, #0
   119fc:	bne	11a20 <__lxstat64@plt+0xa40>
   11a00:	add	r0, r6, #1
   11a04:	str	r0, [r7]
   11a08:	bl	1292c <__lxstat64@plt+0x194c>
   11a0c:	orr	r4, r4, r0
   11a10:	ldr	r6, [r7]
   11a14:	ldr	r0, [r8]
   11a18:	cmp	r6, r0
   11a1c:	blt	119e8 <__lxstat64@plt+0xa08>
   11a20:	and	r0, r4, #1
   11a24:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11a28:	bl	121d0 <__lxstat64@plt+0x11f0>
   11a2c:	push	{r4, r5, r6, r7, fp, lr}
   11a30:	add	fp, sp, #16
   11a34:	sub	sp, sp, #104	; 0x68
   11a38:	movw	r5, #33100	; 0x814c
   11a3c:	movw	r7, #33092	; 0x8144
   11a40:	movt	r5, #2
   11a44:	movt	r7, #2
   11a48:	ldr	r1, [r5]
   11a4c:	ldr	r0, [r7]
   11a50:	ldr	r2, [r0, r1, lsl #2]
   11a54:	ldrb	r2, [r2, #1]
   11a58:	sub	r2, r2, #71	; 0x47
   11a5c:	cmp	r2, #51	; 0x33
   11a60:	bhi	12198 <__lxstat64@plt+0x11b8>
   11a64:	add	r3, pc, #4
   11a68:	mov	r6, sp
   11a6c:	ldr	pc, [r3, r2, lsl #2]
   11a70:	andeq	r1, r1, ip, lsl #29
   11a74:	muleq	r1, r8, r1
   11a78:	muleq	r1, r8, r1
   11a7c:	muleq	r1, r8, r1
   11a80:	muleq	r1, r8, r1
   11a84:	andeq	r1, r1, r0, asr #22
   11a88:	muleq	r1, r8, r1
   11a8c:	strdeq	r1, [r1], -r0
   11a90:	andeq	r1, r1, r0, asr ip
   11a94:	muleq	r1, r8, r1
   11a98:	muleq	r1, r8, r1
   11a9c:	muleq	r1, r8, r1
   11aa0:			; <UNDEFINED> instruction: 0x00011cb0
   11aa4:	muleq	r1, r8, r1
   11aa8:	muleq	r1, r8, r1
   11aac:	muleq	r1, r8, r1
   11ab0:	muleq	r1, r8, r1
   11ab4:	muleq	r1, r8, r1
   11ab8:	muleq	r1, r8, r1
   11abc:	muleq	r1, r8, r1
   11ac0:	muleq	r1, r8, r1
   11ac4:	muleq	r1, r8, r1
   11ac8:	muleq	r1, r8, r1
   11acc:	muleq	r1, r8, r1
   11ad0:	muleq	r1, r8, r1
   11ad4:	muleq	r1, r8, r1
   11ad8:	muleq	r1, r8, r1
   11adc:	strdeq	r1, [r1], -ip
   11ae0:	andeq	r1, r1, r8, asr #26
   11ae4:	muleq	r1, r4, sp
   11ae8:	ldrdeq	r1, [r1], -r4
   11aec:	andeq	r1, r1, r0, ror #27
   11af0:	andeq	r1, r1, ip, lsl #23
   11af4:	andeq	r1, r1, r0, asr #22
   11af8:	muleq	r1, r8, r1
   11afc:	muleq	r1, r8, r1
   11b00:	andeq	r1, r1, r8, lsl #24
   11b04:	muleq	r1, r8, r1
   11b08:	muleq	r1, r8, r1
   11b0c:	andeq	r1, r1, ip, lsr #28
   11b10:	muleq	r1, r8, r1
   11b14:	muleq	r1, r0, r0
   11b18:	muleq	r1, r8, r1
   11b1c:	andeq	r1, r1, r0, ror #28
   11b20:	ldrdeq	r2, [r1], -ip
   11b24:	andeq	r1, r1, r4, ror pc
   11b28:	andeq	r1, r1, ip, ror #31
   11b2c:	muleq	r1, r8, r1
   11b30:	andeq	r2, r1, r4, lsr r1
   11b34:	andeq	r2, r1, r4, lsr r0
   11b38:	muleq	r1, r8, r1
   11b3c:	andeq	r2, r1, r0, rrx
   11b40:	movw	r3, #33096	; 0x8148
   11b44:	add	r2, r1, #1
   11b48:	movt	r3, #2
   11b4c:	str	r2, [r5]
   11b50:	ldr	r3, [r3]
   11b54:	cmp	r2, r3
   11b58:	bge	121cc <__lxstat64@plt+0x11ec>
   11b5c:	add	r1, r1, #2
   11b60:	str	r1, [r5]
   11b64:	mov	r1, sp
   11b68:	ldr	r0, [r0, r2, lsl #2]
   11b6c:	bl	15d64 <__lxstat64@plt+0x4d84>
   11b70:	mov	r4, #0
   11b74:	cmp	r0, #0
   11b78:	bne	1216c <__lxstat64@plt+0x118c>
   11b7c:	ldr	r0, [sp, #16]
   11b80:	and	r0, r0, #61440	; 0xf000
   11b84:	sub	r0, r0, #40960	; 0xa000
   11b88:	b	12164 <__lxstat64@plt+0x1184>
   11b8c:	movw	r3, #33096	; 0x8148
   11b90:	add	r2, r1, #1
   11b94:	movt	r3, #2
   11b98:	str	r2, [r5]
   11b9c:	ldr	r3, [r3]
   11ba0:	cmp	r2, r3
   11ba4:	bge	121cc <__lxstat64@plt+0x11ec>
   11ba8:	add	r1, r1, #2
   11bac:	str	r1, [r5]
   11bb0:	mov	r1, sp
   11bb4:	ldr	r0, [r0, r2, lsl #2]
   11bb8:	bl	15d54 <__lxstat64@plt+0x4d74>
   11bbc:	mov	r4, #0
   11bc0:	cmp	r0, #0
   11bc4:	bne	1216c <__lxstat64@plt+0x118c>
   11bc8:	ldrb	r0, [sp, #17]
   11bcc:	ubfx	r4, r0, #2, #1
   11bd0:	b	1216c <__lxstat64@plt+0x118c>
   11bd4:	movw	r3, #33096	; 0x8148
   11bd8:	add	r2, r1, #1
   11bdc:	movt	r3, #2
   11be0:	str	r2, [r5]
   11be4:	ldr	r3, [r3]
   11be8:	cmp	r2, r3
   11bec:	bge	121cc <__lxstat64@plt+0x11ec>
   11bf0:	add	r1, r1, #2
   11bf4:	str	r1, [r5]
   11bf8:	mov	r1, sp
   11bfc:	ldr	r0, [r0, r2, lsl #2]
   11c00:	bl	15d54 <__lxstat64@plt+0x4d74>
   11c04:	b	12164 <__lxstat64@plt+0x1184>
   11c08:	movw	r3, #33096	; 0x8148
   11c0c:	add	r2, r1, #1
   11c10:	movt	r3, #2
   11c14:	str	r2, [r5]
   11c18:	ldr	r3, [r3]
   11c1c:	cmp	r2, r3
   11c20:	bge	121cc <__lxstat64@plt+0x11ec>
   11c24:	add	r1, r1, #2
   11c28:	str	r1, [r5]
   11c2c:	mov	r1, sp
   11c30:	ldr	r0, [r0, r2, lsl #2]
   11c34:	bl	15d54 <__lxstat64@plt+0x4d74>
   11c38:	mov	r4, #0
   11c3c:	cmp	r0, #0
   11c40:	bne	1216c <__lxstat64@plt+0x118c>
   11c44:	ldrb	r0, [sp, #17]
   11c48:	ubfx	r4, r0, #1, #1
   11c4c:	b	1216c <__lxstat64@plt+0x118c>
   11c50:	movw	r3, #33096	; 0x8148
   11c54:	add	r2, r1, #1
   11c58:	movt	r3, #2
   11c5c:	str	r2, [r5]
   11c60:	ldr	r3, [r3]
   11c64:	cmp	r2, r3
   11c68:	bge	121cc <__lxstat64@plt+0x11ec>
   11c6c:	add	r1, r1, #2
   11c70:	str	r1, [r5]
   11c74:	mov	r1, sp
   11c78:	ldr	r0, [r0, r2, lsl #2]
   11c7c:	bl	15d54 <__lxstat64@plt+0x4d74>
   11c80:	mov	r4, #0
   11c84:	cmp	r0, #0
   11c88:	bne	1216c <__lxstat64@plt+0x118c>
   11c8c:	bl	10efc <__errno_location@plt>
   11c90:	mov	r4, #0
   11c94:	mov	r5, r0
   11c98:	str	r4, [r0]
   11c9c:	bl	10e24 <geteuid@plt>
   11ca0:	cmn	r0, #1
   11ca4:	beq	12178 <__lxstat64@plt+0x1198>
   11ca8:	ldr	r1, [sp, #24]
   11cac:	b	11ee8 <__lxstat64@plt+0xf08>
   11cb0:	movw	r3, #33096	; 0x8148
   11cb4:	add	r2, r1, #1
   11cb8:	movt	r3, #2
   11cbc:	str	r2, [r5]
   11cc0:	ldr	r3, [r3]
   11cc4:	cmp	r2, r3
   11cc8:	bge	121cc <__lxstat64@plt+0x11ec>
   11ccc:	add	r1, r1, #2
   11cd0:	str	r1, [r5]
   11cd4:	mov	r1, sp
   11cd8:	ldr	r0, [r0, r2, lsl #2]
   11cdc:	bl	15d54 <__lxstat64@plt+0x4d74>
   11ce0:	mov	r4, #0
   11ce4:	cmp	r0, #0
   11ce8:	bne	1216c <__lxstat64@plt+0x118c>
   11cec:	ldr	r0, [sp, #16]
   11cf0:	and	r0, r0, #61440	; 0xf000
   11cf4:	sub	r0, r0, #49152	; 0xc000
   11cf8:	b	12164 <__lxstat64@plt+0x1184>
   11cfc:	movw	r3, #33096	; 0x8148
   11d00:	add	r2, r1, #1
   11d04:	movt	r3, #2
   11d08:	str	r2, [r5]
   11d0c:	ldr	r3, [r3]
   11d10:	cmp	r2, r3
   11d14:	bge	121cc <__lxstat64@plt+0x11ec>
   11d18:	add	r1, r1, #2
   11d1c:	str	r1, [r5]
   11d20:	mov	r1, sp
   11d24:	ldr	r0, [r0, r2, lsl #2]
   11d28:	bl	15d54 <__lxstat64@plt+0x4d74>
   11d2c:	mov	r4, #0
   11d30:	cmp	r0, #0
   11d34:	bne	1216c <__lxstat64@plt+0x118c>
   11d38:	ldr	r0, [sp, #16]
   11d3c:	and	r0, r0, #61440	; 0xf000
   11d40:	sub	r0, r0, #24576	; 0x6000
   11d44:	b	12164 <__lxstat64@plt+0x1184>
   11d48:	movw	r3, #33096	; 0x8148
   11d4c:	add	r2, r1, #1
   11d50:	movt	r3, #2
   11d54:	str	r2, [r5]
   11d58:	ldr	r3, [r3]
   11d5c:	cmp	r2, r3
   11d60:	bge	121cc <__lxstat64@plt+0x11ec>
   11d64:	add	r1, r1, #2
   11d68:	str	r1, [r5]
   11d6c:	mov	r1, sp
   11d70:	ldr	r0, [r0, r2, lsl #2]
   11d74:	bl	15d54 <__lxstat64@plt+0x4d74>
   11d78:	mov	r4, #0
   11d7c:	cmp	r0, #0
   11d80:	bne	1216c <__lxstat64@plt+0x118c>
   11d84:	ldr	r0, [sp, #16]
   11d88:	and	r0, r0, #61440	; 0xf000
   11d8c:	sub	r0, r0, #8192	; 0x2000
   11d90:	b	12164 <__lxstat64@plt+0x1184>
   11d94:	movw	r3, #33096	; 0x8148
   11d98:	add	r2, r1, #1
   11d9c:	movt	r3, #2
   11da0:	str	r2, [r5]
   11da4:	ldr	r3, [r3]
   11da8:	cmp	r2, r3
   11dac:	bge	121cc <__lxstat64@plt+0x11ec>
   11db0:	add	r1, r1, #2
   11db4:	str	r1, [r5]
   11db8:	mov	r1, sp
   11dbc:	ldr	r0, [r0, r2, lsl #2]
   11dc0:	bl	15d54 <__lxstat64@plt+0x4d74>
   11dc4:	mov	r4, #0
   11dc8:	cmp	r0, #0
   11dcc:	bne	1216c <__lxstat64@plt+0x118c>
   11dd0:	ldr	r0, [sp, #16]
   11dd4:	and	r0, r0, #61440	; 0xf000
   11dd8:	sub	r0, r0, #16384	; 0x4000
   11ddc:	b	12164 <__lxstat64@plt+0x1184>
   11de0:	movw	r3, #33096	; 0x8148
   11de4:	add	r2, r1, #1
   11de8:	movt	r3, #2
   11dec:	str	r2, [r5]
   11df0:	ldr	r3, [r3]
   11df4:	cmp	r2, r3
   11df8:	bge	121cc <__lxstat64@plt+0x11ec>
   11dfc:	add	r1, r1, #2
   11e00:	str	r1, [r5]
   11e04:	mov	r1, sp
   11e08:	ldr	r0, [r0, r2, lsl #2]
   11e0c:	bl	15d54 <__lxstat64@plt+0x4d74>
   11e10:	mov	r4, #0
   11e14:	cmp	r0, #0
   11e18:	bne	1216c <__lxstat64@plt+0x118c>
   11e1c:	ldr	r0, [sp, #16]
   11e20:	and	r0, r0, #61440	; 0xf000
   11e24:	sub	r0, r0, #32768	; 0x8000
   11e28:	b	12164 <__lxstat64@plt+0x1184>
   11e2c:	movw	r3, #33096	; 0x8148
   11e30:	add	r2, r1, #1
   11e34:	movt	r3, #2
   11e38:	str	r2, [r5]
   11e3c:	ldr	r3, [r3]
   11e40:	cmp	r2, r3
   11e44:	bge	121cc <__lxstat64@plt+0x11ec>
   11e48:	add	r1, r1, #2
   11e4c:	str	r1, [r5]
   11e50:	ldr	r0, [r0, r2, lsl #2]
   11e54:	ldrb	r4, [r0]
   11e58:	cmp	r4, #0
   11e5c:	b	11fe4 <__lxstat64@plt+0x1004>
   11e60:	movw	r3, #33096	; 0x8148
   11e64:	add	r2, r1, #1
   11e68:	movt	r3, #2
   11e6c:	str	r2, [r5]
   11e70:	ldr	r3, [r3]
   11e74:	cmp	r2, r3
   11e78:	bge	121cc <__lxstat64@plt+0x11ec>
   11e7c:	add	r1, r1, #2
   11e80:	str	r1, [r5]
   11e84:	mov	r1, #4
   11e88:	b	1215c <__lxstat64@plt+0x117c>
   11e8c:	movw	r3, #33096	; 0x8148
   11e90:	add	r2, r1, #1
   11e94:	movt	r3, #2
   11e98:	str	r2, [r5]
   11e9c:	ldr	r3, [r3]
   11ea0:	cmp	r2, r3
   11ea4:	bge	121cc <__lxstat64@plt+0x11ec>
   11ea8:	add	r1, r1, #2
   11eac:	str	r1, [r5]
   11eb0:	mov	r1, sp
   11eb4:	ldr	r0, [r0, r2, lsl #2]
   11eb8:	bl	15d54 <__lxstat64@plt+0x4d74>
   11ebc:	mov	r4, #0
   11ec0:	cmp	r0, #0
   11ec4:	bne	1216c <__lxstat64@plt+0x118c>
   11ec8:	bl	10efc <__errno_location@plt>
   11ecc:	mov	r4, #0
   11ed0:	mov	r5, r0
   11ed4:	str	r4, [r0]
   11ed8:	bl	10e3c <getegid@plt>
   11edc:	cmn	r0, #1
   11ee0:	beq	12188 <__lxstat64@plt+0x11a8>
   11ee4:	ldr	r1, [sp, #28]
   11ee8:	sub	r0, r0, r1
   11eec:	b	12164 <__lxstat64@plt+0x1184>
   11ef0:	movw	r3, #33096	; 0x8148
   11ef4:	add	r2, r1, #1
   11ef8:	movt	r3, #2
   11efc:	str	r2, [r5]
   11f00:	ldr	r3, [r3]
   11f04:	cmp	r2, r3
   11f08:	bge	121cc <__lxstat64@plt+0x11ec>
   11f0c:	add	r1, r1, #2
   11f10:	str	r1, [r5]
   11f14:	mov	r1, sp
   11f18:	ldr	r0, [r0, r2, lsl #2]
   11f1c:	bl	15d54 <__lxstat64@plt+0x4d74>
   11f20:	mov	r4, #0
   11f24:	cmp	r0, #0
   11f28:	bne	1216c <__lxstat64@plt+0x118c>
   11f2c:	add	r0, r6, #72	; 0x48
   11f30:	add	r1, r6, #80	; 0x50
   11f34:	mov	r4, #0
   11f38:	ldr	r2, [r1]
   11f3c:	ldm	r0, {r0, r3}
   11f40:	ldr	r1, [r1, #4]
   11f44:	cmp	r2, r0
   11f48:	mov	r0, #0
   11f4c:	movwgt	r0, #1
   11f50:	sublt	r0, r0, #1
   11f54:	cmp	r1, r3
   11f58:	mov	r1, #0
   11f5c:	movwgt	r1, #1
   11f60:	sublt	r1, r1, #1
   11f64:	add	r0, r1, r0, lsl #1
   11f68:	cmp	r0, #0
   11f6c:	movwgt	r4, #1
   11f70:	b	1216c <__lxstat64@plt+0x118c>
   11f74:	movw	r3, #33096	; 0x8148
   11f78:	add	r2, r1, #1
   11f7c:	movt	r3, #2
   11f80:	str	r2, [r5]
   11f84:	ldr	r3, [r3]
   11f88:	cmp	r2, r3
   11f8c:	bge	121cc <__lxstat64@plt+0x11ec>
   11f90:	add	r1, r1, #2
   11f94:	str	r1, [r5]
   11f98:	ldr	r0, [r0, r2, lsl #2]
   11f9c:	bl	12220 <__lxstat64@plt+0x1240>
   11fa0:	mov	r6, r0
   11fa4:	bl	10efc <__errno_location@plt>
   11fa8:	mov	r4, #0
   11fac:	mov	r5, r0
   11fb0:	mov	r1, #0
   11fb4:	mov	r2, #10
   11fb8:	str	r4, [r0]
   11fbc:	mov	r0, r6
   11fc0:	bl	10db8 <strtol@plt>
   11fc4:	cmp	r0, #0
   11fc8:	bmi	1216c <__lxstat64@plt+0x118c>
   11fcc:	ldr	r1, [r5]
   11fd0:	cmp	r1, #34	; 0x22
   11fd4:	beq	1216c <__lxstat64@plt+0x118c>
   11fd8:	bl	10fb0 <isatty@plt>
   11fdc:	cmp	r0, #0
   11fe0:	mov	r4, r0
   11fe4:	movwne	r4, #1
   11fe8:	b	1216c <__lxstat64@plt+0x118c>
   11fec:	movw	r3, #33096	; 0x8148
   11ff0:	add	r2, r1, #1
   11ff4:	movt	r3, #2
   11ff8:	str	r2, [r5]
   11ffc:	ldr	r3, [r3]
   12000:	cmp	r2, r3
   12004:	bge	121cc <__lxstat64@plt+0x11ec>
   12008:	add	r1, r1, #2
   1200c:	str	r1, [r5]
   12010:	mov	r1, sp
   12014:	ldr	r0, [r0, r2, lsl #2]
   12018:	bl	15d54 <__lxstat64@plt+0x4d74>
   1201c:	mov	r4, #0
   12020:	cmp	r0, #0
   12024:	bne	1216c <__lxstat64@plt+0x118c>
   12028:	ldrb	r0, [sp, #17]
   1202c:	ubfx	r4, r0, #3, #1
   12030:	b	1216c <__lxstat64@plt+0x118c>
   12034:	movw	r3, #33096	; 0x8148
   12038:	add	r2, r1, #1
   1203c:	movt	r3, #2
   12040:	str	r2, [r5]
   12044:	ldr	r3, [r3]
   12048:	cmp	r2, r3
   1204c:	bge	121cc <__lxstat64@plt+0x11ec>
   12050:	add	r1, r1, #2
   12054:	str	r1, [r5]
   12058:	mov	r1, #1
   1205c:	b	1215c <__lxstat64@plt+0x117c>
   12060:	movw	r3, #33096	; 0x8148
   12064:	add	r2, r1, #1
   12068:	movt	r3, #2
   1206c:	str	r2, [r5]
   12070:	ldr	r3, [r3]
   12074:	cmp	r2, r3
   12078:	bge	121cc <__lxstat64@plt+0x11ec>
   1207c:	add	r1, r1, #2
   12080:	str	r1, [r5]
   12084:	ldr	r0, [r0, r2, lsl #2]
   12088:	ldrb	r0, [r0]
   1208c:	b	12164 <__lxstat64@plt+0x1184>
   12090:	movw	r3, #33096	; 0x8148
   12094:	add	r2, r1, #1
   12098:	movt	r3, #2
   1209c:	str	r2, [r5]
   120a0:	ldr	r3, [r3]
   120a4:	cmp	r2, r3
   120a8:	bge	121cc <__lxstat64@plt+0x11ec>
   120ac:	add	r1, r1, #2
   120b0:	str	r1, [r5]
   120b4:	mov	r1, sp
   120b8:	ldr	r0, [r0, r2, lsl #2]
   120bc:	bl	15d54 <__lxstat64@plt+0x4d74>
   120c0:	mov	r4, #0
   120c4:	cmp	r0, #0
   120c8:	bne	1216c <__lxstat64@plt+0x118c>
   120cc:	ldr	r0, [sp, #16]
   120d0:	and	r0, r0, #61440	; 0xf000
   120d4:	sub	r0, r0, #4096	; 0x1000
   120d8:	b	12164 <__lxstat64@plt+0x1184>
   120dc:	movw	r3, #33096	; 0x8148
   120e0:	add	r2, r1, #1
   120e4:	movt	r3, #2
   120e8:	str	r2, [r5]
   120ec:	ldr	r3, [r3]
   120f0:	cmp	r2, r3
   120f4:	bge	121cc <__lxstat64@plt+0x11ec>
   120f8:	add	r1, r1, #2
   120fc:	str	r1, [r5]
   12100:	mov	r1, sp
   12104:	ldr	r0, [r0, r2, lsl #2]
   12108:	bl	15d54 <__lxstat64@plt+0x4d74>
   1210c:	mov	r4, #0
   12110:	cmp	r0, #0
   12114:	bne	1216c <__lxstat64@plt+0x118c>
   12118:	add	r0, r6, #48	; 0x30
   1211c:	mov	r4, #0
   12120:	ldrd	r0, [r0]
   12124:	rsbs	r0, r0, #0
   12128:	rscs	r0, r1, #0
   1212c:	movwlt	r4, #1
   12130:	b	1216c <__lxstat64@plt+0x118c>
   12134:	movw	r3, #33096	; 0x8148
   12138:	add	r2, r1, #1
   1213c:	movt	r3, #2
   12140:	str	r2, [r5]
   12144:	ldr	r3, [r3]
   12148:	cmp	r2, r3
   1214c:	bge	121cc <__lxstat64@plt+0x11ec>
   12150:	add	r1, r1, #2
   12154:	str	r1, [r5]
   12158:	mov	r1, #2
   1215c:	ldr	r0, [r0, r2, lsl #2]
   12160:	bl	10f8c <euidaccess@plt>
   12164:	clz	r0, r0
   12168:	lsr	r4, r0, #5
   1216c:	mov	r0, r4
   12170:	sub	sp, fp, #16
   12174:	pop	{r4, r5, r6, r7, fp, pc}
   12178:	ldr	r1, [r5]
   1217c:	cmp	r1, #0
   12180:	bne	1216c <__lxstat64@plt+0x118c>
   12184:	b	11ca8 <__lxstat64@plt+0xcc8>
   12188:	ldr	r1, [r5]
   1218c:	cmp	r1, #0
   12190:	bne	1216c <__lxstat64@plt+0x118c>
   12194:	b	11ee4 <__lxstat64@plt+0xf04>
   12198:	movw	r1, #27610	; 0x6bda
   1219c:	mov	r0, #0
   121a0:	mov	r2, #5
   121a4:	movt	r1, #1
   121a8:	bl	10e00 <dcgettext@plt>
   121ac:	mov	r4, r0
   121b0:	ldr	r0, [r5]
   121b4:	ldr	r1, [r7]
   121b8:	ldr	r0, [r1, r0, lsl #2]
   121bc:	bl	1479c <__lxstat64@plt+0x37bc>
   121c0:	mov	r1, r0
   121c4:	mov	r0, r4
   121c8:	bl	11648 <__lxstat64@plt+0x668>
   121cc:	bl	121d0 <__lxstat64@plt+0x11f0>
   121d0:	push	{fp, lr}
   121d4:	mov	fp, sp
   121d8:	movw	r1, #27657	; 0x6c09
   121dc:	mov	r0, #0
   121e0:	mov	r2, #5
   121e4:	movt	r1, #1
   121e8:	bl	10e00 <dcgettext@plt>
   121ec:	movw	r1, #33092	; 0x8144
   121f0:	mov	r4, r0
   121f4:	movw	r0, #33096	; 0x8148
   121f8:	movt	r0, #2
   121fc:	movt	r1, #2
   12200:	ldr	r0, [r0]
   12204:	ldr	r1, [r1]
   12208:	add	r0, r1, r0, lsl #2
   1220c:	ldr	r0, [r0, #-4]
   12210:	bl	1479c <__lxstat64@plt+0x37bc>
   12214:	mov	r1, r0
   12218:	mov	r0, r4
   1221c:	bl	11648 <__lxstat64@plt+0x668>
   12220:	push	{r4, r5, r6, sl, fp, lr}
   12224:	add	fp, sp, #16
   12228:	mov	r6, r0
   1222c:	sub	r5, r0, #1
   12230:	bl	10ecc <__ctype_b_loc@plt>
   12234:	ldr	r1, [r0]
   12238:	ldrb	r2, [r5, #1]!
   1223c:	ldrb	r0, [r1, r2, lsl #1]
   12240:	tst	r0, #1
   12244:	bne	12238 <__lxstat64@plt+0x1258>
   12248:	add	r3, r5, #1
   1224c:	cmp	r2, #43	; 0x2b
   12250:	mov	r0, r5
   12254:	moveq	r0, r3
   12258:	cmp	r2, #45	; 0x2d
   1225c:	moveq	r5, r3
   12260:	cmp	r2, #43	; 0x2b
   12264:	moveq	r5, r3
   12268:	ldrb	r2, [r5]
   1226c:	sub	r2, r2, #48	; 0x30
   12270:	cmp	r2, #9
   12274:	bhi	122b4 <__lxstat64@plt+0x12d4>
   12278:	ldrb	r2, [r5, #1]!
   1227c:	sub	r3, r2, #48	; 0x30
   12280:	cmp	r3, #10
   12284:	bcc	12278 <__lxstat64@plt+0x1298>
   12288:	ldrb	r3, [r1, r2, lsl #1]
   1228c:	tst	r3, #1
   12290:	beq	122ac <__lxstat64@plt+0x12cc>
   12294:	mov	r3, #1
   12298:	ldrb	r2, [r5, r3]
   1229c:	add	r3, r3, #1
   122a0:	ldrb	r4, [r1, r2, lsl #1]
   122a4:	tst	r4, #1
   122a8:	bne	12298 <__lxstat64@plt+0x12b8>
   122ac:	cmp	r2, #0
   122b0:	popeq	{r4, r5, r6, sl, fp, pc}
   122b4:	movw	r1, #27638	; 0x6bf6
   122b8:	mov	r0, #0
   122bc:	mov	r2, #5
   122c0:	movt	r1, #1
   122c4:	bl	10e00 <dcgettext@plt>
   122c8:	mov	r5, r0
   122cc:	mov	r0, r6
   122d0:	bl	1479c <__lxstat64@plt+0x37bc>
   122d4:	mov	r1, r0
   122d8:	mov	r0, r5
   122dc:	bl	11648 <__lxstat64@plt+0x668>
   122e0:	push	{r4, r5, fp, lr}
   122e4:	add	fp, sp, #8
   122e8:	movw	r1, #27719	; 0x6c47
   122ec:	mov	r5, r0
   122f0:	movt	r1, #1
   122f4:	bl	10dac <strcmp@plt>
   122f8:	mov	r4, #1
   122fc:	cmp	r0, #0
   12300:	beq	1240c <__lxstat64@plt+0x142c>
   12304:	movw	r1, #27718	; 0x6c46
   12308:	mov	r0, r5
   1230c:	movt	r1, #1
   12310:	bl	10dac <strcmp@plt>
   12314:	cmp	r0, #0
   12318:	beq	1240c <__lxstat64@plt+0x142c>
   1231c:	movw	r1, #27721	; 0x6c49
   12320:	mov	r0, r5
   12324:	movt	r1, #1
   12328:	bl	10dac <strcmp@plt>
   1232c:	cmp	r0, #0
   12330:	beq	1240c <__lxstat64@plt+0x142c>
   12334:	movw	r1, #27724	; 0x6c4c
   12338:	mov	r0, r5
   1233c:	movt	r1, #1
   12340:	bl	10dac <strcmp@plt>
   12344:	cmp	r0, #0
   12348:	beq	1240c <__lxstat64@plt+0x142c>
   1234c:	movw	r1, #27728	; 0x6c50
   12350:	mov	r0, r5
   12354:	movt	r1, #1
   12358:	bl	10dac <strcmp@plt>
   1235c:	cmp	r0, #0
   12360:	beq	1240c <__lxstat64@plt+0x142c>
   12364:	movw	r1, #27732	; 0x6c54
   12368:	mov	r0, r5
   1236c:	movt	r1, #1
   12370:	bl	10dac <strcmp@plt>
   12374:	cmp	r0, #0
   12378:	beq	1240c <__lxstat64@plt+0x142c>
   1237c:	movw	r1, #27736	; 0x6c58
   12380:	mov	r0, r5
   12384:	movt	r1, #1
   12388:	bl	10dac <strcmp@plt>
   1238c:	cmp	r0, #0
   12390:	beq	1240c <__lxstat64@plt+0x142c>
   12394:	movw	r1, #27740	; 0x6c5c
   12398:	mov	r0, r5
   1239c:	movt	r1, #1
   123a0:	bl	10dac <strcmp@plt>
   123a4:	cmp	r0, #0
   123a8:	beq	1240c <__lxstat64@plt+0x142c>
   123ac:	movw	r1, #27744	; 0x6c60
   123b0:	mov	r0, r5
   123b4:	movt	r1, #1
   123b8:	bl	10dac <strcmp@plt>
   123bc:	cmp	r0, #0
   123c0:	beq	1240c <__lxstat64@plt+0x142c>
   123c4:	movw	r1, #27748	; 0x6c64
   123c8:	mov	r0, r5
   123cc:	movt	r1, #1
   123d0:	bl	10dac <strcmp@plt>
   123d4:	cmp	r0, #0
   123d8:	beq	1240c <__lxstat64@plt+0x142c>
   123dc:	movw	r1, #27752	; 0x6c68
   123e0:	mov	r0, r5
   123e4:	movt	r1, #1
   123e8:	bl	10dac <strcmp@plt>
   123ec:	cmp	r0, #0
   123f0:	beq	1240c <__lxstat64@plt+0x142c>
   123f4:	movw	r1, #27756	; 0x6c6c
   123f8:	mov	r0, r5
   123fc:	movt	r1, #1
   12400:	bl	10dac <strcmp@plt>
   12404:	clz	r0, r0
   12408:	lsr	r4, r0, #5
   1240c:	mov	r0, r4
   12410:	pop	{r4, r5, fp, pc}
   12414:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12418:	add	fp, sp, #28
   1241c:	sub	sp, sp, #212	; 0xd4
   12420:	mov	r4, r0
   12424:	cmp	r0, #0
   12428:	movw	r0, #33092	; 0x8144
   1242c:	movw	r9, #33100	; 0x814c
   12430:	mov	sl, #0
   12434:	movt	r0, #2
   12438:	movt	r9, #2
   1243c:	ldr	r5, [r0]
   12440:	movw	r0, #33096	; 0x8148
   12444:	ldr	r7, [r9]
   12448:	movt	r0, #2
   1244c:	ldr	r0, [r0]
   12450:	addne	r7, r7, #1
   12454:	add	r8, r7, #1
   12458:	strne	r7, [r9]
   1245c:	sub	r0, r0, #2
   12460:	cmp	r8, r0
   12464:	bge	12494 <__lxstat64@plt+0x14b4>
   12468:	add	r0, r5, r7, lsl #2
   1246c:	movw	r1, #27803	; 0x6c9b
   12470:	movt	r1, #1
   12474:	ldr	r0, [r0, #8]
   12478:	bl	10dac <strcmp@plt>
   1247c:	cmp	r0, #0
   12480:	mov	r6, r7
   12484:	moveq	sl, #1
   12488:	moveq	r6, r8
   1248c:	streq	r8, [r9]
   12490:	b	12498 <__lxstat64@plt+0x14b8>
   12494:	mov	r6, r7
   12498:	ldr	r0, [r5, r8, lsl #2]
   1249c:	ldrb	r1, [r0]
   124a0:	cmp	r1, #61	; 0x3d
   124a4:	beq	12528 <__lxstat64@plt+0x1548>
   124a8:	cmp	r1, #45	; 0x2d
   124ac:	bne	12548 <__lxstat64@plt+0x1568>
   124b0:	ldrb	r1, [r0, #1]
   124b4:	sub	r2, r1, #101	; 0x65
   124b8:	cmp	r2, #10
   124bc:	bhi	126f0 <__lxstat64@plt+0x1710>
   124c0:	add	r3, pc, #0
   124c4:	ldr	pc, [r3, r2, lsl #2]
   124c8:			; <UNDEFINED> instruction: 0x000125b0
   124cc:	strdeq	r2, [r1], -r0
   124d0:	strdeq	r2, [r1], -r4
   124d4:	strdeq	r2, [r1], -r0
   124d8:	strdeq	r2, [r1], -r0
   124dc:	strdeq	r2, [r1], -r0
   124e0:	strdeq	r2, [r1], -r0
   124e4:	strdeq	r2, [r1], -r4
   124e8:	strdeq	r2, [r1], -r0
   124ec:	ldrdeq	r2, [r1], -r0
   124f0:	andeq	r2, r1, ip, asr r6
   124f4:	ldrb	r2, [r0, #2]
   124f8:	cmp	r2, #101	; 0x65
   124fc:	cmpne	r2, #116	; 0x74
   12500:	bne	12510 <__lxstat64@plt+0x1530>
   12504:	ldrb	r3, [r0, #3]
   12508:	cmp	r3, #0
   1250c:	beq	12728 <__lxstat64@plt+0x1748>
   12510:	cmp	r1, #101	; 0x65
   12514:	beq	125a8 <__lxstat64@plt+0x15c8>
   12518:	cmp	r1, #110	; 0x6e
   1251c:	mov	r3, r2
   12520:	beq	126e0 <__lxstat64@plt+0x1700>
   12524:	b	126f0 <__lxstat64@plt+0x1710>
   12528:	ldrb	r1, [r0, #1]
   1252c:	cmp	r1, #0
   12530:	beq	12580 <__lxstat64@plt+0x15a0>
   12534:	cmp	r1, #61	; 0x3d
   12538:	bne	12548 <__lxstat64@plt+0x1568>
   1253c:	ldrb	r1, [r0, #2]
   12540:	cmp	r1, #0
   12544:	beq	12580 <__lxstat64@plt+0x15a0>
   12548:	movw	r1, #27718	; 0x6c46
   1254c:	movt	r1, #1
   12550:	bl	10dac <strcmp@plt>
   12554:	cmp	r0, #0
   12558:	bne	128f8 <__lxstat64@plt+0x1918>
   1255c:	ldr	r0, [r5, r6, lsl #2]!
   12560:	ldr	r1, [r5, #8]
   12564:	bl	10dac <strcmp@plt>
   12568:	mov	r4, r0
   1256c:	add	r0, r6, #3
   12570:	cmp	r4, #0
   12574:	str	r0, [r9]
   12578:	movwne	r4, #1
   1257c:	b	1259c <__lxstat64@plt+0x15bc>
   12580:	ldr	r0, [r5, r6, lsl #2]!
   12584:	ldr	r1, [r5, #8]
   12588:	bl	10dac <strcmp@plt>
   1258c:	add	r1, r6, #3
   12590:	str	r1, [r9]
   12594:	clz	r0, r0
   12598:	lsr	r4, r0, #5
   1259c:	mov	r0, r4
   125a0:	sub	sp, fp, #28
   125a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125a8:	mov	r3, r2
   125ac:	b	125c0 <__lxstat64@plt+0x15e0>
   125b0:	ldrb	r3, [r0, #2]
   125b4:	mov	r2, #113	; 0x71
   125b8:	cmp	r3, #113	; 0x71
   125bc:	beq	12504 <__lxstat64@plt+0x1524>
   125c0:	cmp	r3, #102	; 0x66
   125c4:	ldrbeq	r0, [r0, #3]
   125c8:	cmpeq	r0, #0
   125cc:	bne	126f0 <__lxstat64@plt+0x1710>
   125d0:	add	r0, r6, #3
   125d4:	str	r0, [r9]
   125d8:	orr	r0, sl, r4
   125dc:	cmp	r0, #1
   125e0:	beq	128fc <__lxstat64@plt+0x191c>
   125e4:	ldr	r0, [r5, r7, lsl #2]
   125e8:	add	r1, sp, #104	; 0x68
   125ec:	bl	15d54 <__lxstat64@plt+0x4d74>
   125f0:	mov	r4, #0
   125f4:	cmp	r0, #0
   125f8:	bne	1259c <__lxstat64@plt+0x15bc>
   125fc:	movw	r0, #33092	; 0x8144
   12600:	mov	r1, sp
   12604:	movt	r0, #2
   12608:	ldr	r0, [r0]
   1260c:	add	r0, r0, r7, lsl #2
   12610:	ldr	r0, [r0, #8]
   12614:	bl	15d54 <__lxstat64@plt+0x4d74>
   12618:	cmp	r0, #0
   1261c:	bne	1259c <__lxstat64@plt+0x15bc>
   12620:	ldr	r2, [sp, #104]	; 0x68
   12624:	ldr	r3, [sp, #108]	; 0x6c
   12628:	ldm	sp, {r0, r1}
   1262c:	eor	r1, r3, r1
   12630:	eor	r0, r2, r0
   12634:	orrs	r0, r0, r1
   12638:	bne	1259c <__lxstat64@plt+0x15bc>
   1263c:	ldr	r0, [sp, #96]	; 0x60
   12640:	ldr	r2, [sp, #200]	; 0xc8
   12644:	ldr	r1, [sp, #100]	; 0x64
   12648:	ldr	r3, [sp, #204]	; 0xcc
   1264c:	eor	r1, r3, r1
   12650:	eor	r0, r2, r0
   12654:	orr	r0, r0, r1
   12658:	b	12594 <__lxstat64@plt+0x15b4>
   1265c:	ldrb	r1, [r0, #2]
   12660:	cmp	r1, #116	; 0x74
   12664:	ldrbeq	r0, [r0, #3]
   12668:	cmpeq	r0, #0
   1266c:	bne	126f0 <__lxstat64@plt+0x1710>
   12670:	add	r0, r6, #3
   12674:	str	r0, [r9]
   12678:	orr	r0, sl, r4
   1267c:	cmp	r0, #1
   12680:	beq	12914 <__lxstat64@plt+0x1934>
   12684:	ldr	r0, [r5, r7, lsl #2]
   12688:	add	r1, sp, #104	; 0x68
   1268c:	bl	15d54 <__lxstat64@plt+0x4d74>
   12690:	mov	r5, r0
   12694:	cmp	r0, #0
   12698:	bne	126a4 <__lxstat64@plt+0x16c4>
   1269c:	ldr	r6, [sp, #184]	; 0xb8
   126a0:	ldr	r8, [sp, #188]	; 0xbc
   126a4:	movw	r0, #33092	; 0x8144
   126a8:	add	r1, sp, #104	; 0x68
   126ac:	movt	r0, #2
   126b0:	ldr	r0, [r0]
   126b4:	add	r0, r0, r7, lsl #2
   126b8:	ldr	r0, [r0, #8]
   126bc:	bl	15d54 <__lxstat64@plt+0x4d74>
   126c0:	cmp	r0, #0
   126c4:	beq	128b8 <__lxstat64@plt+0x18d8>
   126c8:	mov	r4, #0
   126cc:	b	1259c <__lxstat64@plt+0x15bc>
   126d0:	ldrb	r3, [r0, #2]
   126d4:	mov	r2, #101	; 0x65
   126d8:	cmp	r3, #101	; 0x65
   126dc:	beq	12504 <__lxstat64@plt+0x1524>
   126e0:	cmp	r3, #116	; 0x74
   126e4:	ldrbeq	r0, [r0, #3]
   126e8:	cmpeq	r0, #0
   126ec:	beq	12748 <__lxstat64@plt+0x1768>
   126f0:	movw	r1, #27829	; 0x6cb5
   126f4:	mov	r0, #0
   126f8:	mov	r2, #5
   126fc:	movt	r1, #1
   12700:	bl	10e00 <dcgettext@plt>
   12704:	mov	r4, r0
   12708:	movw	r0, #33092	; 0x8144
   1270c:	movt	r0, #2
   12710:	ldr	r0, [r0]
   12714:	ldr	r0, [r0, r8, lsl #2]
   12718:	bl	1479c <__lxstat64@plt+0x37bc>
   1271c:	mov	r1, r0
   12720:	mov	r0, r4
   12724:	bl	11648 <__lxstat64@plt+0x668>
   12728:	ldr	r0, [r5, r7, lsl #2]
   1272c:	cmp	r4, #0
   12730:	beq	127a8 <__lxstat64@plt+0x17c8>
   12734:	bl	10ef0 <strlen@plt>
   12738:	add	r2, sp, #104	; 0x68
   1273c:	mov	r1, #0
   12740:	bl	12d54 <__lxstat64@plt+0x1d74>
   12744:	b	127ac <__lxstat64@plt+0x17cc>
   12748:	add	r0, r6, #3
   1274c:	str	r0, [r9]
   12750:	orr	r0, sl, r4
   12754:	cmp	r0, #1
   12758:	beq	12908 <__lxstat64@plt+0x1928>
   1275c:	ldr	r0, [r5, r7, lsl #2]
   12760:	add	r1, sp, #104	; 0x68
   12764:	bl	15d54 <__lxstat64@plt+0x4d74>
   12768:	mov	r5, r0
   1276c:	cmp	r0, #0
   12770:	bne	1277c <__lxstat64@plt+0x179c>
   12774:	ldr	r6, [sp, #184]	; 0xb8
   12778:	ldr	r8, [sp, #188]	; 0xbc
   1277c:	movw	r0, #33092	; 0x8144
   12780:	add	r1, sp, #104	; 0x68
   12784:	movt	r0, #2
   12788:	ldr	r0, [r0]
   1278c:	add	r0, r0, r7, lsl #2
   12790:	ldr	r0, [r0, #8]
   12794:	bl	15d54 <__lxstat64@plt+0x4d74>
   12798:	cmp	r0, #0
   1279c:	beq	12870 <__lxstat64@plt+0x1890>
   127a0:	clz	r0, r5
   127a4:	b	12598 <__lxstat64@plt+0x15b8>
   127a8:	bl	12220 <__lxstat64@plt+0x1240>
   127ac:	movw	r5, #33092	; 0x8144
   127b0:	mov	r4, r0
   127b4:	cmp	sl, #0
   127b8:	movt	r5, #2
   127bc:	ldr	r0, [r5]
   127c0:	add	r0, r0, r7, lsl #2
   127c4:	beq	127e0 <__lxstat64@plt+0x1800>
   127c8:	ldr	r0, [r0, #12]
   127cc:	bl	10ef0 <strlen@plt>
   127d0:	mov	r2, sp
   127d4:	mov	r1, #0
   127d8:	bl	12d54 <__lxstat64@plt+0x1d74>
   127dc:	b	127e8 <__lxstat64@plt+0x1808>
   127e0:	ldr	r0, [r0, #8]
   127e4:	bl	12220 <__lxstat64@plt+0x1240>
   127e8:	mov	r1, r0
   127ec:	mov	r0, r4
   127f0:	bl	148e8 <__lxstat64@plt+0x3908>
   127f4:	ldr	r1, [r5]
   127f8:	ldr	r3, [r9]
   127fc:	ldr	r2, [r1, r8, lsl #2]
   12800:	add	r3, r3, #3
   12804:	ldrb	r1, [r2, #2]
   12808:	str	r3, [r9]
   1280c:	ldrb	r2, [r2, #1]
   12810:	cmp	r2, #103	; 0x67
   12814:	beq	1283c <__lxstat64@plt+0x185c>
   12818:	cmp	r2, #108	; 0x6c
   1281c:	bne	12854 <__lxstat64@plt+0x1874>
   12820:	sub	r1, r1, #101	; 0x65
   12824:	mov	r4, #0
   12828:	clz	r1, r1
   1282c:	lsr	r1, r1, #5
   12830:	cmp	r0, r1
   12834:	movwlt	r4, #1
   12838:	b	1259c <__lxstat64@plt+0x15bc>
   1283c:	cmp	r1, #101	; 0x65
   12840:	mov	r1, #0
   12844:	mov	r4, #0
   12848:	mvneq	r1, #0
   1284c:	cmp	r0, r1
   12850:	b	128b0 <__lxstat64@plt+0x18d0>
   12854:	sub	r1, r1, #101	; 0x65
   12858:	clz	r0, r0
   1285c:	clz	r1, r1
   12860:	lsr	r0, r0, #5
   12864:	lsr	r1, r1, #5
   12868:	eor	r4, r0, r1
   1286c:	b	1259c <__lxstat64@plt+0x15bc>
   12870:	mov	r4, #0
   12874:	cmp	r5, #0
   12878:	bne	1259c <__lxstat64@plt+0x15bc>
   1287c:	ldr	r0, [sp, #184]	; 0xb8
   12880:	ldr	r1, [sp, #188]	; 0xbc
   12884:	mov	r4, #0
   12888:	cmp	r6, r0
   1288c:	mov	r0, #0
   12890:	movwgt	r0, #1
   12894:	sublt	r0, r0, #1
   12898:	cmp	r8, r1
   1289c:	mov	r1, #0
   128a0:	movwgt	r1, #1
   128a4:	sublt	r1, r1, #1
   128a8:	add	r0, r1, r0, lsl #1
   128ac:	cmp	r0, #0
   128b0:	movwgt	r4, #1
   128b4:	b	1259c <__lxstat64@plt+0x15bc>
   128b8:	mov	r4, #1
   128bc:	cmp	r5, #0
   128c0:	bne	1259c <__lxstat64@plt+0x15bc>
   128c4:	ldr	r0, [sp, #184]	; 0xb8
   128c8:	ldr	r1, [sp, #188]	; 0xbc
   128cc:	mov	r2, #0
   128d0:	cmp	r6, r0
   128d4:	mov	r0, #0
   128d8:	movwgt	r0, #1
   128dc:	sublt	r0, r0, #1
   128e0:	cmp	r8, r1
   128e4:	movwgt	r2, #1
   128e8:	sublt	r2, r2, #1
   128ec:	add	r0, r2, r0, lsl #1
   128f0:	lsr	r4, r0, #31
   128f4:	b	1259c <__lxstat64@plt+0x15bc>
   128f8:	bl	10fd4 <abort@plt>
   128fc:	movw	r1, #27783	; 0x6c87
   12900:	movt	r1, #1
   12904:	b	1291c <__lxstat64@plt+0x193c>
   12908:	movw	r1, #27760	; 0x6c70
   1290c:	movt	r1, #1
   12910:	b	1291c <__lxstat64@plt+0x193c>
   12914:	movw	r1, #27806	; 0x6c9e
   12918:	movt	r1, #1
   1291c:	mov	r0, #0
   12920:	mov	r2, #5
   12924:	bl	10e00 <dcgettext@plt>
   12928:	bl	11648 <__lxstat64@plt+0x668>
   1292c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12930:	add	fp, sp, #28
   12934:	sub	sp, sp, #4
   12938:	movw	r0, #33096	; 0x8148
   1293c:	movw	r2, #33100	; 0x814c
   12940:	movt	r0, #2
   12944:	movt	r2, #2
   12948:	ldr	sl, [r0]
   1294c:	ldr	r4, [r2]
   12950:	cmp	sl, r4
   12954:	ble	12c18 <__lxstat64@plt+0x1c38>
   12958:	movw	r0, #33092	; 0x8144
   1295c:	mov	r8, #1
   12960:	movt	r0, #2
   12964:	ldr	r5, [r0]
   12968:	ldr	r7, [r5, r4, lsl #2]
   1296c:	ldrb	r6, [r7]
   12970:	cmp	r6, #33	; 0x21
   12974:	bne	129b8 <__lxstat64@plt+0x19d8>
   12978:	add	r1, r5, #4
   1297c:	mov	r9, #0
   12980:	ldrb	r0, [r7, #1]
   12984:	cmp	r0, #0
   12988:	bne	129d8 <__lxstat64@plt+0x19f8>
   1298c:	add	r3, r4, #1
   12990:	cmp	r3, sl
   12994:	str	r3, [r2]
   12998:	bge	12c18 <__lxstat64@plt+0x1c38>
   1299c:	ldr	r7, [r1, r4, lsl #2]
   129a0:	eor	r9, r9, #1
   129a4:	mov	r4, r3
   129a8:	ldrb	r6, [r7]
   129ac:	cmp	r6, #33	; 0x21
   129b0:	beq	12980 <__lxstat64@plt+0x19a0>
   129b4:	b	129c0 <__lxstat64@plt+0x19e0>
   129b8:	mov	r3, r4
   129bc:	mov	r9, #0
   129c0:	cmp	r6, #40	; 0x28
   129c4:	bne	129d4 <__lxstat64@plt+0x19f4>
   129c8:	ldrb	r1, [r7, #1]
   129cc:	cmp	r1, #0
   129d0:	beq	12ae4 <__lxstat64@plt+0x1b04>
   129d4:	mov	r4, r3
   129d8:	sub	r0, sl, r4
   129dc:	cmp	r0, #4
   129e0:	blt	12a18 <__lxstat64@plt+0x1a38>
   129e4:	movw	r1, #27803	; 0x6c9b
   129e8:	mov	r0, r7
   129ec:	movt	r1, #1
   129f0:	bl	10dac <strcmp@plt>
   129f4:	cmp	r0, #0
   129f8:	bne	12a20 <__lxstat64@plt+0x1a40>
   129fc:	add	r0, r5, r4, lsl #2
   12a00:	ldr	r0, [r0, #8]
   12a04:	bl	122e0 <__lxstat64@plt+0x1300>
   12a08:	cmp	r0, #0
   12a0c:	beq	12a20 <__lxstat64@plt+0x1a40>
   12a10:	mov	r0, #1
   12a14:	b	12a38 <__lxstat64@plt+0x1a58>
   12a18:	cmp	r0, #3
   12a1c:	bne	12a48 <__lxstat64@plt+0x1a68>
   12a20:	add	r0, r5, r4, lsl #2
   12a24:	ldr	r0, [r0, #4]
   12a28:	bl	122e0 <__lxstat64@plt+0x1300>
   12a2c:	cmp	r0, #0
   12a30:	beq	12a48 <__lxstat64@plt+0x1a68>
   12a34:	mov	r0, #0
   12a38:	bl	12414 <__lxstat64@plt+0x1434>
   12a3c:	movw	r7, #33100	; 0x814c
   12a40:	movt	r7, #2
   12a44:	b	12a84 <__lxstat64@plt+0x1aa4>
   12a48:	uxtb	r0, r6
   12a4c:	cmp	r0, #45	; 0x2d
   12a50:	bne	12a6c <__lxstat64@plt+0x1a8c>
   12a54:	ldrb	r1, [r7, #1]
   12a58:	cmp	r1, #0
   12a5c:	beq	12a6c <__lxstat64@plt+0x1a8c>
   12a60:	ldrb	r1, [r7, #2]
   12a64:	cmp	r1, #0
   12a68:	beq	12b58 <__lxstat64@plt+0x1b78>
   12a6c:	movw	r7, #33100	; 0x814c
   12a70:	cmp	r0, #0
   12a74:	add	r1, r4, #1
   12a78:	movt	r7, #2
   12a7c:	movwne	r0, #1
   12a80:	str	r1, [r7]
   12a84:	eor	r0, r9, r0
   12a88:	ldr	r4, [r7]
   12a8c:	and	r8, r8, r0
   12a90:	movw	r0, #33096	; 0x8148
   12a94:	movt	r0, #2
   12a98:	ldr	sl, [r0]
   12a9c:	cmp	r4, sl
   12aa0:	bge	12c0c <__lxstat64@plt+0x1c2c>
   12aa4:	movw	r0, #33092	; 0x8144
   12aa8:	movw	r1, #27683	; 0x6c23
   12aac:	movt	r0, #2
   12ab0:	movt	r1, #1
   12ab4:	ldr	r5, [r0]
   12ab8:	ldr	r0, [r5, r4, lsl #2]
   12abc:	bl	10dac <strcmp@plt>
   12ac0:	movw	r2, #33100	; 0x814c
   12ac4:	cmp	r0, #0
   12ac8:	movt	r2, #2
   12acc:	bne	12c0c <__lxstat64@plt+0x1c2c>
   12ad0:	add	r4, r4, #1
   12ad4:	cmp	sl, r4
   12ad8:	str	r4, [r2]
   12adc:	bgt	12968 <__lxstat64@plt+0x1988>
   12ae0:	b	12c18 <__lxstat64@plt+0x1c38>
   12ae4:	add	r4, r3, #1
   12ae8:	cmp	sl, r4
   12aec:	str	r4, [r2]
   12af0:	ble	12c18 <__lxstat64@plt+0x1c38>
   12af4:	add	r1, r3, #2
   12af8:	mov	r0, #1
   12afc:	cmp	r1, sl
   12b00:	bge	12b6c <__lxstat64@plt+0x1b8c>
   12b04:	mvn	r1, r3
   12b08:	add	r0, sl, r1
   12b0c:	sub	r1, sl, r3
   12b10:	str	r0, [sp]
   12b14:	add	r0, r5, r3, lsl #2
   12b18:	sub	r6, r1, #2
   12b1c:	mov	r5, #0
   12b20:	add	r7, r0, #8
   12b24:	ldr	r0, [r7, r5, lsl #2]
   12b28:	movw	r1, #28293	; 0x6e85
   12b2c:	movt	r1, #1
   12b30:	bl	10dac <strcmp@plt>
   12b34:	cmp	r0, #0
   12b38:	beq	12b60 <__lxstat64@plt+0x1b80>
   12b3c:	cmp	r5, #3
   12b40:	beq	12b68 <__lxstat64@plt+0x1b88>
   12b44:	add	r5, r5, #1
   12b48:	cmp	r6, r5
   12b4c:	bne	12b24 <__lxstat64@plt+0x1b44>
   12b50:	ldr	r0, [sp]
   12b54:	b	12b6c <__lxstat64@plt+0x1b8c>
   12b58:	bl	11a2c <__lxstat64@plt+0xa4c>
   12b5c:	b	12a3c <__lxstat64@plt+0x1a5c>
   12b60:	add	r0, r5, #1
   12b64:	b	12b6c <__lxstat64@plt+0x1b8c>
   12b68:	sub	r0, sl, r4
   12b6c:	bl	11684 <__lxstat64@plt+0x6a4>
   12b70:	movw	r7, #33100	; 0x814c
   12b74:	movw	r2, #33092	; 0x8144
   12b78:	movt	r2, #2
   12b7c:	movt	r7, #2
   12b80:	ldr	r1, [r7]
   12b84:	ldr	r2, [r2]
   12b88:	ldr	r2, [r2, r1, lsl #2]
   12b8c:	cmp	r2, #0
   12b90:	beq	12c1c <__lxstat64@plt+0x1c3c>
   12b94:	ldrb	r3, [r2]
   12b98:	cmp	r3, #41	; 0x29
   12b9c:	ldrbeq	r2, [r2, #1]
   12ba0:	cmpeq	r2, #0
   12ba4:	bne	12bb0 <__lxstat64@plt+0x1bd0>
   12ba8:	add	r1, r1, #1
   12bac:	b	12a80 <__lxstat64@plt+0x1aa0>
   12bb0:	movw	r1, #27869	; 0x6cdd
   12bb4:	mov	r0, #0
   12bb8:	mov	r2, #5
   12bbc:	mov	r4, r7
   12bc0:	movt	r1, #1
   12bc4:	bl	10e00 <dcgettext@plt>
   12bc8:	movw	r1, #28293	; 0x6e85
   12bcc:	mov	r7, r0
   12bd0:	mov	r0, #0
   12bd4:	movt	r1, #1
   12bd8:	bl	1478c <__lxstat64@plt+0x37ac>
   12bdc:	movw	r1, #33092	; 0x8144
   12be0:	mov	r5, r0
   12be4:	ldr	r0, [r4]
   12be8:	movt	r1, #2
   12bec:	ldr	r1, [r1]
   12bf0:	ldr	r1, [r1, r0, lsl #2]
   12bf4:	mov	r0, #1
   12bf8:	bl	1478c <__lxstat64@plt+0x37ac>
   12bfc:	mov	r2, r0
   12c00:	mov	r0, r7
   12c04:	mov	r1, r5
   12c08:	bl	11648 <__lxstat64@plt+0x668>
   12c0c:	and	r0, r8, #1
   12c10:	sub	sp, fp, #28
   12c14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c18:	bl	121d0 <__lxstat64@plt+0x11f0>
   12c1c:	movw	r1, #27857	; 0x6cd1
   12c20:	mov	r0, #0
   12c24:	mov	r2, #5
   12c28:	movt	r1, #1
   12c2c:	bl	10e00 <dcgettext@plt>
   12c30:	mov	r4, r0
   12c34:	movw	r0, #28293	; 0x6e85
   12c38:	movt	r0, #1
   12c3c:	bl	1479c <__lxstat64@plt+0x37bc>
   12c40:	mov	r1, r0
   12c44:	mov	r0, r4
   12c48:	bl	11648 <__lxstat64@plt+0x668>
   12c4c:	movw	r1, #33104	; 0x8150
   12c50:	movt	r1, #2
   12c54:	str	r0, [r1]
   12c58:	bx	lr
   12c5c:	movw	r1, #33108	; 0x8154
   12c60:	movt	r1, #2
   12c64:	strb	r0, [r1]
   12c68:	bx	lr
   12c6c:	push	{r4, r5, r6, sl, fp, lr}
   12c70:	add	fp, sp, #16
   12c74:	sub	sp, sp, #8
   12c78:	movw	r0, #33084	; 0x813c
   12c7c:	movt	r0, #2
   12c80:	ldr	r0, [r0]
   12c84:	bl	15748 <__lxstat64@plt+0x4768>
   12c88:	cmp	r0, #0
   12c8c:	beq	12cb4 <__lxstat64@plt+0x1cd4>
   12c90:	movw	r0, #33108	; 0x8154
   12c94:	movt	r0, #2
   12c98:	ldrb	r0, [r0]
   12c9c:	cmp	r0, #0
   12ca0:	beq	12cd4 <__lxstat64@plt+0x1cf4>
   12ca4:	bl	10efc <__errno_location@plt>
   12ca8:	ldr	r0, [r0]
   12cac:	cmp	r0, #32
   12cb0:	bne	12cd4 <__lxstat64@plt+0x1cf4>
   12cb4:	movw	r0, #33080	; 0x8138
   12cb8:	movt	r0, #2
   12cbc:	ldr	r0, [r0]
   12cc0:	bl	15748 <__lxstat64@plt+0x4768>
   12cc4:	cmp	r0, #0
   12cc8:	subeq	sp, fp, #16
   12ccc:	popeq	{r4, r5, r6, sl, fp, pc}
   12cd0:	b	12d44 <__lxstat64@plt+0x1d64>
   12cd4:	movw	r1, #27967	; 0x6d3f
   12cd8:	mov	r0, #0
   12cdc:	mov	r2, #5
   12ce0:	movt	r1, #1
   12ce4:	bl	10e00 <dcgettext@plt>
   12ce8:	mov	r4, r0
   12cec:	movw	r0, #33104	; 0x8150
   12cf0:	movt	r0, #2
   12cf4:	ldr	r6, [r0]
   12cf8:	bl	10efc <__errno_location@plt>
   12cfc:	ldr	r5, [r0]
   12d00:	cmp	r6, #0
   12d04:	bne	12d20 <__lxstat64@plt+0x1d40>
   12d08:	movw	r2, #27983	; 0x6d4f
   12d0c:	mov	r0, #0
   12d10:	mov	r1, r5
   12d14:	mov	r3, r4
   12d18:	movt	r2, #1
   12d1c:	b	12d40 <__lxstat64@plt+0x1d60>
   12d20:	mov	r0, r6
   12d24:	bl	1455c <__lxstat64@plt+0x357c>
   12d28:	movw	r2, #27979	; 0x6d4b
   12d2c:	mov	r3, r0
   12d30:	str	r4, [sp]
   12d34:	mov	r0, #0
   12d38:	mov	r1, r5
   12d3c:	movt	r2, #1
   12d40:	bl	10e84 <error@plt>
   12d44:	movw	r0, #33004	; 0x80ec
   12d48:	movt	r0, #2
   12d4c:	ldr	r0, [r0]
   12d50:	bl	10ddc <_exit@plt>
   12d54:	push	{r4, r5, r6, sl, fp, lr}
   12d58:	add	fp, sp, #16
   12d5c:	mov	r5, r0
   12d60:	mov	r0, #0
   12d64:	mov	r4, r1
   12d68:	add	r6, r2, #19
   12d6c:	strb	r0, [r2, #20]
   12d70:	mov	r0, r5
   12d74:	mov	r1, r4
   12d78:	mov	r2, #10
   12d7c:	mov	r3, #0
   12d80:	bl	15b64 <__lxstat64@plt+0x4b84>
   12d84:	add	r2, r0, r0, lsl #2
   12d88:	sub	r2, r5, r2, lsl #1
   12d8c:	orr	r2, r2, #48	; 0x30
   12d90:	strb	r2, [r6], #-1
   12d94:	rsbs	r2, r5, #9
   12d98:	mov	r5, r0
   12d9c:	rscs	r2, r4, #0
   12da0:	mov	r4, r1
   12da4:	bcc	12d70 <__lxstat64@plt+0x1d90>
   12da8:	add	r0, r6, #1
   12dac:	pop	{r4, r5, r6, sl, fp, pc}
   12db0:	push	{r4, r5, fp, lr}
   12db4:	add	fp, sp, #8
   12db8:	cmp	r0, #0
   12dbc:	beq	12e50 <__lxstat64@plt+0x1e70>
   12dc0:	mov	r1, #47	; 0x2f
   12dc4:	mov	r4, r0
   12dc8:	bl	10f74 <strrchr@plt>
   12dcc:	cmp	r0, #0
   12dd0:	mov	r5, r4
   12dd4:	addne	r5, r0, #1
   12dd8:	sub	r0, r5, r4
   12ddc:	cmp	r0, #7
   12de0:	blt	12e34 <__lxstat64@plt+0x1e54>
   12de4:	movw	r1, #28042	; 0x6d8a
   12de8:	sub	r0, r5, #7
   12dec:	mov	r2, #7
   12df0:	movt	r1, #1
   12df4:	bl	10fc8 <strncmp@plt>
   12df8:	cmp	r0, #0
   12dfc:	bne	12e34 <__lxstat64@plt+0x1e54>
   12e00:	movw	r1, #28050	; 0x6d92
   12e04:	mov	r0, r5
   12e08:	mov	r2, #3
   12e0c:	movt	r1, #1
   12e10:	bl	10fc8 <strncmp@plt>
   12e14:	cmp	r0, #0
   12e18:	beq	12e24 <__lxstat64@plt+0x1e44>
   12e1c:	mov	r4, r5
   12e20:	b	12e34 <__lxstat64@plt+0x1e54>
   12e24:	movw	r0, #33072	; 0x8130
   12e28:	add	r4, r5, #3
   12e2c:	movt	r0, #2
   12e30:	str	r4, [r0]
   12e34:	movw	r0, #33076	; 0x8134
   12e38:	movt	r0, #2
   12e3c:	str	r4, [r0]
   12e40:	movw	r0, #33112	; 0x8158
   12e44:	movt	r0, #2
   12e48:	str	r4, [r0]
   12e4c:	pop	{r4, r5, fp, pc}
   12e50:	movw	r0, #33080	; 0x8138
   12e54:	movt	r0, #2
   12e58:	ldr	r1, [r0]
   12e5c:	movw	r0, #27986	; 0x6d52
   12e60:	movt	r0, #1
   12e64:	bl	10fbc <fputs@plt>
   12e68:	bl	10fd4 <abort@plt>
   12e6c:	push	{r4, r5, r6, sl, fp, lr}
   12e70:	add	fp, sp, #16
   12e74:	mov	r4, r0
   12e78:	movw	r0, #33120	; 0x8160
   12e7c:	movt	r0, #2
   12e80:	cmp	r4, #0
   12e84:	moveq	r4, r0
   12e88:	bl	10efc <__errno_location@plt>
   12e8c:	ldr	r6, [r0]
   12e90:	mov	r5, r0
   12e94:	mov	r0, r4
   12e98:	mov	r1, #48	; 0x30
   12e9c:	bl	15410 <__lxstat64@plt+0x4430>
   12ea0:	str	r6, [r5]
   12ea4:	pop	{r4, r5, r6, sl, fp, pc}
   12ea8:	movw	r1, #33120	; 0x8160
   12eac:	cmp	r0, #0
   12eb0:	movt	r1, #2
   12eb4:	movne	r1, r0
   12eb8:	ldr	r0, [r1]
   12ebc:	bx	lr
   12ec0:	movw	r2, #33120	; 0x8160
   12ec4:	cmp	r0, #0
   12ec8:	movt	r2, #2
   12ecc:	movne	r2, r0
   12ed0:	str	r1, [r2]
   12ed4:	bx	lr
   12ed8:	movw	r3, #33120	; 0x8160
   12edc:	cmp	r0, #0
   12ee0:	and	r2, r2, #1
   12ee4:	movt	r3, #2
   12ee8:	movne	r3, r0
   12eec:	ubfx	r0, r1, #5, #3
   12ef0:	and	r1, r1, #31
   12ef4:	add	ip, r3, r0, lsl #2
   12ef8:	mov	r0, #1
   12efc:	ldr	r3, [ip, #8]
   12f00:	and	r0, r0, r3, lsr r1
   12f04:	eor	r2, r0, r2
   12f08:	eor	r1, r3, r2, lsl r1
   12f0c:	str	r1, [ip, #8]
   12f10:	bx	lr
   12f14:	movw	r2, #33120	; 0x8160
   12f18:	cmp	r0, #0
   12f1c:	movt	r2, #2
   12f20:	movne	r2, r0
   12f24:	ldr	r0, [r2, #4]
   12f28:	str	r1, [r2, #4]
   12f2c:	bx	lr
   12f30:	push	{fp, lr}
   12f34:	mov	fp, sp
   12f38:	movw	r3, #33120	; 0x8160
   12f3c:	cmp	r0, #0
   12f40:	movt	r3, #2
   12f44:	movne	r3, r0
   12f48:	cmp	r1, #0
   12f4c:	mov	r0, #10
   12f50:	cmpne	r2, #0
   12f54:	str	r0, [r3]
   12f58:	bne	12f60 <__lxstat64@plt+0x1f80>
   12f5c:	bl	10fd4 <abort@plt>
   12f60:	str	r1, [r3, #40]	; 0x28
   12f64:	str	r2, [r3, #44]	; 0x2c
   12f68:	pop	{fp, pc}
   12f6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f70:	add	fp, sp, #28
   12f74:	sub	sp, sp, #20
   12f78:	mov	r7, r0
   12f7c:	ldr	r0, [fp, #8]
   12f80:	movw	r5, #33120	; 0x8160
   12f84:	mov	r8, r3
   12f88:	mov	r9, r2
   12f8c:	mov	sl, r1
   12f90:	movt	r5, #2
   12f94:	cmp	r0, #0
   12f98:	movne	r5, r0
   12f9c:	bl	10efc <__errno_location@plt>
   12fa0:	ldr	r2, [r5, #40]	; 0x28
   12fa4:	ldr	r3, [r5, #44]	; 0x2c
   12fa8:	mov	r4, r0
   12fac:	ldm	r5, {r0, r1}
   12fb0:	add	r5, r5, #8
   12fb4:	ldr	r6, [r4]
   12fb8:	stm	sp, {r0, r1, r5}
   12fbc:	mov	r0, r7
   12fc0:	mov	r1, sl
   12fc4:	str	r2, [sp, #12]
   12fc8:	str	r3, [sp, #16]
   12fcc:	mov	r2, r9
   12fd0:	mov	r3, r8
   12fd4:	bl	12fe4 <__lxstat64@plt+0x2004>
   12fd8:	str	r6, [r4]
   12fdc:	sub	sp, fp, #28
   12fe0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12fe4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12fe8:	add	fp, sp, #28
   12fec:	sub	sp, sp, #156	; 0x9c
   12ff0:	mov	r5, r0
   12ff4:	add	r0, r2, #1
   12ff8:	mov	r6, r1
   12ffc:	mov	sl, r3
   13000:	str	r2, [fp, #-80]	; 0xffffffb0
   13004:	str	r0, [sp, #72]	; 0x48
   13008:	ldr	r0, [fp, #12]
   1300c:	and	r1, r0, #1
   13010:	str	r1, [sp, #32]
   13014:	and	r1, r0, #4
   13018:	str	r1, [sp, #28]
   1301c:	ubfx	r9, r0, #1, #1
   13020:	bl	10e54 <__ctype_get_mb_cur_max@plt>
   13024:	str	r0, [sp, #40]	; 0x28
   13028:	ldr	r0, [fp, #24]
   1302c:	ldr	r7, [fp, #8]
   13030:	mov	r1, #0
   13034:	mov	lr, #0
   13038:	str	r5, [fp, #-84]	; 0xffffffac
   1303c:	str	r1, [sp, #60]	; 0x3c
   13040:	mov	r1, #1
   13044:	str	r1, [fp, #-48]	; 0xffffffd0
   13048:	str	r0, [sp, #80]	; 0x50
   1304c:	ldr	r0, [fp, #20]
   13050:	str	r0, [sp, #76]	; 0x4c
   13054:	mov	r0, #0
   13058:	str	r0, [sp, #56]	; 0x38
   1305c:	mov	r0, #0
   13060:	str	r0, [fp, #-88]	; 0xffffffa8
   13064:	mov	r0, #0
   13068:	str	r0, [fp, #-72]	; 0xffffffb8
   1306c:	mov	r0, #0
   13070:	cmp	r7, #10
   13074:	bhi	14050 <__lxstat64@plt+0x3070>
   13078:	add	r1, pc, #24
   1307c:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13080:	mov	ip, r6
   13084:	mov	r8, #0
   13088:	mov	r2, #1
   1308c:	mov	r6, #0
   13090:	mov	r3, sl
   13094:	ldr	pc, [r1, r7, lsl #2]
   13098:	andeq	r3, r1, r4, lsl #3
   1309c:	ldrdeq	r3, [r1], -r8
   130a0:	muleq	r1, r8, r1
   130a4:	andeq	r3, r1, ip, ror r1
   130a8:	andeq	r3, r1, ip, asr #3
   130ac:	andeq	r3, r1, r0, lsl #4
   130b0:	andeq	r3, r1, r8, lsr #3
   130b4:	andeq	r3, r1, r4, lsl #5
   130b8:	andeq	r3, r1, r4, asr #1
   130bc:	andeq	r3, r1, r4, asr #1
   130c0:	andeq	r3, r1, r4, lsl #2
   130c4:	movw	r0, #28134	; 0x6de6
   130c8:	mov	r1, r7
   130cc:	mov	r6, r5
   130d0:	mov	r4, ip
   130d4:	mov	r5, lr
   130d8:	movt	r0, #1
   130dc:	bl	147b4 <__lxstat64@plt+0x37d4>
   130e0:	str	r0, [sp, #76]	; 0x4c
   130e4:	movw	r0, #28136	; 0x6de8
   130e8:	mov	r1, r7
   130ec:	movt	r0, #1
   130f0:	bl	147b4 <__lxstat64@plt+0x37d4>
   130f4:	mov	lr, r5
   130f8:	mov	r5, r6
   130fc:	mov	ip, r4
   13100:	str	r0, [sp, #80]	; 0x50
   13104:	mov	r8, #0
   13108:	tst	r9, #1
   1310c:	str	lr, [sp, #44]	; 0x2c
   13110:	bne	13148 <__lxstat64@plt+0x2168>
   13114:	ldr	r0, [sp, #76]	; 0x4c
   13118:	ldrb	r0, [r0]
   1311c:	cmp	r0, #0
   13120:	beq	13148 <__lxstat64@plt+0x2168>
   13124:	ldr	r1, [sp, #76]	; 0x4c
   13128:	mov	r8, #0
   1312c:	add	r1, r1, #1
   13130:	cmp	r8, ip
   13134:	strbcc	r0, [r5, r8]
   13138:	ldrb	r0, [r1, r8]
   1313c:	add	r8, r8, #1
   13140:	cmp	r0, #0
   13144:	bne	13130 <__lxstat64@plt+0x2150>
   13148:	ldr	r6, [sp, #80]	; 0x50
   1314c:	mov	r4, ip
   13150:	mov	r0, r6
   13154:	bl	10ef0 <strlen@plt>
   13158:	mov	ip, r4
   1315c:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13160:	ldr	lr, [sp, #44]	; 0x2c
   13164:	str	r6, [fp, #-88]	; 0xffffffa8
   13168:	str	r0, [fp, #-72]	; 0xffffffb8
   1316c:	mov	r2, #1
   13170:	mov	r6, r9
   13174:	mov	r3, sl
   13178:	b	13284 <__lxstat64@plt+0x22a4>
   1317c:	mov	r0, #1
   13180:	b	131d8 <__lxstat64@plt+0x21f8>
   13184:	mov	r7, #0
   13188:	mov	r8, #0
   1318c:	mov	r2, r0
   13190:	mov	r6, #0
   13194:	b	13284 <__lxstat64@plt+0x22a4>
   13198:	tst	r9, #1
   1319c:	bne	131d8 <__lxstat64@plt+0x21f8>
   131a0:	mov	r2, r0
   131a4:	b	13230 <__lxstat64@plt+0x2250>
   131a8:	mov	r0, #1
   131ac:	mov	r8, #0
   131b0:	mov	r7, #5
   131b4:	mov	r2, #1
   131b8:	str	r0, [fp, #-72]	; 0xffffffb8
   131bc:	movw	r0, #28132	; 0x6de4
   131c0:	movt	r0, #1
   131c4:	str	r0, [fp, #-88]	; 0xffffffa8
   131c8:	b	131f8 <__lxstat64@plt+0x2218>
   131cc:	mov	r2, #1
   131d0:	tst	r9, #1
   131d4:	beq	13230 <__lxstat64@plt+0x2250>
   131d8:	mov	r1, #1
   131dc:	mov	r8, #0
   131e0:	mov	r7, #2
   131e4:	mov	r2, r0
   131e8:	str	r1, [fp, #-72]	; 0xffffffb8
   131ec:	movw	r1, #28136	; 0x6de8
   131f0:	movt	r1, #1
   131f4:	str	r1, [fp, #-88]	; 0xffffffa8
   131f8:	mov	r6, #1
   131fc:	b	13284 <__lxstat64@plt+0x22a4>
   13200:	tst	r9, #1
   13204:	beq	13254 <__lxstat64@plt+0x2274>
   13208:	mov	r0, #1
   1320c:	mov	r8, #0
   13210:	mov	r2, #1
   13214:	mov	r6, #1
   13218:	mov	r7, #5
   1321c:	str	r0, [fp, #-72]	; 0xffffffb8
   13220:	movw	r0, #28132	; 0x6de4
   13224:	movt	r0, #1
   13228:	str	r0, [fp, #-88]	; 0xffffffa8
   1322c:	b	13284 <__lxstat64@plt+0x22a4>
   13230:	cmp	ip, #0
   13234:	mov	r8, #1
   13238:	mov	r6, #0
   1323c:	mov	r7, #2
   13240:	movne	r0, #39	; 0x27
   13244:	strbne	r0, [r5]
   13248:	movw	r0, #28136	; 0x6de8
   1324c:	movt	r0, #1
   13250:	b	13278 <__lxstat64@plt+0x2298>
   13254:	cmp	ip, #0
   13258:	mov	r8, #1
   1325c:	mov	r2, #1
   13260:	mov	r7, #5
   13264:	mov	r6, #0
   13268:	movne	r0, #34	; 0x22
   1326c:	strbne	r0, [r5]
   13270:	movw	r0, #28132	; 0x6de4
   13274:	movt	r0, #1
   13278:	str	r0, [fp, #-88]	; 0xffffffa8
   1327c:	mov	r0, #1
   13280:	str	r0, [fp, #-72]	; 0xffffffb8
   13284:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13288:	str	r7, [fp, #-68]	; 0xffffffbc
   1328c:	str	r6, [fp, #-76]	; 0xffffffb4
   13290:	str	r2, [sp, #84]	; 0x54
   13294:	cmp	r0, #0
   13298:	movwne	r0, #1
   1329c:	and	r1, r0, r6
   132a0:	and	r1, r2, r1
   132a4:	str	r1, [sp, #48]	; 0x30
   132a8:	sub	r1, r7, #2
   132ac:	clz	r1, r1
   132b0:	lsr	r1, r1, #5
   132b4:	and	r1, r1, r6
   132b8:	str	r1, [sp, #64]	; 0x40
   132bc:	subs	r1, r7, #2
   132c0:	eor	r7, r6, #1
   132c4:	movwne	r1, #1
   132c8:	str	r7, [sp, #92]	; 0x5c
   132cc:	orr	r7, r1, r7
   132d0:	and	r1, r1, r2
   132d4:	and	r0, r0, r1
   132d8:	str	r7, [sp, #68]	; 0x44
   132dc:	mov	r7, #0
   132e0:	str	r0, [fp, #-60]	; 0xffffffc4
   132e4:	orr	r0, r1, r6
   132e8:	ldr	r1, [fp, #16]
   132ec:	eor	r0, r0, #1
   132f0:	clz	r1, r1
   132f4:	lsr	r1, r1, #5
   132f8:	orr	r0, r1, r0
   132fc:	str	r0, [fp, #-64]	; 0xffffffc0
   13300:	eor	r0, r2, #1
   13304:	str	r0, [sp, #52]	; 0x34
   13308:	cmn	r3, #1
   1330c:	beq	1331c <__lxstat64@plt+0x233c>
   13310:	cmp	r7, r3
   13314:	bne	13328 <__lxstat64@plt+0x2348>
   13318:	b	13e84 <__lxstat64@plt+0x2ea4>
   1331c:	ldrb	r0, [r4, r7]
   13320:	cmp	r0, #0
   13324:	beq	13e8c <__lxstat64@plt+0x2eac>
   13328:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1332c:	cmp	r0, #0
   13330:	beq	13378 <__lxstat64@plt+0x2398>
   13334:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13338:	add	r5, r7, r0
   1333c:	cmp	r0, #2
   13340:	bcc	1338c <__lxstat64@plt+0x23ac>
   13344:	mov	r0, #0
   13348:	cmn	r3, #1
   1334c:	str	r0, [fp, #-56]	; 0xffffffc8
   13350:	bne	13394 <__lxstat64@plt+0x23b4>
   13354:	mov	r0, r4
   13358:	mov	r4, ip
   1335c:	mov	r6, lr
   13360:	bl	10ef0 <strlen@plt>
   13364:	mov	ip, r4
   13368:	ldr	r4, [fp, #-80]	; 0xffffffb0
   1336c:	mov	lr, r6
   13370:	mov	r3, r0
   13374:	b	13394 <__lxstat64@plt+0x23b4>
   13378:	mov	r0, #0
   1337c:	mov	sl, r3
   13380:	str	r0, [fp, #-56]	; 0xffffffc8
   13384:	mov	r0, #0
   13388:	b	13400 <__lxstat64@plt+0x2420>
   1338c:	mov	r0, #0
   13390:	str	r0, [fp, #-56]	; 0xffffffc8
   13394:	cmp	r5, r3
   13398:	bls	133ac <__lxstat64@plt+0x23cc>
   1339c:	ldr	r5, [fp, #-84]	; 0xffffffac
   133a0:	mov	r0, #0
   133a4:	mov	sl, r3
   133a8:	b	13400 <__lxstat64@plt+0x2420>
   133ac:	ldr	r1, [fp, #-88]	; 0xffffffa8
   133b0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   133b4:	add	r0, r4, r7
   133b8:	mov	r5, lr
   133bc:	mov	r6, ip
   133c0:	mov	sl, r3
   133c4:	bl	10ee4 <bcmp@plt>
   133c8:	ldr	r2, [sp, #92]	; 0x5c
   133cc:	cmp	r0, #0
   133d0:	ldr	r3, [fp, #-84]	; 0xffffffac
   133d4:	mov	r1, r0
   133d8:	movwne	r1, #1
   133dc:	orr	r1, r1, r2
   133e0:	tst	r1, #1
   133e4:	beq	13f10 <__lxstat64@plt+0x2f30>
   133e8:	ldr	r4, [fp, #-80]	; 0xffffffb0
   133ec:	clz	r0, r0
   133f0:	mov	lr, r5
   133f4:	mov	ip, r6
   133f8:	mov	r5, r3
   133fc:	lsr	r0, r0, #5
   13400:	str	r0, [fp, #-52]	; 0xffffffcc
   13404:	ldrb	r6, [r4, r7]
   13408:	cmp	r6, #126	; 0x7e
   1340c:	bhi	13934 <__lxstat64@plt+0x2954>
   13410:	add	r3, pc, #16
   13414:	mov	r9, #1
   13418:	mov	r2, #110	; 0x6e
   1341c:	mov	r0, #97	; 0x61
   13420:	mov	r1, #0
   13424:	ldr	pc, [r3, r6, lsl #2]
   13428:	muleq	r1, r8, r7
   1342c:	andeq	r3, r1, r4, lsr r9
   13430:	andeq	r3, r1, r4, lsr r9
   13434:	andeq	r3, r1, r4, lsr r9
   13438:	andeq	r3, r1, r4, lsr r9
   1343c:	andeq	r3, r1, r4, lsr r9
   13440:	andeq	r3, r1, r4, lsr r9
   13444:			; <UNDEFINED> instruction: 0x000139b4
   13448:	andeq	r3, r1, r8, ror r7
   1344c:	andeq	r3, r1, r0, ror r7
   13450:	andeq	r3, r1, r4, lsl #15
   13454:	muleq	r1, ip, r8
   13458:	andeq	r3, r1, r8, ror #14
   1345c:	andeq	r3, r1, r0, lsl #15
   13460:	andeq	r3, r1, r4, lsr r9
   13464:	andeq	r3, r1, r4, lsr r9
   13468:	andeq	r3, r1, r4, lsr r9
   1346c:	andeq	r3, r1, r4, lsr r9
   13470:	andeq	r3, r1, r4, lsr r9
   13474:	andeq	r3, r1, r4, lsr r9
   13478:	andeq	r3, r1, r4, lsr r9
   1347c:	andeq	r3, r1, r4, lsr r9
   13480:	andeq	r3, r1, r4, lsr r9
   13484:	andeq	r3, r1, r4, lsr r9
   13488:	andeq	r3, r1, r4, lsr r9
   1348c:	andeq	r3, r1, r4, lsr r9
   13490:	andeq	r3, r1, r4, lsr r9
   13494:	andeq	r3, r1, r4, lsr r9
   13498:	andeq	r3, r1, r4, lsr r9
   1349c:	andeq	r3, r1, r4, lsr r9
   134a0:	andeq	r3, r1, r4, lsr r9
   134a4:	andeq	r3, r1, r4, lsr r9
   134a8:	andeq	r3, r1, r8, lsl r7
   134ac:	andeq	r3, r1, ip, lsl r7
   134b0:	andeq	r3, r1, ip, lsl r7
   134b4:	andeq	r3, r1, r0, lsl #14
   134b8:	andeq	r3, r1, ip, lsl r7
   134bc:	andeq	r3, r1, r4, lsr #12
   134c0:	andeq	r3, r1, ip, lsl r7
   134c4:	andeq	r3, r1, r4, lsr #17
   134c8:	andeq	r3, r1, ip, lsl r7
   134cc:	andeq	r3, r1, ip, lsl r7
   134d0:	andeq	r3, r1, ip, lsl r7
   134d4:	andeq	r3, r1, r4, lsr #12
   134d8:	andeq	r3, r1, r4, lsr #12
   134dc:	andeq	r3, r1, r4, lsr #12
   134e0:	andeq	r3, r1, r4, lsr #12
   134e4:	andeq	r3, r1, r4, lsr #12
   134e8:	andeq	r3, r1, r4, lsr #12
   134ec:	andeq	r3, r1, r4, lsr #12
   134f0:	andeq	r3, r1, r4, lsr #12
   134f4:	andeq	r3, r1, r4, lsr #12
   134f8:	andeq	r3, r1, r4, lsr #12
   134fc:	andeq	r3, r1, r4, lsr #12
   13500:	andeq	r3, r1, r4, lsr #12
   13504:	andeq	r3, r1, r4, lsr #12
   13508:	andeq	r3, r1, r4, lsr #12
   1350c:	andeq	r3, r1, r4, lsr #12
   13510:	andeq	r3, r1, r4, lsr #12
   13514:	andeq	r3, r1, ip, lsl r7
   13518:	andeq	r3, r1, ip, lsl r7
   1351c:	andeq	r3, r1, ip, lsl r7
   13520:	andeq	r3, r1, ip, lsl r7
   13524:	andeq	r3, r1, r0, ror r8
   13528:	andeq	r3, r1, r4, lsr r9
   1352c:	andeq	r3, r1, r4, lsr #12
   13530:	andeq	r3, r1, r4, lsr #12
   13534:	andeq	r3, r1, r4, lsr #12
   13538:	andeq	r3, r1, r4, lsr #12
   1353c:	andeq	r3, r1, r4, lsr #12
   13540:	andeq	r3, r1, r4, lsr #12
   13544:	andeq	r3, r1, r4, lsr #12
   13548:	andeq	r3, r1, r4, lsr #12
   1354c:	andeq	r3, r1, r4, lsr #12
   13550:	andeq	r3, r1, r4, lsr #12
   13554:	andeq	r3, r1, r4, lsr #12
   13558:	andeq	r3, r1, r4, lsr #12
   1355c:	andeq	r3, r1, r4, lsr #12
   13560:	andeq	r3, r1, r4, lsr #12
   13564:	andeq	r3, r1, r4, lsr #12
   13568:	andeq	r3, r1, r4, lsr #12
   1356c:	andeq	r3, r1, r4, lsr #12
   13570:	andeq	r3, r1, r4, lsr #12
   13574:	andeq	r3, r1, r4, lsr #12
   13578:	andeq	r3, r1, r4, lsr #12
   1357c:	andeq	r3, r1, r4, lsr #12
   13580:	andeq	r3, r1, r4, lsr #12
   13584:	andeq	r3, r1, r4, lsr #12
   13588:	andeq	r3, r1, r4, lsr #12
   1358c:	andeq	r3, r1, r4, lsr #12
   13590:	andeq	r3, r1, r4, lsr #12
   13594:	andeq	r3, r1, ip, lsl r7
   13598:	andeq	r3, r1, r4, asr #14
   1359c:	andeq	r3, r1, r4, lsr #12
   135a0:	andeq	r3, r1, ip, lsl r7
   135a4:	andeq	r3, r1, r4, lsr #12
   135a8:	andeq	r3, r1, ip, lsl r7
   135ac:	andeq	r3, r1, r4, lsr #12
   135b0:	andeq	r3, r1, r4, lsr #12
   135b4:	andeq	r3, r1, r4, lsr #12
   135b8:	andeq	r3, r1, r4, lsr #12
   135bc:	andeq	r3, r1, r4, lsr #12
   135c0:	andeq	r3, r1, r4, lsr #12
   135c4:	andeq	r3, r1, r4, lsr #12
   135c8:	andeq	r3, r1, r4, lsr #12
   135cc:	andeq	r3, r1, r4, lsr #12
   135d0:	andeq	r3, r1, r4, lsr #12
   135d4:	andeq	r3, r1, r4, lsr #12
   135d8:	andeq	r3, r1, r4, lsr #12
   135dc:	andeq	r3, r1, r4, lsr #12
   135e0:	andeq	r3, r1, r4, lsr #12
   135e4:	andeq	r3, r1, r4, lsr #12
   135e8:	andeq	r3, r1, r4, lsr #12
   135ec:	andeq	r3, r1, r4, lsr #12
   135f0:	andeq	r3, r1, r4, lsr #12
   135f4:	andeq	r3, r1, r4, lsr #12
   135f8:	andeq	r3, r1, r4, lsr #12
   135fc:	andeq	r3, r1, r4, lsr #12
   13600:	andeq	r3, r1, r4, lsr #12
   13604:	andeq	r3, r1, r4, lsr #12
   13608:	andeq	r3, r1, r4, lsr #12
   1360c:	andeq	r3, r1, r4, lsr #12
   13610:	andeq	r3, r1, r4, lsr #12
   13614:	ldrdeq	r3, [r1], -r8
   13618:	andeq	r3, r1, ip, lsl r7
   1361c:	ldrdeq	r3, [r1], -r8
   13620:	andeq	r3, r1, r0, lsl #14
   13624:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13628:	tst	r0, #1
   1362c:	bne	13658 <__lxstat64@plt+0x2678>
   13630:	ldr	r1, [fp, #16]
   13634:	ubfx	r0, r6, #5, #3
   13638:	mov	r2, #1
   1363c:	ldr	r0, [r1, r0, lsl #2]
   13640:	and	r1, r6, #31
   13644:	tst	r0, r2, lsl r1
   13648:	beq	13658 <__lxstat64@plt+0x2678>
   1364c:	mov	r0, r6
   13650:	mov	r1, r9
   13654:	b	1366c <__lxstat64@plt+0x268c>
   13658:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1365c:	mov	r1, r9
   13660:	cmp	r0, #0
   13664:	mov	r0, r6
   13668:	beq	13db8 <__lxstat64@plt+0x2dd8>
   1366c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13670:	tst	r2, #1
   13674:	bne	13f54 <__lxstat64@plt+0x2f74>
   13678:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1367c:	subs	r2, r2, #2
   13680:	movwne	r2, #1
   13684:	orr	r2, r2, lr
   13688:	tst	r2, #1
   1368c:	bne	136c4 <__lxstat64@plt+0x26e4>
   13690:	cmp	r8, ip
   13694:	mov	lr, #1
   13698:	movcc	r2, #39	; 0x27
   1369c:	strbcc	r2, [r5, r8]
   136a0:	add	r2, r8, #1
   136a4:	cmp	r2, ip
   136a8:	movcc	r3, #36	; 0x24
   136ac:	strbcc	r3, [r5, r2]
   136b0:	add	r2, r8, #2
   136b4:	add	r8, r8, #3
   136b8:	cmp	r2, ip
   136bc:	movcc	r3, #39	; 0x27
   136c0:	strbcc	r3, [r5, r2]
   136c4:	cmp	r8, ip
   136c8:	movcc	r2, #92	; 0x5c
   136cc:	strbcc	r2, [r5, r8]
   136d0:	add	r8, r8, #1
   136d4:	b	13df8 <__lxstat64@plt+0x2e18>
   136d8:	cmp	sl, #1
   136dc:	beq	13700 <__lxstat64@plt+0x2720>
   136e0:	mov	r9, #0
   136e4:	cmn	sl, #1
   136e8:	bne	1370c <__lxstat64@plt+0x272c>
   136ec:	ldrb	r0, [r4, #1]
   136f0:	cmp	r0, #0
   136f4:	beq	13700 <__lxstat64@plt+0x2720>
   136f8:	mvn	sl, #0
   136fc:	b	1370c <__lxstat64@plt+0x272c>
   13700:	mov	r9, #0
   13704:	cmp	r7, #0
   13708:	beq	13718 <__lxstat64@plt+0x2738>
   1370c:	mov	r0, #0
   13710:	str	r0, [fp, #-56]	; 0xffffffc8
   13714:	b	13624 <__lxstat64@plt+0x2644>
   13718:	mov	r1, #1
   1371c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13720:	cmp	r0, #2
   13724:	bne	1373c <__lxstat64@plt+0x275c>
   13728:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1372c:	mov	r9, r1
   13730:	tst	r0, #1
   13734:	beq	13624 <__lxstat64@plt+0x2644>
   13738:	b	13f54 <__lxstat64@plt+0x2f74>
   1373c:	mov	r9, r1
   13740:	b	13624 <__lxstat64@plt+0x2644>
   13744:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13748:	cmp	r0, #2
   1374c:	bne	13990 <__lxstat64@plt+0x29b0>
   13750:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13754:	tst	r0, #1
   13758:	bne	13f54 <__lxstat64@plt+0x2f74>
   1375c:	mov	r0, #0
   13760:	str	r0, [fp, #-56]	; 0xffffffc8
   13764:	b	139a8 <__lxstat64@plt+0x29c8>
   13768:	mov	r0, #102	; 0x66
   1376c:	b	139b4 <__lxstat64@plt+0x29d4>
   13770:	mov	r2, #116	; 0x74
   13774:	b	13784 <__lxstat64@plt+0x27a4>
   13778:	mov	r0, #98	; 0x62
   1377c:	b	139b4 <__lxstat64@plt+0x29d4>
   13780:	mov	r2, #114	; 0x72
   13784:	ldr	r0, [sp, #68]	; 0x44
   13788:	tst	r0, #1
   1378c:	mov	r0, r2
   13790:	bne	139b4 <__lxstat64@plt+0x29d4>
   13794:	b	13f54 <__lxstat64@plt+0x2f74>
   13798:	ldr	r0, [sp, #84]	; 0x54
   1379c:	tst	r0, #1
   137a0:	beq	139d4 <__lxstat64@plt+0x29f4>
   137a4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   137a8:	tst	r0, #1
   137ac:	bne	14040 <__lxstat64@plt+0x3060>
   137b0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   137b4:	mov	r2, sl
   137b8:	subs	r0, r0, #2
   137bc:	movwne	r0, #1
   137c0:	orr	r0, r0, lr
   137c4:	tst	r0, #1
   137c8:	bne	13800 <__lxstat64@plt+0x2820>
   137cc:	cmp	r8, ip
   137d0:	mov	lr, #1
   137d4:	movcc	r0, #39	; 0x27
   137d8:	strbcc	r0, [r5, r8]
   137dc:	add	r0, r8, #1
   137e0:	cmp	r0, ip
   137e4:	movcc	r1, #36	; 0x24
   137e8:	strbcc	r1, [r5, r0]
   137ec:	add	r0, r8, #2
   137f0:	add	r8, r8, #3
   137f4:	cmp	r0, ip
   137f8:	movcc	r1, #39	; 0x27
   137fc:	strbcc	r1, [r5, r0]
   13800:	mov	r1, #1
   13804:	cmp	r8, ip
   13808:	mov	r9, #0
   1380c:	mov	r6, #48	; 0x30
   13810:	str	r1, [fp, #-56]	; 0xffffffc8
   13814:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13818:	movcc	r0, #92	; 0x5c
   1381c:	strbcc	r0, [r5, r8]
   13820:	add	r0, r8, #1
   13824:	cmp	r1, #2
   13828:	beq	13b30 <__lxstat64@plt+0x2b50>
   1382c:	add	r1, r7, #1
   13830:	cmp	r1, r2
   13834:	bcs	13b30 <__lxstat64@plt+0x2b50>
   13838:	ldrb	r1, [r4, r1]
   1383c:	sub	r1, r1, #48	; 0x30
   13840:	uxtb	r1, r1
   13844:	cmp	r1, #9
   13848:	bhi	13b30 <__lxstat64@plt+0x2b50>
   1384c:	cmp	r0, ip
   13850:	movcc	r1, #48	; 0x30
   13854:	strbcc	r1, [r5, r0]
   13858:	add	r0, r8, #2
   1385c:	add	r8, r8, #3
   13860:	cmp	r0, ip
   13864:	movcc	r1, #48	; 0x30
   13868:	strbcc	r1, [r5, r0]
   1386c:	b	13624 <__lxstat64@plt+0x2644>
   13870:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13874:	mov	r6, #63	; 0x3f
   13878:	cmp	r0, #5
   1387c:	beq	13b38 <__lxstat64@plt+0x2b58>
   13880:	mov	r1, #0
   13884:	cmp	r0, #2
   13888:	str	r1, [fp, #-56]	; 0xffffffc8
   1388c:	bne	13bec <__lxstat64@plt+0x2c0c>
   13890:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13894:	mov	r9, #0
   13898:	b	13730 <__lxstat64@plt+0x2750>
   1389c:	mov	r0, #118	; 0x76
   138a0:	b	139b4 <__lxstat64@plt+0x29d4>
   138a4:	mov	r0, #1
   138a8:	mov	r6, #39	; 0x27
   138ac:	str	r0, [sp, #60]	; 0x3c
   138b0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   138b4:	cmp	r0, #2
   138b8:	bne	1392c <__lxstat64@plt+0x294c>
   138bc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   138c0:	tst	r0, #1
   138c4:	bne	13f54 <__lxstat64@plt+0x2f74>
   138c8:	ldr	r2, [sp, #56]	; 0x38
   138cc:	clz	r1, ip
   138d0:	mov	lr, #0
   138d4:	lsr	r1, r1, #5
   138d8:	cmp	r2, #0
   138dc:	mov	r0, r2
   138e0:	movwne	r0, #1
   138e4:	orrs	r0, r0, r1
   138e8:	moveq	r2, ip
   138ec:	moveq	ip, r0
   138f0:	cmp	r8, ip
   138f4:	str	r2, [sp, #56]	; 0x38
   138f8:	movcc	r0, #39	; 0x27
   138fc:	strbcc	r0, [r5, r8]
   13900:	add	r0, r8, #1
   13904:	cmp	r0, ip
   13908:	movcc	r1, #92	; 0x5c
   1390c:	strbcc	r1, [r5, r0]
   13910:	add	r0, r8, #2
   13914:	add	r8, r8, #3
   13918:	cmp	r0, ip
   1391c:	movcc	r1, #39	; 0x27
   13920:	strbcc	r1, [r5, r0]
   13924:	mov	r0, #0
   13928:	str	r0, [fp, #-56]	; 0xffffffc8
   1392c:	mov	r9, #1
   13930:	b	13624 <__lxstat64@plt+0x2644>
   13934:	ldr	r0, [sp, #40]	; 0x28
   13938:	str	lr, [sp, #44]	; 0x2c
   1393c:	str	ip, [sp, #88]	; 0x58
   13940:	cmp	r0, #1
   13944:	bne	139f4 <__lxstat64@plt+0x2a14>
   13948:	str	sl, [sp, #36]	; 0x24
   1394c:	bl	10ecc <__ctype_b_loc@plt>
   13950:	ldr	r0, [r0]
   13954:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13958:	mov	r1, #1
   1395c:	add	r0, r0, r6, lsl #1
   13960:	ldrb	r0, [r0, #1]
   13964:	ubfx	r9, r0, #6, #1
   13968:	ldr	r0, [sp, #52]	; 0x34
   1396c:	ldr	lr, [sp, #44]	; 0x2c
   13970:	cmp	r1, #1
   13974:	orr	r3, r9, r0
   13978:	bhi	13bf4 <__lxstat64@plt+0x2c14>
   1397c:	tst	r3, #1
   13980:	beq	13bf4 <__lxstat64@plt+0x2c14>
   13984:	ldr	sl, [sp, #36]	; 0x24
   13988:	ldr	ip, [sp, #88]	; 0x58
   1398c:	b	13624 <__lxstat64@plt+0x2644>
   13990:	ldr	r1, [sp, #48]	; 0x30
   13994:	mov	r0, #0
   13998:	str	r0, [fp, #-56]	; 0xffffffc8
   1399c:	mov	r0, #92	; 0x5c
   139a0:	cmp	r1, #0
   139a4:	beq	139b4 <__lxstat64@plt+0x29d4>
   139a8:	mov	r6, #92	; 0x5c
   139ac:	mov	r9, #0
   139b0:	b	13db8 <__lxstat64@plt+0x2dd8>
   139b4:	mov	r1, #0
   139b8:	mov	r9, #0
   139bc:	str	r1, [fp, #-56]	; 0xffffffc8
   139c0:	ldr	r1, [sp, #84]	; 0x54
   139c4:	tst	r1, #1
   139c8:	mov	r1, #0
   139cc:	beq	13624 <__lxstat64@plt+0x2644>
   139d0:	b	1366c <__lxstat64@plt+0x268c>
   139d4:	ldr	r0, [sp, #32]
   139d8:	mov	r6, #0
   139dc:	mov	r9, #0
   139e0:	cmp	r0, #0
   139e4:	mov	r0, #0
   139e8:	str	r0, [fp, #-56]	; 0xffffffc8
   139ec:	beq	13624 <__lxstat64@plt+0x2644>
   139f0:	b	13e10 <__lxstat64@plt+0x2e30>
   139f4:	mov	r0, #0
   139f8:	cmn	sl, #1
   139fc:	sub	r3, fp, #40	; 0x28
   13a00:	str	r0, [fp, #-36]	; 0xffffffdc
   13a04:	str	r0, [fp, #-40]	; 0xffffffd8
   13a08:	bne	13a20 <__lxstat64@plt+0x2a40>
   13a0c:	mov	r0, r4
   13a10:	bl	10ef0 <strlen@plt>
   13a14:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13a18:	sub	r3, fp, #40	; 0x28
   13a1c:	mov	sl, r0
   13a20:	ldr	r0, [sp, #72]	; 0x48
   13a24:	mov	r9, #1
   13a28:	mov	r1, #0
   13a2c:	str	sl, [sp, #36]	; 0x24
   13a30:	add	r0, r0, r7
   13a34:	str	r0, [sp, #20]
   13a38:	add	r0, r1, r7
   13a3c:	str	r1, [sp, #24]
   13a40:	add	r1, r4, r0
   13a44:	mov	r4, r0
   13a48:	sub	r2, sl, r0
   13a4c:	sub	r0, fp, #44	; 0x2c
   13a50:	bl	159c4 <__lxstat64@plt+0x49e4>
   13a54:	cmp	r0, #0
   13a58:	beq	13e64 <__lxstat64@plt+0x2e84>
   13a5c:	cmn	r0, #1
   13a60:	beq	13e1c <__lxstat64@plt+0x2e3c>
   13a64:	ldr	r2, [sp, #36]	; 0x24
   13a68:	cmn	r0, #2
   13a6c:	beq	13e24 <__lxstat64@plt+0x2e44>
   13a70:	ldr	r2, [sp, #64]	; 0x40
   13a74:	ldr	ip, [sp, #88]	; 0x58
   13a78:	ldr	r4, [sp, #84]	; 0x54
   13a7c:	ldr	lr, [fp, #-48]	; 0xffffffd0
   13a80:	cmp	r0, #2
   13a84:	mov	r1, #0
   13a88:	movwcc	r1, #1
   13a8c:	eor	r2, r2, #1
   13a90:	orrs	r1, r2, r1
   13a94:	bne	13ae4 <__lxstat64@plt+0x2b04>
   13a98:	ldr	r1, [sp, #24]
   13a9c:	ldr	r2, [sp, #20]
   13aa0:	add	r1, r2, r1
   13aa4:	sub	r2, r0, #1
   13aa8:	ldrb	r3, [r1]
   13aac:	sub	r5, r3, #94	; 0x5e
   13ab0:	cmp	r5, #30
   13ab4:	bhi	13acc <__lxstat64@plt+0x2aec>
   13ab8:	mov	r4, #1
   13abc:	mov	sl, #1073741829	; 0x40000005
   13ac0:	tst	sl, r4, lsl r5
   13ac4:	ldr	r4, [sp, #84]	; 0x54
   13ac8:	bne	13f2c <__lxstat64@plt+0x2f4c>
   13acc:	sub	r3, r3, #91	; 0x5b
   13ad0:	cmp	r3, #2
   13ad4:	bcc	13f2c <__lxstat64@plt+0x2f4c>
   13ad8:	add	r1, r1, #1
   13adc:	subs	r2, r2, #1
   13ae0:	bne	13aa8 <__lxstat64@plt+0x2ac8>
   13ae4:	ldr	r5, [sp, #24]
   13ae8:	str	lr, [fp, #-48]	; 0xffffffd0
   13aec:	add	r5, r0, r5
   13af0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13af4:	bl	10e30 <iswprint@plt>
   13af8:	cmp	r0, #0
   13afc:	sub	r4, fp, #40	; 0x28
   13b00:	movwne	r0, #1
   13b04:	and	r9, r9, r0
   13b08:	mov	r0, r4
   13b0c:	bl	10df4 <mbsinit@plt>
   13b10:	mov	r1, r5
   13b14:	mov	r3, r4
   13b18:	ldr	sl, [sp, #36]	; 0x24
   13b1c:	ldr	r5, [fp, #-84]	; 0xffffffac
   13b20:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13b24:	cmp	r0, #0
   13b28:	beq	13a38 <__lxstat64@plt+0x2a58>
   13b2c:	b	13968 <__lxstat64@plt+0x2988>
   13b30:	mov	r8, r0
   13b34:	b	13624 <__lxstat64@plt+0x2644>
   13b38:	mov	r0, #0
   13b3c:	str	r0, [fp, #-56]	; 0xffffffc8
   13b40:	ldr	r0, [sp, #28]
   13b44:	cmp	r0, #0
   13b48:	beq	13bec <__lxstat64@plt+0x2c0c>
   13b4c:	add	r0, r7, #2
   13b50:	mov	r1, sl
   13b54:	cmp	r0, sl
   13b58:	bcs	13bec <__lxstat64@plt+0x2c0c>
   13b5c:	add	r1, r7, r4
   13b60:	ldrb	r1, [r1, #1]
   13b64:	cmp	r1, #63	; 0x3f
   13b68:	bne	13bec <__lxstat64@plt+0x2c0c>
   13b6c:	ldrb	r9, [r4, r0]
   13b70:	sub	r2, r9, #33	; 0x21
   13b74:	cmp	r2, #29
   13b78:	bhi	13bec <__lxstat64@plt+0x2c0c>
   13b7c:	mov	r1, r4
   13b80:	movw	r4, #20929	; 0x51c1
   13b84:	mov	r3, #1
   13b88:	movt	r4, #14336	; 0x3800
   13b8c:	tst	r4, r3, lsl r2
   13b90:	beq	13e78 <__lxstat64@plt+0x2e98>
   13b94:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13b98:	tst	r2, #1
   13b9c:	bne	14048 <__lxstat64@plt+0x3068>
   13ba0:	cmp	r8, ip
   13ba4:	mov	r4, r1
   13ba8:	mov	r7, r0
   13bac:	mov	r6, r9
   13bb0:	movcc	r2, #63	; 0x3f
   13bb4:	strbcc	r2, [r5, r8]
   13bb8:	add	r2, r8, #1
   13bbc:	cmp	r2, ip
   13bc0:	movcc	r3, #34	; 0x22
   13bc4:	strbcc	r3, [r5, r2]
   13bc8:	add	r2, r8, #2
   13bcc:	cmp	r2, ip
   13bd0:	movcc	r3, #34	; 0x22
   13bd4:	strbcc	r3, [r5, r2]
   13bd8:	add	r2, r8, #3
   13bdc:	add	r8, r8, #4
   13be0:	cmp	r2, ip
   13be4:	movcc	r3, #63	; 0x3f
   13be8:	strbcc	r3, [r5, r2]
   13bec:	mov	r9, #0
   13bf0:	b	13624 <__lxstat64@plt+0x2644>
   13bf4:	ldr	sl, [sp, #36]	; 0x24
   13bf8:	add	r0, r1, r7
   13bfc:	mov	r2, #0
   13c00:	str	r3, [sp, #24]
   13c04:	str	r0, [fp, #-56]	; 0xffffffc8
   13c08:	tst	r3, #1
   13c0c:	beq	13c38 <__lxstat64@plt+0x2c58>
   13c10:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13c14:	tst	r0, #1
   13c18:	beq	13d00 <__lxstat64@plt+0x2d20>
   13c1c:	ldr	r1, [sp, #88]	; 0x58
   13c20:	mov	r0, r3
   13c24:	cmp	r8, r1
   13c28:	movcc	r1, #92	; 0x5c
   13c2c:	strbcc	r1, [r5, r8]
   13c30:	add	r8, r8, #1
   13c34:	b	13d04 <__lxstat64@plt+0x2d24>
   13c38:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13c3c:	tst	r1, #1
   13c40:	bne	13f50 <__lxstat64@plt+0x2f70>
   13c44:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13c48:	subs	r2, r1, #2
   13c4c:	movwne	r2, #1
   13c50:	orr	r2, r2, lr
   13c54:	tst	r2, #1
   13c58:	bne	13c9c <__lxstat64@plt+0x2cbc>
   13c5c:	ldr	r1, [sp, #88]	; 0x58
   13c60:	add	r2, r8, #1
   13c64:	mov	lr, #1
   13c68:	cmp	r8, r1
   13c6c:	movcc	r1, #39	; 0x27
   13c70:	strbcc	r1, [r5, r8]
   13c74:	ldr	r1, [sp, #88]	; 0x58
   13c78:	cmp	r2, r1
   13c7c:	movcc	r1, #36	; 0x24
   13c80:	strbcc	r1, [r5, r2]
   13c84:	ldr	r1, [sp, #88]	; 0x58
   13c88:	add	r2, r8, #2
   13c8c:	add	r8, r8, #3
   13c90:	cmp	r2, r1
   13c94:	movcc	r1, #39	; 0x27
   13c98:	strbcc	r1, [r5, r2]
   13c9c:	ldr	r1, [sp, #88]	; 0x58
   13ca0:	add	r2, r8, #1
   13ca4:	mov	r0, r3
   13ca8:	cmp	r8, r1
   13cac:	movcc	r1, #92	; 0x5c
   13cb0:	strbcc	r1, [r5, r8]
   13cb4:	ldr	r1, [sp, #88]	; 0x58
   13cb8:	cmp	r2, r1
   13cbc:	bcs	13cd0 <__lxstat64@plt+0x2cf0>
   13cc0:	uxtb	r3, r6
   13cc4:	mov	r1, #48	; 0x30
   13cc8:	orr	r3, r1, r3, lsr #6
   13ccc:	strb	r3, [r5, r2]
   13cd0:	ldr	r1, [sp, #88]	; 0x58
   13cd4:	add	r2, r8, #2
   13cd8:	add	r8, r8, #3
   13cdc:	cmp	r2, r1
   13ce0:	lsrcc	r3, r6, #3
   13ce4:	movcc	r1, #6
   13ce8:	bficc	r3, r1, #3, #29
   13cec:	mov	r1, #6
   13cf0:	bfi	r6, r1, #3, #29
   13cf4:	strbcc	r3, [r5, r2]
   13cf8:	mov	r2, #1
   13cfc:	b	13d0c <__lxstat64@plt+0x2d2c>
   13d00:	mov	r0, r3
   13d04:	mov	r1, #0
   13d08:	str	r1, [fp, #-52]	; 0xffffffcc
   13d0c:	mov	ip, r2
   13d10:	and	r1, r2, #1
   13d14:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13d18:	add	r3, r7, #1
   13d1c:	cmp	r2, r3
   13d20:	bls	13da8 <__lxstat64@plt+0x2dc8>
   13d24:	cmp	r1, #0
   13d28:	mvn	r5, lr
   13d2c:	movwne	r1, #1
   13d30:	orr	r5, r5, r1
   13d34:	tst	r5, #1
   13d38:	bne	13d7c <__lxstat64@plt+0x2d9c>
   13d3c:	ldr	r1, [sp, #88]	; 0x58
   13d40:	ldr	r5, [fp, #-84]	; 0xffffffac
   13d44:	mov	r2, r4
   13d48:	ldr	r4, [sp, #88]	; 0x58
   13d4c:	ldr	r0, [sp, #24]
   13d50:	mov	lr, #0
   13d54:	cmp	r8, r1
   13d58:	movcc	r1, #39	; 0x27
   13d5c:	strbcc	r1, [r5, r8]
   13d60:	add	r1, r8, #1
   13d64:	add	r8, r8, #2
   13d68:	cmp	r1, r4
   13d6c:	movcc	r4, #39	; 0x27
   13d70:	strbcc	r4, [r5, r1]
   13d74:	mov	r4, r2
   13d78:	b	13d80 <__lxstat64@plt+0x2da0>
   13d7c:	ldr	r5, [fp, #-84]	; 0xffffffac
   13d80:	ldr	r1, [sp, #88]	; 0x58
   13d84:	mov	r2, ip
   13d88:	cmp	r8, r1
   13d8c:	ldr	r1, [sp, #72]	; 0x48
   13d90:	strbcc	r6, [r5, r8]
   13d94:	add	r8, r8, #1
   13d98:	ldrb	r6, [r1, r7]
   13d9c:	mov	r7, r3
   13da0:	mov	r3, r0
   13da4:	b	13c08 <__lxstat64@plt+0x2c28>
   13da8:	ldr	ip, [sp, #88]	; 0x58
   13dac:	cmp	r1, #0
   13db0:	movwne	r1, #1
   13db4:	str	r1, [fp, #-56]	; 0xffffffc8
   13db8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13dbc:	cmp	r0, #0
   13dc0:	bne	13df0 <__lxstat64@plt+0x2e10>
   13dc4:	tst	lr, #1
   13dc8:	beq	13df0 <__lxstat64@plt+0x2e10>
   13dcc:	cmp	r8, ip
   13dd0:	mov	lr, #0
   13dd4:	movcc	r0, #39	; 0x27
   13dd8:	strbcc	r0, [r5, r8]
   13ddc:	add	r0, r8, #1
   13de0:	add	r8, r8, #2
   13de4:	cmp	r0, ip
   13de8:	movcc	r1, #39	; 0x27
   13dec:	strbcc	r1, [r5, r0]
   13df0:	mov	r1, r9
   13df4:	mov	r0, r6
   13df8:	cmp	r8, ip
   13dfc:	strbcc	r0, [r5, r8]
   13e00:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13e04:	add	r8, r8, #1
   13e08:	and	r0, r0, r1
   13e0c:	str	r0, [fp, #-48]	; 0xffffffd0
   13e10:	mov	r3, sl
   13e14:	add	r7, r7, #1
   13e18:	b	13308 <__lxstat64@plt+0x2328>
   13e1c:	mov	r9, #0
   13e20:	b	13e64 <__lxstat64@plt+0x2e84>
   13e24:	mov	r9, #0
   13e28:	cmp	r2, r4
   13e2c:	bls	13e64 <__lxstat64@plt+0x2e84>
   13e30:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13e34:	ldr	r1, [sp, #24]
   13e38:	add	r0, r4, r7
   13e3c:	mov	r3, r1
   13e40:	ldrb	r1, [r0, r1]
   13e44:	cmp	r1, #0
   13e48:	beq	13e70 <__lxstat64@plt+0x2e90>
   13e4c:	add	r3, r3, #1
   13e50:	add	r1, r7, r3
   13e54:	cmp	r1, r2
   13e58:	mov	r1, r3
   13e5c:	bcc	13e3c <__lxstat64@plt+0x2e5c>
   13e60:	b	13968 <__lxstat64@plt+0x2988>
   13e64:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13e68:	ldr	r1, [sp, #24]
   13e6c:	b	13968 <__lxstat64@plt+0x2988>
   13e70:	mov	r1, r3
   13e74:	b	13968 <__lxstat64@plt+0x2988>
   13e78:	mov	r9, #0
   13e7c:	mov	r4, r1
   13e80:	b	13624 <__lxstat64@plt+0x2644>
   13e84:	mov	sl, r7
   13e88:	b	13e90 <__lxstat64@plt+0x2eb0>
   13e8c:	mvn	sl, #0
   13e90:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13e94:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13e98:	eor	r0, r1, #2
   13e9c:	orr	r0, r0, r8
   13ea0:	clz	r0, r0
   13ea4:	lsr	r0, r0, #5
   13ea8:	tst	r2, r0
   13eac:	bne	13f54 <__lxstat64@plt+0x2f74>
   13eb0:	subs	r0, r1, #2
   13eb4:	movwne	r0, #1
   13eb8:	orr	r0, r2, r0
   13ebc:	tst	r0, #1
   13ec0:	ldreq	r0, [sp, #60]	; 0x3c
   13ec4:	ldreq	r1, [fp, #-48]	; 0xffffffd0
   13ec8:	eoreq	r0, r0, #1
   13ecc:	tsteq	r0, #1
   13ed0:	bne	13fe8 <__lxstat64@plt+0x3008>
   13ed4:	tst	r1, #1
   13ed8:	bne	13fb4 <__lxstat64@plt+0x2fd4>
   13edc:	ldr	r6, [sp, #56]	; 0x38
   13ee0:	mov	r9, #0
   13ee4:	cmp	r6, #0
   13ee8:	beq	13fe0 <__lxstat64@plt+0x3000>
   13eec:	ldr	r0, [sp, #84]	; 0x54
   13ef0:	mov	r1, #0
   13ef4:	mov	r7, #2
   13ef8:	cmp	ip, #0
   13efc:	str	r1, [fp, #-48]	; 0xffffffd0
   13f00:	mov	r1, #0
   13f04:	str	r1, [fp, #-76]	; 0xffffffb4
   13f08:	beq	13070 <__lxstat64@plt+0x2090>
   13f0c:	b	13fe8 <__lxstat64@plt+0x3008>
   13f10:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13f14:	ldr	r1, [fp, #12]
   13f18:	ldr	r2, [fp, #-68]	; 0xffffffbc
   13f1c:	mov	r5, r3
   13f20:	mov	ip, r6
   13f24:	mov	r3, sl
   13f28:	b	13f78 <__lxstat64@plt+0x2f98>
   13f2c:	tst	r4, #1
   13f30:	ldr	r5, [fp, #-84]	; 0xffffffac
   13f34:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13f38:	ldr	r1, [fp, #12]
   13f3c:	ldr	r3, [sp, #36]	; 0x24
   13f40:	mov	r0, #2
   13f44:	movwne	r0, #4
   13f48:	mov	r2, r0
   13f4c:	b	13f78 <__lxstat64@plt+0x2f98>
   13f50:	ldr	ip, [sp, #88]	; 0x58
   13f54:	ldr	r1, [sp, #84]	; 0x54
   13f58:	mov	r0, #2
   13f5c:	tst	r1, #1
   13f60:	movwne	r0, #4
   13f64:	ldr	r2, [fp, #-68]	; 0xffffffbc
   13f68:	ldr	r1, [fp, #12]
   13f6c:	mov	r3, sl
   13f70:	cmp	r2, #2
   13f74:	moveq	r2, r0
   13f78:	mov	r0, #0
   13f7c:	bic	r1, r1, #2
   13f80:	str	r2, [sp]
   13f84:	mov	r2, r4
   13f88:	str	r0, [sp, #8]
   13f8c:	ldr	r0, [sp, #76]	; 0x4c
   13f90:	str	r1, [sp, #4]
   13f94:	mov	r1, ip
   13f98:	str	r0, [sp, #12]
   13f9c:	ldr	r0, [sp, #80]	; 0x50
   13fa0:	str	r0, [sp, #16]
   13fa4:	mov	r0, r5
   13fa8:	bl	12fe4 <__lxstat64@plt+0x2004>
   13fac:	mov	r8, r0
   13fb0:	b	14034 <__lxstat64@plt+0x3054>
   13fb4:	mov	r0, #5
   13fb8:	ldr	r1, [sp, #56]	; 0x38
   13fbc:	ldr	r2, [fp, #-80]	; 0xffffffb0
   13fc0:	mov	r3, sl
   13fc4:	str	r0, [sp]
   13fc8:	ldr	r0, [fp, #12]
   13fcc:	str	r0, [sp, #4]
   13fd0:	ldr	r0, [fp, #16]
   13fd4:	str	r0, [sp, #8]
   13fd8:	ldr	r0, [sp, #76]	; 0x4c
   13fdc:	b	13f98 <__lxstat64@plt+0x2fb8>
   13fe0:	mov	r0, #0
   13fe4:	str	r0, [fp, #-76]	; 0xffffffb4
   13fe8:	ldr	r1, [fp, #-88]	; 0xffffffa8
   13fec:	cmp	r1, #0
   13ff0:	beq	14028 <__lxstat64@plt+0x3048>
   13ff4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13ff8:	tst	r0, #1
   13ffc:	bne	14028 <__lxstat64@plt+0x3048>
   14000:	ldrb	r0, [r1]
   14004:	cmp	r0, #0
   14008:	beq	14028 <__lxstat64@plt+0x3048>
   1400c:	add	r1, r1, #1
   14010:	cmp	r8, ip
   14014:	strbcc	r0, [r5, r8]
   14018:	add	r8, r8, #1
   1401c:	ldrb	r0, [r1], #1
   14020:	cmp	r0, #0
   14024:	bne	14010 <__lxstat64@plt+0x3030>
   14028:	cmp	r8, ip
   1402c:	movcc	r0, #0
   14030:	strbcc	r0, [r5, r8]
   14034:	mov	r0, r8
   14038:	sub	sp, fp, #28
   1403c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14040:	mov	r0, #4
   14044:	b	13f64 <__lxstat64@plt+0x2f84>
   14048:	mov	r4, r1
   1404c:	b	13f54 <__lxstat64@plt+0x2f74>
   14050:	bl	10fd4 <abort@plt>
   14054:	mov	r3, r2
   14058:	mov	r2, #0
   1405c:	b	14060 <__lxstat64@plt+0x3080>
   14060:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14064:	add	fp, sp, #28
   14068:	sub	sp, sp, #36	; 0x24
   1406c:	movw	r8, #33120	; 0x8160
   14070:	cmp	r3, #0
   14074:	mov	r4, r2
   14078:	str	r2, [sp, #24]
   1407c:	mov	r5, r1
   14080:	mov	r6, r0
   14084:	str	r0, [sp, #20]
   14088:	movt	r8, #2
   1408c:	movne	r8, r3
   14090:	bl	10efc <__errno_location@plt>
   14094:	str	r0, [sp, #28]
   14098:	ldr	r1, [r8, #40]	; 0x28
   1409c:	ldr	r2, [r8, #44]	; 0x2c
   140a0:	ldr	r7, [r0]
   140a4:	cmp	r4, #0
   140a8:	add	sl, r8, #8
   140ac:	mov	r0, #0
   140b0:	ldm	r8, {r3, r9}
   140b4:	orreq	r9, r9, #1
   140b8:	stm	sp, {r3, r9, sl}
   140bc:	str	r1, [sp, #12]
   140c0:	str	r2, [sp, #16]
   140c4:	mov	r1, #0
   140c8:	mov	r2, r6
   140cc:	mov	r3, r5
   140d0:	str	r7, [sp, #32]
   140d4:	mov	r7, r5
   140d8:	bl	12fe4 <__lxstat64@plt+0x2004>
   140dc:	add	r4, r0, #1
   140e0:	mov	r5, r0
   140e4:	mov	r0, r4
   140e8:	bl	150f0 <__lxstat64@plt+0x4110>
   140ec:	mov	r6, r0
   140f0:	ldr	r0, [r8]
   140f4:	ldr	r2, [r8, #44]	; 0x2c
   140f8:	ldr	r1, [r8, #40]	; 0x28
   140fc:	mov	r3, r7
   14100:	stm	sp, {r0, r9, sl}
   14104:	str	r2, [sp, #16]
   14108:	ldr	r2, [sp, #20]
   1410c:	str	r1, [sp, #12]
   14110:	mov	r0, r6
   14114:	mov	r1, r4
   14118:	bl	12fe4 <__lxstat64@plt+0x2004>
   1411c:	ldr	r0, [sp, #24]
   14120:	ldr	r1, [sp, #32]
   14124:	ldr	r2, [sp, #28]
   14128:	cmp	r0, #0
   1412c:	str	r1, [r2]
   14130:	strne	r5, [r0]
   14134:	mov	r0, r6
   14138:	sub	sp, fp, #28
   1413c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14140:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14144:	add	fp, sp, #24
   14148:	movw	r5, #33012	; 0x80f4
   1414c:	movw	r8, #33008	; 0x80f0
   14150:	movt	r5, #2
   14154:	movt	r8, #2
   14158:	ldr	r0, [r5]
   1415c:	ldr	r4, [r8]
   14160:	cmp	r0, #2
   14164:	blt	14190 <__lxstat64@plt+0x31b0>
   14168:	add	r7, r4, #12
   1416c:	mov	r6, #0
   14170:	ldr	r0, [r7, r6, lsl #3]
   14174:	bl	158c0 <__lxstat64@plt+0x48e0>
   14178:	ldr	r1, [r5]
   1417c:	add	r2, r6, #2
   14180:	add	r0, r6, #1
   14184:	mov	r6, r0
   14188:	cmp	r2, r1
   1418c:	blt	14170 <__lxstat64@plt+0x3190>
   14190:	ldr	r0, [r4, #4]
   14194:	movw	r9, #33168	; 0x8190
   14198:	movw	r7, #33016	; 0x80f8
   1419c:	movt	r9, #2
   141a0:	movt	r7, #2
   141a4:	cmp	r0, r9
   141a8:	beq	141b8 <__lxstat64@plt+0x31d8>
   141ac:	bl	158c0 <__lxstat64@plt+0x48e0>
   141b0:	mov	r0, #256	; 0x100
   141b4:	stm	r7, {r0, r9}
   141b8:	cmp	r4, r7
   141bc:	beq	141cc <__lxstat64@plt+0x31ec>
   141c0:	mov	r0, r4
   141c4:	bl	158c0 <__lxstat64@plt+0x48e0>
   141c8:	str	r7, [r8]
   141cc:	mov	r0, #1
   141d0:	str	r0, [r5]
   141d4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   141d8:	movw	r3, #33120	; 0x8160
   141dc:	mvn	r2, #0
   141e0:	movt	r3, #2
   141e4:	b	141e8 <__lxstat64@plt+0x3208>
   141e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   141ec:	add	fp, sp, #28
   141f0:	sub	sp, sp, #44	; 0x2c
   141f4:	mov	r7, r3
   141f8:	str	r2, [sp, #36]	; 0x24
   141fc:	str	r1, [sp, #32]
   14200:	mov	r5, r0
   14204:	bl	10efc <__errno_location@plt>
   14208:	cmp	r5, #0
   1420c:	bmi	1437c <__lxstat64@plt+0x339c>
   14210:	cmn	r5, #-2147483647	; 0x80000001
   14214:	beq	1437c <__lxstat64@plt+0x339c>
   14218:	movw	r8, #33012	; 0x80f4
   1421c:	movw	r4, #33008	; 0x80f0
   14220:	str	r0, [sp, #28]
   14224:	ldr	r0, [r0]
   14228:	movt	r8, #2
   1422c:	movt	r4, #2
   14230:	ldr	r1, [r8]
   14234:	ldr	r6, [r4]
   14238:	str	r0, [sp, #24]
   1423c:	cmp	r1, r5
   14240:	ble	1424c <__lxstat64@plt+0x326c>
   14244:	mov	sl, r6
   14248:	b	142b8 <__lxstat64@plt+0x32d8>
   1424c:	movw	r9, #33016	; 0x80f8
   14250:	mov	r0, #8
   14254:	str	r1, [fp, #-32]	; 0xffffffe0
   14258:	sub	r1, r5, r1
   1425c:	mvn	r3, #-2147483648	; 0x80000000
   14260:	movt	r9, #2
   14264:	str	r0, [sp]
   14268:	add	r2, r1, #1
   1426c:	sub	r1, fp, #32
   14270:	subs	r0, r6, r9
   14274:	movne	r0, r6
   14278:	bl	15220 <__lxstat64@plt+0x4240>
   1427c:	mov	sl, r0
   14280:	cmp	r6, r9
   14284:	str	r0, [r4]
   14288:	bne	14294 <__lxstat64@plt+0x32b4>
   1428c:	ldrd	r0, [r9]
   14290:	stm	sl, {r0, r1}
   14294:	ldr	r1, [r8]
   14298:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1429c:	add	r0, sl, r1, lsl #3
   142a0:	sub	r1, r2, r1
   142a4:	lsl	r2, r1, #3
   142a8:	mov	r1, #0
   142ac:	bl	10f20 <memset@plt>
   142b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   142b4:	str	r0, [r8]
   142b8:	mov	r9, sl
   142bc:	ldm	r7, {r0, r1}
   142c0:	orr	r8, r1, #1
   142c4:	add	r1, r7, #8
   142c8:	ldr	r2, [r7, #40]	; 0x28
   142cc:	ldr	r3, [r7, #44]	; 0x2c
   142d0:	ldr	r6, [r9, r5, lsl #3]!
   142d4:	str	r1, [sp, #20]
   142d8:	ldr	r4, [r9, #4]!
   142dc:	stm	sp, {r0, r8}
   142e0:	add	r0, sp, #8
   142e4:	stm	r0, {r1, r2, r3}
   142e8:	ldr	r2, [sp, #32]
   142ec:	ldr	r3, [sp, #36]	; 0x24
   142f0:	mov	r1, r6
   142f4:	mov	r0, r4
   142f8:	bl	12fe4 <__lxstat64@plt+0x2004>
   142fc:	cmp	r6, r0
   14300:	bhi	14364 <__lxstat64@plt+0x3384>
   14304:	add	r6, r0, #1
   14308:	movw	r0, #33168	; 0x8190
   1430c:	movt	r0, #2
   14310:	str	r6, [sl, r5, lsl #3]
   14314:	cmp	r4, r0
   14318:	beq	14324 <__lxstat64@plt+0x3344>
   1431c:	mov	r0, r4
   14320:	bl	158c0 <__lxstat64@plt+0x48e0>
   14324:	mov	r0, r6
   14328:	bl	150f0 <__lxstat64@plt+0x4110>
   1432c:	str	r0, [r9]
   14330:	mov	r4, r0
   14334:	add	r3, sp, #8
   14338:	ldr	r0, [r7]
   1433c:	ldr	r1, [r7, #40]	; 0x28
   14340:	ldr	r2, [r7, #44]	; 0x2c
   14344:	stm	sp, {r0, r8}
   14348:	ldr	r0, [sp, #20]
   1434c:	stm	r3, {r0, r1, r2}
   14350:	ldr	r2, [sp, #32]
   14354:	ldr	r3, [sp, #36]	; 0x24
   14358:	mov	r0, r4
   1435c:	mov	r1, r6
   14360:	bl	12fe4 <__lxstat64@plt+0x2004>
   14364:	ldr	r0, [sp, #28]
   14368:	ldr	r1, [sp, #24]
   1436c:	str	r1, [r0]
   14370:	mov	r0, r4
   14374:	sub	sp, fp, #28
   14378:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1437c:	bl	10fd4 <abort@plt>
   14380:	movw	r3, #33120	; 0x8160
   14384:	movt	r3, #2
   14388:	b	141e8 <__lxstat64@plt+0x3208>
   1438c:	movw	r3, #33120	; 0x8160
   14390:	mov	r1, r0
   14394:	mov	r0, #0
   14398:	mvn	r2, #0
   1439c:	movt	r3, #2
   143a0:	b	141e8 <__lxstat64@plt+0x3208>
   143a4:	movw	r3, #33120	; 0x8160
   143a8:	mov	r2, r1
   143ac:	mov	r1, r0
   143b0:	mov	r0, #0
   143b4:	movt	r3, #2
   143b8:	b	141e8 <__lxstat64@plt+0x3208>
   143bc:	push	{fp, lr}
   143c0:	mov	fp, sp
   143c4:	sub	sp, sp, #48	; 0x30
   143c8:	vmov.i32	q8, #0	; 0x00000000
   143cc:	mov	ip, #32
   143d0:	mov	r3, sp
   143d4:	mov	lr, r2
   143d8:	cmp	r1, #10
   143dc:	add	r2, r3, #16
   143e0:	vst1.64	{d16-d17}, [r3], ip
   143e4:	vst1.64	{d16-d17}, [r2]
   143e8:	vst1.64	{d16-d17}, [r3]
   143ec:	beq	1440c <__lxstat64@plt+0x342c>
   143f0:	str	r1, [sp]
   143f4:	mov	r3, sp
   143f8:	mov	r1, lr
   143fc:	mvn	r2, #0
   14400:	bl	141e8 <__lxstat64@plt+0x3208>
   14404:	mov	sp, fp
   14408:	pop	{fp, pc}
   1440c:	bl	10fd4 <abort@plt>
   14410:	push	{r4, sl, fp, lr}
   14414:	add	fp, sp, #8
   14418:	sub	sp, sp, #48	; 0x30
   1441c:	vmov.i32	q8, #0	; 0x00000000
   14420:	mov	ip, r3
   14424:	mov	r3, sp
   14428:	mov	lr, #32
   1442c:	cmp	r1, #10
   14430:	add	r4, r3, #16
   14434:	vst1.64	{d16-d17}, [r3], lr
   14438:	vst1.64	{d16-d17}, [r4]
   1443c:	vst1.64	{d16-d17}, [r3]
   14440:	beq	14460 <__lxstat64@plt+0x3480>
   14444:	str	r1, [sp]
   14448:	mov	r1, r2
   1444c:	mov	r3, sp
   14450:	mov	r2, ip
   14454:	bl	141e8 <__lxstat64@plt+0x3208>
   14458:	sub	sp, fp, #8
   1445c:	pop	{r4, sl, fp, pc}
   14460:	bl	10fd4 <abort@plt>
   14464:	mov	r2, r1
   14468:	mov	r1, r0
   1446c:	mov	r0, #0
   14470:	b	143bc <__lxstat64@plt+0x33dc>
   14474:	mov	r3, r2
   14478:	mov	r2, r1
   1447c:	mov	r1, r0
   14480:	mov	r0, #0
   14484:	b	14410 <__lxstat64@plt+0x3430>
   14488:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1448c:	add	fp, sp, #24
   14490:	sub	sp, sp, #48	; 0x30
   14494:	movw	r8, #33120	; 0x8160
   14498:	mov	lr, r0
   1449c:	mov	r3, sp
   144a0:	mov	ip, r1
   144a4:	movt	r8, #2
   144a8:	mov	r1, r3
   144ac:	ldm	r8!, {r0, r4, r5, r6, r7, r9}
   144b0:	stmia	r1!, {r0, r4, r5, r6, r7, r9}
   144b4:	ldm	r8, {r0, r4, r5, r6, r7, r9}
   144b8:	stm	r1, {r0, r4, r5, r6, r7, r9}
   144bc:	ubfx	r0, r2, #5, #3
   144c0:	and	r2, r2, #31
   144c4:	mov	r4, #1
   144c8:	add	r0, r3, r0, lsl #2
   144cc:	ldr	r1, [r0, #8]
   144d0:	bic	r4, r4, r1, lsr r2
   144d4:	eor	r1, r1, r4, lsl r2
   144d8:	mov	r2, ip
   144dc:	str	r1, [r0, #8]
   144e0:	mov	r0, #0
   144e4:	mov	r1, lr
   144e8:	bl	141e8 <__lxstat64@plt+0x3208>
   144ec:	sub	sp, fp, #24
   144f0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   144f4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   144f8:	add	fp, sp, #24
   144fc:	sub	sp, sp, #48	; 0x30
   14500:	movw	lr, #33120	; 0x8160
   14504:	mov	ip, r0
   14508:	mov	r3, sp
   1450c:	movt	lr, #2
   14510:	mov	r2, r3
   14514:	ldm	lr!, {r0, r4, r5, r6, r7, r8}
   14518:	stmia	r2!, {r0, r4, r5, r6, r7, r8}
   1451c:	ldm	lr, {r0, r4, r5, r6, r7, r8}
   14520:	stm	r2, {r0, r4, r5, r6, r7, r8}
   14524:	ubfx	r0, r1, #5, #3
   14528:	and	r1, r1, #31
   1452c:	mov	r7, #1
   14530:	add	r0, r3, r0, lsl #2
   14534:	ldr	r2, [r0, #8]
   14538:	bic	r7, r7, r2, lsr r1
   1453c:	eor	r1, r2, r7, lsl r1
   14540:	mvn	r2, #0
   14544:	str	r1, [r0, #8]
   14548:	mov	r0, #0
   1454c:	mov	r1, ip
   14550:	bl	141e8 <__lxstat64@plt+0x3208>
   14554:	sub	sp, fp, #24
   14558:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1455c:	push	{r4, r5, r6, r7, fp, lr}
   14560:	add	fp, sp, #16
   14564:	sub	sp, sp, #48	; 0x30
   14568:	movw	lr, #33120	; 0x8160
   1456c:	mov	ip, r0
   14570:	mov	r3, sp
   14574:	movt	lr, #2
   14578:	mov	r2, r3
   1457c:	ldm	lr!, {r0, r1, r4, r5, r6, r7}
   14580:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   14584:	ldm	lr, {r0, r1, r4, r5, r6, r7}
   14588:	stm	r2, {r0, r1, r4, r5, r6, r7}
   1458c:	mov	r1, ip
   14590:	mvn	r2, #0
   14594:	ldr	r0, [sp, #12]
   14598:	orr	r0, r0, #67108864	; 0x4000000
   1459c:	str	r0, [sp, #12]
   145a0:	mov	r0, #0
   145a4:	bl	141e8 <__lxstat64@plt+0x3208>
   145a8:	sub	sp, fp, #16
   145ac:	pop	{r4, r5, r6, r7, fp, pc}
   145b0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   145b4:	add	fp, sp, #24
   145b8:	sub	sp, sp, #48	; 0x30
   145bc:	movw	r8, #33120	; 0x8160
   145c0:	mov	ip, r1
   145c4:	mov	lr, r0
   145c8:	mov	r3, sp
   145cc:	movt	r8, #2
   145d0:	mov	r2, r3
   145d4:	ldm	r8!, {r0, r1, r4, r5, r6, r7}
   145d8:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   145dc:	ldm	r8, {r0, r1, r4, r5, r6, r7}
   145e0:	stm	r2, {r0, r1, r4, r5, r6, r7}
   145e4:	mov	r1, lr
   145e8:	mov	r2, ip
   145ec:	ldr	r0, [sp, #12]
   145f0:	orr	r0, r0, #67108864	; 0x4000000
   145f4:	str	r0, [sp, #12]
   145f8:	mov	r0, #0
   145fc:	bl	141e8 <__lxstat64@plt+0x3208>
   14600:	sub	sp, fp, #24
   14604:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14608:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1460c:	add	fp, sp, #24
   14610:	sub	sp, sp, #96	; 0x60
   14614:	vmov.i32	q8, #0	; 0x00000000
   14618:	mov	lr, sp
   1461c:	mov	ip, r2
   14620:	cmp	r1, #10
   14624:	add	r3, lr, #16
   14628:	mov	r2, lr
   1462c:	vst1.64	{d16-d17}, [r3]
   14630:	mov	r3, #28
   14634:	vst1.64	{d16-d17}, [r2], r3
   14638:	vst1.32	{d16-d17}, [r2]
   1463c:	beq	1467c <__lxstat64@plt+0x369c>
   14640:	str	r1, [sp, #48]	; 0x30
   14644:	add	r3, sp, #48	; 0x30
   14648:	ldm	lr!, {r2, r4, r5, r6, r7}
   1464c:	add	r1, r3, #4
   14650:	stmia	r1!, {r2, r4, r5, r6, r7}
   14654:	ldm	lr, {r2, r4, r5, r6, r7, r8}
   14658:	stm	r1, {r2, r4, r5, r6, r7, r8}
   1465c:	mvn	r2, #0
   14660:	ldr	r1, [sp, #60]	; 0x3c
   14664:	orr	r1, r1, #67108864	; 0x4000000
   14668:	str	r1, [sp, #60]	; 0x3c
   1466c:	mov	r1, ip
   14670:	bl	141e8 <__lxstat64@plt+0x3208>
   14674:	sub	sp, fp, #24
   14678:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1467c:	bl	10fd4 <abort@plt>
   14680:	push	{fp, lr}
   14684:	mov	fp, sp
   14688:	sub	sp, sp, #8
   1468c:	mvn	ip, #0
   14690:	str	ip, [sp]
   14694:	bl	146a0 <__lxstat64@plt+0x36c0>
   14698:	mov	sp, fp
   1469c:	pop	{fp, pc}
   146a0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   146a4:	add	fp, sp, #24
   146a8:	sub	sp, sp, #48	; 0x30
   146ac:	movw	ip, #33120	; 0x8160
   146b0:	mov	lr, r3
   146b4:	mov	r3, sp
   146b8:	cmp	r1, #0
   146bc:	movt	ip, #2
   146c0:	cmpne	r2, #0
   146c4:	ldm	ip!, {r4, r5, r6, r7, r8, r9}
   146c8:	stmia	r3!, {r4, r5, r6, r7, r8, r9}
   146cc:	ldm	ip, {r4, r5, r6, r7, r8, r9}
   146d0:	stm	r3, {r4, r5, r6, r7, r8, r9}
   146d4:	mov	r3, #10
   146d8:	str	r3, [sp]
   146dc:	bne	146e4 <__lxstat64@plt+0x3704>
   146e0:	bl	10fd4 <abort@plt>
   146e4:	ldr	ip, [fp, #8]
   146e8:	str	r2, [sp, #44]	; 0x2c
   146ec:	str	r1, [sp, #40]	; 0x28
   146f0:	mov	r3, sp
   146f4:	mov	r1, lr
   146f8:	mov	r2, ip
   146fc:	bl	141e8 <__lxstat64@plt+0x3208>
   14700:	sub	sp, fp, #24
   14704:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14708:	push	{fp, lr}
   1470c:	mov	fp, sp
   14710:	sub	sp, sp, #8
   14714:	mov	r3, r2
   14718:	mov	r2, r1
   1471c:	mov	r1, r0
   14720:	mvn	r0, #0
   14724:	str	r0, [sp]
   14728:	mov	r0, #0
   1472c:	bl	146a0 <__lxstat64@plt+0x36c0>
   14730:	mov	sp, fp
   14734:	pop	{fp, pc}
   14738:	push	{fp, lr}
   1473c:	mov	fp, sp
   14740:	sub	sp, sp, #8
   14744:	mov	ip, r2
   14748:	mov	r2, r1
   1474c:	mov	r1, r0
   14750:	str	r3, [sp]
   14754:	mov	r0, #0
   14758:	mov	r3, ip
   1475c:	bl	146a0 <__lxstat64@plt+0x36c0>
   14760:	mov	sp, fp
   14764:	pop	{fp, pc}
   14768:	movw	r3, #33024	; 0x8100
   1476c:	movt	r3, #2
   14770:	b	141e8 <__lxstat64@plt+0x3208>
   14774:	movw	r3, #33024	; 0x8100
   14778:	mov	r2, r1
   1477c:	mov	r1, r0
   14780:	mov	r0, #0
   14784:	movt	r3, #2
   14788:	b	141e8 <__lxstat64@plt+0x3208>
   1478c:	movw	r3, #33024	; 0x8100
   14790:	mvn	r2, #0
   14794:	movt	r3, #2
   14798:	b	141e8 <__lxstat64@plt+0x3208>
   1479c:	movw	r3, #33024	; 0x8100
   147a0:	mov	r1, r0
   147a4:	mov	r0, #0
   147a8:	mvn	r2, #0
   147ac:	movt	r3, #2
   147b0:	b	141e8 <__lxstat64@plt+0x3208>
   147b4:	push	{r4, r5, fp, lr}
   147b8:	add	fp, sp, #8
   147bc:	mov	r5, r0
   147c0:	mov	r4, r1
   147c4:	mov	r0, #0
   147c8:	mov	r2, #5
   147cc:	mov	r1, r5
   147d0:	bl	10e00 <dcgettext@plt>
   147d4:	cmp	r0, r5
   147d8:	popne	{r4, r5, fp, pc}
   147dc:	bl	1598c <__lxstat64@plt+0x49ac>
   147e0:	ldrb	r1, [r0]
   147e4:	and	r1, r1, #223	; 0xdf
   147e8:	cmp	r1, #71	; 0x47
   147ec:	beq	14854 <__lxstat64@plt+0x3874>
   147f0:	cmp	r1, #85	; 0x55
   147f4:	bne	148ac <__lxstat64@plt+0x38cc>
   147f8:	ldrb	r1, [r0, #1]
   147fc:	and	r1, r1, #223	; 0xdf
   14800:	cmp	r1, #84	; 0x54
   14804:	bne	148ac <__lxstat64@plt+0x38cc>
   14808:	ldrb	r1, [r0, #2]
   1480c:	and	r1, r1, #223	; 0xdf
   14810:	cmp	r1, #70	; 0x46
   14814:	bne	148ac <__lxstat64@plt+0x38cc>
   14818:	ldrb	r1, [r0, #3]
   1481c:	cmp	r1, #45	; 0x2d
   14820:	bne	148ac <__lxstat64@plt+0x38cc>
   14824:	ldrb	r1, [r0, #4]
   14828:	cmp	r1, #56	; 0x38
   1482c:	bne	148ac <__lxstat64@plt+0x38cc>
   14830:	ldrb	r0, [r0, #5]
   14834:	cmp	r0, #0
   14838:	bne	148ac <__lxstat64@plt+0x38cc>
   1483c:	ldrb	r1, [r5]
   14840:	movw	r2, #28138	; 0x6dea
   14844:	movw	r0, #28142	; 0x6dee
   14848:	movt	r2, #1
   1484c:	movt	r0, #1
   14850:	b	148dc <__lxstat64@plt+0x38fc>
   14854:	ldrb	r1, [r0, #1]
   14858:	and	r1, r1, #223	; 0xdf
   1485c:	cmp	r1, #66	; 0x42
   14860:	bne	148ac <__lxstat64@plt+0x38cc>
   14864:	ldrb	r1, [r0, #2]
   14868:	cmp	r1, #49	; 0x31
   1486c:	bne	148ac <__lxstat64@plt+0x38cc>
   14870:	ldrb	r1, [r0, #3]
   14874:	cmp	r1, #56	; 0x38
   14878:	bne	148ac <__lxstat64@plt+0x38cc>
   1487c:	ldrb	r1, [r0, #4]
   14880:	cmp	r1, #48	; 0x30
   14884:	bne	148ac <__lxstat64@plt+0x38cc>
   14888:	ldrb	r1, [r0, #5]
   1488c:	cmp	r1, #51	; 0x33
   14890:	bne	148ac <__lxstat64@plt+0x38cc>
   14894:	ldrb	r1, [r0, #6]
   14898:	cmp	r1, #48	; 0x30
   1489c:	bne	148ac <__lxstat64@plt+0x38cc>
   148a0:	ldrb	r0, [r0, #7]
   148a4:	cmp	r0, #0
   148a8:	beq	148c8 <__lxstat64@plt+0x38e8>
   148ac:	movw	r1, #28132	; 0x6de4
   148b0:	movw	r0, #28136	; 0x6de8
   148b4:	cmp	r4, #9
   148b8:	movt	r1, #1
   148bc:	movt	r0, #1
   148c0:	moveq	r0, r1
   148c4:	pop	{r4, r5, fp, pc}
   148c8:	ldrb	r1, [r5]
   148cc:	movw	r2, #28146	; 0x6df2
   148d0:	movw	r0, #28150	; 0x6df6
   148d4:	movt	r2, #1
   148d8:	movt	r0, #1
   148dc:	cmp	r1, #96	; 0x60
   148e0:	moveq	r0, r2
   148e4:	pop	{r4, r5, fp, pc}
   148e8:	push	{r4, sl, fp, lr}
   148ec:	add	fp, sp, #8
   148f0:	ldrb	r3, [r0]
   148f4:	ldrb	ip, [r1]
   148f8:	cmp	r3, #45	; 0x2d
   148fc:	bne	149d0 <__lxstat64@plt+0x39f0>
   14900:	ldrb	r3, [r0, #1]!
   14904:	cmp	r3, #48	; 0x30
   14908:	beq	14900 <__lxstat64@plt+0x3920>
   1490c:	cmp	ip, #45	; 0x2d
   14910:	bne	14ad4 <__lxstat64@plt+0x3af4>
   14914:	ldrb	ip, [r1, #1]!
   14918:	cmp	ip, #48	; 0x30
   1491c:	beq	14914 <__lxstat64@plt+0x3934>
   14920:	sub	lr, r3, #48	; 0x30
   14924:	cmp	lr, #9
   14928:	bhi	14968 <__lxstat64@plt+0x3988>
   1492c:	cmp	ip, r3
   14930:	bne	14968 <__lxstat64@plt+0x3988>
   14934:	mov	r2, #0
   14938:	add	r3, r1, r2
   1493c:	ldrb	ip, [r3, #1]
   14940:	add	r3, r0, r2
   14944:	add	r2, r2, #1
   14948:	ldrb	r3, [r3, #1]
   1494c:	sub	lr, r3, #48	; 0x30
   14950:	cmp	ip, r3
   14954:	bne	14960 <__lxstat64@plt+0x3980>
   14958:	cmp	lr, #10
   1495c:	bcc	14938 <__lxstat64@plt+0x3958>
   14960:	add	r1, r1, r2
   14964:	add	r0, r0, r2
   14968:	cmp	lr, #9
   1496c:	mov	r2, #0
   14970:	mov	lr, #0
   14974:	bhi	14994 <__lxstat64@plt+0x39b4>
   14978:	add	r0, r0, #1
   1497c:	mov	lr, #0
   14980:	ldrb	r4, [r0, lr]
   14984:	add	lr, lr, #1
   14988:	sub	r4, r4, #48	; 0x30
   1498c:	cmp	r4, #10
   14990:	bcc	14980 <__lxstat64@plt+0x39a0>
   14994:	sub	r0, ip, #48	; 0x30
   14998:	cmp	r0, #9
   1499c:	bhi	149bc <__lxstat64@plt+0x39dc>
   149a0:	add	r0, r1, #1
   149a4:	mov	r2, #0
   149a8:	ldrb	r1, [r0, r2]
   149ac:	add	r2, r2, #1
   149b0:	sub	r1, r1, #48	; 0x30
   149b4:	cmp	r1, #10
   149b8:	bcc	149a8 <__lxstat64@plt+0x39c8>
   149bc:	cmp	lr, r2
   149c0:	bne	14b0c <__lxstat64@plt+0x3b2c>
   149c4:	cmp	lr, #0
   149c8:	subne	lr, ip, r3
   149cc:	b	14b20 <__lxstat64@plt+0x3b40>
   149d0:	cmp	ip, #45	; 0x2d
   149d4:	bne	14a20 <__lxstat64@plt+0x3a40>
   149d8:	add	r1, r1, #1
   149dc:	ldrb	r2, [r1], #1
   149e0:	cmp	r2, #48	; 0x30
   149e4:	beq	149dc <__lxstat64@plt+0x39fc>
   149e8:	sub	r1, r2, #48	; 0x30
   149ec:	mov	lr, #1
   149f0:	cmp	r1, #10
   149f4:	bcc	14b20 <__lxstat64@plt+0x3b40>
   149f8:	cmp	r3, #48	; 0x30
   149fc:	bne	14a10 <__lxstat64@plt+0x3a30>
   14a00:	add	r0, r0, #1
   14a04:	ldrb	r3, [r0], #1
   14a08:	cmp	r3, #48	; 0x30
   14a0c:	beq	14a04 <__lxstat64@plt+0x3a24>
   14a10:	sub	r0, r3, #48	; 0x30
   14a14:	mov	lr, #0
   14a18:	cmp	r0, #10
   14a1c:	b	14b10 <__lxstat64@plt+0x3b30>
   14a20:	cmp	r3, #48	; 0x30
   14a24:	bne	14a34 <__lxstat64@plt+0x3a54>
   14a28:	ldrb	r3, [r0, #1]!
   14a2c:	b	14a20 <__lxstat64@plt+0x3a40>
   14a30:	ldrb	ip, [r1, #1]!
   14a34:	cmp	ip, #48	; 0x30
   14a38:	beq	14a30 <__lxstat64@plt+0x3a50>
   14a3c:	sub	r2, r3, #48	; 0x30
   14a40:	cmp	r2, #9
   14a44:	bhi	14a6c <__lxstat64@plt+0x3a8c>
   14a48:	cmp	r3, ip
   14a4c:	bne	14a6c <__lxstat64@plt+0x3a8c>
   14a50:	ldrb	r3, [r0, #1]!
   14a54:	ldrb	ip, [r1, #1]!
   14a58:	sub	r2, r3, #48	; 0x30
   14a5c:	cmp	r3, ip
   14a60:	bne	14a6c <__lxstat64@plt+0x3a8c>
   14a64:	cmp	r2, #10
   14a68:	bcc	14a50 <__lxstat64@plt+0x3a70>
   14a6c:	mov	r4, #0
   14a70:	cmp	r2, #9
   14a74:	mov	lr, #0
   14a78:	bhi	14a98 <__lxstat64@plt+0x3ab8>
   14a7c:	add	r0, r0, #1
   14a80:	mov	lr, #0
   14a84:	ldrb	r2, [r0, lr]
   14a88:	add	lr, lr, #1
   14a8c:	sub	r2, r2, #48	; 0x30
   14a90:	cmp	r2, #10
   14a94:	bcc	14a84 <__lxstat64@plt+0x3aa4>
   14a98:	sub	r0, ip, #48	; 0x30
   14a9c:	cmp	r0, #9
   14aa0:	bhi	14ac0 <__lxstat64@plt+0x3ae0>
   14aa4:	add	r0, r1, #1
   14aa8:	mov	r4, #0
   14aac:	ldrb	r1, [r0, r4]
   14ab0:	add	r4, r4, #1
   14ab4:	sub	r1, r1, #48	; 0x30
   14ab8:	cmp	r1, #10
   14abc:	bcc	14aac <__lxstat64@plt+0x3acc>
   14ac0:	cmp	lr, r4
   14ac4:	bne	14b18 <__lxstat64@plt+0x3b38>
   14ac8:	cmp	lr, #0
   14acc:	subne	lr, r3, ip
   14ad0:	b	14b20 <__lxstat64@plt+0x3b40>
   14ad4:	sub	r0, r3, #48	; 0x30
   14ad8:	mvn	lr, #0
   14adc:	cmp	r0, #10
   14ae0:	bcc	14b20 <__lxstat64@plt+0x3b40>
   14ae4:	cmp	ip, #48	; 0x30
   14ae8:	bne	14afc <__lxstat64@plt+0x3b1c>
   14aec:	add	r0, r1, #1
   14af0:	ldrb	ip, [r0], #1
   14af4:	cmp	ip, #48	; 0x30
   14af8:	beq	14af0 <__lxstat64@plt+0x3b10>
   14afc:	sub	r0, ip, #48	; 0x30
   14b00:	mov	lr, #0
   14b04:	cmp	r0, #10
   14b08:	b	14b1c <__lxstat64@plt+0x3b3c>
   14b0c:	mvn	lr, #0
   14b10:	movwcc	lr, #1
   14b14:	b	14b20 <__lxstat64@plt+0x3b40>
   14b18:	mov	lr, #1
   14b1c:	mvncc	lr, #0
   14b20:	mov	r0, lr
   14b24:	pop	{r4, sl, fp, pc}
   14b28:	push	{fp, lr}
   14b2c:	mov	fp, sp
   14b30:	push	{r2, r3}
   14b34:	mov	r2, #0
   14b38:	mov	r3, #0
   14b3c:	bl	14b48 <__lxstat64@plt+0x3b68>
   14b40:	mov	sp, fp
   14b44:	pop	{fp, pc}
   14b48:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14b4c:	add	fp, sp, #24
   14b50:	sub	sp, sp, #8
   14b54:	mov	r5, r1
   14b58:	mov	r6, r0
   14b5c:	ldr	r0, [fp, #8]
   14b60:	ldr	r1, [fp, #12]
   14b64:	mov	r8, r3
   14b68:	mov	r7, r2
   14b6c:	bl	15530 <__lxstat64@plt+0x4550>
   14b70:	cmp	r0, #0
   14b74:	beq	14bd0 <__lxstat64@plt+0x3bf0>
   14b78:	mov	r4, r0
   14b7c:	cmp	r7, #0
   14b80:	beq	14ba8 <__lxstat64@plt+0x3bc8>
   14b84:	movw	r0, #27983	; 0x6d4f
   14b88:	mov	r1, r5
   14b8c:	mov	r2, r7
   14b90:	mov	r3, r8
   14b94:	movt	r0, #1
   14b98:	stm	sp, {r0, r4}
   14b9c:	mov	r0, r6
   14ba0:	bl	10e9c <error_at_line@plt>
   14ba4:	b	14bc0 <__lxstat64@plt+0x3be0>
   14ba8:	movw	r2, #27983	; 0x6d4f
   14bac:	mov	r0, r6
   14bb0:	mov	r1, r5
   14bb4:	mov	r3, r4
   14bb8:	movt	r2, #1
   14bbc:	bl	10e84 <error@plt>
   14bc0:	mov	r0, r4
   14bc4:	sub	sp, fp, #24
   14bc8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14bcc:	b	158c0 <__lxstat64@plt+0x48e0>
   14bd0:	bl	10efc <__errno_location@plt>
   14bd4:	movw	r1, #28240	; 0x6e50
   14bd8:	ldr	r4, [r0]
   14bdc:	mov	r0, #0
   14be0:	mov	r2, #5
   14be4:	movt	r1, #1
   14be8:	bl	10e00 <dcgettext@plt>
   14bec:	mov	r2, r0
   14bf0:	mov	r0, #0
   14bf4:	mov	r1, r4
   14bf8:	bl	10e84 <error@plt>
   14bfc:	bl	10fd4 <abort@plt>
   14c00:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14c04:	add	fp, sp, #24
   14c08:	sub	sp, sp, #32
   14c0c:	ldr	r6, [fp, #12]
   14c10:	ldr	r7, [fp, #8]
   14c14:	mov	r4, r2
   14c18:	mov	r8, r0
   14c1c:	cmp	r1, #0
   14c20:	beq	14c48 <__lxstat64@plt+0x3c68>
   14c24:	movw	r2, #28272	; 0x6e70
   14c28:	mov	r5, r1
   14c2c:	str	r3, [sp, #4]
   14c30:	str	r4, [sp]
   14c34:	mov	r0, r8
   14c38:	mov	r1, #1
   14c3c:	movt	r2, #1
   14c40:	mov	r3, r5
   14c44:	b	14c60 <__lxstat64@plt+0x3c80>
   14c48:	movw	r2, #28284	; 0x6e7c
   14c4c:	str	r3, [sp]
   14c50:	mov	r0, r8
   14c54:	mov	r1, #1
   14c58:	mov	r3, r4
   14c5c:	movt	r2, #1
   14c60:	bl	10f44 <__fprintf_chk@plt>
   14c64:	movw	r1, #28291	; 0x6e83
   14c68:	mov	r0, #0
   14c6c:	mov	r2, #5
   14c70:	movt	r1, #1
   14c74:	bl	10e00 <dcgettext@plt>
   14c78:	movw	r2, #29009	; 0x7151
   14c7c:	mov	r3, r0
   14c80:	movw	r0, #2022	; 0x7e6
   14c84:	mov	r1, #1
   14c88:	movt	r2, #1
   14c8c:	str	r0, [sp]
   14c90:	mov	r0, r8
   14c94:	bl	10f44 <__fprintf_chk@plt>
   14c98:	movw	r4, #24111	; 0x5e2f
   14c9c:	mov	r1, r8
   14ca0:	movt	r4, #1
   14ca4:	mov	r0, r4
   14ca8:	bl	10d94 <fputs_unlocked@plt>
   14cac:	movw	r1, #28295	; 0x6e87
   14cb0:	mov	r0, #0
   14cb4:	mov	r2, #5
   14cb8:	movt	r1, #1
   14cbc:	bl	10e00 <dcgettext@plt>
   14cc0:	movw	r3, #28466	; 0x6f32
   14cc4:	mov	r2, r0
   14cc8:	mov	r0, r8
   14ccc:	mov	r1, #1
   14cd0:	movt	r3, #1
   14cd4:	bl	10f44 <__fprintf_chk@plt>
   14cd8:	mov	r0, r4
   14cdc:	mov	r1, r8
   14ce0:	bl	10d94 <fputs_unlocked@plt>
   14ce4:	cmp	r6, #9
   14ce8:	bhi	14d4c <__lxstat64@plt+0x3d6c>
   14cec:	add	r0, pc, #0
   14cf0:	ldr	pc, [r0, r6, lsl #2]
   14cf4:	andeq	r4, r1, r4, lsr #30
   14cf8:	andeq	r4, r1, ip, lsl sp
   14cfc:	andeq	r4, r1, r8, asr sp
   14d00:	andeq	r4, r1, r0, lsl #27
   14d04:	andeq	r4, r1, r8, lsr #27
   14d08:	ldrdeq	r4, [r1], -r0
   14d0c:	strdeq	r4, [r1], -r8
   14d10:	andeq	r4, r1, r0, lsr lr
   14d14:	ldrdeq	r4, [r1], -r0
   14d18:	andeq	r4, r1, r8, ror lr
   14d1c:	movw	r1, #28500	; 0x6f54
   14d20:	mov	r0, #0
   14d24:	mov	r2, #5
   14d28:	movt	r1, #1
   14d2c:	bl	10e00 <dcgettext@plt>
   14d30:	ldr	r3, [r7]
   14d34:	mov	r2, r0
   14d38:	mov	r0, r8
   14d3c:	mov	r1, #1
   14d40:	sub	sp, fp, #24
   14d44:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14d48:	b	10f44 <__fprintf_chk@plt>
   14d4c:	movw	r1, #28819	; 0x7093
   14d50:	movt	r1, #1
   14d54:	b	14e80 <__lxstat64@plt+0x3ea0>
   14d58:	movw	r1, #28516	; 0x6f64
   14d5c:	mov	r0, #0
   14d60:	mov	r2, #5
   14d64:	movt	r1, #1
   14d68:	bl	10e00 <dcgettext@plt>
   14d6c:	mov	r2, r0
   14d70:	ldr	r3, [r7]
   14d74:	ldr	r0, [r7, #4]
   14d78:	str	r0, [sp]
   14d7c:	b	14e6c <__lxstat64@plt+0x3e8c>
   14d80:	movw	r1, #28539	; 0x6f7b
   14d84:	mov	r0, #0
   14d88:	mov	r2, #5
   14d8c:	movt	r1, #1
   14d90:	bl	10e00 <dcgettext@plt>
   14d94:	mov	r2, r0
   14d98:	ldr	r3, [r7]
   14d9c:	ldmib	r7, {r0, r1}
   14da0:	stm	sp, {r0, r1}
   14da4:	b	14e6c <__lxstat64@plt+0x3e8c>
   14da8:	movw	r1, #28567	; 0x6f97
   14dac:	mov	r0, #0
   14db0:	mov	r2, #5
   14db4:	movt	r1, #1
   14db8:	bl	10e00 <dcgettext@plt>
   14dbc:	ldr	r3, [r7]
   14dc0:	mov	r2, r0
   14dc4:	ldmib	r7, {r0, r1, r7}
   14dc8:	stm	sp, {r0, r1, r7}
   14dcc:	b	14e6c <__lxstat64@plt+0x3e8c>
   14dd0:	movw	r1, #28599	; 0x6fb7
   14dd4:	mov	r0, #0
   14dd8:	mov	r2, #5
   14ddc:	movt	r1, #1
   14de0:	bl	10e00 <dcgettext@plt>
   14de4:	ldr	r3, [r7]
   14de8:	mov	r2, r0
   14dec:	ldmib	r7, {r0, r1, r6, r7}
   14df0:	stm	sp, {r0, r1, r6, r7}
   14df4:	b	14e6c <__lxstat64@plt+0x3e8c>
   14df8:	movw	r1, #28635	; 0x6fdb
   14dfc:	mov	r0, #0
   14e00:	mov	r2, #5
   14e04:	movt	r1, #1
   14e08:	bl	10e00 <dcgettext@plt>
   14e0c:	mov	r2, r0
   14e10:	ldr	r3, [r7]
   14e14:	ldmib	r7, {r0, r1, r6}
   14e18:	ldr	r5, [r7, #16]
   14e1c:	ldr	r7, [r7, #20]
   14e20:	stm	sp, {r0, r1, r6}
   14e24:	str	r5, [sp, #12]
   14e28:	str	r7, [sp, #16]
   14e2c:	b	14e6c <__lxstat64@plt+0x3e8c>
   14e30:	movw	r1, #28675	; 0x7003
   14e34:	mov	r0, #0
   14e38:	mov	r2, #5
   14e3c:	movt	r1, #1
   14e40:	bl	10e00 <dcgettext@plt>
   14e44:	mov	r2, r0
   14e48:	ldr	r3, [r7]
   14e4c:	ldmib	r7, {r0, r1, r6}
   14e50:	ldr	r5, [r7, #16]
   14e54:	ldr	r4, [r7, #20]
   14e58:	ldr	r7, [r7, #24]
   14e5c:	stm	sp, {r0, r1, r6}
   14e60:	str	r5, [sp, #12]
   14e64:	str	r4, [sp, #16]
   14e68:	str	r7, [sp, #20]
   14e6c:	mov	r0, r8
   14e70:	mov	r1, #1
   14e74:	b	14f20 <__lxstat64@plt+0x3f40>
   14e78:	movw	r1, #28767	; 0x705f
   14e7c:	movt	r1, #1
   14e80:	mov	r0, #0
   14e84:	mov	r2, #5
   14e88:	bl	10e00 <dcgettext@plt>
   14e8c:	mov	ip, r0
   14e90:	ldr	r3, [r7]
   14e94:	ldr	r0, [r7, #4]
   14e98:	ldr	r1, [r7, #8]
   14e9c:	ldr	r6, [r7, #12]
   14ea0:	ldr	r5, [r7, #16]
   14ea4:	ldr	r4, [r7, #20]
   14ea8:	ldr	r2, [r7, #24]
   14eac:	ldr	lr, [r7, #28]
   14eb0:	ldr	r7, [r7, #32]
   14eb4:	stm	sp, {r0, r1, r6}
   14eb8:	str	r5, [sp, #12]
   14ebc:	str	r4, [sp, #16]
   14ec0:	str	r2, [sp, #20]
   14ec4:	str	lr, [sp, #24]
   14ec8:	str	r7, [sp, #28]
   14ecc:	b	14f14 <__lxstat64@plt+0x3f34>
   14ed0:	movw	r1, #28719	; 0x702f
   14ed4:	mov	r0, #0
   14ed8:	mov	r2, #5
   14edc:	movt	r1, #1
   14ee0:	bl	10e00 <dcgettext@plt>
   14ee4:	mov	ip, r0
   14ee8:	ldr	r3, [r7]
   14eec:	ldmib	r7, {r0, r1, r6}
   14ef0:	ldr	r5, [r7, #16]
   14ef4:	ldr	r4, [r7, #20]
   14ef8:	ldr	r2, [r7, #24]
   14efc:	ldr	r7, [r7, #28]
   14f00:	stm	sp, {r0, r1, r6}
   14f04:	str	r5, [sp, #12]
   14f08:	str	r4, [sp, #16]
   14f0c:	str	r2, [sp, #20]
   14f10:	str	r7, [sp, #24]
   14f14:	mov	r0, r8
   14f18:	mov	r1, #1
   14f1c:	mov	r2, ip
   14f20:	bl	10f44 <__fprintf_chk@plt>
   14f24:	sub	sp, fp, #24
   14f28:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14f2c:	push	{r4, sl, fp, lr}
   14f30:	add	fp, sp, #8
   14f34:	sub	sp, sp, #8
   14f38:	ldr	ip, [fp, #8]
   14f3c:	mov	lr, #0
   14f40:	ldr	r4, [ip, lr, lsl #2]
   14f44:	add	lr, lr, #1
   14f48:	cmp	r4, #0
   14f4c:	bne	14f40 <__lxstat64@plt+0x3f60>
   14f50:	sub	r4, lr, #1
   14f54:	str	ip, [sp]
   14f58:	str	r4, [sp, #4]
   14f5c:	bl	14c00 <__lxstat64@plt+0x3c20>
   14f60:	sub	sp, fp, #8
   14f64:	pop	{r4, sl, fp, pc}
   14f68:	push	{r4, r5, fp, lr}
   14f6c:	add	fp, sp, #8
   14f70:	sub	sp, sp, #48	; 0x30
   14f74:	ldr	r4, [fp, #8]
   14f78:	mov	ip, #0
   14f7c:	add	lr, sp, #8
   14f80:	ldr	r5, [r4]
   14f84:	cmp	r5, #0
   14f88:	str	r5, [lr, ip, lsl #2]
   14f8c:	beq	14fa4 <__lxstat64@plt+0x3fc4>
   14f90:	add	ip, ip, #1
   14f94:	add	r4, r4, #4
   14f98:	cmp	ip, #10
   14f9c:	bne	14f80 <__lxstat64@plt+0x3fa0>
   14fa0:	mov	ip, #10
   14fa4:	str	lr, [sp]
   14fa8:	str	ip, [sp, #4]
   14fac:	bl	14c00 <__lxstat64@plt+0x3c20>
   14fb0:	sub	sp, fp, #8
   14fb4:	pop	{r4, r5, fp, pc}
   14fb8:	push	{fp, lr}
   14fbc:	mov	fp, sp
   14fc0:	sub	sp, sp, #8
   14fc4:	add	ip, fp, #8
   14fc8:	str	ip, [sp, #4]
   14fcc:	str	ip, [sp]
   14fd0:	bl	14f68 <__lxstat64@plt+0x3f88>
   14fd4:	mov	sp, fp
   14fd8:	pop	{fp, pc}
   14fdc:	push	{fp, lr}
   14fe0:	mov	fp, sp
   14fe4:	movw	r0, #33084	; 0x813c
   14fe8:	movt	r0, #2
   14fec:	ldr	r1, [r0]
   14ff0:	movw	r0, #24111	; 0x5e2f
   14ff4:	movt	r0, #1
   14ff8:	bl	10d94 <fputs_unlocked@plt>
   14ffc:	movw	r1, #28879	; 0x70cf
   15000:	mov	r0, #0
   15004:	mov	r2, #5
   15008:	movt	r1, #1
   1500c:	bl	10e00 <dcgettext@plt>
   15010:	movw	r2, #28899	; 0x70e3
   15014:	mov	r1, r0
   15018:	mov	r0, #1
   1501c:	movt	r2, #1
   15020:	bl	10f2c <__printf_chk@plt>
   15024:	movw	r1, #28921	; 0x70f9
   15028:	mov	r0, #0
   1502c:	mov	r2, #5
   15030:	movt	r1, #1
   15034:	bl	10e00 <dcgettext@plt>
   15038:	movw	r2, #27218	; 0x6a52
   1503c:	movw	r3, #27413	; 0x6b15
   15040:	mov	r1, r0
   15044:	mov	r0, #1
   15048:	movt	r2, #1
   1504c:	movt	r3, #1
   15050:	bl	10f2c <__printf_chk@plt>
   15054:	movw	r1, #28941	; 0x710d
   15058:	mov	r0, #0
   1505c:	mov	r2, #5
   15060:	movt	r1, #1
   15064:	bl	10e00 <dcgettext@plt>
   15068:	movw	r2, #28980	; 0x7134
   1506c:	mov	r1, r0
   15070:	mov	r0, #1
   15074:	movt	r2, #1
   15078:	pop	{fp, lr}
   1507c:	b	10f2c <__printf_chk@plt>
   15080:	b	15084 <__lxstat64@plt+0x40a4>
   15084:	push	{r4, r5, r6, sl, fp, lr}
   15088:	add	fp, sp, #16
   1508c:	mov	r4, r2
   15090:	mov	r5, r1
   15094:	mov	r6, r0
   15098:	bl	15a28 <__lxstat64@plt+0x4a48>
   1509c:	cmp	r0, #0
   150a0:	popne	{r4, r5, r6, sl, fp, pc}
   150a4:	cmp	r6, #0
   150a8:	beq	150bc <__lxstat64@plt+0x40dc>
   150ac:	cmp	r5, #0
   150b0:	cmpne	r4, #0
   150b4:	bne	150bc <__lxstat64@plt+0x40dc>
   150b8:	pop	{r4, r5, r6, sl, fp, pc}
   150bc:	bl	154ec <__lxstat64@plt+0x450c>
   150c0:	push	{fp, lr}
   150c4:	mov	fp, sp
   150c8:	bl	156c8 <__lxstat64@plt+0x46e8>
   150cc:	cmp	r0, #0
   150d0:	popne	{fp, pc}
   150d4:	bl	154ec <__lxstat64@plt+0x450c>
   150d8:	push	{fp, lr}
   150dc:	mov	fp, sp
   150e0:	bl	156c8 <__lxstat64@plt+0x46e8>
   150e4:	cmp	r0, #0
   150e8:	popne	{fp, pc}
   150ec:	bl	154ec <__lxstat64@plt+0x450c>
   150f0:	push	{fp, lr}
   150f4:	mov	fp, sp
   150f8:	bl	156c8 <__lxstat64@plt+0x46e8>
   150fc:	cmp	r0, #0
   15100:	popne	{fp, pc}
   15104:	bl	154ec <__lxstat64@plt+0x450c>
   15108:	push	{r4, r5, fp, lr}
   1510c:	add	fp, sp, #8
   15110:	mov	r4, r1
   15114:	mov	r5, r0
   15118:	bl	156f8 <__lxstat64@plt+0x4718>
   1511c:	cmp	r0, #0
   15120:	popne	{r4, r5, fp, pc}
   15124:	cmp	r5, #0
   15128:	beq	15138 <__lxstat64@plt+0x4158>
   1512c:	cmp	r4, #0
   15130:	bne	15138 <__lxstat64@plt+0x4158>
   15134:	pop	{r4, r5, fp, pc}
   15138:	bl	154ec <__lxstat64@plt+0x450c>
   1513c:	push	{fp, lr}
   15140:	mov	fp, sp
   15144:	cmp	r1, #0
   15148:	orreq	r1, r1, #1
   1514c:	bl	156f8 <__lxstat64@plt+0x4718>
   15150:	cmp	r0, #0
   15154:	popne	{fp, pc}
   15158:	bl	154ec <__lxstat64@plt+0x450c>
   1515c:	push	{fp, lr}
   15160:	mov	fp, sp
   15164:	clz	r3, r2
   15168:	lsr	ip, r3, #5
   1516c:	clz	r3, r1
   15170:	lsr	r3, r3, #5
   15174:	orrs	r3, r3, ip
   15178:	movwne	r1, #1
   1517c:	movwne	r2, #1
   15180:	bl	15a28 <__lxstat64@plt+0x4a48>
   15184:	cmp	r0, #0
   15188:	popne	{fp, pc}
   1518c:	bl	154ec <__lxstat64@plt+0x450c>
   15190:	push	{fp, lr}
   15194:	mov	fp, sp
   15198:	mov	r2, r1
   1519c:	mov	r1, r0
   151a0:	mov	r0, #0
   151a4:	bl	15a28 <__lxstat64@plt+0x4a48>
   151a8:	cmp	r0, #0
   151ac:	popne	{fp, pc}
   151b0:	bl	154ec <__lxstat64@plt+0x450c>
   151b4:	mov	r2, r1
   151b8:	mov	r1, r0
   151bc:	mov	r0, #0
   151c0:	b	1515c <__lxstat64@plt+0x417c>
   151c4:	mov	r2, #1
   151c8:	b	151cc <__lxstat64@plt+0x41ec>
   151cc:	push	{r4, r5, fp, lr}
   151d0:	add	fp, sp, #8
   151d4:	ldr	r5, [r1]
   151d8:	mov	r4, r1
   151dc:	cmp	r0, #0
   151e0:	beq	151f8 <__lxstat64@plt+0x4218>
   151e4:	mov	r1, #1
   151e8:	add	r1, r1, r5, lsr #1
   151ec:	adds	r5, r5, r1
   151f0:	bcc	15210 <__lxstat64@plt+0x4230>
   151f4:	bl	154ec <__lxstat64@plt+0x450c>
   151f8:	cmp	r5, #0
   151fc:	bne	15210 <__lxstat64@plt+0x4230>
   15200:	mov	r1, #64	; 0x40
   15204:	cmp	r2, #64	; 0x40
   15208:	udiv	r5, r1, r2
   1520c:	addhi	r5, r5, #1
   15210:	mov	r1, r5
   15214:	bl	15084 <__lxstat64@plt+0x40a4>
   15218:	str	r5, [r4]
   1521c:	pop	{r4, r5, fp, pc}
   15220:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15224:	add	fp, sp, #24
   15228:	ldr	r6, [r1]
   1522c:	mov	r8, r1
   15230:	ldr	r4, [fp, #8]
   15234:	add	r1, r6, r6, asr #1
   15238:	cmp	r1, r6
   1523c:	mvnvs	r1, #-2147483648	; 0x80000000
   15240:	cmp	r1, r3
   15244:	mov	r5, r1
   15248:	movgt	r5, r3
   1524c:	cmn	r3, #1
   15250:	movle	r5, r1
   15254:	cmn	r4, #1
   15258:	ble	15278 <__lxstat64@plt+0x4298>
   1525c:	cmp	r4, #0
   15260:	beq	152cc <__lxstat64@plt+0x42ec>
   15264:	cmn	r5, #1
   15268:	ble	152a0 <__lxstat64@plt+0x42c0>
   1526c:	mvn	r7, #-2147483648	; 0x80000000
   15270:	udiv	r1, r7, r4
   15274:	b	15294 <__lxstat64@plt+0x42b4>
   15278:	cmn	r5, #1
   1527c:	ble	152bc <__lxstat64@plt+0x42dc>
   15280:	cmn	r4, #1
   15284:	beq	152cc <__lxstat64@plt+0x42ec>
   15288:	mov	r1, #-2147483648	; 0x80000000
   1528c:	mvn	r7, #-2147483648	; 0x80000000
   15290:	sdiv	r1, r1, r4
   15294:	cmp	r1, r5
   15298:	bge	152cc <__lxstat64@plt+0x42ec>
   1529c:	b	152dc <__lxstat64@plt+0x42fc>
   152a0:	beq	152cc <__lxstat64@plt+0x42ec>
   152a4:	mov	r1, #-2147483648	; 0x80000000
   152a8:	mvn	r7, #-2147483648	; 0x80000000
   152ac:	sdiv	r1, r1, r5
   152b0:	cmp	r1, r4
   152b4:	bge	152cc <__lxstat64@plt+0x42ec>
   152b8:	b	152dc <__lxstat64@plt+0x42fc>
   152bc:	mvn	r7, #-2147483648	; 0x80000000
   152c0:	sdiv	r1, r7, r4
   152c4:	cmp	r5, r1
   152c8:	blt	152dc <__lxstat64@plt+0x42fc>
   152cc:	mul	r1, r5, r4
   152d0:	mov	r7, #64	; 0x40
   152d4:	cmp	r1, #63	; 0x3f
   152d8:	bgt	152e4 <__lxstat64@plt+0x4304>
   152dc:	sdiv	r5, r7, r4
   152e0:	mul	r1, r5, r4
   152e4:	cmp	r0, #0
   152e8:	moveq	r7, #0
   152ec:	streq	r7, [r8]
   152f0:	sub	r7, r5, r6
   152f4:	cmp	r7, r2
   152f8:	bge	1539c <__lxstat64@plt+0x43bc>
   152fc:	add	r5, r6, r2
   15300:	mov	r2, #0
   15304:	mov	r1, #0
   15308:	cmp	r5, r3
   1530c:	movwgt	r2, #1
   15310:	cmn	r3, #1
   15314:	movwgt	r1, #1
   15318:	cmp	r5, r6
   1531c:	bvs	15384 <__lxstat64@plt+0x43a4>
   15320:	ands	r1, r1, r2
   15324:	bne	15384 <__lxstat64@plt+0x43a4>
   15328:	cmn	r4, #1
   1532c:	ble	1534c <__lxstat64@plt+0x436c>
   15330:	cmp	r4, #0
   15334:	beq	15398 <__lxstat64@plt+0x43b8>
   15338:	cmn	r5, #1
   1533c:	ble	15370 <__lxstat64@plt+0x4390>
   15340:	mvn	r1, #-2147483648	; 0x80000000
   15344:	udiv	r1, r1, r4
   15348:	b	15364 <__lxstat64@plt+0x4384>
   1534c:	cmn	r5, #1
   15350:	ble	15388 <__lxstat64@plt+0x43a8>
   15354:	cmn	r4, #1
   15358:	beq	15398 <__lxstat64@plt+0x43b8>
   1535c:	mov	r1, #-2147483648	; 0x80000000
   15360:	sdiv	r1, r1, r4
   15364:	cmp	r1, r5
   15368:	bge	15398 <__lxstat64@plt+0x43b8>
   1536c:	b	15384 <__lxstat64@plt+0x43a4>
   15370:	beq	15398 <__lxstat64@plt+0x43b8>
   15374:	mov	r1, #-2147483648	; 0x80000000
   15378:	sdiv	r1, r1, r5
   1537c:	cmp	r1, r4
   15380:	bge	15398 <__lxstat64@plt+0x43b8>
   15384:	bl	154ec <__lxstat64@plt+0x450c>
   15388:	mvn	r1, #-2147483648	; 0x80000000
   1538c:	sdiv	r1, r1, r4
   15390:	cmp	r5, r1
   15394:	blt	15384 <__lxstat64@plt+0x43a4>
   15398:	mul	r1, r5, r4
   1539c:	bl	15108 <__lxstat64@plt+0x4128>
   153a0:	str	r5, [r8]
   153a4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   153a8:	push	{fp, lr}
   153ac:	mov	fp, sp
   153b0:	mov	r1, #1
   153b4:	bl	15674 <__lxstat64@plt+0x4694>
   153b8:	cmp	r0, #0
   153bc:	popne	{fp, pc}
   153c0:	bl	154ec <__lxstat64@plt+0x450c>
   153c4:	push	{fp, lr}
   153c8:	mov	fp, sp
   153cc:	bl	15674 <__lxstat64@plt+0x4694>
   153d0:	cmp	r0, #0
   153d4:	popne	{fp, pc}
   153d8:	bl	154ec <__lxstat64@plt+0x450c>
   153dc:	push	{fp, lr}
   153e0:	mov	fp, sp
   153e4:	mov	r1, #1
   153e8:	bl	15674 <__lxstat64@plt+0x4694>
   153ec:	cmp	r0, #0
   153f0:	popne	{fp, pc}
   153f4:	bl	154ec <__lxstat64@plt+0x450c>
   153f8:	push	{fp, lr}
   153fc:	mov	fp, sp
   15400:	bl	15674 <__lxstat64@plt+0x4694>
   15404:	cmp	r0, #0
   15408:	popne	{fp, pc}
   1540c:	bl	154ec <__lxstat64@plt+0x450c>
   15410:	push	{r4, r5, fp, lr}
   15414:	add	fp, sp, #8
   15418:	mov	r5, r0
   1541c:	mov	r0, r1
   15420:	mov	r4, r1
   15424:	bl	156c8 <__lxstat64@plt+0x46e8>
   15428:	cmp	r0, #0
   1542c:	beq	15440 <__lxstat64@plt+0x4460>
   15430:	mov	r1, r5
   15434:	mov	r2, r4
   15438:	pop	{r4, r5, fp, lr}
   1543c:	b	10de8 <memcpy@plt>
   15440:	bl	154ec <__lxstat64@plt+0x450c>
   15444:	push	{r4, r5, fp, lr}
   15448:	add	fp, sp, #8
   1544c:	mov	r5, r0
   15450:	mov	r0, r1
   15454:	mov	r4, r1
   15458:	bl	156c8 <__lxstat64@plt+0x46e8>
   1545c:	cmp	r0, #0
   15460:	beq	15474 <__lxstat64@plt+0x4494>
   15464:	mov	r1, r5
   15468:	mov	r2, r4
   1546c:	pop	{r4, r5, fp, lr}
   15470:	b	10de8 <memcpy@plt>
   15474:	bl	154ec <__lxstat64@plt+0x450c>
   15478:	push	{r4, r5, fp, lr}
   1547c:	add	fp, sp, #8
   15480:	mov	r5, r0
   15484:	add	r0, r1, #1
   15488:	mov	r4, r1
   1548c:	bl	156c8 <__lxstat64@plt+0x46e8>
   15490:	cmp	r0, #0
   15494:	beq	154b0 <__lxstat64@plt+0x44d0>
   15498:	mov	r1, #0
   1549c:	mov	r2, r4
   154a0:	strb	r1, [r0, r4]
   154a4:	mov	r1, r5
   154a8:	pop	{r4, r5, fp, lr}
   154ac:	b	10de8 <memcpy@plt>
   154b0:	bl	154ec <__lxstat64@plt+0x450c>
   154b4:	push	{r4, r5, fp, lr}
   154b8:	add	fp, sp, #8
   154bc:	mov	r4, r0
   154c0:	bl	10ef0 <strlen@plt>
   154c4:	add	r5, r0, #1
   154c8:	mov	r0, r5
   154cc:	bl	156c8 <__lxstat64@plt+0x46e8>
   154d0:	cmp	r0, #0
   154d4:	beq	154e8 <__lxstat64@plt+0x4508>
   154d8:	mov	r1, r4
   154dc:	mov	r2, r5
   154e0:	pop	{r4, r5, fp, lr}
   154e4:	b	10de8 <memcpy@plt>
   154e8:	bl	154ec <__lxstat64@plt+0x450c>
   154ec:	push	{fp, lr}
   154f0:	mov	fp, sp
   154f4:	movw	r0, #33004	; 0x80ec
   154f8:	movw	r1, #29056	; 0x7180
   154fc:	mov	r2, #5
   15500:	movt	r0, #2
   15504:	movt	r1, #1
   15508:	ldr	r4, [r0]
   1550c:	mov	r0, #0
   15510:	bl	10e00 <dcgettext@plt>
   15514:	movw	r2, #27983	; 0x6d4f
   15518:	mov	r3, r0
   1551c:	mov	r0, r4
   15520:	mov	r1, #0
   15524:	movt	r2, #1
   15528:	bl	10e84 <error@plt>
   1552c:	bl	10fd4 <abort@plt>
   15530:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15534:	add	fp, sp, #24
   15538:	sub	sp, sp, #16
   1553c:	mov	r3, r1
   15540:	mov	r2, r0
   15544:	mov	r4, #0
   15548:	mov	r0, r2
   1554c:	ldrb	r1, [r0, -r4, lsl #1]!
   15550:	cmp	r1, #37	; 0x25
   15554:	bne	1556c <__lxstat64@plt+0x458c>
   15558:	ldrb	r0, [r0, #1]
   1555c:	cmp	r0, #115	; 0x73
   15560:	bne	15608 <__lxstat64@plt+0x4628>
   15564:	sub	r4, r4, #1
   15568:	b	15548 <__lxstat64@plt+0x4568>
   1556c:	cmp	r1, #0
   15570:	bne	15608 <__lxstat64@plt+0x4628>
   15574:	cmp	r4, #0
   15578:	str	r3, [sp, #12]
   1557c:	str	r3, [sp, #8]
   15580:	beq	1563c <__lxstat64@plt+0x465c>
   15584:	ldr	r0, [sp, #8]
   15588:	mov	r5, #0
   1558c:	mov	r7, r4
   15590:	add	r6, r0, #4
   15594:	str	r6, [sp, #8]
   15598:	ldr	r0, [r6, #-4]
   1559c:	bl	10ef0 <strlen@plt>
   155a0:	adds	r5, r0, r5
   155a4:	add	r6, r6, #4
   155a8:	mvncs	r5, #0
   155ac:	adds	r7, r7, #1
   155b0:	bcc	15594 <__lxstat64@plt+0x45b4>
   155b4:	cmn	r5, #1
   155b8:	ble	15658 <__lxstat64@plt+0x4678>
   155bc:	add	r0, r5, #1
   155c0:	bl	150c0 <__lxstat64@plt+0x40e0>
   155c4:	mov	r8, r0
   155c8:	mov	r5, r0
   155cc:	ldr	r0, [sp, #12]
   155d0:	add	r1, r0, #4
   155d4:	str	r1, [sp, #12]
   155d8:	ldr	r6, [r0]
   155dc:	mov	r0, r6
   155e0:	bl	10ef0 <strlen@plt>
   155e4:	mov	r7, r0
   155e8:	mov	r0, r5
   155ec:	mov	r1, r6
   155f0:	mov	r2, r7
   155f4:	bl	10de8 <memcpy@plt>
   155f8:	add	r5, r5, r7
   155fc:	adds	r4, r4, #1
   15600:	bcc	155cc <__lxstat64@plt+0x45ec>
   15604:	b	1564c <__lxstat64@plt+0x466c>
   15608:	add	r0, sp, #4
   1560c:	mov	r1, #1
   15610:	bl	10f14 <__vasprintf_chk@plt>
   15614:	cmn	r0, #1
   15618:	ble	15624 <__lxstat64@plt+0x4644>
   1561c:	ldr	r8, [sp, #4]
   15620:	b	15668 <__lxstat64@plt+0x4688>
   15624:	bl	10efc <__errno_location@plt>
   15628:	ldr	r0, [r0]
   1562c:	mov	r8, #0
   15630:	cmp	r0, #12
   15634:	bne	15668 <__lxstat64@plt+0x4688>
   15638:	bl	154ec <__lxstat64@plt+0x450c>
   1563c:	mov	r0, #1
   15640:	bl	150c0 <__lxstat64@plt+0x40e0>
   15644:	mov	r8, r0
   15648:	mov	r5, r0
   1564c:	mov	r0, #0
   15650:	strb	r0, [r5]
   15654:	b	15668 <__lxstat64@plt+0x4688>
   15658:	bl	10efc <__errno_location@plt>
   1565c:	mov	r1, #75	; 0x4b
   15660:	mov	r8, #0
   15664:	str	r1, [r0]
   15668:	mov	r0, r8
   1566c:	sub	sp, fp, #24
   15670:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15674:	clz	r2, r1
   15678:	clz	r3, r0
   1567c:	lsr	r2, r2, #5
   15680:	lsr	r3, r3, #5
   15684:	orrs	r2, r3, r2
   15688:	movwne	r1, #1
   1568c:	movwne	r0, #1
   15690:	cmp	r1, #0
   15694:	beq	156c4 <__lxstat64@plt+0x46e4>
   15698:	mvn	r2, #-2147483648	; 0x80000000
   1569c:	udiv	r2, r2, r1
   156a0:	cmp	r2, r0
   156a4:	bcs	156c4 <__lxstat64@plt+0x46e4>
   156a8:	push	{fp, lr}
   156ac:	mov	fp, sp
   156b0:	bl	10efc <__errno_location@plt>
   156b4:	mov	r1, #12
   156b8:	str	r1, [r0]
   156bc:	mov	r0, #0
   156c0:	pop	{fp, pc}
   156c4:	b	10d88 <calloc@plt>
   156c8:	cmp	r0, #0
   156cc:	movweq	r0, #1
   156d0:	cmn	r0, #1
   156d4:	ble	156dc <__lxstat64@plt+0x46fc>
   156d8:	b	10e90 <malloc@plt>
   156dc:	push	{fp, lr}
   156e0:	mov	fp, sp
   156e4:	bl	10efc <__errno_location@plt>
   156e8:	mov	r1, #12
   156ec:	str	r1, [r0]
   156f0:	mov	r0, #0
   156f4:	pop	{fp, pc}
   156f8:	push	{fp, lr}
   156fc:	mov	fp, sp
   15700:	cmp	r0, #0
   15704:	beq	15720 <__lxstat64@plt+0x4740>
   15708:	cmp	r1, #0
   1570c:	beq	1572c <__lxstat64@plt+0x474c>
   15710:	cmn	r1, #1
   15714:	ble	15734 <__lxstat64@plt+0x4754>
   15718:	pop	{fp, lr}
   1571c:	b	10e0c <realloc@plt>
   15720:	mov	r0, r1
   15724:	pop	{fp, lr}
   15728:	b	156c8 <__lxstat64@plt+0x46e8>
   1572c:	bl	158c0 <__lxstat64@plt+0x48e0>
   15730:	b	15740 <__lxstat64@plt+0x4760>
   15734:	bl	10efc <__errno_location@plt>
   15738:	mov	r1, #12
   1573c:	str	r1, [r0]
   15740:	mov	r0, #0
   15744:	pop	{fp, pc}
   15748:	push	{r4, r5, r6, sl, fp, lr}
   1574c:	add	fp, sp, #16
   15750:	mov	r4, r0
   15754:	bl	10e60 <__fpending@plt>
   15758:	mov	r5, r0
   1575c:	mov	r0, r4
   15760:	bl	10e6c <ferror_unlocked@plt>
   15764:	mov	r6, r0
   15768:	mov	r0, r4
   1576c:	bl	157c8 <__lxstat64@plt+0x47e8>
   15770:	cmp	r6, #0
   15774:	beq	15794 <__lxstat64@plt+0x47b4>
   15778:	mvn	r4, #0
   1577c:	cmp	r0, #0
   15780:	bne	157c0 <__lxstat64@plt+0x47e0>
   15784:	bl	10efc <__errno_location@plt>
   15788:	mov	r1, #0
   1578c:	str	r1, [r0]
   15790:	b	157c0 <__lxstat64@plt+0x47e0>
   15794:	cmp	r0, #0
   15798:	mov	r4, r0
   1579c:	mvnne	r4, #0
   157a0:	cmp	r5, #0
   157a4:	bne	157c0 <__lxstat64@plt+0x47e0>
   157a8:	cmp	r0, #0
   157ac:	beq	157c0 <__lxstat64@plt+0x47e0>
   157b0:	bl	10efc <__errno_location@plt>
   157b4:	ldr	r0, [r0]
   157b8:	subs	r4, r0, #9
   157bc:	mvnne	r4, #0
   157c0:	mov	r0, r4
   157c4:	pop	{r4, r5, r6, sl, fp, pc}
   157c8:	push	{r4, r5, r6, sl, fp, lr}
   157cc:	add	fp, sp, #16
   157d0:	sub	sp, sp, #8
   157d4:	mov	r4, r0
   157d8:	bl	10f38 <fileno@plt>
   157dc:	cmn	r0, #1
   157e0:	ble	15854 <__lxstat64@plt+0x4874>
   157e4:	mov	r0, r4
   157e8:	bl	10eb4 <__freading@plt>
   157ec:	cmp	r0, #0
   157f0:	beq	1581c <__lxstat64@plt+0x483c>
   157f4:	mov	r0, r4
   157f8:	bl	10f38 <fileno@plt>
   157fc:	mov	r1, #1
   15800:	mov	r2, #0
   15804:	mov	r3, #0
   15808:	str	r1, [sp]
   1580c:	bl	10e48 <lseek64@plt>
   15810:	and	r0, r0, r1
   15814:	cmn	r0, #1
   15818:	beq	15854 <__lxstat64@plt+0x4874>
   1581c:	mov	r0, r4
   15820:	bl	15864 <__lxstat64@plt+0x4884>
   15824:	cmp	r0, #0
   15828:	beq	15854 <__lxstat64@plt+0x4874>
   1582c:	bl	10efc <__errno_location@plt>
   15830:	ldr	r6, [r0]
   15834:	mov	r5, r0
   15838:	mov	r0, r4
   1583c:	bl	10f50 <fclose@plt>
   15840:	cmp	r6, #0
   15844:	strne	r6, [r5]
   15848:	mvnne	r0, #0
   1584c:	sub	sp, fp, #16
   15850:	pop	{r4, r5, r6, sl, fp, pc}
   15854:	mov	r0, r4
   15858:	sub	sp, fp, #16
   1585c:	pop	{r4, r5, r6, sl, fp, lr}
   15860:	b	10f50 <fclose@plt>
   15864:	push	{r4, sl, fp, lr}
   15868:	add	fp, sp, #8
   1586c:	sub	sp, sp, #8
   15870:	mov	r4, r0
   15874:	cmp	r0, #0
   15878:	beq	158b0 <__lxstat64@plt+0x48d0>
   1587c:	mov	r0, r4
   15880:	bl	10eb4 <__freading@plt>
   15884:	cmp	r0, #0
   15888:	beq	158b0 <__lxstat64@plt+0x48d0>
   1588c:	ldrb	r0, [r4, #1]
   15890:	tst	r0, #1
   15894:	beq	158b0 <__lxstat64@plt+0x48d0>
   15898:	mov	r0, #1
   1589c:	mov	r2, #0
   158a0:	mov	r3, #0
   158a4:	str	r0, [sp]
   158a8:	mov	r0, r4
   158ac:	bl	158e8 <__lxstat64@plt+0x4908>
   158b0:	mov	r0, r4
   158b4:	sub	sp, fp, #8
   158b8:	pop	{r4, sl, fp, lr}
   158bc:	b	10dc4 <fflush@plt>
   158c0:	push	{r4, r5, r6, sl, fp, lr}
   158c4:	add	fp, sp, #16
   158c8:	mov	r4, r0
   158cc:	bl	10efc <__errno_location@plt>
   158d0:	ldr	r6, [r0]
   158d4:	mov	r5, r0
   158d8:	mov	r0, r4
   158dc:	bl	10dd0 <free@plt>
   158e0:	str	r6, [r5]
   158e4:	pop	{r4, r5, r6, sl, fp, pc}
   158e8:	push	{r4, r5, r6, r7, fp, lr}
   158ec:	add	fp, sp, #16
   158f0:	sub	sp, sp, #8
   158f4:	mov	r4, r0
   158f8:	ldr	r0, [r0, #4]
   158fc:	mov	r5, r3
   15900:	mov	r6, r2
   15904:	ldr	r1, [r4, #8]
   15908:	cmp	r1, r0
   1590c:	bne	15928 <__lxstat64@plt+0x4948>
   15910:	ldrd	r0, [r4, #16]
   15914:	cmp	r1, r0
   15918:	bne	15928 <__lxstat64@plt+0x4948>
   1591c:	ldr	r0, [r4, #36]	; 0x24
   15920:	cmp	r0, #0
   15924:	beq	15940 <__lxstat64@plt+0x4960>
   15928:	mov	r0, r4
   1592c:	mov	r2, r6
   15930:	mov	r3, r5
   15934:	sub	sp, fp, #16
   15938:	pop	{r4, r5, r6, r7, fp, lr}
   1593c:	b	10f5c <fseeko64@plt>
   15940:	ldr	r7, [fp, #8]
   15944:	mov	r0, r4
   15948:	bl	10f38 <fileno@plt>
   1594c:	mov	r2, r6
   15950:	mov	r3, r5
   15954:	str	r7, [sp]
   15958:	bl	10e48 <lseek64@plt>
   1595c:	and	r2, r0, r1
   15960:	cmn	r2, #1
   15964:	beq	15980 <__lxstat64@plt+0x49a0>
   15968:	strd	r0, [r4, #80]	; 0x50
   1596c:	ldr	r0, [r4]
   15970:	bic	r0, r0, #16
   15974:	str	r0, [r4]
   15978:	mov	r0, #0
   1597c:	b	15984 <__lxstat64@plt+0x49a4>
   15980:	mvn	r0, #0
   15984:	sub	sp, fp, #16
   15988:	pop	{r4, r5, r6, r7, fp, pc}
   1598c:	push	{fp, lr}
   15990:	mov	fp, sp
   15994:	mov	r0, #14
   15998:	bl	10f80 <nl_langinfo@plt>
   1599c:	movw	r1, #24112	; 0x5e30
   159a0:	cmp	r0, #0
   159a4:	movt	r1, #1
   159a8:	movne	r1, r0
   159ac:	movw	r0, #29073	; 0x7191
   159b0:	ldrb	r2, [r1]
   159b4:	movt	r0, #1
   159b8:	cmp	r2, #0
   159bc:	movne	r0, r1
   159c0:	pop	{fp, pc}
   159c4:	push	{r4, r5, r6, r7, fp, lr}
   159c8:	add	fp, sp, #16
   159cc:	sub	sp, sp, #8
   159d0:	cmp	r0, #0
   159d4:	add	r5, sp, #4
   159d8:	mov	r7, r2
   159dc:	mov	r4, r1
   159e0:	movne	r5, r0
   159e4:	mov	r0, r5
   159e8:	bl	10e78 <mbrtowc@plt>
   159ec:	mov	r6, r0
   159f0:	cmp	r7, #0
   159f4:	beq	15a1c <__lxstat64@plt+0x4a3c>
   159f8:	cmn	r6, #2
   159fc:	bcc	15a1c <__lxstat64@plt+0x4a3c>
   15a00:	mov	r0, #0
   15a04:	bl	15a64 <__lxstat64@plt+0x4a84>
   15a08:	cmp	r0, #0
   15a0c:	bne	15a1c <__lxstat64@plt+0x4a3c>
   15a10:	ldrb	r0, [r4]
   15a14:	mov	r6, #1
   15a18:	str	r0, [r5]
   15a1c:	mov	r0, r6
   15a20:	sub	sp, fp, #16
   15a24:	pop	{r4, r5, r6, r7, fp, pc}
   15a28:	cmp	r2, #0
   15a2c:	beq	15a5c <__lxstat64@plt+0x4a7c>
   15a30:	mvn	r3, #0
   15a34:	udiv	r3, r3, r2
   15a38:	cmp	r3, r1
   15a3c:	bcs	15a5c <__lxstat64@plt+0x4a7c>
   15a40:	push	{fp, lr}
   15a44:	mov	fp, sp
   15a48:	bl	10efc <__errno_location@plt>
   15a4c:	mov	r1, #12
   15a50:	str	r1, [r0]
   15a54:	mov	r0, #0
   15a58:	pop	{fp, pc}
   15a5c:	mul	r1, r2, r1
   15a60:	b	156f8 <__lxstat64@plt+0x4718>
   15a64:	push	{r4, sl, fp, lr}
   15a68:	add	fp, sp, #8
   15a6c:	sub	sp, sp, #264	; 0x108
   15a70:	add	r1, sp, #7
   15a74:	movw	r2, #257	; 0x101
   15a78:	bl	15ad0 <__lxstat64@plt+0x4af0>
   15a7c:	mov	r4, #0
   15a80:	cmp	r0, #0
   15a84:	bne	15ac4 <__lxstat64@plt+0x4ae4>
   15a88:	movw	r1, #29079	; 0x7197
   15a8c:	add	r0, sp, #7
   15a90:	mov	r2, #2
   15a94:	movt	r1, #1
   15a98:	bl	10ee4 <bcmp@plt>
   15a9c:	cmp	r0, #0
   15aa0:	beq	15ac4 <__lxstat64@plt+0x4ae4>
   15aa4:	movw	r1, #29081	; 0x7199
   15aa8:	add	r0, sp, #7
   15aac:	mov	r2, #6
   15ab0:	movt	r1, #1
   15ab4:	bl	10ee4 <bcmp@plt>
   15ab8:	cmp	r0, #0
   15abc:	mov	r4, r0
   15ac0:	movwne	r4, #1
   15ac4:	mov	r0, r4
   15ac8:	sub	sp, fp, #8
   15acc:	pop	{r4, sl, fp, pc}
   15ad0:	push	{r4, r5, r6, r7, fp, lr}
   15ad4:	add	fp, sp, #16
   15ad8:	mov	r4, r1
   15adc:	mov	r1, #0
   15ae0:	mov	r6, r2
   15ae4:	bl	10f68 <setlocale@plt>
   15ae8:	cmp	r0, #0
   15aec:	beq	15b18 <__lxstat64@plt+0x4b38>
   15af0:	mov	r7, r0
   15af4:	bl	10ef0 <strlen@plt>
   15af8:	cmp	r0, r6
   15afc:	bcs	15b2c <__lxstat64@plt+0x4b4c>
   15b00:	add	r2, r0, #1
   15b04:	mov	r0, r4
   15b08:	mov	r1, r7
   15b0c:	bl	10de8 <memcpy@plt>
   15b10:	mov	r5, #0
   15b14:	b	15b54 <__lxstat64@plt+0x4b74>
   15b18:	cmp	r6, #0
   15b1c:	mov	r5, #22
   15b20:	movne	r0, #0
   15b24:	strbne	r0, [r4]
   15b28:	b	15b54 <__lxstat64@plt+0x4b74>
   15b2c:	mov	r5, #34	; 0x22
   15b30:	cmp	r6, #0
   15b34:	beq	15b54 <__lxstat64@plt+0x4b74>
   15b38:	sub	r6, r6, #1
   15b3c:	mov	r0, r4
   15b40:	mov	r1, r7
   15b44:	mov	r2, r6
   15b48:	bl	10de8 <memcpy@plt>
   15b4c:	mov	r0, #0
   15b50:	strb	r0, [r4, r6]
   15b54:	mov	r0, r5
   15b58:	pop	{r4, r5, r6, r7, fp, pc}
   15b5c:	mov	r1, #0
   15b60:	b	10f68 <setlocale@plt>
   15b64:	cmp	r3, #0
   15b68:	cmpeq	r2, #0
   15b6c:	bne	15b84 <__lxstat64@plt+0x4ba4>
   15b70:	cmp	r1, #0
   15b74:	cmpeq	r0, #0
   15b78:	mvnne	r1, #0
   15b7c:	mvnne	r0, #0
   15b80:	b	15ba0 <__lxstat64@plt+0x4bc0>
   15b84:	sub	sp, sp, #8
   15b88:	push	{sp, lr}
   15b8c:	bl	15bb0 <__lxstat64@plt+0x4bd0>
   15b90:	ldr	lr, [sp, #4]
   15b94:	add	sp, sp, #8
   15b98:	pop	{r2, r3}
   15b9c:	bx	lr
   15ba0:	push	{r1, lr}
   15ba4:	mov	r0, #8
   15ba8:	bl	10da0 <raise@plt>
   15bac:	pop	{r1, pc}
   15bb0:	cmp	r1, r3
   15bb4:	cmpeq	r0, r2
   15bb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15bbc:	mov	r4, r0
   15bc0:	movcc	r0, #0
   15bc4:	mov	r5, r1
   15bc8:	ldr	lr, [sp, #36]	; 0x24
   15bcc:	movcc	r1, r0
   15bd0:	bcc	15ccc <__lxstat64@plt+0x4cec>
   15bd4:	cmp	r3, #0
   15bd8:	clzeq	ip, r2
   15bdc:	clzne	ip, r3
   15be0:	addeq	ip, ip, #32
   15be4:	cmp	r5, #0
   15be8:	clzeq	r1, r4
   15bec:	addeq	r1, r1, #32
   15bf0:	clzne	r1, r5
   15bf4:	sub	ip, ip, r1
   15bf8:	sub	sl, ip, #32
   15bfc:	lsl	r9, r3, ip
   15c00:	rsb	fp, ip, #32
   15c04:	orr	r9, r9, r2, lsl sl
   15c08:	orr	r9, r9, r2, lsr fp
   15c0c:	lsl	r8, r2, ip
   15c10:	cmp	r5, r9
   15c14:	cmpeq	r4, r8
   15c18:	movcc	r0, #0
   15c1c:	movcc	r1, r0
   15c20:	bcc	15c3c <__lxstat64@plt+0x4c5c>
   15c24:	mov	r0, #1
   15c28:	subs	r4, r4, r8
   15c2c:	lsl	r1, r0, sl
   15c30:	orr	r1, r1, r0, lsr fp
   15c34:	lsl	r0, r0, ip
   15c38:	sbc	r5, r5, r9
   15c3c:	cmp	ip, #0
   15c40:	beq	15ccc <__lxstat64@plt+0x4cec>
   15c44:	lsr	r6, r8, #1
   15c48:	orr	r6, r6, r9, lsl #31
   15c4c:	lsr	r7, r9, #1
   15c50:	mov	r2, ip
   15c54:	b	15c78 <__lxstat64@plt+0x4c98>
   15c58:	subs	r3, r4, r6
   15c5c:	sbc	r8, r5, r7
   15c60:	adds	r3, r3, r3
   15c64:	adc	r8, r8, r8
   15c68:	adds	r4, r3, #1
   15c6c:	adc	r5, r8, #0
   15c70:	subs	r2, r2, #1
   15c74:	beq	15c94 <__lxstat64@plt+0x4cb4>
   15c78:	cmp	r5, r7
   15c7c:	cmpeq	r4, r6
   15c80:	bcs	15c58 <__lxstat64@plt+0x4c78>
   15c84:	adds	r4, r4, r4
   15c88:	adc	r5, r5, r5
   15c8c:	subs	r2, r2, #1
   15c90:	bne	15c78 <__lxstat64@plt+0x4c98>
   15c94:	lsr	r3, r4, ip
   15c98:	orr	r3, r3, r5, lsl fp
   15c9c:	lsr	r2, r5, ip
   15ca0:	orr	r3, r3, r5, lsr sl
   15ca4:	adds	r0, r0, r4
   15ca8:	mov	r4, r3
   15cac:	lsl	r3, r2, ip
   15cb0:	orr	r3, r3, r4, lsl sl
   15cb4:	lsl	ip, r4, ip
   15cb8:	orr	r3, r3, r4, lsr fp
   15cbc:	adc	r1, r1, r5
   15cc0:	subs	r0, r0, ip
   15cc4:	mov	r5, r2
   15cc8:	sbc	r1, r1, r3
   15ccc:	cmp	lr, #0
   15cd0:	strdne	r4, [lr]
   15cd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15cd8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15cdc:	mov	r7, r0
   15ce0:	ldr	r6, [pc, #72]	; 15d30 <__lxstat64@plt+0x4d50>
   15ce4:	ldr	r5, [pc, #72]	; 15d34 <__lxstat64@plt+0x4d54>
   15ce8:	add	r6, pc, r6
   15cec:	add	r5, pc, r5
   15cf0:	sub	r6, r6, r5
   15cf4:	mov	r8, r1
   15cf8:	mov	r9, r2
   15cfc:	bl	10d68 <calloc@plt-0x20>
   15d00:	asrs	r6, r6, #2
   15d04:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d08:	mov	r4, #0
   15d0c:	add	r4, r4, #1
   15d10:	ldr	r3, [r5], #4
   15d14:	mov	r2, r9
   15d18:	mov	r1, r8
   15d1c:	mov	r0, r7
   15d20:	blx	r3
   15d24:	cmp	r6, r4
   15d28:	bne	15d0c <__lxstat64@plt+0x4d2c>
   15d2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d30:	andeq	r2, r1, ip, lsl r2
   15d34:	andeq	r2, r1, r4, lsl r2
   15d38:	bx	lr
   15d3c:	ldr	r3, [pc, #12]	; 15d50 <__lxstat64@plt+0x4d70>
   15d40:	mov	r1, #0
   15d44:	add	r3, pc, r3
   15d48:	ldr	r2, [r3]
   15d4c:	b	10f08 <__cxa_atexit@plt>
   15d50:	muleq	r1, r8, r3
   15d54:	mov	r2, r1
   15d58:	mov	r1, r0
   15d5c:	mov	r0, #3
   15d60:	b	10fa4 <__xstat64@plt>
   15d64:	mov	r2, r1
   15d68:	mov	r1, r0
   15d6c:	mov	r0, #3
   15d70:	b	10fe0 <__lxstat64@plt>

Disassembly of section .fini:

00015d74 <.fini>:
   15d74:	push	{r3, lr}
   15d78:	pop	{r3, pc}
