
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 9.4.0-1ubuntu1~20.04.2 -fPIC -Os)


-- Parsing `/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: /home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v
Parsing Verilog input from `/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v' to AST representation.
Generating RTLIL representation for module `\button_sampler'.
Generating RTLIL representation for module `\button_controller'.
Successfully finished Verilog frontend.

-- Parsing `/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: /home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v
Parsing Verilog input from `/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v' to AST representation.
Generating RTLIL representation for module `\clock_top'.
Successfully finished Verilog frontend.

-- Parsing `/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: /home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v
Parsing Verilog input from `/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v' to AST representation.
Generating RTLIL representation for module `\timer'.
Generating RTLIL representation for module `\datemodule'.
Generating RTLIL representation for module `\setdate'.
Generating RTLIL representation for module `\settime'.
Generating RTLIL representation for module `\clocktime'.
Generating RTLIL representation for module `\formattime'.
Generating RTLIL representation for module `\alarm'.
Successfully finished Verilog frontend.

-- Parsing `/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: /home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v
Parsing Verilog input from `/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v' to AST representation.
Generating RTLIL representation for module `\interrupt_controller'.
Successfully finished Verilog frontend.

-- Parsing `/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: /home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v
Parsing Verilog input from `/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v' to AST representation.
Generating RTLIL representation for module `\lcd_controller'.
Successfully finished Verilog frontend.

-- Parsing `/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: /home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v
Parsing Verilog input from `/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v' to AST representation.
Generating RTLIL representation for module `\lcd_display_controller'.
Successfully finished Verilog frontend.

-- Parsing `/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: /home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v
Parsing Verilog input from `/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v' to AST representation.
Generating RTLIL representation for module `\test_lcd_ctrl'.
Successfully finished Verilog frontend.

-- Running command `tcl /home/csplab/symbiflow/quicklogic-arch-defs/share/quicklogic/synth.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

8. Executing Verilog-2005 frontend: /home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v
Parsing Verilog input from `/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\fpga_interconnect'.
Generating RTLIL representation for module `\CLOCK_CELL'.
Generating RTLIL representation for module `\BIDIR_CELL'.
Generating RTLIL representation for module `\SDIOMUX_CELL'.
Generating RTLIL representation for module `\T_FRAG'.
Generating RTLIL representation for module `\B_FRAG'.
Generating RTLIL representation for module `\Q_FRAG'.
Generating RTLIL representation for module `\F_FRAG'.
Generating RTLIL representation for module `\C_FRAG'.
Generating RTLIL representation for module `\ASSP'.
Generating RTLIL representation for module `\MULT'.
Generating RTLIL representation for module `\GMUX_IP'.
Generating RTLIL representation for module `\GMUX_IC'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/csplab/symbiflow/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_sim.v
Parsing Verilog input from `/home/csplab/symbiflow/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_sim.v' to AST representation.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB2_VPR'.
Successfully finished Verilog frontend.

10. Executing SYNTH_QUICKLOGIC pass.

10.1. Executing Verilog-2005 frontend: /home/csplab/symbiflow/bin/../share/yosys/quicklogic/cells_sim.v
Parsing Verilog input from `/home/csplab/symbiflow/bin/../share/yosys/quicklogic/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

10.2. Executing Verilog-2005 frontend: /home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_sim.v
Parsing Verilog input from `/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\AND2I0'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux2x1'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\ahb_gen_bfm'.
Generating RTLIL representation for module `\oscillator_s1'.
Generating RTLIL representation for module `\sdma_bfm'.
Generating RTLIL representation for module `\ahb2fb_asynbrig_if'.
Generating RTLIL representation for module `\fb2ahb_asynbrig_if'.
Generating RTLIL representation for module `\ahb2fb_asynbrig'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro_bfm'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\fifo_controller_model'.
Generating RTLIL representation for module `\ram'.
Warning: Replacing memory \ram with list of registers. See /home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_sim.v:3671, /home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_sim.v:3585, /home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_sim.v:3560
Generating RTLIL representation for module `\x2_model'.
Generating RTLIL representation for module `\ram_block_8K'.
Generating RTLIL representation for module `\sw_mux'.
Generating RTLIL representation for module `\ram8k_2x1_cell'.
Generating RTLIL representation for module `\ram8k_2x1_cell_macro'.
Generating RTLIL representation for module `\gpio_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\signed_mult'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Generating RTLIL representation for module `\RAM_8K_BLK'.
Generating RTLIL representation for module `\RAM_16K_BLK'.
Generating RTLIL representation for module `\FIFO_8K_BLK'.
Generating RTLIL representation for module `\FIFO_16K_BLK'.
Successfully finished Verilog frontend.

10.3. Executing HIERARCHY pass (managing design hierarchy).

10.3.1. Finding top of design hierarchy..
root of   3 design levels: test_lcd_ctrl       
root of   2 design levels: lcd_display_controller
root of   1 design levels: lcd_controller      
root of   0 design levels: interrupt_controller
root of   0 design levels: alarm               
root of   0 design levels: formattime          
root of   0 design levels: clocktime           
root of   0 design levels: settime             
root of   0 design levels: setdate             
root of   0 design levels: datemodule          
root of   0 design levels: timer               
root of   1 design levels: clock_top           
root of   1 design levels: button_controller   
root of   0 design levels: button_sampler      
Automatically selected test_lcd_ctrl as design top module.

10.3.2. Analyzing design hierarchy..
Top module:  \test_lcd_ctrl
Used module:     \lcd_display_controller
Used module:         \clock_top
Used module:             \timer
Used module:             \settime
Used module:             \datemodule
Used module:             \setdate
Used module:             \alarm
Used module:             \clocktime
Used module:             \formattime
Used module:         \lcd_controller
Used module:             \interrupt_controller
Used module:     \button_controller
Used module:         \button_sampler
Parameter 1 (\SFREQ_KHZ) = 5

10.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\button_sampler'.
Parameter 1 (\SFREQ_KHZ) = 5
Generating RTLIL representation for module `$paramod\button_sampler\SFREQ_KHZ=5'.
Parameter 1 (\MFREQ_KHZ) = 1
Parameter 2 (\REPEAT) = 1

10.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\interrupt_controller'.
Parameter 1 (\MFREQ_KHZ) = 1
Parameter 2 (\REPEAT) = 1
Generating RTLIL representation for module `$paramod\interrupt_controller\MFREQ_KHZ=1\REPEAT=1'.
Parameter 1 (\MFREQ_KHZ) = 1
Parameter 2 (\REPEAT) = 0

10.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\interrupt_controller'.
Parameter 1 (\MFREQ_KHZ) = 1
Parameter 2 (\REPEAT) = 0
Generating RTLIL representation for module `$paramod\interrupt_controller\MFREQ_KHZ=1\REPEAT=0'.
Parameter 1 (\MFREQ_KHZ) = 1
Parameter 2 (\REPEAT) = 0
Found cached RTLIL representation for module `$paramod\interrupt_controller\MFREQ_KHZ=1\REPEAT=0'.
Parameter 1 (\MFREQ_KHZ) = 1
Parameter 2 (\REPEAT) = 0
Found cached RTLIL representation for module `$paramod\interrupt_controller\MFREQ_KHZ=1\REPEAT=0'.
Parameter 1 (\M_FREQ) = 6000000

10.3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\clock_top'.
Parameter 1 (\M_FREQ) = 6000000
Generating RTLIL representation for module `$paramod\clock_top\M_FREQ=6000000'.
Parameter 1 (\MFREQ_KHZ) = 1
Parameter 2 (\InsWaitTime) = 16'0000000000001010
Parameter 3 (\DataWaitTime) = 10
Parameter 4 (\RefreshTime) = 320

10.3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\lcd_controller'.
Parameter 1 (\MFREQ_KHZ) = 1
Parameter 2 (\InsWaitTime) = 16'0000000000001010
Parameter 3 (\DataWaitTime) = 10
Parameter 4 (\RefreshTime) = 320
Generating RTLIL representation for module `$paramod$a78640c6e76ad86fcb0f25cc4414d16cd6ecc577\lcd_controller'.
Parameter 1 (\M_FREQ) = 10000
Parameter 2 (\InsWaitTime) = 5
Parameter 3 (\DataWaitTime) = 2
Parameter 4 (\RefreshTime) = 2

10.3.8. Executing AST frontend in derive mode using pre-parsed AST for module `\lcd_display_controller'.
Parameter 1 (\M_FREQ) = 10000
Parameter 2 (\InsWaitTime) = 5
Parameter 3 (\DataWaitTime) = 2
Parameter 4 (\RefreshTime) = 2
Generating RTLIL representation for module `$paramod\lcd_display_controller\M_FREQ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2'.
Parameter 1 (\MFREQ_KHZ) = 20000

10.3.9. Executing AST frontend in derive mode using pre-parsed AST for module `\button_controller'.
Parameter 1 (\MFREQ_KHZ) = 20000
Generating RTLIL representation for module `$paramod\button_controller\MFREQ_KHZ=20000'.

10.3.10. Analyzing design hierarchy..
Top module:  \test_lcd_ctrl
Used module:     $paramod\lcd_display_controller\M_FREQ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2
Used module:         \clock_top
Used module:             \timer
Used module:             \settime
Used module:             \datemodule
Used module:             \setdate
Used module:             \alarm
Used module:             \clocktime
Used module:             \formattime
Used module:         \lcd_controller
Used module:             $paramod\interrupt_controller\MFREQ_KHZ=1\REPEAT=1
Used module:             $paramod\interrupt_controller\MFREQ_KHZ=1\REPEAT=0
Used module:     $paramod\button_controller\MFREQ_KHZ=20000
Used module:         \button_sampler
Parameter 1 (\M_FREQ) = 6000000
Found cached RTLIL representation for module `$paramod\clock_top\M_FREQ=6000000'.
Parameter 1 (\MFREQ_KHZ) = 10000
Parameter 2 (\InsWaitTime) = 5
Parameter 3 (\DataWaitTime) = 2
Parameter 4 (\RefreshTime) = 2

10.3.11. Executing AST frontend in derive mode using pre-parsed AST for module `\lcd_controller'.
Parameter 1 (\MFREQ_KHZ) = 10000
Parameter 2 (\InsWaitTime) = 5
Parameter 3 (\DataWaitTime) = 2
Parameter 4 (\RefreshTime) = 2
Generating RTLIL representation for module `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2'.
Parameter 1 (\SFREQ_KHZ) = 100000

10.3.12. Executing AST frontend in derive mode using pre-parsed AST for module `\button_sampler'.
Parameter 1 (\SFREQ_KHZ) = 100000
Generating RTLIL representation for module `$paramod\button_sampler\SFREQ_KHZ=100000'.

10.3.13. Analyzing design hierarchy..
Top module:  \test_lcd_ctrl
Used module:     $paramod\lcd_display_controller\M_FREQ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2
Used module:         $paramod\clock_top\M_FREQ=6000000
Used module:             \timer
Used module:             \settime
Used module:             \datemodule
Used module:             \setdate
Used module:             \alarm
Used module:             \clocktime
Used module:             \formattime
Used module:         $paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2
Used module:             \interrupt_controller
Used module:     $paramod\button_controller\MFREQ_KHZ=20000
Used module:         $paramod\button_sampler\SFREQ_KHZ=100000
Parameter 1 (\MFREQ_KHZ) = 10000
Parameter 2 (\REPEAT) = 1

10.3.14. Executing AST frontend in derive mode using pre-parsed AST for module `\interrupt_controller'.
Parameter 1 (\MFREQ_KHZ) = 10000
Parameter 2 (\REPEAT) = 1
Generating RTLIL representation for module `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1'.
Parameter 1 (\MFREQ_KHZ) = 10000
Parameter 2 (\REPEAT) = 0

10.3.15. Executing AST frontend in derive mode using pre-parsed AST for module `\interrupt_controller'.
Parameter 1 (\MFREQ_KHZ) = 10000
Parameter 2 (\REPEAT) = 0
Generating RTLIL representation for module `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0'.
Parameter 1 (\MFREQ_KHZ) = 10000
Parameter 2 (\REPEAT) = 0
Found cached RTLIL representation for module `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0'.
Parameter 1 (\MFREQ_KHZ) = 10000
Parameter 2 (\REPEAT) = 0
Found cached RTLIL representation for module `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0'.

10.3.16. Analyzing design hierarchy..
Top module:  \test_lcd_ctrl
Used module:     $paramod\lcd_display_controller\M_FREQ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2
Used module:         $paramod\clock_top\M_FREQ=6000000
Used module:             \timer
Used module:             \settime
Used module:             \datemodule
Used module:             \setdate
Used module:             \alarm
Used module:             \clocktime
Used module:             \formattime
Used module:         $paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2
Used module:             $paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1
Used module:             $paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0
Used module:     $paramod\button_controller\MFREQ_KHZ=20000
Used module:         $paramod\button_sampler\SFREQ_KHZ=100000

10.3.17. Analyzing design hierarchy..
Top module:  \test_lcd_ctrl
Used module:     $paramod\lcd_display_controller\M_FREQ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2
Used module:         $paramod\clock_top\M_FREQ=6000000
Used module:             \timer
Used module:             \settime
Used module:             \datemodule
Used module:             \setdate
Used module:             \alarm
Used module:             \clocktime
Used module:             \formattime
Used module:         $paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2
Used module:             $paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1
Used module:             $paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0
Used module:     $paramod\button_controller\MFREQ_KHZ=20000
Used module:         $paramod\button_sampler\SFREQ_KHZ=100000
Removing unused module `$paramod$a78640c6e76ad86fcb0f25cc4414d16cd6ecc577\lcd_controller'.
Removing unused module `$paramod\interrupt_controller\MFREQ_KHZ=1\REPEAT=0'.
Removing unused module `$paramod\interrupt_controller\MFREQ_KHZ=1\REPEAT=1'.
Removing unused module `$paramod\button_sampler\SFREQ_KHZ=5'.
Removing unused module `\lcd_display_controller'.
Removing unused module `\lcd_controller'.
Removing unused module `\interrupt_controller'.
Removing unused module `\clock_top'.
Removing unused module `\button_controller'.
Removing unused module `\button_sampler'.
Removed 10 unused modules.

10.4. Executing PROC pass (convert processes to netlists).

10.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1437'.
Found and cleaned up 1 empty switch in `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1421'.
Cleaned up 2 empty switches.

10.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 10 switch rules as full_case in process $proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382 in module $paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.
Marked 1 switch rules as full_case in process $proc$/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$368 in module MULT.
Marked 2 switch rules as full_case in process $proc$/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$350 in module Q_FRAG.
Marked 12 switch rules as full_case in process $proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71$1313 in module $paramod\button_controller\MFREQ_KHZ=20000.
Marked 6 switch rules as full_case in process $proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:312$1305 in module $paramod\lcd_display_controller\M_FREQ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.
Marked 3 switch rules as full_case in process $proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1437 in module $paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.
Marked 1 switch rules as full_case in process $proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:508$218 in module alarm.
Marked 4 switch rules as full_case in process $proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391$181 in module clocktime.
Marked 3 switch rules as full_case in process $proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309$150 in module settime.
Removed 1 dead cases from process $proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217$120 in module setdate.
Marked 2 switch rules as full_case in process $proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217$120 in module setdate.
Marked 8 switch rules as full_case in process $proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119$97 in module datemodule.
Marked 5 switch rules as full_case in process $proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13$77 in module timer.
Marked 1 switch rules as full_case in process $proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56$1226 in module $paramod\clock_top\M_FREQ=6000000.
Marked 3 switch rules as full_case in process $proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1421 in module $paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.
Marked 2 switch rules as full_case in process $proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10$1418 in module $paramod\button_sampler\SFREQ_KHZ=100000.
Removed a total of 1 dead cases.

10.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 7 redundant assignments.
Promoted 26 assignments to connections.

10.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:127$1417'.
  Set init value: \start_refresh_intr = 1'0
Found init rule in `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:123$1416'.
  Set init value: \exec_data_next = 1'0
Found init rule in `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:119$1415'.
  Set init value: \send_next = 1'0
Found init rule in `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:115$1414'.
  Set init value: \exec_next = 1'0
Found init rule in `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:113$1413'.
  Set init value: \data_substate = 1'0
Found init rule in `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:110$1412'.
  Set init value: \data_state = 7'0000000
Found init rule in `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:67$1411'.
  Set init value: \init_substate = 1'0
Found init rule in `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:64$1410'.
  Set init value: \init_state = 5'00000
Found init rule in `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:23$1409'.
  Set init value: \init_bar = 1'0
Found init rule in `\Q_FRAG.$proc$/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$351'.
  Set init value: \QZ = 1'0
Found init rule in `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:18$1452'.
  Set init value: \rIntLatched = 1'0
Found init rule in `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:17$1451'.
  Set init value: \upCount = 1'0
Found init rule in `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16$1450'.
  Set init value: \ms_counter = 17'00000000000000000
Found init rule in `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15$1449'.
  Set init value: \clk_counter = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\settime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:305$180'.
  Set init value: \issetpressednow = 1'0
Found init rule in `$paramod\clock_top\M_FREQ=6000000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:40$1230'.
  Set init value: \clk1 = 1'0
Found init rule in `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:18$1436'.
  Set init value: \rIntLatched = 1'0
Found init rule in `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:17$1435'.
  Set init value: \upCount = 1'0
Found init rule in `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16$1434'.
  Set init value: \ms_counter = 17'00000000000000000
Found init rule in `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15$1433'.
  Set init value: \clk_counter = 64'0000000000000000000000000000000000000000000000000000000000000000

10.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \QST in `\Q_FRAG.$proc$/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$350'.
Found async reset \QRT in `\Q_FRAG.$proc$/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$350'.

10.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:127$1417'.
Creating decoders for process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:123$1416'.
Creating decoders for process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:119$1415'.
Creating decoders for process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:115$1414'.
Creating decoders for process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:113$1413'.
Creating decoders for process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:110$1412'.
Creating decoders for process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:67$1411'.
Creating decoders for process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:64$1410'.
Creating decoders for process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:23$1409'.
Creating decoders for process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
     1/13: $0\RS[0:0]
     2/13: $0\start_refresh_intr[0:0]
     3/13: $0\exec_data_next[0:0]
     4/13: $0\send_next[0:0]
     5/13: $0\exec_next[0:0]
     6/13: $0\data_substate[0:0]
     7/13: $0\data_state[6:0]
     8/13: $0\init_substate[0:0]
     9/13: $0\init_state[4:0]
    10/13: $0\init_bar[0:0]
    11/13: $0\RW[0:0]
    12/13: $0\DB[7:0]
    13/13: $0\E[0:0]
Creating decoders for process `\MULT.$proc$/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$368'.
     1/2: $0\Cmult[63:0] [63:32]
     2/2: $0\Cmult[63:0] [31:0]
Creating decoders for process `\Q_FRAG.$proc$/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$351'.
Creating decoders for process `\Q_FRAG.$proc$/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$350'.
     1/1: $0\QZ[0:0]
Creating decoders for process `\test_lcd_ctrl.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:17$333'.
Creating decoders for process `\test_lcd_ctrl.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:42$331'.
     1/1: $0\led[0:0]
Creating decoders for process `$paramod\button_controller\MFREQ_KHZ=20000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71$1313'.
     1/15: $0\vButton[5:0] [5]
     2/15: $0\vButton[5:0] [4]
     3/15: $0\vButton[5:0] [1]
     4/15: $0\vButton[5:0] [3]
     5/15: $0\vButton[5:0] [2]
     6/15: $0\vButton[5:0] [0]
     7/15: $0\lsTimerToggle0[0:0]
     8/15: $0\lsAlarmButton[0:0]
     9/15: $0\lsSetButton[0:0]
    10/15: $0\lsButton2[0:0]
    11/15: $0\lsButton1[0:0]
    12/15: $0\lsButton0[0:0]
    13/15: $0\lsTimerToggle1[0:0]
    14/15: $0\timer_mode[1:0]
    15/15: $0\clk_mode[1:0]
Creating decoders for process `$paramod\lcd_display_controller\M_FREQ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:312$1305'.
     1/1: $0\disp_screen[2:0]
Creating decoders for process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:18$1452'.
Creating decoders for process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:17$1451'.
Creating decoders for process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16$1450'.
Creating decoders for process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15$1449'.
Creating decoders for process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1437'.
     1/5: $0\clk_counter[63:0]
     2/5: $0\rIntLatched[0:0]
     3/5: $0\upCount[0:0]
     4/5: $0\ms_counter[16:0]
     5/5: $0\interrupt[0:0]
Creating decoders for process `\alarm.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:508$218'.
     1/2: $0\ring[0:0]
     2/2: $0\time_alarm[15:0]
Creating decoders for process `\clocktime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391$181'.
     1/3: $0\hour_reg[7:0]
     2/3: $0\min_reg[7:0]
     3/3: $0\sec_reg[7:0]
Creating decoders for process `\settime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:305$180'.
Creating decoders for process `\settime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309$150'.
     1/12: $0\dbg_led[4:0] [4:3]
     2/12: $0\dbg_led[4:0] [0]
     3/12: $0\dbg_led[4:0] [1]
     4/12: $0\dbg_led[4:0] [2]
     5/12: $0\state[1:0]
     6/12: $0\sec2[3:0]
     7/12: $0\sec1[3:0]
     8/12: $0\min2[3:0]
     9/12: $0\min1[3:0]
    10/12: $0\hour2[3:0]
    11/12: $0\hour1[3:0]
    12/12: $0\issetpressednow[0:0]
Creating decoders for process `\setdate.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217$120'.
     1/9: $0\issetpressednow[0:0]
     2/9: $0\state[1:0]
     3/9: $0\day[2:0]
     4/9: $0\year2[3:0]
     5/9: $0\year1[3:0]
     6/9: $0\month2[3:0]
     7/9: $0\month1[3:0]
     8/9: $0\day2[3:0]
     9/9: $0\day1[3:0]
Creating decoders for process `\datemodule.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119$97'.
     1/4: $0\weekdayreg[2:0]
     2/4: $0\year_reg[7:0]
     3/4: $0\month_reg[7:0]
     4/4: $0\day_reg[7:0]
Creating decoders for process `\timer.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13$77'.
     1/5: $2\isbuzzer[0:0]
     2/5: $1\isbuzzer[0:0]
     3/5: $0\hour_reg[7:0]
     4/5: $0\min_reg[7:0]
     5/5: $0\sec_reg[7:0]
Creating decoders for process `$paramod\clock_top\M_FREQ=6000000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:40$1230'.
Creating decoders for process `$paramod\clock_top\M_FREQ=6000000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56$1226'.
     1/2: $0\counter[31:0]
     2/2: $0\clk1[0:0]
Creating decoders for process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:18$1436'.
Creating decoders for process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:17$1435'.
Creating decoders for process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16$1434'.
Creating decoders for process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15$1433'.
Creating decoders for process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1421'.
     1/5: $0\clk_counter[63:0]
     2/5: $0\rIntLatched[0:0]
     3/5: $0\upCount[0:0]
     4/5: $0\ms_counter[16:0]
     5/5: $0\interrupt[0:0]
Creating decoders for process `$paramod\button_sampler\SFREQ_KHZ=100000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10$1418'.
     1/2: $0\counter[31:0]
     2/2: $0\sbutton[6:0]

10.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\test_lcd_ctrl.\reset' from process `\test_lcd_ctrl.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:17$333'.

10.4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.\E' using process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
  created $dff cell `$procdff$2269' with positive edge clock.
Creating register for signal `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.\DB' using process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
  created $dff cell `$procdff$2270' with positive edge clock.
Creating register for signal `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.\RS' using process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
  created $dff cell `$procdff$2271' with positive edge clock.
Creating register for signal `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.\RW' using process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
  created $dff cell `$procdff$2272' with positive edge clock.
Creating register for signal `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.\init_bar' using process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
  created $dff cell `$procdff$2273' with positive edge clock.
Creating register for signal `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.\init_state' using process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
  created $dff cell `$procdff$2274' with positive edge clock.
Creating register for signal `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.\init_substate' using process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
  created $dff cell `$procdff$2275' with positive edge clock.
Creating register for signal `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.\data_state' using process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
  created $dff cell `$procdff$2276' with positive edge clock.
Creating register for signal `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.\data_substate' using process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
  created $dff cell `$procdff$2277' with positive edge clock.
Creating register for signal `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.\exec_next' using process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
  created $dff cell `$procdff$2278' with positive edge clock.
Creating register for signal `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.\send_next' using process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
  created $dff cell `$procdff$2279' with positive edge clock.
Creating register for signal `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.\exec_data_next' using process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
  created $dff cell `$procdff$2280' with positive edge clock.
Creating register for signal `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.\start_refresh_intr' using process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
  created $dff cell `$procdff$2281' with positive edge clock.
Creating register for signal `\MULT.\Cmult' using process `\MULT.$proc$/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$368'.
  created direct connection (no actual register cell created).
Creating register for signal `\Q_FRAG.\QZ' using process `\Q_FRAG.$proc$/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$350'.
Warning: Complex async reset for dff `\QZ'.
  created $dffsr cell `$procdff$2294' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\test_lcd_ctrl.\led' using process `\test_lcd_ctrl.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:42$331'.
  created $dff cell `$procdff$2295' with positive edge clock.
Creating register for signal `$paramod\button_controller\MFREQ_KHZ=20000.\clk_mode' using process `$paramod\button_controller\MFREQ_KHZ=20000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71$1313'.
  created $dff cell `$procdff$2296' with positive edge clock.
Creating register for signal `$paramod\button_controller\MFREQ_KHZ=20000.\timer_mode' using process `$paramod\button_controller\MFREQ_KHZ=20000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71$1313'.
  created $dff cell `$procdff$2297' with positive edge clock.
Creating register for signal `$paramod\button_controller\MFREQ_KHZ=20000.\vButton' using process `$paramod\button_controller\MFREQ_KHZ=20000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71$1313'.
  created $dff cell `$procdff$2298' with positive edge clock.
Creating register for signal `$paramod\button_controller\MFREQ_KHZ=20000.\lsButton0' using process `$paramod\button_controller\MFREQ_KHZ=20000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71$1313'.
  created $dff cell `$procdff$2299' with positive edge clock.
Creating register for signal `$paramod\button_controller\MFREQ_KHZ=20000.\lsButton1' using process `$paramod\button_controller\MFREQ_KHZ=20000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71$1313'.
  created $dff cell `$procdff$2300' with positive edge clock.
Creating register for signal `$paramod\button_controller\MFREQ_KHZ=20000.\lsButton2' using process `$paramod\button_controller\MFREQ_KHZ=20000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71$1313'.
  created $dff cell `$procdff$2301' with positive edge clock.
Creating register for signal `$paramod\button_controller\MFREQ_KHZ=20000.\lsSetButton' using process `$paramod\button_controller\MFREQ_KHZ=20000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71$1313'.
  created $dff cell `$procdff$2302' with positive edge clock.
Creating register for signal `$paramod\button_controller\MFREQ_KHZ=20000.\lsAlarmButton' using process `$paramod\button_controller\MFREQ_KHZ=20000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71$1313'.
  created $dff cell `$procdff$2303' with positive edge clock.
Creating register for signal `$paramod\button_controller\MFREQ_KHZ=20000.\lsTimerToggle0' using process `$paramod\button_controller\MFREQ_KHZ=20000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71$1313'.
  created $dff cell `$procdff$2304' with positive edge clock.
Creating register for signal `$paramod\button_controller\MFREQ_KHZ=20000.\lsTimerToggle1' using process `$paramod\button_controller\MFREQ_KHZ=20000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71$1313'.
  created $dff cell `$procdff$2305' with positive edge clock.
Creating register for signal `$paramod\lcd_display_controller\M_FREQ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.\disp_screen' using process `$paramod\lcd_display_controller\M_FREQ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:312$1305'.
  created $dff cell `$procdff$2306' with positive edge clock.
Creating register for signal `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.\interrupt' using process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1437'.
  created $dff cell `$procdff$2307' with positive edge clock.
Creating register for signal `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.\clk_counter' using process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1437'.
  created $dff cell `$procdff$2308' with positive edge clock.
Creating register for signal `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.\ms_counter' using process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1437'.
  created $dff cell `$procdff$2309' with positive edge clock.
Creating register for signal `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.\upCount' using process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1437'.
  created $dff cell `$procdff$2310' with positive edge clock.
Creating register for signal `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.\rIntLatched' using process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1437'.
  created $dff cell `$procdff$2311' with positive edge clock.
Creating register for signal `\alarm.\ring' using process `\alarm.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:508$218'.
  created $dff cell `$procdff$2312' with positive edge clock.
Creating register for signal `\alarm.\time_alarm' using process `\alarm.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:508$218'.
  created $dff cell `$procdff$2313' with positive edge clock.
Creating register for signal `\clocktime.\sec_reg' using process `\clocktime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391$181'.
  created $dff cell `$procdff$2314' with positive edge clock.
Creating register for signal `\clocktime.\min_reg' using process `\clocktime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391$181'.
  created $dff cell `$procdff$2315' with positive edge clock.
Creating register for signal `\clocktime.\hour_reg' using process `\clocktime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391$181'.
  created $dff cell `$procdff$2316' with positive edge clock.
Creating register for signal `\settime.\dbg_led' using process `\settime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309$150'.
  created $dff cell `$procdff$2317' with positive edge clock.
Creating register for signal `\settime.\hour1' using process `\settime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309$150'.
  created $dff cell `$procdff$2318' with positive edge clock.
Creating register for signal `\settime.\hour2' using process `\settime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309$150'.
  created $dff cell `$procdff$2319' with positive edge clock.
Creating register for signal `\settime.\min1' using process `\settime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309$150'.
  created $dff cell `$procdff$2320' with positive edge clock.
Creating register for signal `\settime.\min2' using process `\settime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309$150'.
  created $dff cell `$procdff$2321' with positive edge clock.
Creating register for signal `\settime.\sec1' using process `\settime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309$150'.
  created $dff cell `$procdff$2322' with positive edge clock.
Creating register for signal `\settime.\sec2' using process `\settime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309$150'.
  created $dff cell `$procdff$2323' with positive edge clock.
Creating register for signal `\settime.\state' using process `\settime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309$150'.
  created $dff cell `$procdff$2324' with positive edge clock.
Creating register for signal `\settime.\issetpressednow' using process `\settime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309$150'.
  created $dff cell `$procdff$2325' with positive edge clock.
Creating register for signal `\setdate.\day1' using process `\setdate.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217$120'.
  created $dff cell `$procdff$2326' with positive edge clock.
Creating register for signal `\setdate.\day2' using process `\setdate.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217$120'.
  created $dff cell `$procdff$2327' with positive edge clock.
Creating register for signal `\setdate.\month1' using process `\setdate.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217$120'.
  created $dff cell `$procdff$2328' with positive edge clock.
Creating register for signal `\setdate.\month2' using process `\setdate.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217$120'.
  created $dff cell `$procdff$2329' with positive edge clock.
Creating register for signal `\setdate.\year1' using process `\setdate.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217$120'.
  created $dff cell `$procdff$2330' with positive edge clock.
Creating register for signal `\setdate.\year2' using process `\setdate.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217$120'.
  created $dff cell `$procdff$2331' with positive edge clock.
Creating register for signal `\setdate.\day' using process `\setdate.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217$120'.
  created $dff cell `$procdff$2332' with positive edge clock.
Creating register for signal `\setdate.\state' using process `\setdate.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217$120'.
  created $dff cell `$procdff$2333' with positive edge clock.
Creating register for signal `\setdate.\issetpressednow' using process `\setdate.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217$120'.
  created $dff cell `$procdff$2334' with positive edge clock.
Creating register for signal `\datemodule.\hour_reg' using process `\datemodule.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119$97'.
  created $dff cell `$procdff$2335' with positive edge clock.
Creating register for signal `\datemodule.\day_reg' using process `\datemodule.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119$97'.
  created $dff cell `$procdff$2336' with positive edge clock.
Creating register for signal `\datemodule.\day_reg_del' using process `\datemodule.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119$97'.
  created $dff cell `$procdff$2337' with positive edge clock.
Creating register for signal `\datemodule.\month_reg' using process `\datemodule.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119$97'.
  created $dff cell `$procdff$2338' with positive edge clock.
Creating register for signal `\datemodule.\month_reg_del' using process `\datemodule.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119$97'.
  created $dff cell `$procdff$2339' with positive edge clock.
Creating register for signal `\datemodule.\year_reg' using process `\datemodule.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119$97'.
  created $dff cell `$procdff$2340' with positive edge clock.
Creating register for signal `\datemodule.\weekdayreg' using process `\datemodule.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119$97'.
  created $dff cell `$procdff$2341' with positive edge clock.
Creating register for signal `\datemodule.\new_day' using process `\datemodule.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119$97'.
  created $dff cell `$procdff$2342' with positive edge clock.
Creating register for signal `\timer.\sec_reg' using process `\timer.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13$77'.
  created $dff cell `$procdff$2343' with positive edge clock.
Creating register for signal `\timer.\min_reg' using process `\timer.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13$77'.
  created $dff cell `$procdff$2344' with positive edge clock.
Creating register for signal `\timer.\hour_reg' using process `\timer.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13$77'.
  created $dff cell `$procdff$2345' with positive edge clock.
Creating register for signal `\timer.\isbuzzer' using process `\timer.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13$77'.
  created $dff cell `$procdff$2346' with positive edge clock.
Creating register for signal `$paramod\clock_top\M_FREQ=6000000.\counter' using process `$paramod\clock_top\M_FREQ=6000000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56$1226'.
  created $dff cell `$procdff$2347' with positive edge clock.
Creating register for signal `$paramod\clock_top\M_FREQ=6000000.\clk1' using process `$paramod\clock_top\M_FREQ=6000000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56$1226'.
  created $dff cell `$procdff$2348' with positive edge clock.
Creating register for signal `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.\interrupt' using process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1421'.
  created $dff cell `$procdff$2349' with positive edge clock.
Creating register for signal `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.\clk_counter' using process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1421'.
  created $dff cell `$procdff$2350' with positive edge clock.
Creating register for signal `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.\ms_counter' using process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1421'.
  created $dff cell `$procdff$2351' with positive edge clock.
Creating register for signal `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.\upCount' using process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1421'.
  created $dff cell `$procdff$2352' with positive edge clock.
Creating register for signal `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.\rIntLatched' using process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1421'.
  created $dff cell `$procdff$2353' with positive edge clock.
Creating register for signal `$paramod\button_sampler\SFREQ_KHZ=100000.\sbutton' using process `$paramod\button_sampler\SFREQ_KHZ=100000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10$1418'.
  created $dff cell `$procdff$2354' with positive edge clock.
Creating register for signal `$paramod\button_sampler\SFREQ_KHZ=100000.\counter' using process `$paramod\button_sampler\SFREQ_KHZ=100000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10$1418'.
  created $dff cell `$procdff$2355' with positive edge clock.

10.4.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:127$1417'.
Removing empty process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:123$1416'.
Removing empty process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:119$1415'.
Removing empty process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:115$1414'.
Removing empty process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:113$1413'.
Removing empty process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:110$1412'.
Removing empty process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:67$1411'.
Removing empty process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:64$1410'.
Removing empty process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:23$1409'.
Found and cleaned up 10 empty switches in `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
Removing empty process `$paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131$1382'.
Found and cleaned up 4 empty switches in `\MULT.$proc$/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$368'.
Removing empty process `MULT.$proc$/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$368'.
Removing empty process `Q_FRAG.$proc$/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$351'.
Found and cleaned up 1 empty switch in `\Q_FRAG.$proc$/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$350'.
Removing empty process `Q_FRAG.$proc$/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$350'.
Removing empty process `test_lcd_ctrl.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:17$333'.
Found and cleaned up 1 empty switch in `\test_lcd_ctrl.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:42$331'.
Removing empty process `test_lcd_ctrl.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:42$331'.
Found and cleaned up 26 empty switches in `$paramod\button_controller\MFREQ_KHZ=20000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71$1313'.
Removing empty process `$paramod\button_controller\MFREQ_KHZ=20000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71$1313'.
Found and cleaned up 8 empty switches in `$paramod\lcd_display_controller\M_FREQ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:312$1305'.
Removing empty process `$paramod\lcd_display_controller\M_FREQ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:312$1305'.
Removing empty process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:18$1452'.
Removing empty process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:17$1451'.
Removing empty process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16$1450'.
Removing empty process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15$1449'.
Found and cleaned up 6 empty switches in `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1437'.
Removing empty process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1437'.
Found and cleaned up 1 empty switch in `\alarm.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:508$218'.
Removing empty process `alarm.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:508$218'.
Found and cleaned up 8 empty switches in `\clocktime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391$181'.
Removing empty process `clocktime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391$181'.
Removing empty process `settime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:305$180'.
Found and cleaned up 13 empty switches in `\settime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309$150'.
Removing empty process `settime.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309$150'.
Found and cleaned up 14 empty switches in `\setdate.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217$120'.
Removing empty process `setdate.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217$120'.
Found and cleaned up 12 empty switches in `\datemodule.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119$97'.
Removing empty process `datemodule.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119$97'.
Found and cleaned up 7 empty switches in `\timer.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13$77'.
Removing empty process `timer.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13$77'.
Removing empty process `$paramod\clock_top\M_FREQ=6000000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:40$1230'.
Found and cleaned up 1 empty switch in `$paramod\clock_top\M_FREQ=6000000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56$1226'.
Removing empty process `$paramod\clock_top\M_FREQ=6000000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56$1226'.
Removing empty process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:18$1436'.
Removing empty process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:17$1435'.
Removing empty process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16$1434'.
Removing empty process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15$1433'.
Found and cleaned up 6 empty switches in `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1421'.
Removing empty process `$paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20$1421'.
Found and cleaned up 2 empty switches in `$paramod\button_sampler\SFREQ_KHZ=100000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10$1418'.
Removing empty process `$paramod\button_sampler\SFREQ_KHZ=100000.$proc$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10$1418'.
Cleaned up 120 empty switches.

10.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\lcd_controller\MFREQ_KHZ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.
Deleting now unused module $paramod\button_controller\MFREQ_KHZ=20000.
Deleting now unused module $paramod\lcd_display_controller\M_FREQ=10000\InsWaitTime=5\DataWaitTime=2\RefreshTime=2.
Deleting now unused module $paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=0.
Deleting now unused module alarm.
Deleting now unused module formattime.
Deleting now unused module clocktime.
Deleting now unused module settime.
Deleting now unused module setdate.
Deleting now unused module datemodule.
Deleting now unused module timer.
Deleting now unused module $paramod\clock_top\M_FREQ=6000000.
Deleting now unused module $paramod\interrupt_controller\MFREQ_KHZ=10000\REPEAT=1.
Deleting now unused module $paramod\button_sampler\SFREQ_KHZ=100000.
<suppressed ~18 debug messages>

10.6. Executing TRIBUF pass.

10.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.
<suppressed ~213 debug messages>

10.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..
Removed 95 unused cells and 711 unused wires.
<suppressed ~113 debug messages>

10.9. Executing DEMINOUT pass (demote inout ports to input or output).

10.10. Executing OPT pass (performing simple optimizations).

10.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
<suppressed ~297 debug messages>
Removed a total of 99 cells.

10.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_lcd_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$2001: \lcd_disp_ctrl.clk_top.d1.issetpressednow -> 1'1
      Replacing known input bits on port B of cell $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$2001: \lcd_disp_ctrl.clk_top.d4.issetpressednow -> 1'1
      Replacing known input bits on port A of cell $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2006: \lcd_disp_ctrl.clk_top.d6.issetpressednow -> 1'0
      Replacing known input bits on port B of cell $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$2001: \lcd_disp_ctrl.clk_top.d8.issetpressednow -> 1'1
      Replacing known input bits on port B of cell $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2159: \lcd_disp_ctrl.clk_top.d9.isbuzzer -> 1'1
      Replacing known input bits on port B of cell $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1589: \lcd_disp_ctrl.lcd_ctrl.init_bar -> 1'1
      Replacing known input bits on port A of cell $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1587: \lcd_disp_ctrl.lcd_ctrl.init_bar -> 1'0
      Replacing known input bits on port A of cell $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1585: \lcd_disp_ctrl.lcd_ctrl.init_bar -> 1'0
      Replacing known input bits on port B of cell $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1583: \lcd_disp_ctrl.lcd_ctrl.init_bar -> 1'0
      Replacing known input bits on port B of cell $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1815: \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt -> 1'0
      Replacing known input bits on port A of cell $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1812: \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt -> 1'0
      Replacing known input bits on port A of cell $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1810: \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt -> 1'0
      Replacing known input bits on port B of cell $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1815: \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt -> 1'0
      Replacing known input bits on port A of cell $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1812: \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt -> 1'0
      Replacing known input bits on port A of cell $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1810: \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt -> 1'0
      Replacing known input bits on port B of cell $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1815: \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt -> 1'0
      Replacing known input bits on port A of cell $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1812: \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt -> 1'0
      Replacing known input bits on port A of cell $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1810: \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2162.
Removed 1 multiplexer ports.
<suppressed ~112 debug messages>

10.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_lcd_ctrl.
    New ctrl vector for $mux cell $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$2001: { }
    New ctrl vector for $mux cell $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$2001: { }
    New ctrl vector for $mux cell $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2006: { }
    New ctrl vector for $mux cell $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$2001: { }
    New ctrl vector for $mux cell $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1527: { }
    New ctrl vector for $mux cell $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1555: { }
  Optimizing cells in module \test_lcd_ctrl.
Performed a total of 6 changes.

10.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

10.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \lcd_disp_ctrl.lcd_ctrl.start_refresh_intr = 1'0 to constant driver in module test_lcd_ctrl.
Promoting init spec \lcd_disp_ctrl.lcd_ctrl.ctrl_refresh.rIntLatched = 1'0 to constant driver in module test_lcd_ctrl.
Promoting init spec \lcd_disp_ctrl.lcd_ctrl.ctrl_refresh.upCount = 1'0 to constant driver in module test_lcd_ctrl.
Promoting init spec \lcd_disp_ctrl.lcd_ctrl.ctrl_refresh.ms_counter = 17'00000000000000000 to constant driver in module test_lcd_ctrl.
Promoting init spec \lcd_disp_ctrl.lcd_ctrl.ctrl_refresh.clk_counter = 64'0000000000000000000000000000000000000000000000000000000000000000 to constant driver in module test_lcd_ctrl.
Promoted 5 init specs to constant drivers.

10.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..
Removed 0 unused cells and 108 unused wires.
<suppressed ~1 debug messages>

10.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_lcd_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~114 debug messages>

10.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_lcd_ctrl.
Performed a total of 0 changes.

10.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

10.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..

10.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.10.16. Finished OPT passes. (There is nothing left to do.)

10.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..

10.13. Executing CHECK pass (checking for obvious problems).
checking module test_lcd_ctrl..
found and reported 0 problems.

10.14. Executing OPT pass (performing simple optimizations).

10.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_lcd_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~114 debug messages>

10.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_lcd_ctrl.
Performed a total of 0 changes.

10.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.14.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..

10.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.14.9. Finished OPT passes. (There is nothing left to do.)

10.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\bctrl.\bsampler.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:19$1420 ($add).
Removed top 1 bits (of 2) from port B of cell test_lcd_ctrl.$flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:138$1363 ($eq).
Removed top 1 bits (of 2) from port B of cell test_lcd_ctrl.$flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:117$1343 ($eq).
Removed top 15 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\bctrl.\bsampler.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:15$1419 ($ge).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:62$1229 ($add).
Removed top 1 bits (of 2) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:310$151 ($eq).
Removed top 7 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:116$91 ($eq).
Removed top 3 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d7.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:489$209 ($eq).
Removed top 3 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d7.$gt$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:488$203 ($gt).
Removed top 2 bits (of 6) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d7.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:485$201 ($mux).
Removed top 1 bits (of 2) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1916_CMP0 ($eq).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$178 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176 ($add).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$174 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172 ($add).
Removed top 1 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$171 ($eq).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$170 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168 ($add).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$166 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164 ($add).
Removed top 1 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$163 ($eq).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$162 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160 ($add).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$157 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155 ($add).
Removed top 2 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$154 ($eq).
Removed top 2 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1833_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1832_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:455$193 ($add).
Removed top 2 bits (of 3) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:451$192 ($add).
Removed top 1 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d2.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:442$190 ($eq).
Removed top 7 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:436$188 ($add).
Removed top 3 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:432$187 ($add).
Removed top 1 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d2.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:423$186 ($eq).
Removed top 7 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:418$185 ($add).
Removed top 3 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:414$184 ($add).
Removed top 1 bits (of 2) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1916_CMP0 ($eq).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$178 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176 ($add).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$174 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172 ($add).
Removed top 1 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$171 ($eq).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$170 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168 ($add).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$166 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164 ($add).
Removed top 1 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$163 ($eq).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$162 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160 ($add).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$157 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155 ($add).
Removed top 2 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$154 ($eq).
Removed top 31 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d3.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:518$225 ($mux).
Removed top 15 bits (of 16) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d3.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:518$222 ($add).
Removed top 1 bits (of 2) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2022_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:269$149 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:269$147 ($add).
Removed top 29 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:269$147 ($add).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:260$145 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:260$143 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:260$143 ($add).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:257$141 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:257$139 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:257$139 ($add).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:248$137 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:248$135 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:248$135 ($add).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:245$133 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:245$131 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:245$131 ($add).
Removed top 2 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:245$130 ($eq).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:236$129 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:236$127 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:236$127 ($add).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:233$125 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:233$123 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:233$123 ($add).
Removed top 2 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:233$122 ($eq).
Removed top 6 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2152_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2150_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2149_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2139_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2132_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2128_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2126_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2117_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2116_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:191$118 ($add).
Removed top 7 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:162$108 ($add).
Removed top 1 bits (of 2) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:161$107 ($add).
Removed top 2 bits (of 8) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:160$106 ($mux).
Removed top 3 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:149$104 ($add).
Removed top 7 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:139$103 ($add).
Removed top 3 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:138$102 ($add).
Removed top 2 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:121$99 ($eq).
Removed top 7 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$ne$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:117$95 ($ne).
Removed top 7 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:117$94 ($eq).
Removed top 7 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$ne$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:116$92 ($ne).
Removed top 1 bits (of 2) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1916_CMP0 ($eq).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$178 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176 ($add).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$174 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172 ($add).
Removed top 1 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$171 ($eq).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$170 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168 ($add).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$166 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164 ($add).
Removed top 1 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$163 ($eq).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$162 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160 ($add).
Removed top 28 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$157 ($mux).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155 ($add).
Removed top 28 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155 ($add).
Removed top 2 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$154 ($eq).
Removed top 3 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2171_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2170_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:79$90 ($sub).
Removed top 7 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:56$86 ($sub).
Removed top 3 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:52$85 ($sub).
Removed top 7 bits (of 8) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:38$83 ($sub).
Removed top 3 bits (of 4) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:34$82 ($sub).
Removed top 31 bits (of 32) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d9.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:25$81 ($mux).
Removed top 27 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$lt$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:144$1384 ($lt).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:144$1385 ($add).
Removed top 27 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:144$1385 ($add).
Removed top 28 bits (of 31) from port A of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$mul$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:169$1389 ($mul).
Removed top 23 bits (of 31) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$mul$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:169$1389 ($mul).
Removed top 22 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391 ($shiftx).
Removed top 26 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$lt$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:176$1393 ($lt).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:176$1394 ($add).
Removed top 25 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:176$1394 ($add).
Removed top 28 bits (of 31) from port A of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$mul$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187$1397 ($mul).
Removed top 21 bits (of 31) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$mul$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187$1397 ($mul).
Removed top 21 bits (of 32) from port A of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187$1398 ($add).
Removed top 28 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187$1398 ($add).
Removed top 20 bits (of 32) from port Y of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187$1398 ($add).
Removed top 19 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400 ($shiftx).
Removed top 20 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408 ($shiftx).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:44$1444 ($add).
Removed top 29 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:38$1443 ($ge).
Removed top 18 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:34$1440 ($ge).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:44$1444 ($add).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:38$1443 ($ge).
Removed top 18 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:34$1440 ($ge).
Removed top 31 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:44$1444 ($add).
Removed top 29 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:38$1443 ($ge).
Removed top 18 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:34$1440 ($ge).
Removed top 1 bits (of 3) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$ne$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:310$1303 ($ne).
Removed top 17 bits (of 128) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:307$1297 ($mux).
Removed top 3 bits (of 8) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:307$1296 ($mux).
Removed top 2 bits (of 128) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:305$1293 ($mux).
Removed top 2 bits (of 128) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:304$1291 ($mux).
Removed top 2 bits (of 128) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:303$1289 ($mux).
Removed top 1 bits (of 3) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:303$1288 ($eq).
Removed top 2 bits (of 128) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:302$1287 ($mux).
Removed top 1 bits (of 3) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:302$1286 ($eq).
Removed top 2 bits (of 128) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:301$1285 ($mux).
Removed top 2 bits (of 3) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:301$1284 ($eq).
Removed top 2 bits (of 8) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:293$1281 ($mux).
Removed top 2 bits (of 8) from mux cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:292$1280 ($mux).
Removed top 25 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:0$1279 ($shiftx).
Removed top 25 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:0$1276 ($shiftx).
Removed top 25 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:0$1273 ($shiftx).
Removed top 9 bits (of 32) from port B of cell test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:57$1227 ($ge).
Removed top 3 bits (of 8) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:307$1296_Y.
Removed top 28 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155_Y.
Removed top 28 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164_Y.
Removed top 28 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168_Y.
Removed top 28 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172_Y.
Removed top 2 bits (of 4) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1927_Y.
Removed top 29 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d1.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$166_Y.
Removed top 28 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155_Y.
Removed top 28 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160_Y.
Removed top 28 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168_Y.
Removed top 2 bits (of 8) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d5.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:160$106_Y.
Removed top 28 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:233$123_Y.
Removed top 2 bits (of 6) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d7.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:485$201_Y.
Removed top 28 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155_Y.
Removed top 28 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160_Y.
Removed top 28 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176_Y.
Removed top 31 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\clk_top.\d9.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:25$81_Y.
Removed top 23 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1390_Y.
Removed top 20 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1399_Y.
Removed top 21 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1407_Y.
Removed top 27 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:144$1385_Y.
Removed top 25 bits (of 32) from wire test_lcd_ctrl.$flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:176$1394_Y.

10.16. Executing PEEPOPT pass (run peephole optimizers).

10.17. Executing PMUXTREE pass.

10.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..
Removed 24 unused cells and 59 unused wires.
<suppressed ~25 debug messages>

10.19. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module test_lcd_ctrl:
  creating $macc model for $flatten\bctrl.\bsampler.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:19$1420 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:62$1229 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:414$184 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:418$185 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:432$187 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:436$188 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:451$192 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:455$193 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d3.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:518$222 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:138$102 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:139$103 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:149$104 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:161$107 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:162$108 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:191$118 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:233$123 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:236$127 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:245$131 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:248$135 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:257$139 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:260$143 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:269$147 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d7.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:485$202 ($sub).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:34$82 ($sub).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:38$83 ($sub).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:52$85 ($sub).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:56$86 ($sub).
  creating $macc model for $flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:79$90 ($sub).
  creating $macc model for $flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:144$1385 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:176$1394 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187$1398 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\lcd_ctrl.$mul$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:169$1389 ($mul).
  creating $macc model for $flatten\lcd_disp_ctrl.\lcd_ctrl.$mul$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187$1397 ($mul).
  creating $macc model for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:36$1441 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:44$1444 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:36$1441 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:44$1444 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:36$1441 ($add).
  creating $macc model for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:44$1444 ($add).
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:44$1444.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:36$1441.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:44$1444.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:36$1441.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:44$1444.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:36$1441.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187$1398.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:176$1394.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:144$1385.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:79$90.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:56$86.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:52$85.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:38$83.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:34$82.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d7.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:485$202.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:269$147.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:260$143.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:257$139.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:248$135.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:245$131.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:236$127.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:233$123.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:191$118.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:162$108.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:161$107.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:149$104.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:139$103.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:138$102.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d3.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:518$222.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:455$193.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:451$192.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:436$188.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:432$187.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:418$185.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:414$184.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155.
  creating $alu model for $macc $flatten\lcd_disp_ctrl.\clk_top.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:62$1229.
  creating $alu model for $macc $flatten\bctrl.\bsampler.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:19$1420.
  creating $macc cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.$mul$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:169$1389: $auto$alumacc.cc:365:replace_macc$2496
  creating $macc cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.$mul$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187$1397: $auto$alumacc.cc:365:replace_macc$2497
  creating $alu model for $flatten\bctrl.\bsampler.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:15$1419 ($ge): new $alu
  creating $alu model for $flatten\lcd_disp_ctrl.\clk_top.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:57$1227 ($ge): new $alu
  creating $alu model for $flatten\lcd_disp_ctrl.\clk_top.\d3.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:518$221 ($ge): new $alu
  creating $alu model for $flatten\lcd_disp_ctrl.\clk_top.\d3.$lt$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:518$223 ($lt): new $alu
  creating $alu model for $flatten\lcd_disp_ctrl.\clk_top.\d7.$gt$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:488$203 ($gt): new $alu
  creating $alu model for $flatten\lcd_disp_ctrl.\lcd_ctrl.$lt$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:144$1384 ($lt): new $alu
  creating $alu model for $flatten\lcd_disp_ctrl.\lcd_ctrl.$lt$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:176$1393 ($lt): new $alu
  creating $alu model for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:34$1440 ($ge): new $alu
  creating $alu model for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:38$1443 ($ge): new $alu
  creating $alu model for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:34$1440 ($ge): new $alu
  creating $alu model for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:38$1443 ($ge): new $alu
  creating $alu model for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:34$1440 ($ge): new $alu
  creating $alu model for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:38$1443 ($ge): new $alu
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:38$1443: $auto$alumacc.cc:485:replace_alu$2511
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:34$1440: $auto$alumacc.cc:485:replace_alu$2520
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:38$1443: $auto$alumacc.cc:485:replace_alu$2529
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:34$1440: $auto$alumacc.cc:485:replace_alu$2538
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:38$1443: $auto$alumacc.cc:485:replace_alu$2547
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:34$1440: $auto$alumacc.cc:485:replace_alu$2556
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.$lt$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:176$1393: $auto$alumacc.cc:485:replace_alu$2565
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.$lt$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:144$1384: $auto$alumacc.cc:485:replace_alu$2576
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d7.$gt$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:488$203: $auto$alumacc.cc:485:replace_alu$2587
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d3.$lt$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:518$223: $auto$alumacc.cc:485:replace_alu$2592
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d3.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:518$221: $auto$alumacc.cc:485:replace_alu$2597
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:57$1227: $auto$alumacc.cc:485:replace_alu$2610
  creating $alu cell for $flatten\bctrl.\bsampler.$ge$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:15$1419: $auto$alumacc.cc:485:replace_alu$2619
  creating $alu cell for $flatten\bctrl.\bsampler.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:19$1420: $auto$alumacc.cc:485:replace_alu$2628
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:62$1229: $auto$alumacc.cc:485:replace_alu$2631
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155: $auto$alumacc.cc:485:replace_alu$2634
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160: $auto$alumacc.cc:485:replace_alu$2637
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164: $auto$alumacc.cc:485:replace_alu$2640
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168: $auto$alumacc.cc:485:replace_alu$2643
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172: $auto$alumacc.cc:485:replace_alu$2646
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d1.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176: $auto$alumacc.cc:485:replace_alu$2649
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:414$184: $auto$alumacc.cc:485:replace_alu$2652
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:418$185: $auto$alumacc.cc:485:replace_alu$2655
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:432$187: $auto$alumacc.cc:485:replace_alu$2658
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:436$188: $auto$alumacc.cc:485:replace_alu$2661
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:451$192: $auto$alumacc.cc:485:replace_alu$2664
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d2.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:455$193: $auto$alumacc.cc:485:replace_alu$2667
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d3.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:518$222: $auto$alumacc.cc:485:replace_alu$2670
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155: $auto$alumacc.cc:485:replace_alu$2673
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160: $auto$alumacc.cc:485:replace_alu$2676
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164: $auto$alumacc.cc:485:replace_alu$2679
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168: $auto$alumacc.cc:485:replace_alu$2682
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172: $auto$alumacc.cc:485:replace_alu$2685
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d4.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176: $auto$alumacc.cc:485:replace_alu$2688
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:138$102: $auto$alumacc.cc:485:replace_alu$2691
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:139$103: $auto$alumacc.cc:485:replace_alu$2694
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:149$104: $auto$alumacc.cc:485:replace_alu$2697
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:161$107: $auto$alumacc.cc:485:replace_alu$2700
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:162$108: $auto$alumacc.cc:485:replace_alu$2703
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d5.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:191$118: $auto$alumacc.cc:485:replace_alu$2706
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:233$123: $auto$alumacc.cc:485:replace_alu$2709
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:236$127: $auto$alumacc.cc:485:replace_alu$2712
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:245$131: $auto$alumacc.cc:485:replace_alu$2715
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:248$135: $auto$alumacc.cc:485:replace_alu$2718
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:257$139: $auto$alumacc.cc:485:replace_alu$2721
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:260$143: $auto$alumacc.cc:485:replace_alu$2724
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d6.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:269$147: $auto$alumacc.cc:485:replace_alu$2727
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d7.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:485$202: $auto$alumacc.cc:485:replace_alu$2730
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$155: $auto$alumacc.cc:485:replace_alu$2733
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$160: $auto$alumacc.cc:485:replace_alu$2736
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$164: $auto$alumacc.cc:485:replace_alu$2739
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$168: $auto$alumacc.cc:485:replace_alu$2742
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$172: $auto$alumacc.cc:485:replace_alu$2745
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d8.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$176: $auto$alumacc.cc:485:replace_alu$2748
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:34$82: $auto$alumacc.cc:485:replace_alu$2751
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:38$83: $auto$alumacc.cc:485:replace_alu$2754
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:52$85: $auto$alumacc.cc:485:replace_alu$2757
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:56$86: $auto$alumacc.cc:485:replace_alu$2760
  creating $alu cell for $flatten\lcd_disp_ctrl.\clk_top.\d9.$sub$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:79$90: $auto$alumacc.cc:485:replace_alu$2763
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:144$1385: $auto$alumacc.cc:485:replace_alu$2766
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:176$1394: $auto$alumacc.cc:485:replace_alu$2769
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187$1398: $auto$alumacc.cc:485:replace_alu$2772
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:36$1441: $auto$alumacc.cc:485:replace_alu$2775
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:44$1444: $auto$alumacc.cc:485:replace_alu$2778
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:36$1441: $auto$alumacc.cc:485:replace_alu$2781
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:44$1444: $auto$alumacc.cc:485:replace_alu$2784
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:36$1441: $auto$alumacc.cc:485:replace_alu$2787
  creating $alu cell for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$add$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:44$1444: $auto$alumacc.cc:485:replace_alu$2790
  created 68 $alu and 2 $macc cells.

10.20. Executing OPT pass (performing simple optimizations).

10.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.
<suppressed ~5 debug messages>

10.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_lcd_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~114 debug messages>

10.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_lcd_ctrl.
Performed a total of 0 changes.

10.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..
Removed 2 unused cells and 15 unused wires.
<suppressed ~3 debug messages>

10.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.20.9. Rerunning OPT passes. (Maybe there is more to do..)

10.20.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_lcd_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~114 debug messages>

10.20.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_lcd_ctrl.
Performed a total of 0 changes.

10.20.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.20.13. Executing OPT_RMDFF pass (remove dff with constant values).

10.20.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..

10.20.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.20.16. Finished OPT passes. (There is nothing left to do.)

10.21. Executing FSM pass (extract and optimize FSM).

10.21.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking test_lcd_ctrl.bctrl.clk_mode as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking test_lcd_ctrl.bctrl.timer_mode as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Found FSM state register test_lcd_ctrl.lcd_disp_ctrl.clk_top.d1.state.
Found FSM state register test_lcd_ctrl.lcd_disp_ctrl.clk_top.d4.state.
Found FSM state register test_lcd_ctrl.lcd_disp_ctrl.clk_top.d6.state.
Found FSM state register test_lcd_ctrl.lcd_disp_ctrl.clk_top.d8.state.
Found FSM state register test_lcd_ctrl.lcd_disp_ctrl.disp_screen.

10.21.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\lcd_disp_ctrl.clk_top.d1.state' from module `\test_lcd_ctrl'.
  found $dff cell for state register: $flatten\lcd_disp_ctrl.\clk_top.\d1.$procdff$2324
  root of input selection tree: $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\state[1:0]
  found ctrl input: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:138$1363_Y
  found ctrl input: \lcd_disp_ctrl.clk_top.d1.issetpressednow
  found state code: 2'00
  found ctrl input: $auto$rtlil.cc:1971:Or$2387
  found ctrl input: $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1919_CMP
  found ctrl input: \bctrl.vButton [2]
  found state code: 2'01
  found ctrl input: $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1913_CMP
  found state code: 2'10
  found ctrl output: $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1919_CMP
  found ctrl output: $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1916_CMP
  found ctrl output: $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1913_CMP
  ctrl inputs: { \lcd_disp_ctrl.clk_top.d1.issetpressednow $auto$rtlil.cc:1971:Or$2387 \bctrl.vButton [2] $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:138$1363_Y }
  ctrl outputs: { $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\state[1:0] $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1913_CMP $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1916_CMP $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1919_CMP }
  transition:       2'00 4'---0 ->       2'00 5'00001
  transition:       2'00 4'0--1 ->       2'00 5'00001
  transition:       2'00 4'1-01 ->       2'00 5'00001
  transition:       2'00 4'1-11 ->       2'01 5'01001
  transition:       2'10 4'---0 ->       2'10 5'10100
  transition:       2'10 4'0--1 ->       2'00 5'00100
  transition:       2'10 4'1-01 ->       2'10 5'10100
  transition:       2'10 4'1-11 ->       2'00 5'00100
  transition:       2'01 4'---0 ->       2'01 5'01010
  transition:       2'01 4'0--1 ->       2'00 5'00010
  transition:       2'01 4'1-01 ->       2'01 5'01010
  transition:       2'01 4'1-11 ->       2'10 5'10010
Extracting FSM `\lcd_disp_ctrl.clk_top.d4.state' from module `\test_lcd_ctrl'.
  found $dff cell for state register: $flatten\lcd_disp_ctrl.\clk_top.\d4.$procdff$2324
  root of input selection tree: $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\state[1:0]
  found ctrl input: $flatten\lcd_disp_ctrl.\clk_top.\d4.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:310$151_Y
  found ctrl input: \lcd_disp_ctrl.clk_top.d4.issetpressednow
  found state code: 2'00
  found ctrl input: $auto$rtlil.cc:1971:Or$2407
  found ctrl input: $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1919_CMP
  found ctrl input: \bctrl.vButton [2]
  found state code: 2'01
  found ctrl input: $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1913_CMP
  found state code: 2'10
  found ctrl output: $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1919_CMP
  found ctrl output: $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1916_CMP
  found ctrl output: $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1913_CMP
  ctrl inputs: { \lcd_disp_ctrl.clk_top.d4.issetpressednow $flatten\lcd_disp_ctrl.\clk_top.\d4.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:310$151_Y $auto$rtlil.cc:1971:Or$2407 \bctrl.vButton [2] }
  ctrl outputs: { $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\state[1:0] $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1913_CMP $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1916_CMP $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1919_CMP }
  transition:       2'00 4'-0-- ->       2'00 5'00001
  transition:       2'00 4'01-- ->       2'00 5'00001
  transition:       2'00 4'11-0 ->       2'00 5'00001
  transition:       2'00 4'11-1 ->       2'01 5'01001
  transition:       2'10 4'-0-- ->       2'10 5'10100
  transition:       2'10 4'01-- ->       2'00 5'00100
  transition:       2'10 4'11-0 ->       2'10 5'10100
  transition:       2'10 4'11-1 ->       2'00 5'00100
  transition:       2'01 4'-0-- ->       2'01 5'01010
  transition:       2'01 4'01-- ->       2'00 5'00010
  transition:       2'01 4'11-0 ->       2'01 5'01010
  transition:       2'01 4'11-1 ->       2'10 5'10010
Extracting FSM `\lcd_disp_ctrl.clk_top.d6.state' from module `\test_lcd_ctrl'.
  found $dff cell for state register: $flatten\lcd_disp_ctrl.\clk_top.\d6.$procdff$2333
  root of input selection tree: $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\state[1:0]
  found ctrl input: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:139$1366_Y
  found ctrl input: $auto$rtlil.cc:1971:Or$2469
  found ctrl input: $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2022_CMP
  found ctrl input: $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2025_CMP
  found ctrl input: \lcd_disp_ctrl.clk_top.d6.issetpressednow
  found state code: 2'00
  found ctrl input: \bctrl.vButton [2]
  found state code: 2'01
  found state code: 2'10
  found ctrl input: $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2016_CMP
  found state code: 2'11
  found ctrl output: $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2025_CMP
  found ctrl output: $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2022_CMP
  found ctrl output: $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2019_CMP
  found ctrl output: $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2016_CMP
  ctrl inputs: { $auto$rtlil.cc:1971:Or$2469 \lcd_disp_ctrl.clk_top.d6.issetpressednow \bctrl.vButton [2] $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:139$1366_Y }
  ctrl outputs: { $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\state[1:0] $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2016_CMP $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2019_CMP $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2022_CMP $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2025_CMP }
  transition:       2'00 4'---0 ->       2'00 6'000001
  transition:       2'00 4'-001 ->       2'00 6'000001
  transition:       2'00 4'-101 ->       2'00 6'000001
  transition:       2'00 4'--11 ->       2'01 6'010001
  transition:       2'10 4'---0 ->       2'10 6'100100
  transition:       2'10 4'-001 ->       2'10 6'100100
  transition:       2'10 4'-101 ->       2'00 6'000100
  transition:       2'10 4'--11 ->       2'11 6'110100
  transition:       2'01 4'---0 ->       2'01 6'010010
  transition:       2'01 4'-001 ->       2'01 6'010010
  transition:       2'01 4'-101 ->       2'00 6'000010
  transition:       2'01 4'--11 ->       2'10 6'100010
  transition:       2'11 4'---0 ->       2'11 6'111000
  transition:       2'11 4'-001 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'001000
  transition:       2'11 4'--11 ->       2'00 6'001000
Extracting FSM `\lcd_disp_ctrl.clk_top.d8.state' from module `\test_lcd_ctrl'.
  found $dff cell for state register: $flatten\lcd_disp_ctrl.\clk_top.\d8.$procdff$2324
  root of input selection tree: $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\state[1:0]
  found ctrl input: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:117$1343_Y
  found ctrl input: \lcd_disp_ctrl.clk_top.d8.issetpressednow
  found state code: 2'00
  found ctrl input: $auto$rtlil.cc:1971:Or$2481
  found ctrl input: $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1919_CMP
  found ctrl input: \bctrl.vButton [2]
  found state code: 2'01
  found ctrl input: $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1913_CMP
  found state code: 2'10
  found ctrl output: $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1919_CMP
  found ctrl output: $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1916_CMP
  found ctrl output: $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1913_CMP
  ctrl inputs: { $auto$rtlil.cc:1971:Or$2481 \lcd_disp_ctrl.clk_top.d8.issetpressednow \bctrl.vButton [2] $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:117$1343_Y }
  ctrl outputs: { $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\state[1:0] $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1913_CMP $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1916_CMP $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1919_CMP }
  transition:       2'00 4'---0 ->       2'00 5'00001
  transition:       2'00 4'-0-1 ->       2'00 5'00001
  transition:       2'00 4'-101 ->       2'00 5'00001
  transition:       2'00 4'-111 ->       2'01 5'01001
  transition:       2'10 4'---0 ->       2'10 5'10100
  transition:       2'10 4'-0-1 ->       2'00 5'00100
  transition:       2'10 4'-101 ->       2'10 5'10100
  transition:       2'10 4'-111 ->       2'00 5'00100
  transition:       2'01 4'---0 ->       2'01 5'01010
  transition:       2'01 4'-0-1 ->       2'00 5'00010
  transition:       2'01 4'-101 ->       2'01 5'01010
  transition:       2'01 4'-111 ->       2'10 5'10010
Extracting FSM `\lcd_disp_ctrl.disp_screen' from module `\test_lcd_ctrl'.
  found $dff cell for state register: $flatten\lcd_disp_ctrl.$procdff$2306
  root of input selection tree: $flatten\lcd_disp_ctrl.$0\disp_screen[2:0]
  found ctrl input: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:103$1333_Y
  found ctrl input: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:117$1343_Y
  found ctrl input: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:127$1353_Y
  found state code: 3'101
  found state code: 3'100
  found ctrl input: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:103$1332_Y
  found ctrl input: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:138$1363_Y
  found ctrl input: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:139$1366_Y
  found ctrl input: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:150$1376_Y
  found state code: 3'011
  found state code: 3'010
  found state code: 3'001
  found state code: 3'000
  found ctrl output: $flatten\lcd_disp_ctrl.$ne$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:310$1303_Y
  found ctrl output: $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:305$1292_Y
  found ctrl output: $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:304$1290_Y
  found ctrl output: $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:303$1288_Y
  found ctrl output: $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:302$1286_Y
  found ctrl output: $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:301$1284_Y
  found ctrl output: $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:300$1282_Y
  ctrl inputs: { $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:103$1332_Y $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:103$1333_Y $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:117$1343_Y $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:127$1353_Y $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:138$1363_Y $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:139$1366_Y $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:150$1376_Y }
  ctrl outputs: { $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:300$1282_Y $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:301$1284_Y $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:302$1286_Y $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:303$1288_Y $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:304$1290_Y $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:305$1292_Y $flatten\lcd_disp_ctrl.$ne$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:310$1303_Y $flatten\lcd_disp_ctrl.$0\disp_screen[2:0] }
  transition:      3'000 7'-000--- ->      3'000 10'1000001000
  transition:      3'000 7'-001--- ->      3'101 10'1000001101
  transition:      3'000 7'-01---- ->      3'100 10'1000001100
  transition:      3'000 7'01--000 ->      3'000 10'1000001000
  transition:      3'000 7'01--001 ->      3'011 10'1000001011
  transition:      3'000 7'01--01- ->      3'010 10'1000001010
  transition:      3'000 7'01--1-- ->      3'001 10'1000001001
  transition:      3'000 7'11----- ->      3'000 10'1000001000
  transition:      3'100 7'-000--- ->      3'100 10'0000101100
  transition:      3'100 7'-001--- ->      3'101 10'0000101101
  transition:      3'100 7'-01---- ->      3'100 10'0000101100
  transition:      3'100 7'01--000 ->      3'100 10'0000101100
  transition:      3'100 7'01--001 ->      3'011 10'0000101011
  transition:      3'100 7'01--01- ->      3'010 10'0000101010
  transition:      3'100 7'01--1-- ->      3'001 10'0000101001
  transition:      3'100 7'11----- ->      3'000 10'0000101000
  transition:      3'010 7'-000--- ->      3'010 10'0010000010
  transition:      3'010 7'-001--- ->      3'101 10'0010000101
  transition:      3'010 7'-01---- ->      3'100 10'0010000100
  transition:      3'010 7'01--000 ->      3'010 10'0010000010
  transition:      3'010 7'01--001 ->      3'011 10'0010000011
  transition:      3'010 7'01--01- ->      3'010 10'0010000010
  transition:      3'010 7'01--1-- ->      3'001 10'0010000001
  transition:      3'010 7'11----- ->      3'000 10'0010000000
  transition:      3'001 7'-000--- ->      3'001 10'0100001001
  transition:      3'001 7'-001--- ->      3'101 10'0100001101
  transition:      3'001 7'-01---- ->      3'100 10'0100001100
  transition:      3'001 7'01--000 ->      3'001 10'0100001001
  transition:      3'001 7'01--001 ->      3'011 10'0100001011
  transition:      3'001 7'01--01- ->      3'010 10'0100001010
  transition:      3'001 7'01--1-- ->      3'001 10'0100001001
  transition:      3'001 7'11----- ->      3'000 10'0100001000
  transition:      3'101 7'-000--- ->      3'101 10'0000011101
  transition:      3'101 7'-001--- ->      3'101 10'0000011101
  transition:      3'101 7'-01---- ->      3'100 10'0000011100
  transition:      3'101 7'01--000 ->      3'101 10'0000011101
  transition:      3'101 7'01--001 ->      3'011 10'0000011011
  transition:      3'101 7'01--01- ->      3'010 10'0000011010
  transition:      3'101 7'01--1-- ->      3'001 10'0000011001
  transition:      3'101 7'11----- ->      3'000 10'0000011000
  transition:      3'011 7'-000--- ->      3'011 10'0001001011
  transition:      3'011 7'-001--- ->      3'101 10'0001001101
  transition:      3'011 7'-01---- ->      3'100 10'0001001100
  transition:      3'011 7'01--000 ->      3'011 10'0001001011
  transition:      3'011 7'01--001 ->      3'011 10'0001001011
  transition:      3'011 7'01--01- ->      3'010 10'0001001010
  transition:      3'011 7'01--1-- ->      3'001 10'0001001001
  transition:      3'011 7'11----- ->      3'000 10'0001001000

10.21.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\lcd_disp_ctrl.disp_screen$2814' from module `\test_lcd_ctrl'.
  Merging pattern 7'-000--- and 7'-001--- from group (4 4 10'0000011101).
  Merging pattern 7'-001--- and 7'-000--- from group (4 4 10'0000011101).
  Merging pattern 7'01--000 and 7'01--001 from group (5 5 10'0001001011).
  Merging pattern 7'01--001 and 7'01--000 from group (5 5 10'0001001011).
Optimizing FSM `$fsm$\lcd_disp_ctrl.clk_top.d8.state$2809' from module `\test_lcd_ctrl'.
  Removing unused input signal $auto$rtlil.cc:1971:Or$2481.
Optimizing FSM `$fsm$\lcd_disp_ctrl.clk_top.d6.state$2803' from module `\test_lcd_ctrl'.
  Merging pattern 4'-001 and 4'-101 from group (0 0 6'000001).
  Merging pattern 4'-101 and 4'-001 from group (0 0 6'000001).
  Removing unused input signal $auto$rtlil.cc:1971:Or$2469.
Optimizing FSM `$fsm$\lcd_disp_ctrl.clk_top.d4.state$2798' from module `\test_lcd_ctrl'.
  Removing unused input signal $auto$rtlil.cc:1971:Or$2407.
Optimizing FSM `$fsm$\lcd_disp_ctrl.clk_top.d1.state$2793' from module `\test_lcd_ctrl'.
  Removing unused input signal $auto$rtlil.cc:1971:Or$2387.

10.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..
Removed 70 unused cells and 70 unused wires.
<suppressed ~71 debug messages>

10.21.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\lcd_disp_ctrl.clk_top.d1.state$2793' from module `\test_lcd_ctrl'.
  Removing unused output signal $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\state[1:0] [0].
  Removing unused output signal $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\state[1:0] [1].
Optimizing FSM `$fsm$\lcd_disp_ctrl.clk_top.d4.state$2798' from module `\test_lcd_ctrl'.
  Removing unused output signal $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\state[1:0] [0].
  Removing unused output signal $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\state[1:0] [1].
Optimizing FSM `$fsm$\lcd_disp_ctrl.clk_top.d6.state$2803' from module `\test_lcd_ctrl'.
  Removing unused output signal $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\state[1:0] [0].
  Removing unused output signal $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\state[1:0] [1].
Optimizing FSM `$fsm$\lcd_disp_ctrl.clk_top.d8.state$2809' from module `\test_lcd_ctrl'.
  Removing unused output signal $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\state[1:0] [0].
  Removing unused output signal $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\state[1:0] [1].
Optimizing FSM `$fsm$\lcd_disp_ctrl.disp_screen$2814' from module `\test_lcd_ctrl'.
  Removing unused output signal $flatten\lcd_disp_ctrl.$0\disp_screen[2:0] [0].
  Removing unused output signal $flatten\lcd_disp_ctrl.$0\disp_screen[2:0] [1].
  Removing unused output signal $flatten\lcd_disp_ctrl.$0\disp_screen[2:0] [2].

10.21.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\lcd_disp_ctrl.clk_top.d1.state$2793' from module `\test_lcd_ctrl' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\lcd_disp_ctrl.clk_top.d4.state$2798' from module `\test_lcd_ctrl' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\lcd_disp_ctrl.clk_top.d6.state$2803' from module `\test_lcd_ctrl' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\lcd_disp_ctrl.clk_top.d8.state$2809' from module `\test_lcd_ctrl' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\lcd_disp_ctrl.disp_screen$2814' from module `\test_lcd_ctrl' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----

10.21.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\lcd_disp_ctrl.clk_top.d1.state$2793' from module `test_lcd_ctrl':
-------------------------------------

  Information on FSM $fsm$\lcd_disp_ctrl.clk_top.d1.state$2793 (\lcd_disp_ctrl.clk_top.d1.state):

  Number of input signals:    3
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:138$1363_Y
    1: \bctrl.vButton [2]
    2: \lcd_disp_ctrl.clk_top.d1.issetpressednow

  Output signals:
    0: $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1919_CMP
    1: $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1916_CMP
    2: $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1913_CMP

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'--0   ->     0 3'001
      1:     0 3'101   ->     0 3'001
      2:     0 3'0-1   ->     0 3'001
      3:     0 3'111   ->     2 3'001
      4:     1 3'111   ->     0 3'100
      5:     1 3'0-1   ->     0 3'100
      6:     1 3'--0   ->     1 3'100
      7:     1 3'101   ->     1 3'100
      8:     2 3'0-1   ->     0 3'010
      9:     2 3'111   ->     1 3'010
     10:     2 3'--0   ->     2 3'010
     11:     2 3'101   ->     2 3'010

-------------------------------------

FSM `$fsm$\lcd_disp_ctrl.clk_top.d4.state$2798' from module `test_lcd_ctrl':
-------------------------------------

  Information on FSM $fsm$\lcd_disp_ctrl.clk_top.d4.state$2798 (\lcd_disp_ctrl.clk_top.d4.state):

  Number of input signals:    3
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \bctrl.vButton [2]
    1: $flatten\lcd_disp_ctrl.\clk_top.\d4.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:310$151_Y
    2: \lcd_disp_ctrl.clk_top.d4.issetpressednow

  Output signals:
    0: $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1919_CMP
    1: $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1916_CMP
    2: $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1913_CMP

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'110   ->     0 3'001
      1:     0 3'-0-   ->     0 3'001
      2:     0 3'01-   ->     0 3'001
      3:     0 3'111   ->     2 3'001
      4:     1 3'111   ->     0 3'100
      5:     1 3'01-   ->     0 3'100
      6:     1 3'110   ->     1 3'100
      7:     1 3'-0-   ->     1 3'100
      8:     2 3'01-   ->     0 3'010
      9:     2 3'111   ->     1 3'010
     10:     2 3'110   ->     2 3'010
     11:     2 3'-0-   ->     2 3'010

-------------------------------------

FSM `$fsm$\lcd_disp_ctrl.clk_top.d6.state$2803' from module `test_lcd_ctrl':
-------------------------------------

  Information on FSM $fsm$\lcd_disp_ctrl.clk_top.d6.state$2803 (\lcd_disp_ctrl.clk_top.d6.state):

  Number of input signals:    3
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:139$1366_Y
    1: \bctrl.vButton [2]
    2: \lcd_disp_ctrl.clk_top.d6.issetpressednow

  Output signals:
    0: $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2025_CMP
    1: $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2022_CMP
    2: $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2019_CMP
    3: $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2016_CMP

  State encoding:
    0:     4'---1
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'--0   ->     0 4'0001
      1:     0 3'-01   ->     0 4'0001
      2:     0 3'-11   ->     2 4'0001
      3:     1 3'101   ->     0 4'0100
      4:     1 3'--0   ->     1 4'0100
      5:     1 3'001   ->     1 4'0100
      6:     1 3'-11   ->     3 4'0100
      7:     2 3'101   ->     0 4'0010
      8:     2 3'-11   ->     1 4'0010
      9:     2 3'--0   ->     2 4'0010
     10:     2 3'001   ->     2 4'0010
     11:     3 3'101   ->     0 4'1000
     12:     3 3'-11   ->     0 4'1000
     13:     3 3'--0   ->     3 4'1000
     14:     3 3'001   ->     3 4'1000

-------------------------------------

FSM `$fsm$\lcd_disp_ctrl.clk_top.d8.state$2809' from module `test_lcd_ctrl':
-------------------------------------

  Information on FSM $fsm$\lcd_disp_ctrl.clk_top.d8.state$2809 (\lcd_disp_ctrl.clk_top.d8.state):

  Number of input signals:    3
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:117$1343_Y
    1: \bctrl.vButton [2]
    2: \lcd_disp_ctrl.clk_top.d8.issetpressednow

  Output signals:
    0: $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1919_CMP
    1: $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1916_CMP
    2: $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1913_CMP

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'--0   ->     0 3'001
      1:     0 3'101   ->     0 3'001
      2:     0 3'0-1   ->     0 3'001
      3:     0 3'111   ->     2 3'001
      4:     1 3'111   ->     0 3'100
      5:     1 3'0-1   ->     0 3'100
      6:     1 3'--0   ->     1 3'100
      7:     1 3'101   ->     1 3'100
      8:     2 3'0-1   ->     0 3'010
      9:     2 3'111   ->     1 3'010
     10:     2 3'--0   ->     2 3'010
     11:     2 3'101   ->     2 3'010

-------------------------------------

FSM `$fsm$\lcd_disp_ctrl.disp_screen$2814' from module `test_lcd_ctrl':
-------------------------------------

  Information on FSM $fsm$\lcd_disp_ctrl.disp_screen$2814 (\lcd_disp_ctrl.disp_screen):

  Number of input signals:    7
  Number of output signals:   7
  Number of state bits:       6

  Input signals:
    0: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:150$1376_Y
    1: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:139$1366_Y
    2: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:138$1363_Y
    3: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:127$1353_Y
    4: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:117$1343_Y
    5: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:103$1333_Y
    6: $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:103$1332_Y

  Output signals:
    0: $flatten\lcd_disp_ctrl.$ne$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:310$1303_Y
    1: $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:305$1292_Y
    2: $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:304$1290_Y
    3: $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:303$1288_Y
    4: $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:302$1286_Y
    5: $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:301$1284_Y
    6: $flatten\lcd_disp_ctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:300$1282_Y

  State encoding:
    0:   6'-----1
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'01--000   ->     0 7'1000001
      1:     0 7'-000---   ->     0 7'1000001
      2:     0 7'11-----   ->     0 7'1000001
      3:     0 7'-01----   ->     1 7'1000001
      4:     0 7'01--01-   ->     2 7'1000001
      5:     0 7'01--1--   ->     3 7'1000001
      6:     0 7'-001---   ->     4 7'1000001
      7:     0 7'01--001   ->     5 7'1000001
      8:     1 7'11-----   ->     0 7'0000101
      9:     1 7'01--000   ->     1 7'0000101
     10:     1 7'-000---   ->     1 7'0000101
     11:     1 7'-01----   ->     1 7'0000101
     12:     1 7'01--01-   ->     2 7'0000101
     13:     1 7'01--1--   ->     3 7'0000101
     14:     1 7'-001---   ->     4 7'0000101
     15:     1 7'01--001   ->     5 7'0000101
     16:     2 7'11-----   ->     0 7'0010000
     17:     2 7'-01----   ->     1 7'0010000
     18:     2 7'01--000   ->     2 7'0010000
     19:     2 7'01--01-   ->     2 7'0010000
     20:     2 7'-000---   ->     2 7'0010000
     21:     2 7'01--1--   ->     3 7'0010000
     22:     2 7'-001---   ->     4 7'0010000
     23:     2 7'01--001   ->     5 7'0010000
     24:     3 7'11-----   ->     0 7'0100001
     25:     3 7'-01----   ->     1 7'0100001
     26:     3 7'01--01-   ->     2 7'0100001
     27:     3 7'01--000   ->     3 7'0100001
     28:     3 7'01--1--   ->     3 7'0100001
     29:     3 7'-000---   ->     3 7'0100001
     30:     3 7'-001---   ->     4 7'0100001
     31:     3 7'01--001   ->     5 7'0100001
     32:     4 7'11-----   ->     0 7'0000011
     33:     4 7'-01----   ->     1 7'0000011
     34:     4 7'01--01-   ->     2 7'0000011
     35:     4 7'01--1--   ->     3 7'0000011
     36:     4 7'01--000   ->     4 7'0000011
     37:     4 7'-00----   ->     4 7'0000011
     38:     4 7'01--001   ->     5 7'0000011
     39:     5 7'11-----   ->     0 7'0001001
     40:     5 7'-01----   ->     1 7'0001001
     41:     5 7'01--01-   ->     2 7'0001001
     42:     5 7'01--1--   ->     3 7'0001001
     43:     5 7'-001---   ->     4 7'0001001
     44:     5 7'01--00-   ->     5 7'0001001
     45:     5 7'-000---   ->     5 7'0001001

-------------------------------------

10.21.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\lcd_disp_ctrl.clk_top.d1.state$2793' from module `\test_lcd_ctrl'.
Mapping FSM `$fsm$\lcd_disp_ctrl.clk_top.d4.state$2798' from module `\test_lcd_ctrl'.
Mapping FSM `$fsm$\lcd_disp_ctrl.clk_top.d6.state$2803' from module `\test_lcd_ctrl'.
Mapping FSM `$fsm$\lcd_disp_ctrl.clk_top.d8.state$2809' from module `\test_lcd_ctrl'.
Mapping FSM `$fsm$\lcd_disp_ctrl.disp_screen$2814' from module `\test_lcd_ctrl'.

10.22. Executing OPT pass (performing simple optimizations).

10.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.
<suppressed ~19 debug messages>

10.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

10.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

10.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..
Removed 0 unused cells and 68 unused wires.
<suppressed ~1 debug messages>

10.22.5. Finished fast OPT passes.

10.23. Executing MEMORY pass.

10.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.23.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

10.23.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..

10.23.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

10.23.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..

10.23.6. Executing MEMORY_COLLECT pass (generating $mem cells).

10.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..

10.25. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

10.26. Executing PP3_BRAMINIT pass.
cell type $auto$alumacc.cc:365:replace_macc$2496
cell type $auto$alumacc.cc:365:replace_macc$2497
cell type $auto$alumacc.cc:485:replace_alu$2511
cell type $auto$alumacc.cc:485:replace_alu$2520
cell type $auto$alumacc.cc:485:replace_alu$2529
cell type $auto$alumacc.cc:485:replace_alu$2538
cell type $auto$alumacc.cc:485:replace_alu$2547
cell type $auto$alumacc.cc:485:replace_alu$2556
cell type $auto$alumacc.cc:485:replace_alu$2565
cell type $auto$alumacc.cc:485:replace_alu$2576
cell type $auto$alumacc.cc:485:replace_alu$2587
cell type $auto$alumacc.cc:485:replace_alu$2592
cell type $auto$alumacc.cc:485:replace_alu$2597
cell type $auto$alumacc.cc:485:replace_alu$2610
cell type $auto$alumacc.cc:485:replace_alu$2619
cell type $auto$alumacc.cc:485:replace_alu$2628
cell type $auto$alumacc.cc:485:replace_alu$2631
cell type $auto$alumacc.cc:485:replace_alu$2634
cell type $auto$alumacc.cc:485:replace_alu$2637
cell type $auto$alumacc.cc:485:replace_alu$2640
cell type $auto$alumacc.cc:485:replace_alu$2643
cell type $auto$alumacc.cc:485:replace_alu$2646
cell type $auto$alumacc.cc:485:replace_alu$2649
cell type $auto$alumacc.cc:485:replace_alu$2652
cell type $auto$alumacc.cc:485:replace_alu$2655
cell type $auto$alumacc.cc:485:replace_alu$2658
cell type $auto$alumacc.cc:485:replace_alu$2661
cell type $auto$alumacc.cc:485:replace_alu$2664
cell type $auto$alumacc.cc:485:replace_alu$2667
cell type $auto$alumacc.cc:485:replace_alu$2670
cell type $auto$alumacc.cc:485:replace_alu$2673
cell type $auto$alumacc.cc:485:replace_alu$2676
cell type $auto$alumacc.cc:485:replace_alu$2679
cell type $auto$alumacc.cc:485:replace_alu$2682
cell type $auto$alumacc.cc:485:replace_alu$2685
cell type $auto$alumacc.cc:485:replace_alu$2688
cell type $auto$alumacc.cc:485:replace_alu$2691
cell type $auto$alumacc.cc:485:replace_alu$2694
cell type $auto$alumacc.cc:485:replace_alu$2697
cell type $auto$alumacc.cc:485:replace_alu$2700
cell type $auto$alumacc.cc:485:replace_alu$2703
cell type $auto$alumacc.cc:485:replace_alu$2706
cell type $auto$alumacc.cc:485:replace_alu$2709
cell type $auto$alumacc.cc:485:replace_alu$2712
cell type $auto$alumacc.cc:485:replace_alu$2715
cell type $auto$alumacc.cc:485:replace_alu$2718
cell type $auto$alumacc.cc:485:replace_alu$2721
cell type $auto$alumacc.cc:485:replace_alu$2724
cell type $auto$alumacc.cc:485:replace_alu$2727
cell type $auto$alumacc.cc:485:replace_alu$2730
cell type $auto$alumacc.cc:485:replace_alu$2733
cell type $auto$alumacc.cc:485:replace_alu$2736
cell type $auto$alumacc.cc:485:replace_alu$2739
cell type $auto$alumacc.cc:485:replace_alu$2742
cell type $auto$alumacc.cc:485:replace_alu$2745
cell type $auto$alumacc.cc:485:replace_alu$2748
cell type $auto$alumacc.cc:485:replace_alu$2751
cell type $auto$alumacc.cc:485:replace_alu$2754
cell type $auto$alumacc.cc:485:replace_alu$2757
cell type $auto$alumacc.cc:485:replace_alu$2760
cell type $auto$alumacc.cc:485:replace_alu$2763
cell type $auto$alumacc.cc:485:replace_alu$2766
cell type $auto$alumacc.cc:485:replace_alu$2769
cell type $auto$alumacc.cc:485:replace_alu$2772
cell type $auto$alumacc.cc:485:replace_alu$2775
cell type $auto$alumacc.cc:485:replace_alu$2778
cell type $auto$alumacc.cc:485:replace_alu$2781
cell type $auto$alumacc.cc:485:replace_alu$2784
cell type $auto$alumacc.cc:485:replace_alu$2787
cell type $auto$alumacc.cc:485:replace_alu$2790
cell type $auto$alumacc.cc:520:replace_alu$2518
cell type $auto$alumacc.cc:520:replace_alu$2527
cell type $auto$alumacc.cc:520:replace_alu$2536
cell type $auto$alumacc.cc:520:replace_alu$2545
cell type $auto$alumacc.cc:520:replace_alu$2554
cell type $auto$alumacc.cc:520:replace_alu$2563
cell type $auto$alumacc.cc:520:replace_alu$2608
cell type $auto$alumacc.cc:520:replace_alu$2617
cell type $auto$alumacc.cc:520:replace_alu$2626
cell type $auto$alumacc.cc:67:get_gt$2572
cell type $auto$alumacc.cc:67:get_gt$2583
cell type $auto$alumacc.cc:67:get_gt$2604
cell type $auto$alumacc.cc:68:get_gt$2606
cell type $auto$alumacc.cc:75:get_eq$2516
cell type $auto$alumacc.cc:75:get_eq$2525
cell type $auto$alumacc.cc:75:get_eq$2534
cell type $auto$alumacc.cc:75:get_eq$2543
cell type $auto$alumacc.cc:75:get_eq$2552
cell type $auto$alumacc.cc:75:get_eq$2561
cell type $auto$alumacc.cc:75:get_eq$2570
cell type $auto$alumacc.cc:75:get_eq$2581
cell type $auto$alumacc.cc:75:get_eq$2602
cell type $auto$alumacc.cc:75:get_eq$2615
cell type $auto$alumacc.cc:75:get_eq$2624
cell type $auto$alumacc.cc:89:get_cf$2514
cell type $auto$alumacc.cc:89:get_cf$2523
cell type $auto$alumacc.cc:89:get_cf$2532
cell type $auto$alumacc.cc:89:get_cf$2541
cell type $auto$alumacc.cc:89:get_cf$2550
cell type $auto$alumacc.cc:89:get_cf$2559
cell type $auto$alumacc.cc:89:get_cf$2568
cell type $auto$alumacc.cc:89:get_cf$2579
cell type $auto$alumacc.cc:89:get_cf$2590
cell type $auto$alumacc.cc:89:get_cf$2595
cell type $auto$alumacc.cc:89:get_cf$2600
cell type $auto$alumacc.cc:89:get_cf$2613
cell type $auto$alumacc.cc:89:get_cf$2622
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2830
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2834
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2838
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2845
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2849
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2853
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2858
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2862
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2866
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2875
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2879
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2883
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2890
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2894
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2898
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2903
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2907
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2911
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2920
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2926
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2930
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2935
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2939
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2943
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2948
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2952
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2956
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2961
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2965
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2969
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2978
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2982
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2986
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2993
cell type $auto$fsm_map.cc:121:implement_pattern_cache$2997
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3001
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3006
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3010
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3014
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3023
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3027
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3034
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3038
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3045
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3051
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3056
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3062
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3067
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3073
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3080
cell type $auto$fsm_map.cc:121:implement_pattern_cache$3084
cell type $auto$fsm_map.cc:144:implement_pattern_cache$2841
cell type $auto$fsm_map.cc:144:implement_pattern_cache$2854
cell type $auto$fsm_map.cc:144:implement_pattern_cache$2867
cell type $auto$fsm_map.cc:144:implement_pattern_cache$2886
cell type $auto$fsm_map.cc:144:implement_pattern_cache$2899
cell type $auto$fsm_map.cc:144:implement_pattern_cache$2912
cell type $auto$fsm_map.cc:144:implement_pattern_cache$2931
cell type $auto$fsm_map.cc:144:implement_pattern_cache$2944
cell type $auto$fsm_map.cc:144:implement_pattern_cache$2957
cell type $auto$fsm_map.cc:144:implement_pattern_cache$2970
cell type $auto$fsm_map.cc:144:implement_pattern_cache$2989
cell type $auto$fsm_map.cc:144:implement_pattern_cache$3002
cell type $auto$fsm_map.cc:144:implement_pattern_cache$3015
cell type $auto$fsm_map.cc:144:implement_pattern_cache$3030
cell type $auto$fsm_map.cc:144:implement_pattern_cache$3041
cell type $auto$fsm_map.cc:144:implement_pattern_cache$3052
cell type $auto$fsm_map.cc:144:implement_pattern_cache$3063
cell type $auto$fsm_map.cc:144:implement_pattern_cache$3074
cell type $auto$fsm_map.cc:144:implement_pattern_cache$3085
cell type $auto$fsm_map.cc:144:implement_pattern_cache$3086
cell type $auto$fsm_map.cc:172:map_fsm$2824
cell type $auto$fsm_map.cc:172:map_fsm$2869
cell type $auto$fsm_map.cc:172:map_fsm$2914
cell type $auto$fsm_map.cc:172:map_fsm$2972
cell type $auto$fsm_map.cc:172:map_fsm$3017
cell type $auto$fsm_map.cc:77:implement_pattern_cache$2840
cell type $auto$fsm_map.cc:77:implement_pattern_cache$2856
cell type $auto$fsm_map.cc:77:implement_pattern_cache$2860
cell type $auto$fsm_map.cc:77:implement_pattern_cache$2864
cell type $auto$fsm_map.cc:77:implement_pattern_cache$2885
cell type $auto$fsm_map.cc:77:implement_pattern_cache$2901
cell type $auto$fsm_map.cc:77:implement_pattern_cache$2905
cell type $auto$fsm_map.cc:77:implement_pattern_cache$2909
cell type $auto$fsm_map.cc:77:implement_pattern_cache$2922
cell type $auto$fsm_map.cc:77:implement_pattern_cache$2924
cell type $auto$fsm_map.cc:77:implement_pattern_cache$2959
cell type $auto$fsm_map.cc:77:implement_pattern_cache$2963
cell type $auto$fsm_map.cc:77:implement_pattern_cache$2967
cell type $auto$fsm_map.cc:77:implement_pattern_cache$2988
cell type $auto$fsm_map.cc:77:implement_pattern_cache$3004
cell type $auto$fsm_map.cc:77:implement_pattern_cache$3008
cell type $auto$fsm_map.cc:77:implement_pattern_cache$3012
cell type $auto$fsm_map.cc:77:implement_pattern_cache$3029
cell type $auto$fsm_map.cc:77:implement_pattern_cache$3040
cell type $auto$fsm_map.cc:77:implement_pattern_cache$3047
cell type $auto$fsm_map.cc:77:implement_pattern_cache$3058
cell type $auto$fsm_map.cc:77:implement_pattern_cache$3065
cell type $auto$fsm_map.cc:77:implement_pattern_cache$3069
cell type $auto$fsm_map.cc:77:implement_pattern_cache$3071
cell type $auto$fsm_map.cc:77:implement_pattern_cache$3076
cell type $auto$fsm_map.cc:77:implement_pattern_cache$3078
cell type $auto$fsm_map.cc:77:implement_pattern_cache$3082
cell type $auto$pmuxtree.cc:35:or_generator$2492
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2394
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2396
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2414
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2416
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2422
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2424
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2430
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2432
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2438
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2440
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2446
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2448
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2454
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2456
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2488
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2490
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$2494
cell type $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:103$1332
cell type $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:103$1333
cell type $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:117$1343
cell type $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:127$1353
cell type $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:138$1363
cell type $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:139$1366
cell type $flatten\bctrl.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:150$1376
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:101$1331
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:103$1334
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:106$1337
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:113$1339
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:117$1345
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:119$1347
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:123$1349
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:127$1355
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:129$1357
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:134$1359
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:138$1365
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:139$1368
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:141$1370
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:146$1372
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:150$1378
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:152$1380
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:75$1315
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:80$1321
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:88$1323
cell type $flatten\bctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:93$1329
cell type $flatten\bctrl.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:101$1330
cell type $flatten\bctrl.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:106$1336
cell type $flatten\bctrl.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:113$1338
cell type $flatten\bctrl.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:119$1346
cell type $flatten\bctrl.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:123$1348
cell type $flatten\bctrl.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:129$1356
cell type $flatten\bctrl.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:134$1358
cell type $flatten\bctrl.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:141$1369
cell type $flatten\bctrl.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:146$1371
cell type $flatten\bctrl.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:152$1379
cell type $flatten\bctrl.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:75$1314
cell type $flatten\bctrl.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:80$1320
cell type $flatten\bctrl.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:88$1322
cell type $flatten\bctrl.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:93$1328
cell type $flatten\bctrl.$not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:103$1335
cell type $flatten\bctrl.$not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:77$1319
cell type $flatten\bctrl.$not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:90$1327
cell type $flatten\bctrl.$procdff$2296
cell type $flatten\bctrl.$procdff$2297
cell type $flatten\bctrl.$procdff$2298
cell type $flatten\bctrl.$procdff$2299
cell type $flatten\bctrl.$procdff$2300
cell type $flatten\bctrl.$procdff$2301
cell type $flatten\bctrl.$procdff$2302
cell type $flatten\bctrl.$procdff$2303
cell type $flatten\bctrl.$procdff$2304
cell type $flatten\bctrl.$procdff$2305
cell type $flatten\bctrl.$procmux$1649
cell type $flatten\bctrl.$procmux$1651
cell type $flatten\bctrl.$procmux$1654
cell type $flatten\bctrl.$procmux$1656
cell type $flatten\bctrl.$procmux$1661
cell type $flatten\bctrl.$procmux$1664
cell type $flatten\bctrl.$procmux$1666
cell type $flatten\bctrl.$procmux$1671
cell type $flatten\bctrl.$procmux$1676
cell type $flatten\bctrl.$procmux$1678
cell type $flatten\bctrl.$procmux$1681
cell type $flatten\bctrl.$procmux$1683
cell type $flatten\bctrl.$procmux$1686
cell type $flatten\bctrl.$procmux$1688
cell type $flatten\bctrl.$procmux$1691
cell type $flatten\bctrl.$procmux$1694
cell type $flatten\bctrl.$procmux$1697
cell type $flatten\bctrl.$procmux$1700
cell type $flatten\bctrl.$procmux$1703
cell type $flatten\bctrl.$procmux$1706
cell type $flatten\bctrl.$procmux$1709
cell type $flatten\bctrl.$procmux$1711
cell type $flatten\bctrl.$procmux$1714
cell type $flatten\bctrl.$procmux$1717
cell type $flatten\bctrl.$procmux$1719
cell type $flatten\bctrl.$procmux$1721
cell type $flatten\bctrl.$procmux$1724
cell type $flatten\bctrl.$procmux$1726
cell type $flatten\bctrl.$procmux$1728
cell type $flatten\bctrl.$procmux$1731
cell type $flatten\bctrl.$procmux$1734
cell type $flatten\bctrl.$procmux$1737
cell type $flatten\bctrl.$procmux$1739
cell type $flatten\bctrl.$procmux$1742
cell type $flatten\bctrl.$procmux$1744
cell type $flatten\bctrl.$procmux$1746
cell type $flatten\bctrl.\bsampler.$procdff$2354
cell type $flatten\bctrl.\bsampler.$procdff$2355
cell type $flatten\bctrl.\bsampler.$procmux$2258
cell type $flatten\bctrl.\bsampler.$procmux$2264
cell type $flatten\lcd_disp_ctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:192$1268
cell type $flatten\lcd_disp_ctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:192$1269
cell type $flatten\lcd_disp_ctrl.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:307$1295
cell type $flatten\lcd_disp_ctrl.$logic_or$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:192$1270
cell type $flatten\lcd_disp_ctrl.$or$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:309$1298
cell type $flatten\lcd_disp_ctrl.$or$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:309$1299
cell type $flatten\lcd_disp_ctrl.$or$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:309$1300
cell type $flatten\lcd_disp_ctrl.$or$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:309$1301
cell type $flatten\lcd_disp_ctrl.$or$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:309$1302
cell type $flatten\lcd_disp_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:0$1273
cell type $flatten\lcd_disp_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:0$1276
cell type $flatten\lcd_disp_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:0$1279
cell type $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:292$1280
cell type $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:293$1281
cell type $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:300$1283
cell type $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:301$1285
cell type $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:302$1287
cell type $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:303$1289
cell type $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:304$1291
cell type $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:305$1293
cell type $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:307$1296
cell type $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:307$1297
cell type $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:310$1304
cell type $flatten\lcd_disp_ctrl.\clk_top.$not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:59$1228
cell type $flatten\lcd_disp_ctrl.\clk_top.$procdff$2347
cell type $flatten\lcd_disp_ctrl.\clk_top.$procdff$2348
cell type $flatten\lcd_disp_ctrl.\clk_top.$procmux$2205
cell type $flatten\lcd_disp_ctrl.\clk_top.$procmux$2208
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$154
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$159
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$163
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$167
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$171
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$175
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procdff$2318
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procdff$2319
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procdff$2320
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procdff$2321
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procdff$2322
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procdff$2323
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procdff$2325
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1927
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1929
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1932
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1934
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1938
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1940
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1943
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1945
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1950
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1952
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1955
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1957
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1962
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1964
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1967
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1969
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1975
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1977
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1980
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1982
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1988
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1990
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1993
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1995
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$1997
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$procmux$2003
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$157
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$162
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$166
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$170
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$174
cell type $flatten\lcd_disp_ctrl.\clk_top.\d1.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$178
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:423$186
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:442$190
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:442$191
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procdff$2314
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procdff$2315
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procdff$2316
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1832_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1833_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1834
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1836
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1839
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1844
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1845_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1846
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1848
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1850
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1853
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1858
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1859_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1860
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1862
cell type $flatten\lcd_disp_ctrl.\clk_top.\d2.$procmux$1865
cell type $flatten\lcd_disp_ctrl.\clk_top.\d3.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:518$224
cell type $flatten\lcd_disp_ctrl.\clk_top.\d3.$procdff$2312
cell type $flatten\lcd_disp_ctrl.\clk_top.\d3.$procdff$2313
cell type $flatten\lcd_disp_ctrl.\clk_top.\d3.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:517$220
cell type $flatten\lcd_disp_ctrl.\clk_top.\d3.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:518$225
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:310$151
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$154
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$159
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$163
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$167
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$171
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$175
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:371$179
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procdff$2318
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procdff$2319
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procdff$2320
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procdff$2321
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procdff$2322
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procdff$2323
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procdff$2325
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1927
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1929
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1932
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1934
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1938
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1940
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1943
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1945
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1950
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1952
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1955
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1957
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1962
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1964
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1967
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1969
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1975
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1977
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1980
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1982
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1988
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1990
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1993
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1995
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$1997
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$procmux$2003
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$157
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$162
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$166
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$170
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$174
cell type $flatten\lcd_disp_ctrl.\clk_top.\d4.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$178
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:116$93
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:117$96
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:121$100
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:116$91
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:117$94
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:121$98
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:121$99
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:160$105
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:191$117
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$ne$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:116$92
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$ne$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:117$95
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procdff$2335
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procdff$2336
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procdff$2337
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procdff$2338
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procdff$2339
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procdff$2340
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procdff$2341
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procdff$2342
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2101
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2104
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2107
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2108_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2109
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2112
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2116_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2117_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2118
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2121
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2125_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2126_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2128_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2132_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2133_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2139_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2144_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2146
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2149_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2150_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2151
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2152_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2153
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$procmux$2156
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:160$106
cell type $flatten\lcd_disp_ctrl.\clk_top.\d5.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:191$119
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:233$122
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:236$126
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:245$130
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:248$134
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:257$138
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:260$142
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:269$146
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procdff$2326
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procdff$2327
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procdff$2328
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procdff$2329
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procdff$2330
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procdff$2331
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procdff$2332
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procdff$2334
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2008
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2029
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2031
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2033
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2036
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2039
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2041
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2043
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2046
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2049
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2051
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2053
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2056
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2060
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2062
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2064
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2067
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2071
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2073
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2075
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2078
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2083
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2085
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2087
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2090
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2095
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2097
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2099
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:233$125
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:236$129
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:245$133
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:248$137
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:257$141
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:260$145
cell type $flatten\lcd_disp_ctrl.\clk_top.\d6.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:269$149
cell type $flatten\lcd_disp_ctrl.\clk_top.\d7.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:485$200
cell type $flatten\lcd_disp_ctrl.\clk_top.\d7.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:489$208
cell type $flatten\lcd_disp_ctrl.\clk_top.\d7.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:489$209
cell type $flatten\lcd_disp_ctrl.\clk_top.\d7.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:488$205
cell type $flatten\lcd_disp_ctrl.\clk_top.\d7.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:488$207
cell type $flatten\lcd_disp_ctrl.\clk_top.\d7.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:493$214
cell type $flatten\lcd_disp_ctrl.\clk_top.\d7.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:493$216
cell type $flatten\lcd_disp_ctrl.\clk_top.\d7.$logic_or$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:484$196
cell type $flatten\lcd_disp_ctrl.\clk_top.\d7.$logic_or$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:489$210
cell type $flatten\lcd_disp_ctrl.\clk_top.\d7.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:484$198
cell type $flatten\lcd_disp_ctrl.\clk_top.\d7.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:484$199
cell type $flatten\lcd_disp_ctrl.\clk_top.\d7.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:485$201
cell type $flatten\lcd_disp_ctrl.\clk_top.\d7.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:489$211
cell type $flatten\lcd_disp_ctrl.\clk_top.\d7.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:489$212
cell type $flatten\lcd_disp_ctrl.\clk_top.\d7.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:493$217
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$154
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$159
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$163
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$167
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$171
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$175
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procdff$2318
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procdff$2319
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procdff$2320
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procdff$2321
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procdff$2322
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procdff$2323
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procdff$2325
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1927
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1929
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1932
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1934
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1938
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1940
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1943
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1945
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1950
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1952
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1955
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1957
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1962
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1964
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1967
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1969
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1975
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1977
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1980
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1982
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1988
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1990
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1993
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1995
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$1997
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$procmux$2003
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:327$157
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:332$162
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:342$166
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:346$170
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:356$174
cell type $flatten\lcd_disp_ctrl.\clk_top.\d8.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:360$178
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:62$89
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:25$80
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:43$84
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$eq$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:62$88
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procdff$2343
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procdff$2344
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procdff$2345
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procdff$2346
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2159
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2165
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2170_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2171_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2172_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2173
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2175
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2178
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2182
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2183_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2184
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2186
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2188
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2191
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2195
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2196_CMP0
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2197
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2199
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$procmux$2202
cell type $flatten\lcd_disp_ctrl.\clk_top.\d9.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:25$81
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$logic_or$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:174$1392
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117$1381
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:154$1387
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:182$1395
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:188$1405
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procdff$2269
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procdff$2270
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procdff$2271
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procdff$2272
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procdff$2273
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procdff$2274
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procdff$2275
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procdff$2276
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procdff$2277
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procdff$2278
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procdff$2279
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procdff$2280
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1454
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1458
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1460
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1481
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1487
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1489
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1491
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1493
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1499
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1505
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1507
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1509
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1511
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1518
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1520
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1529
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1532
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1540
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1542
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1544
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1547
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1557
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1559
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1568
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1570
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1572
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1574
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1583
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1585
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1587
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1589
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1595
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1599
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1601
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1607
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1611
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1613
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1619
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1623
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$procmux$1625
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:28$1439
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:46$1446
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:28$1438
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:46$1445
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procdff$2307
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procdff$2308
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procdff$2309
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procdff$2310
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procdff$2311
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1771
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1774
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1780
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1785
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1788
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1790
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1793
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1799
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1801
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1804
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1810
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1812
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1815
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$procmux$1820
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:28$1439
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:46$1446
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:28$1438
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:46$1445
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procdff$2307
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procdff$2308
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procdff$2309
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procdff$2310
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procdff$2311
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1771
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1774
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1780
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1785
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1788
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1790
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1793
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1799
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1801
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1804
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1810
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1812
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1815
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$procmux$1820
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:28$1439
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$logic_and$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:46$1446
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$logic_not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:28$1438
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procdff$2307
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procdff$2308
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procdff$2309
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procdff$2310
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procdff$2311
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1771
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1774
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1780
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1785
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1788
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1790
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1793
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1799
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1801
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1804
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1810
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1812
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1815
cell type $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$procmux$1820
cell type $not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:28$324
cell type $not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:28$325
cell type $not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:28$326
cell type $not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:28$327
cell type $not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:29$328
cell type $not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:29$329
cell type $not$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:29$330
cell type qlal4s3b_cell

10.27. Executing TECHMAP pass (map to technology primitives).

10.27.1. Executing Verilog-2005 frontend: /home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v
Parsing Verilog input from `/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__QUICKLOGIC_RAMB16K'.
/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:21: Warning: Identifier `\VCC' is implicitly declared.
/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:22: Warning: Identifier `\GND' is implicitly declared.
Generating RTLIL representation for module `\$__QUICKLOGIC_RAMB8K'.
/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:235: Warning: Identifier `\GND' is implicitly declared.
/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:236: Warning: Identifier `\VCC' is implicitly declared.
Generating RTLIL representation for module `\RAM_8K_BLK'.
/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:538: Warning: Range [17:0] select out of bounds on signal `\out_reg0': Setting 2 MSB bits to undef.
Generating RTLIL representation for module `\RAM_16K_BLK'.
/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:824: Warning: Range [35:0] select out of bounds on signal `\out_reg0': Setting 4 MSB bits to undef.
Generating RTLIL representation for module `\FIFO_8K_BLK'.
/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:998: Warning: Range [35:0] select out of bounds on signal `\out_reg0': Setting 20 MSB bits to undef.
Generating RTLIL representation for module `\FIFO_16K_BLK'.
/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:1249: Warning: Range [35:0] select out of bounds on signal `\out_reg0': Setting 4 MSB bits to undef.
Successfully finished Verilog frontend.

10.27.2. Continuing TECHMAP pass.
No more expansions possible.

10.28. Executing OPT pass (performing simple optimizations).

10.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.
<suppressed ~39 debug messages>

10.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.28.3. Executing OPT_RMDFF pass (remove dff with constant values).

10.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..
Removed 3 unused cells and 23 unused wires.
<suppressed ~4 debug messages>

10.28.5. Finished fast OPT passes.

10.29. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

10.30. Executing OPT pass (performing simple optimizations).

10.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_lcd_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~104 debug messages>

10.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_lcd_ctrl.
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$2488:
      Old ports: A=8'00001001, B=8'00011001, Y=$auto$rtlil.cc:2037:Mux$2489
      New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2037:Mux$2489 [4]
      New connections: { $auto$rtlil.cc:2037:Mux$2489 [7:5] $auto$rtlil.cc:2037:Mux$2489 [3:0] } = 7'0001001
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:292$1280:
      Old ports: A=6'100000, B=6'000001, Y=\lcd_disp_ctrl.timerChar [5:0]
      New ports: A=2'10, B=2'01, Y={ \lcd_disp_ctrl.timerChar [5] \lcd_disp_ctrl.timerChar [0] }
      New connections: \lcd_disp_ctrl.timerChar [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:293$1281:
      Old ports: A=6'100000, B=6'000000, Y=\lcd_disp_ctrl.alarmChar [5:0]
      New ports: A=1'1, B=1'0, Y=\lcd_disp_ctrl.alarmChar [5]
      New connections: \lcd_disp_ctrl.alarmChar [4:0] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:300$1283:
      Old ports: A=128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B={ 2'00 \lcd_disp_ctrl.alarmChar [5:0] 2'00 \lcd_disp_ctrl.timerChar [5:0] \lcd_disp_ctrl.week_disp 12'001011000011 \lcd_disp_ctrl.clk_top.d5.year_reg [3:0] 4'0011 \lcd_disp_ctrl.clk_top.d5.year_reg [7:4] 28'0011000000110010001011010011 \lcd_disp_ctrl.clk_top.d5.month_reg [3:0] 4'0011 \lcd_disp_ctrl.clk_top.d5.month_reg [7:4] 12'001011010011 \lcd_disp_ctrl.clk_top.d5.day_reg [3:0] 4'0011 \lcd_disp_ctrl.clk_top.d5.day_reg [7:4] }, Y=\lcd_disp_ctrl.scr0a
      New ports: A=61'0000000000000000000000000000000000000000000000000000000000000, B={ \lcd_disp_ctrl.alarmChar [5:0] \lcd_disp_ctrl.timerChar [5:0] \lcd_disp_ctrl.week_disp \lcd_disp_ctrl.clk_top.d5.year_reg [3:0] \lcd_disp_ctrl.clk_top.d5.year_reg [7:4] \lcd_disp_ctrl.clk_top.d5.month_reg [3:0] \lcd_disp_ctrl.clk_top.d5.month_reg [7:4] \lcd_disp_ctrl.clk_top.d5.day_reg [3:0] 1'1 \lcd_disp_ctrl.clk_top.d5.day_reg [7:4] }, Y={ \lcd_disp_ctrl.scr0a [125:120] \lcd_disp_ctrl.scr0a [117:88] \lcd_disp_ctrl.scr0a [75:72] \lcd_disp_ctrl.scr0a [67:64] \lcd_disp_ctrl.scr0a [35:32] \lcd_disp_ctrl.scr0a [27:24] \lcd_disp_ctrl.scr0a [11:8] \lcd_disp_ctrl.scr0a [4:0] }
      New connections: { \lcd_disp_ctrl.scr0a [127:126] \lcd_disp_ctrl.scr0a [119:118] \lcd_disp_ctrl.scr0a [87:76] \lcd_disp_ctrl.scr0a [71:68] \lcd_disp_ctrl.scr0a [63:36] \lcd_disp_ctrl.scr0a [31:28] \lcd_disp_ctrl.scr0a [23:12] \lcd_disp_ctrl.scr0a [7:5] } = { 6'000000 \lcd_disp_ctrl.scr0a [4] 1'0 \lcd_disp_ctrl.scr0a [4] \lcd_disp_ctrl.scr0a [4] 4'0000 \lcd_disp_ctrl.scr0a [4] \lcd_disp_ctrl.scr0a [4] 2'00 \lcd_disp_ctrl.scr0a [4] \lcd_disp_ctrl.scr0a [4] 2'00 \lcd_disp_ctrl.scr0a [4] \lcd_disp_ctrl.scr0a [4] 6'000000 \lcd_disp_ctrl.scr0a [4] \lcd_disp_ctrl.scr0a [4] 2'00 \lcd_disp_ctrl.scr0a [4] 3'000 \lcd_disp_ctrl.scr0a [4] 1'0 \lcd_disp_ctrl.scr0a [4] \lcd_disp_ctrl.scr0a [4] 1'0 \lcd_disp_ctrl.scr0a [4] 2'00 \lcd_disp_ctrl.scr0a [4] \lcd_disp_ctrl.scr0a [4] 2'00 \lcd_disp_ctrl.scr0a [4] \lcd_disp_ctrl.scr0a [4] 2'00 \lcd_disp_ctrl.scr0a [4] 1'0 \lcd_disp_ctrl.scr0a [4] \lcd_disp_ctrl.scr0a [4] 1'0 \lcd_disp_ctrl.scr0a [4] 2'00 \lcd_disp_ctrl.scr0a [4] \lcd_disp_ctrl.scr0a [4] 2'00 \lcd_disp_ctrl.scr0a [4] }
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:301$1285:
      Old ports: A=126'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=126'100000001000000010000000100000001000000010000000100000001000000110010101101101011010010101010000100000011101000110010101010011, Y=\lcd_disp_ctrl.scr1a [125:0]
      New ports: A=1'0, B=1'1, Y=\lcd_disp_ctrl.scr1a [0]
      New connections: \lcd_disp_ctrl.scr1a [125:1] = { \lcd_disp_ctrl.scr1a [0] 7'0000000 \lcd_disp_ctrl.scr1a [0] 7'0000000 \lcd_disp_ctrl.scr1a [0] 7'0000000 \lcd_disp_ctrl.scr1a [0] 7'0000000 \lcd_disp_ctrl.scr1a [0] 7'0000000 \lcd_disp_ctrl.scr1a [0] 7'0000000 \lcd_disp_ctrl.scr1a [0] 7'0000000 \lcd_disp_ctrl.scr1a [0] 6'000000 \lcd_disp_ctrl.scr1a [0] \lcd_disp_ctrl.scr1a [0] 2'00 \lcd_disp_ctrl.scr1a [0] 1'0 \lcd_disp_ctrl.scr1a [0] 1'0 \lcd_disp_ctrl.scr1a [0] \lcd_disp_ctrl.scr1a [0] 1'0 \lcd_disp_ctrl.scr1a [0] \lcd_disp_ctrl.scr1a [0] 1'0 \lcd_disp_ctrl.scr1a [0] 1'0 \lcd_disp_ctrl.scr1a [0] \lcd_disp_ctrl.scr1a [0] 1'0 \lcd_disp_ctrl.scr1a [0] 2'00 \lcd_disp_ctrl.scr1a [0] 1'0 \lcd_disp_ctrl.scr1a [0] 1'0 \lcd_disp_ctrl.scr1a [0] 1'0 \lcd_disp_ctrl.scr1a [0] 4'0000 \lcd_disp_ctrl.scr1a [0] 6'000000 \lcd_disp_ctrl.scr1a [0] \lcd_disp_ctrl.scr1a [0] \lcd_disp_ctrl.scr1a [0] 1'0 \lcd_disp_ctrl.scr1a [0] 3'000 \lcd_disp_ctrl.scr1a [0] \lcd_disp_ctrl.scr1a [0] 2'00 \lcd_disp_ctrl.scr1a [0] 1'0 \lcd_disp_ctrl.scr1a [0] 1'0 \lcd_disp_ctrl.scr1a [0] 1'0 \lcd_disp_ctrl.scr1a [0] 2'00 \lcd_disp_ctrl.scr1a [0] }
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:302$1287:
      Old ports: A=126'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=126'100000001000000010000000100000001000000010000000100000001000000110010101110100011000010100010000100000011101000110010101010011, Y=\lcd_disp_ctrl.scr2a [125:0]
      New ports: A=1'0, B=1'1, Y=\lcd_disp_ctrl.scr2a [0]
      New connections: \lcd_disp_ctrl.scr2a [125:1] = { \lcd_disp_ctrl.scr2a [0] 7'0000000 \lcd_disp_ctrl.scr2a [0] 7'0000000 \lcd_disp_ctrl.scr2a [0] 7'0000000 \lcd_disp_ctrl.scr2a [0] 7'0000000 \lcd_disp_ctrl.scr2a [0] 7'0000000 \lcd_disp_ctrl.scr2a [0] 7'0000000 \lcd_disp_ctrl.scr2a [0] 7'0000000 \lcd_disp_ctrl.scr2a [0] 6'000000 \lcd_disp_ctrl.scr2a [0] \lcd_disp_ctrl.scr2a [0] 2'00 \lcd_disp_ctrl.scr2a [0] 1'0 \lcd_disp_ctrl.scr2a [0] 1'0 \lcd_disp_ctrl.scr2a [0] \lcd_disp_ctrl.scr2a [0] \lcd_disp_ctrl.scr2a [0] 1'0 \lcd_disp_ctrl.scr2a [0] 3'000 \lcd_disp_ctrl.scr2a [0] \lcd_disp_ctrl.scr2a [0] 4'0000 \lcd_disp_ctrl.scr2a [0] 1'0 \lcd_disp_ctrl.scr2a [0] 3'000 \lcd_disp_ctrl.scr2a [0] 4'0000 \lcd_disp_ctrl.scr2a [0] 6'000000 \lcd_disp_ctrl.scr2a [0] \lcd_disp_ctrl.scr2a [0] \lcd_disp_ctrl.scr2a [0] 1'0 \lcd_disp_ctrl.scr2a [0] 3'000 \lcd_disp_ctrl.scr2a [0] \lcd_disp_ctrl.scr2a [0] 2'00 \lcd_disp_ctrl.scr2a [0] 1'0 \lcd_disp_ctrl.scr2a [0] 1'0 \lcd_disp_ctrl.scr2a [0] 1'0 \lcd_disp_ctrl.scr2a [0] 2'00 \lcd_disp_ctrl.scr2a [0] }
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:303$1289:
      Old ports: A=126'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=126'100000001000000010000000100000001000000010000000100000011011010111001001100001011011000100000100100000011101000110010101010011, Y=\lcd_disp_ctrl.scr3a [125:0]
      New ports: A=1'0, B=1'1, Y=\lcd_disp_ctrl.scr3a [0]
      New connections: \lcd_disp_ctrl.scr3a [125:1] = { \lcd_disp_ctrl.scr3a [0] 7'0000000 \lcd_disp_ctrl.scr3a [0] 7'0000000 \lcd_disp_ctrl.scr3a [0] 7'0000000 \lcd_disp_ctrl.scr3a [0] 7'0000000 \lcd_disp_ctrl.scr3a [0] 7'0000000 \lcd_disp_ctrl.scr3a [0] 7'0000000 \lcd_disp_ctrl.scr3a [0] 6'000000 \lcd_disp_ctrl.scr3a [0] \lcd_disp_ctrl.scr3a [0] 1'0 \lcd_disp_ctrl.scr3a [0] \lcd_disp_ctrl.scr3a [0] 1'0 \lcd_disp_ctrl.scr3a [0] 1'0 \lcd_disp_ctrl.scr3a [0] \lcd_disp_ctrl.scr3a [0] \lcd_disp_ctrl.scr3a [0] 2'00 \lcd_disp_ctrl.scr3a [0] 2'00 \lcd_disp_ctrl.scr3a [0] \lcd_disp_ctrl.scr3a [0] 4'0000 \lcd_disp_ctrl.scr3a [0] 1'0 \lcd_disp_ctrl.scr3a [0] \lcd_disp_ctrl.scr3a [0] 1'0 \lcd_disp_ctrl.scr3a [0] \lcd_disp_ctrl.scr3a [0] 3'000 \lcd_disp_ctrl.scr3a [0] 5'00000 \lcd_disp_ctrl.scr3a [0] 2'00 \lcd_disp_ctrl.scr3a [0] 6'000000 \lcd_disp_ctrl.scr3a [0] \lcd_disp_ctrl.scr3a [0] \lcd_disp_ctrl.scr3a [0] 1'0 \lcd_disp_ctrl.scr3a [0] 3'000 \lcd_disp_ctrl.scr3a [0] \lcd_disp_ctrl.scr3a [0] 2'00 \lcd_disp_ctrl.scr3a [0] 1'0 \lcd_disp_ctrl.scr3a [0] 1'0 \lcd_disp_ctrl.scr3a [0] 1'0 \lcd_disp_ctrl.scr3a [0] 2'00 \lcd_disp_ctrl.scr3a [0] }
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:304$1291:
      Old ports: A=126'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=126'100000001000000010000000100000001000000010000000100000011100100110010101101101011010010101010000100000011101000110010101010011, Y=\lcd_disp_ctrl.scr4a [125:0]
      New ports: A=1'0, B=1'1, Y=\lcd_disp_ctrl.scr4a [0]
      New connections: \lcd_disp_ctrl.scr4a [125:1] = { \lcd_disp_ctrl.scr4a [0] 7'0000000 \lcd_disp_ctrl.scr4a [0] 7'0000000 \lcd_disp_ctrl.scr4a [0] 7'0000000 \lcd_disp_ctrl.scr4a [0] 7'0000000 \lcd_disp_ctrl.scr4a [0] 7'0000000 \lcd_disp_ctrl.scr4a [0] 7'0000000 \lcd_disp_ctrl.scr4a [0] 6'000000 \lcd_disp_ctrl.scr4a [0] \lcd_disp_ctrl.scr4a [0] \lcd_disp_ctrl.scr4a [0] 2'00 \lcd_disp_ctrl.scr4a [0] 2'00 \lcd_disp_ctrl.scr4a [0] \lcd_disp_ctrl.scr4a [0] 2'00 \lcd_disp_ctrl.scr4a [0] 1'0 \lcd_disp_ctrl.scr4a [0] 1'0 \lcd_disp_ctrl.scr4a [0] \lcd_disp_ctrl.scr4a [0] 1'0 \lcd_disp_ctrl.scr4a [0] \lcd_disp_ctrl.scr4a [0] 1'0 \lcd_disp_ctrl.scr4a [0] 1'0 \lcd_disp_ctrl.scr4a [0] \lcd_disp_ctrl.scr4a [0] 1'0 \lcd_disp_ctrl.scr4a [0] 2'00 \lcd_disp_ctrl.scr4a [0] 1'0 \lcd_disp_ctrl.scr4a [0] 1'0 \lcd_disp_ctrl.scr4a [0] 1'0 \lcd_disp_ctrl.scr4a [0] 4'0000 \lcd_disp_ctrl.scr4a [0] 6'000000 \lcd_disp_ctrl.scr4a [0] \lcd_disp_ctrl.scr4a [0] \lcd_disp_ctrl.scr4a [0] 1'0 \lcd_disp_ctrl.scr4a [0] 3'000 \lcd_disp_ctrl.scr4a [0] \lcd_disp_ctrl.scr4a [0] 2'00 \lcd_disp_ctrl.scr4a [0] 1'0 \lcd_disp_ctrl.scr4a [0] 1'0 \lcd_disp_ctrl.scr4a [0] 1'0 \lcd_disp_ctrl.scr4a [0] 2'00 \lcd_disp_ctrl.scr4a [0] }
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:305$1293:
      Old ports: A=126'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=126'100000001000000010000000100000001000000010000000100000001000000010000000100000001000000111001001100101011011010110100101010100, Y=\lcd_disp_ctrl.scr5a [125:0]
      New ports: A=1'0, B=1'1, Y=\lcd_disp_ctrl.scr5a [2]
      New connections: { \lcd_disp_ctrl.scr5a [125:3] \lcd_disp_ctrl.scr5a [1:0] } = { \lcd_disp_ctrl.scr5a [2] 7'0000000 \lcd_disp_ctrl.scr5a [2] 7'0000000 \lcd_disp_ctrl.scr5a [2] 7'0000000 \lcd_disp_ctrl.scr5a [2] 7'0000000 \lcd_disp_ctrl.scr5a [2] 7'0000000 \lcd_disp_ctrl.scr5a [2] 7'0000000 \lcd_disp_ctrl.scr5a [2] 7'0000000 \lcd_disp_ctrl.scr5a [2] 7'0000000 \lcd_disp_ctrl.scr5a [2] 7'0000000 \lcd_disp_ctrl.scr5a [2] 7'0000000 \lcd_disp_ctrl.scr5a [2] 6'000000 \lcd_disp_ctrl.scr5a [2] \lcd_disp_ctrl.scr5a [2] \lcd_disp_ctrl.scr5a [2] 2'00 \lcd_disp_ctrl.scr5a [2] 2'00 \lcd_disp_ctrl.scr5a [2] \lcd_disp_ctrl.scr5a [2] 2'00 \lcd_disp_ctrl.scr5a [2] 1'0 \lcd_disp_ctrl.scr5a [2] 1'0 \lcd_disp_ctrl.scr5a [2] \lcd_disp_ctrl.scr5a [2] 1'0 \lcd_disp_ctrl.scr5a [2] \lcd_disp_ctrl.scr5a [2] 1'0 \lcd_disp_ctrl.scr5a [2] 1'0 \lcd_disp_ctrl.scr5a [2] \lcd_disp_ctrl.scr5a [2] 1'0 \lcd_disp_ctrl.scr5a [2] 2'00 \lcd_disp_ctrl.scr5a [2] 1'0 \lcd_disp_ctrl.scr5a [2] 1'0 \lcd_disp_ctrl.scr5a [2] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:307$1296:
      Old ports: A=5'00001, B=5'10000, Y=$auto$wreduce.cc:460:run$2356 [4:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:460:run$2356 [4] $auto$wreduce.cc:460:run$2356 [0] }
      New connections: $auto$wreduce.cc:460:run$2356 [3:1] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:307$1297:
      Old ports: A={ 19'0100000001000000011 \lcd_disp_ctrl.bcd_time [3:0] 4'0011 \lcd_disp_ctrl.bcd_time [7:4] 12'001110100011 \lcd_disp_ctrl.bcd_time [11:8] 4'0011 \lcd_disp_ctrl.bcd_time [15:12] 12'001110100011 \lcd_disp_ctrl.bcd_time [19:16] 4'0011 \lcd_disp_ctrl.bcd_time [23:20] 32'00100000001000000010000000100000 }, B={ 10'1001101010 $auto$wreduce.cc:460:run$2356 [4:0] 12'001000000011 \lcd_disp_ctrl.bcd_time [3:0] 4'0011 \lcd_disp_ctrl.bcd_time [7:4] 12'001110100011 \lcd_disp_ctrl.bcd_time [11:8] 4'0011 \lcd_disp_ctrl.bcd_time [15:12] 12'001110100011 \lcd_disp_ctrl.bcd_time [19:16] 4'0011 \lcd_disp_ctrl.bcd_time [23:20] 24'001000000010000000100000 }, Y=\lcd_disp_ctrl.show_time [110:0]
      New ports: A={ 6'000001 \lcd_disp_ctrl.bcd_time [3:0] \lcd_disp_ctrl.bcd_time [7:4] 4'1010 \lcd_disp_ctrl.bcd_time [11:8] \lcd_disp_ctrl.bcd_time [15:12] 4'1010 \lcd_disp_ctrl.bcd_time [19:16] \lcd_disp_ctrl.bcd_time [23:20] 5'00000 }, B={ $auto$wreduce.cc:460:run$2356 [4:0] 5'00000 \lcd_disp_ctrl.bcd_time [3:0] \lcd_disp_ctrl.bcd_time [7:4] 4'1010 \lcd_disp_ctrl.bcd_time [11:8] \lcd_disp_ctrl.bcd_time [15:12] 4'1010 \lcd_disp_ctrl.bcd_time [19:16] 1'1 \lcd_disp_ctrl.bcd_time [23:20] }, Y={ \lcd_disp_ctrl.show_time [100:96] \lcd_disp_ctrl.show_time [92:88] \lcd_disp_ctrl.show_time [83:80] \lcd_disp_ctrl.show_time [75:72] \lcd_disp_ctrl.show_time [67:64] \lcd_disp_ctrl.show_time [59:56] \lcd_disp_ctrl.show_time [51:48] \lcd_disp_ctrl.show_time [43:40] \lcd_disp_ctrl.show_time [35:32] \lcd_disp_ctrl.show_time [28:24] }
      New connections: { \lcd_disp_ctrl.show_time [110:101] \lcd_disp_ctrl.show_time [95:93] \lcd_disp_ctrl.show_time [87:84] \lcd_disp_ctrl.show_time [79:76] \lcd_disp_ctrl.show_time [71:68] \lcd_disp_ctrl.show_time [63:60] \lcd_disp_ctrl.show_time [55:52] \lcd_disp_ctrl.show_time [47:44] \lcd_disp_ctrl.show_time [39:36] \lcd_disp_ctrl.show_time [31:29] \lcd_disp_ctrl.show_time [23:0] } = { \lcd_disp_ctrl.show_time [28] \lcd_disp_ctrl.show_time [92] 1'0 \lcd_disp_ctrl.show_time [28] \lcd_disp_ctrl.show_time [28] 1'0 \lcd_disp_ctrl.show_time [28] 1'0 \lcd_disp_ctrl.show_time [28] \lcd_disp_ctrl.show_time [92] 58'0010011001100110011001100110011001001000000010000000100000 }
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:310$1304:
      Old ports: A={ 8'00100000 \lcd_disp_ctrl.week_disp 12'001000000011 \lcd_disp_ctrl.clk_top.d5.year_reg [3:0] 4'0011 \lcd_disp_ctrl.clk_top.d5.year_reg [7:4] 28'0011000000110010001011010011 \lcd_disp_ctrl.clk_top.d5.month_reg [3:0] 4'0011 \lcd_disp_ctrl.clk_top.d5.month_reg [7:4] 12'001011010011 \lcd_disp_ctrl.clk_top.d5.day_reg [3:0] 4'0011 \lcd_disp_ctrl.clk_top.d5.day_reg [7:4] 8'00100000 }, B={ 17'00100000001000000 \lcd_disp_ctrl.show_time [110:0] }, Y=\lcd_disp_ctrl.lcd_ctrl.LineB
      New ports: A={ \lcd_disp_ctrl.week_disp 12'001000000011 \lcd_disp_ctrl.clk_top.d5.year_reg [3:0] 4'0011 \lcd_disp_ctrl.clk_top.d5.year_reg [7:4] 28'0011000000110010001011010011 \lcd_disp_ctrl.clk_top.d5.month_reg [3:0] 4'0011 \lcd_disp_ctrl.clk_top.d5.month_reg [7:4] 12'001011010011 \lcd_disp_ctrl.clk_top.d5.day_reg [3:0] 4'0011 \lcd_disp_ctrl.clk_top.d5.day_reg [7:4] 8'00100000 }, B={ 9'001000000 \lcd_disp_ctrl.show_time [110:0] }, Y=\lcd_disp_ctrl.lcd_ctrl.LineB [119:0]
      New connections: \lcd_disp_ctrl.lcd_ctrl.LineB [127:120] = 8'00100000
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.\clk_top.\d5.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:160$106:
      Old ports: A=6'000001, B=6'101001, Y=$auto$wreduce.cc:460:run$2366 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:460:run$2366 [3]
      New connections: { $auto$wreduce.cc:460:run$2366 [5:4] $auto$wreduce.cc:460:run$2366 [2:0] } = { $auto$wreduce.cc:460:run$2366 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.\clk_top.\d7.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:485$201:
      Old ports: A=4'0010, B=4'1000, Y=$auto$wreduce.cc:460:run$2368 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:460:run$2368 [3] $auto$wreduce.cc:460:run$2368 [1] }
      New connections: { $auto$wreduce.cc:460:run$2368 [2] $auto$wreduce.cc:460:run$2368 [0] } = 2'00
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.\clk_top.\d7.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:493$217:
      Old ports: A=\lcd_disp_ctrl.clk_top.d7.hour24, B={ 2'00 \lcd_disp_ctrl.clk_top.d7.hour12 \lcd_disp_ctrl.clk_top.d7.hour24 [15:0] }, Y=\lcd_disp_ctrl.bcd_time
      New ports: A=\lcd_disp_ctrl.clk_top.d7.hour24 [23:16], B={ 2'00 \lcd_disp_ctrl.clk_top.d7.hour12 }, Y=\lcd_disp_ctrl.bcd_time [23:16]
      New connections: \lcd_disp_ctrl.bcd_time [15:0] = \lcd_disp_ctrl.clk_top.d7.hour24 [15:0]
  Optimizing cells in module \test_lcd_ctrl.
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:300$1283:
      Old ports: A=61'0000000000000000000000000000000000000000000000000000000000000, B={ \lcd_disp_ctrl.alarmChar [5:0] \lcd_disp_ctrl.timerChar [5:0] \lcd_disp_ctrl.week_disp \lcd_disp_ctrl.clk_top.d5.year_reg [3:0] \lcd_disp_ctrl.clk_top.d5.year_reg [7:4] \lcd_disp_ctrl.clk_top.d5.month_reg [3:0] \lcd_disp_ctrl.clk_top.d5.month_reg [7:4] \lcd_disp_ctrl.clk_top.d5.day_reg [3:0] 1'1 \lcd_disp_ctrl.clk_top.d5.day_reg [7:4] }, Y={ \lcd_disp_ctrl.scr0a [125:120] \lcd_disp_ctrl.scr0a [117:88] \lcd_disp_ctrl.scr0a [75:72] \lcd_disp_ctrl.scr0a [67:64] \lcd_disp_ctrl.scr0a [35:32] \lcd_disp_ctrl.scr0a [27:24] \lcd_disp_ctrl.scr0a [11:8] \lcd_disp_ctrl.scr0a [4:0] }
      New ports: A=52'0000000000000000000000000000000000000000000000000000, B={ \lcd_disp_ctrl.alarmChar [5] \lcd_disp_ctrl.timerChar [5] \lcd_disp_ctrl.timerChar [0] \lcd_disp_ctrl.week_disp \lcd_disp_ctrl.clk_top.d5.year_reg [3:0] \lcd_disp_ctrl.clk_top.d5.year_reg [7:4] \lcd_disp_ctrl.clk_top.d5.month_reg [3:0] \lcd_disp_ctrl.clk_top.d5.month_reg [7:4] \lcd_disp_ctrl.clk_top.d5.day_reg [3:0] 1'1 \lcd_disp_ctrl.clk_top.d5.day_reg [7:4] }, Y={ \lcd_disp_ctrl.scr0a [125] \lcd_disp_ctrl.scr0a [117] \lcd_disp_ctrl.scr0a [112:88] \lcd_disp_ctrl.scr0a [75:72] \lcd_disp_ctrl.scr0a [67:64] \lcd_disp_ctrl.scr0a [35:32] \lcd_disp_ctrl.scr0a [27:24] \lcd_disp_ctrl.scr0a [11:8] \lcd_disp_ctrl.scr0a [4:0] }
      New connections: { \lcd_disp_ctrl.scr0a [124:120] \lcd_disp_ctrl.scr0a [116:113] } = 9'000000000
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:307$1297:
      Old ports: A={ 6'000001 \lcd_disp_ctrl.bcd_time [3:0] \lcd_disp_ctrl.bcd_time [7:4] 4'1010 \lcd_disp_ctrl.bcd_time [11:8] \lcd_disp_ctrl.bcd_time [15:12] 4'1010 \lcd_disp_ctrl.bcd_time [19:16] \lcd_disp_ctrl.bcd_time [23:20] 5'00000 }, B={ $auto$wreduce.cc:460:run$2356 [4:0] 5'00000 \lcd_disp_ctrl.bcd_time [3:0] \lcd_disp_ctrl.bcd_time [7:4] 4'1010 \lcd_disp_ctrl.bcd_time [11:8] \lcd_disp_ctrl.bcd_time [15:12] 4'1010 \lcd_disp_ctrl.bcd_time [19:16] 1'1 \lcd_disp_ctrl.bcd_time [23:20] }, Y={ \lcd_disp_ctrl.show_time [100:96] \lcd_disp_ctrl.show_time [92:88] \lcd_disp_ctrl.show_time [83:80] \lcd_disp_ctrl.show_time [75:72] \lcd_disp_ctrl.show_time [67:64] \lcd_disp_ctrl.show_time [59:56] \lcd_disp_ctrl.show_time [51:48] \lcd_disp_ctrl.show_time [43:40] \lcd_disp_ctrl.show_time [35:32] \lcd_disp_ctrl.show_time [28:24] }
      New ports: A={ 3'001 \lcd_disp_ctrl.clk_top.d7.hour24 [3:0] \lcd_disp_ctrl.clk_top.d7.hour24 [7:4] 4'1010 \lcd_disp_ctrl.clk_top.d7.hour24 [11:8] \lcd_disp_ctrl.clk_top.d7.hour24 [15:12] 4'1010 \lcd_disp_ctrl.bcd_time [19:16] \lcd_disp_ctrl.bcd_time [23:20] 5'00000 }, B={ $auto$wreduce.cc:460:run$2356 [4] $auto$wreduce.cc:460:run$2356 [0] 5'00000 \lcd_disp_ctrl.clk_top.d7.hour24 [3:0] \lcd_disp_ctrl.clk_top.d7.hour24 [7:4] 4'1010 \lcd_disp_ctrl.clk_top.d7.hour24 [11:8] \lcd_disp_ctrl.clk_top.d7.hour24 [15:12] 4'1010 \lcd_disp_ctrl.bcd_time [19:16] 1'1 \lcd_disp_ctrl.bcd_time [23:20] }, Y={ \lcd_disp_ctrl.show_time [100] \lcd_disp_ctrl.show_time [96] \lcd_disp_ctrl.show_time [92:88] \lcd_disp_ctrl.show_time [83:80] \lcd_disp_ctrl.show_time [75:72] \lcd_disp_ctrl.show_time [67:64] \lcd_disp_ctrl.show_time [59:56] \lcd_disp_ctrl.show_time [51:48] \lcd_disp_ctrl.show_time [43:40] \lcd_disp_ctrl.show_time [35:32] \lcd_disp_ctrl.show_time [28:24] }
      New connections: \lcd_disp_ctrl.show_time [99:97] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:310$1304:
      Old ports: A={ \lcd_disp_ctrl.week_disp 12'001000000011 \lcd_disp_ctrl.clk_top.d5.year_reg [3:0] 4'0011 \lcd_disp_ctrl.clk_top.d5.year_reg [7:4] 28'0011000000110010001011010011 \lcd_disp_ctrl.clk_top.d5.month_reg [3:0] 4'0011 \lcd_disp_ctrl.clk_top.d5.month_reg [7:4] 12'001011010011 \lcd_disp_ctrl.clk_top.d5.day_reg [3:0] 4'0011 \lcd_disp_ctrl.clk_top.d5.day_reg [7:4] 8'00100000 }, B={ 9'001000000 \lcd_disp_ctrl.show_time [110:0] }, Y=\lcd_disp_ctrl.lcd_ctrl.LineB [119:0]
      New ports: A={ \lcd_disp_ctrl.week_disp 5'00000 \lcd_disp_ctrl.clk_top.d5.year_reg [3:0] \lcd_disp_ctrl.clk_top.d5.year_reg [7:4] 13'0000001001101 \lcd_disp_ctrl.clk_top.d5.month_reg [3:0] \lcd_disp_ctrl.clk_top.d5.month_reg [7:4] 5'01101 \lcd_disp_ctrl.clk_top.d5.day_reg [3:0] 1'1 \lcd_disp_ctrl.clk_top.d5.day_reg [7:4] }, B={ 9'001000000 \lcd_disp_ctrl.show_time [28] \lcd_disp_ctrl.show_time [92] 1'0 \lcd_disp_ctrl.show_time [28] \lcd_disp_ctrl.show_time [28] 1'0 \lcd_disp_ctrl.show_time [28] 1'0 \lcd_disp_ctrl.show_time [28] \lcd_disp_ctrl.show_time [92] \lcd_disp_ctrl.show_time [100:96] \lcd_disp_ctrl.show_time [92:88] \lcd_disp_ctrl.show_time [83:80] \lcd_disp_ctrl.show_time [75:72] \lcd_disp_ctrl.show_time [67:64] \lcd_disp_ctrl.show_time [59:56] 1'1 \lcd_disp_ctrl.show_time [51:48] \lcd_disp_ctrl.show_time [43:40] \lcd_disp_ctrl.show_time [35:32] \lcd_disp_ctrl.show_time [28:24] 9'000000000 }, Y={ \lcd_disp_ctrl.lcd_ctrl.LineB [119:96] \lcd_disp_ctrl.lcd_ctrl.LineB [92:88] \lcd_disp_ctrl.lcd_ctrl.LineB [83:80] \lcd_disp_ctrl.lcd_ctrl.LineB [75:72] \lcd_disp_ctrl.lcd_ctrl.LineB [67:64] \lcd_disp_ctrl.lcd_ctrl.LineB [59:56] \lcd_disp_ctrl.lcd_ctrl.LineB [52:48] \lcd_disp_ctrl.lcd_ctrl.LineB [43:40] \lcd_disp_ctrl.lcd_ctrl.LineB [35:32] \lcd_disp_ctrl.lcd_ctrl.LineB [28:24] \lcd_disp_ctrl.lcd_ctrl.LineB [19:16] \lcd_disp_ctrl.lcd_ctrl.LineB [12:8] }
      New connections: { \lcd_disp_ctrl.lcd_ctrl.LineB [95:93] \lcd_disp_ctrl.lcd_ctrl.LineB [87:84] \lcd_disp_ctrl.lcd_ctrl.LineB [79:76] \lcd_disp_ctrl.lcd_ctrl.LineB [71:68] \lcd_disp_ctrl.lcd_ctrl.LineB [63:60] \lcd_disp_ctrl.lcd_ctrl.LineB [55:53] \lcd_disp_ctrl.lcd_ctrl.LineB [47:44] \lcd_disp_ctrl.lcd_ctrl.LineB [39:36] \lcd_disp_ctrl.lcd_ctrl.LineB [31:29] \lcd_disp_ctrl.lcd_ctrl.LineB [23:20] \lcd_disp_ctrl.lcd_ctrl.LineB [15:13] \lcd_disp_ctrl.lcd_ctrl.LineB [7:0] } = { 36'001001100110011001100100110011001001 \lcd_disp_ctrl.lcd_ctrl.LineB [12] 11'00100100000 }
  Optimizing cells in module \test_lcd_ctrl.
Performed a total of 18 changes.

10.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.30.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..

10.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.
<suppressed ~60 debug messages>

10.30.9. Rerunning OPT passes. (Maybe there is more to do..)

10.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_lcd_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~104 debug messages>

10.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_lcd_ctrl.
    Consolidated identical input bits for $mux cell $flatten\lcd_disp_ctrl.\clk_top.\d7.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:489$211:
      Old ports: A=\lcd_disp_ctrl.clk_top.d7.hour24 [21:16], B=\lcd_disp_ctrl.clk_top.d7.hour24Sub, Y=$flatten\lcd_disp_ctrl.\clk_top.\d7.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:489$211_Y
      New ports: A=\lcd_disp_ctrl.clk_top.d7.hour24 [21:17], B=\lcd_disp_ctrl.clk_top.d7.hour24Sub [5:1], Y=$flatten\lcd_disp_ctrl.\clk_top.\d7.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:489$211_Y [5:1]
      New connections: $flatten\lcd_disp_ctrl.\clk_top.\d7.$ternary$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:489$211_Y [0] = \lcd_disp_ctrl.clk_top.d7.hour24 [16]
  Optimizing cells in module \test_lcd_ctrl.
Performed a total of 1 changes.

10.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.30.13. Executing OPT_RMDFF pass (remove dff with constant values).

10.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..
Removed 1 unused cells and 21 unused wires.
<suppressed ~2 debug messages>

10.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.30.16. Rerunning OPT passes. (Maybe there is more to do..)

10.30.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_lcd_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~104 debug messages>

10.30.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_lcd_ctrl.
Performed a total of 0 changes.

10.30.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.30.20. Executing OPT_RMDFF pass (remove dff with constant values).

10.30.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..

10.30.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.30.23. Finished OPT passes. (There is nothing left to do.)

10.31. Executing TECHMAP pass (map to technology primitives).

10.31.1. Executing Verilog-2005 frontend: /home/csplab/symbiflow/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/csplab/symbiflow/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=17\Y_WIDTH=17 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=23\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=1\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \lcd_disp_ctrl.lcd_ctrl.init_state * 3'101 (5x3 bits, unsigned)
  add \lcd_disp_ctrl.lcd_ctrl.data_state * 3'101 (7x3 bits, unsigned)
Using template $paramod$constmap:4f1c5cbe5733d08c80840cdfc74af29572d791f5$paramod$18f72d7c6980e1066562d8093714d7a455e17e5c\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=9 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=17\Y_WIDTH=17 for cells of type $alu.
Using template $paramod$constmap:1ba9676aab983c92cb0da8290b071f6c29ad14b8$paramod$19d711c6f0dc114fe85a6d9b50b53fbb6af91789\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:c2e1c657d2b5fde71463a5ba0a925b56d50d03c8$paramod$e566888bd102b12710412ec35748380156d74233\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=14\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod$d69006797512723728a36ae315579da1ae92bdc8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=17\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=4 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=5 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=64 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=17 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=8 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=16 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using template $paramod$71443bc33ec938a4dea8c4b4bbb3a548919fd2a5\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_lcu\WIDTH=9 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=10 for cells of type $fa.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=8 for cells of type $fa.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=7 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=6 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod$f2b664b5675e822448f17ae454fb4f8e69268bc0\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_lcu\WIDTH=10 for cells of type $lcu.
Using template $paramod$constmap:89e83da2b8e0ab2efe1ae1094546b7ad758af3f7$paramod$dc75aecab3d19315c67552a2b7fe591f70c88552\_90_shift_shiftx for cells of type $shiftx.
No more expansions possible.
<suppressed ~8385 debug messages>

10.32. Executing OPT pass (performing simple optimizations).

10.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.
<suppressed ~13660 debug messages>

10.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
<suppressed ~18177 debug messages>
Removed a total of 6059 cells.

10.32.3. Executing OPT_RMDFF pass (remove dff with constant values).

10.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..
Removed 21675 unused cells and 4773 unused wires.
<suppressed ~21676 debug messages>

10.32.5. Finished fast OPT passes.

10.33. Executing MUXCOVER pass (mapping to wider MUXes).
Covering MUX trees in module test_lcd_ctrl..
  Treeifying 3037 MUXes:
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [18].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [28].
    Found tree with 9 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [64].
    Found tree with 7 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [65].
    Found tree with 5 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [66].
    Found tree with 4 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [67].
    Found tree with 5 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [68].
    Found tree with 4 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [69].
    Found tree with 4 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [70].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [71].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [77].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [78].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [79].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [118].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [119].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [127].
    Found tree with 4 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [2].
    Found tree with 3 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [3].
    Found tree with 4 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [4].
    Found tree with 3 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [5].
    Found tree with 4 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [6].
    Found tree with 3 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [17].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [18].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [76].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [120].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [127].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [206].
    Found tree with 6 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [32].
    Found tree with 3 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [33].
    Found tree with 7 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [34].
    Found tree with 5 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [35].
    Found tree with 12 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [36].
    Found tree with 12 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [37].
    Found tree with 13 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [38].
    Found tree with 8 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [39].
    Found tree with 26 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [16].
    Found tree with 17 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [17].
    Found tree with 19 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [18].
    Found tree with 15 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [19].
    Found tree with 22 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [20].
    Found tree with 15 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [21].
    Found tree with 24 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [22].
    Found tree with 11 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [23].
    Found tree with 38 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [8].
    Found tree with 34 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [9].
    Found tree with 48 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [10].
    Found tree with 41 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [11].
    Found tree with 46 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [12].
    Found tree with 30 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [13].
    Found tree with 42 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [14].
    Found tree with 29 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [15].
    Found tree with 6 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [4].
    Found tree with 6 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [5].
    Found tree with 6 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [6].
    Found tree with 6 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [7].
    Found tree with 5 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [8].
    Found tree with 5 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [9].
    Found tree with 5 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [10].
    Found tree with 6 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [11].
    Found tree with 6 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [2].
    Found tree with 6 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [3].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [4].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [5].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [6].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [7].
    Found tree with 7 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [8].
    Found tree with 7 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [9].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$5\buffer[1363:0] [55].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$5\buffer[1363:0] [84].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$5\buffer[1363:0] [86].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$5\buffer[1363:0] [115].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$5\buffer[1363:0] [125].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$5\buffer[1363:0] [146].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$8\buffer[1363:0] [75].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$8\buffer[1363:0] [78].
    Found tree with 3 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$8\buffer[1363:0] [82].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$8\buffer[1363:0] [83].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$8\buffer[1363:0] [115].
    Found tree with 4 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [4].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [5].
    Found tree with 4 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [6].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [7].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [49].
    Found tree with 3 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [60].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [70].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [82].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [83].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [594].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$11\buffer[1363:0] [77].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$11\buffer[1363:0] [79].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$11\buffer[1363:0] [119].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$11\buffer[1363:0] [127].
    Found tree with 3 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$12\buffer[1363:0] [17].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$12\buffer[1363:0] [120].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$12\buffer[1363:0] [127].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$5\buffer[1363:0] [55].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$5\buffer[1363:0] [115].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$5\buffer[1363:0] [146].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$8\buffer[1363:0] [83].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$8\buffer[1363:0] [115].
    Found tree with 278 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.Y.
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$10\buffer[1363:0] [82].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$10\buffer[1363:0] [83].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [1].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [8].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [13].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [16].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [17].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [20].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [21].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [22].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [25].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [33].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [40].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [44].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [48].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$13\buffer[721:0] [28].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$13\buffer[721:0] [42].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$13\buffer[721:0] [44].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$13\buffer[721:0] [46].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$13\buffer[721:0] [49].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [8].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [9].
    Found tree with 3 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [10].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [11].
    Found tree with 4 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [12].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [13].
    Found tree with 4 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [14].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [15].
    Found tree with 3 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [4].
    Found tree with 4 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [5].
    Found tree with 3 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [6].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [7].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [8].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [9].
    Found tree with 2 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [10].
    Found tree with 3 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [11].
    Found tree with 4 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [2].
    Found tree with 3 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [3].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [4].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [5].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [6].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [7].
    Found tree with 4 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [8].
    Found tree with 3 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [9].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$3\buffer[721:0] [208].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$3\buffer[721:0] [209].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$9\buffer[721:0] [10].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$9\buffer[721:0] [11].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$9\buffer[721:0] [13].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$9\buffer[721:0] [14].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$9\buffer[721:0] [17].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$10\buffer[721:0] [12].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$10\buffer[721:0] [14].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$10\buffer[721:0] [16].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$10\buffer[721:0] [17].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$10\buffer[721:0] [144].
    Found tree with 1 MUXes at root $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$10\buffer[721:0] [145].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\sbutton[6:0] [0].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\sbutton[6:0] [1].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\sbutton[6:0] [2].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\sbutton[6:0] [3].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\sbutton[6:0] [4].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\sbutton[6:0] [5].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\sbutton[6:0] [6].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [0].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [1].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [2].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [3].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [4].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [5].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [6].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [7].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [8].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [9].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [10].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [11].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [12].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [13].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [14].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [15].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [16].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [17].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [18].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [19].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [20].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [21].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [22].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [23].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [24].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [25].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [26].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [27].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [28].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [29].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [30].
    Found tree with 1 MUXes at root $flatten\bctrl.\bsampler.$0\counter[31:0] [31].
    Found tree with 4 MUXes at root $flatten\bctrl.$procmux$1739_Y [0].
    Found tree with 4 MUXes at root $flatten\bctrl.$procmux$1739_Y [1].
    Found tree with 3 MUXes at root $flatten\bctrl.$procmux$1721_Y [0].
    Found tree with 3 MUXes at root $flatten\bctrl.$procmux$1721_Y [1].
    Found tree with 2 MUXes at root $flatten\bctrl.$0\lsTimerToggle1[0:0].
    Found tree with 2 MUXes at root $flatten\bctrl.$0\lsTimerToggle0[0:0].
    Found tree with 2 MUXes at root $flatten\bctrl.$0\lsAlarmButton[0:0].
    Found tree with 2 MUXes at root $flatten\bctrl.$0\lsSetButton[0:0].
    Found tree with 2 MUXes at root $flatten\bctrl.$0\lsButton2[0:0].
    Found tree with 2 MUXes at root $flatten\bctrl.$0\lsButton1[0:0].
    Found tree with 2 MUXes at root $flatten\bctrl.$0\lsButton0[0:0].
    Found tree with 2 MUXes at root $flatten\bctrl.$0\vButton[5:0] [3].
    Found tree with 2 MUXes at root $flatten\bctrl.$0\vButton[5:0] [4].
    Found tree with 2 MUXes at root $flatten\bctrl.$0\vButton[5:0] [5].
    Found tree with 3 MUXes at root $flatten\bctrl.$0\timer_mode[1:0] [0].
    Found tree with 3 MUXes at root $flatten\bctrl.$0\timer_mode[1:0] [1].
    Found tree with 3 MUXes at root $flatten\bctrl.$0\clk_mode[1:0] [0].
    Found tree with 3 MUXes at root $flatten\bctrl.$0\clk_mode[1:0] [1].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [0].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [1].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [2].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [3].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [4].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [5].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [6].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [7].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [8].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [9].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [10].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [11].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [12].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [13].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [14].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [15].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [16].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [17].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [18].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [19].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [20].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [21].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [22].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [23].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [24].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [25].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [26].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [27].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [28].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [29].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [30].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [31].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.$0\clk1[0:0].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2441 [0].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2441 [1].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2441 [2].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2441 [3].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2441 [4].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2441 [5].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2441 [6].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2441 [7].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [0].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [1].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [2].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [3].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [4].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [5].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [6].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [7].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [8].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [9].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [10].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [11].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [12].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [13].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [14].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [15].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [16].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [17].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [18].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [19].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [20].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [21].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [22].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.clk_top.d7.hour24 [23].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\issetpressednow[0:0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec2[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec2[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec2[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec2[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec1[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec1[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec1[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec1[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min2[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min2[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min2[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min2[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min1[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min1[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min1[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min1[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour2[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour2[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour2[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour2[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour1[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour1[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour1[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour1[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [4].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [5].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [6].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [7].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [4].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [5].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [6].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [7].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [0].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [1].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [2].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [3].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [4].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [5].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [6].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [7].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\issetpressednow[0:0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec2[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec2[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec2[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec2[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec1[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec1[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec1[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec1[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min2[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min2[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min2[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min2[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min1[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min1[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min1[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min1[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour2[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour2[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour2[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour2[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour1[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour1[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour1[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour1[3:0] [3].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [0].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [1].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [2].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [3].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [4].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [5].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [6].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [7].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [8].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [9].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [10].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [11].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [12].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [13].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [14].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [15].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2090_Y [0].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2090_Y [1].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2090_Y [2].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2090_Y [3].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2078_Y [0].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2078_Y [1].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2078_Y [2].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2078_Y [3].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2067_Y [0].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2067_Y [1].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2067_Y [2].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2067_Y [3].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2056_Y [0].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2056_Y [1].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2056_Y [2].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2056_Y [3].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2046_Y [0].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2046_Y [1].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2046_Y [2].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2046_Y [3].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2036_Y [0].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2036_Y [1].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2036_Y [2].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2036_Y [3].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day[2:0] [0].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day[2:0] [1].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day[2:0] [2].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year2[3:0] [0].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year2[3:0] [1].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year2[3:0] [2].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year2[3:0] [3].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year1[3:0] [0].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year1[3:0] [1].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year1[3:0] [2].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year1[3:0] [3].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month2[3:0] [0].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month2[3:0] [1].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month2[3:0] [2].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month2[3:0] [3].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month1[3:0] [0].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month1[3:0] [1].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month1[3:0] [2].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month1[3:0] [3].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day2[3:0] [0].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day2[3:0] [1].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day2[3:0] [2].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day2[3:0] [3].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day1[3:0] [0].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day1[3:0] [1].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day1[3:0] [2].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day1[3:0] [3].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2425 [0].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2425 [1].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2425 [2].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2425 [3].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2425 [4].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2425 [5].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2425 [6].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$2425 [7].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\weekdayreg[2:0] [0].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\weekdayreg[2:0] [1].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\weekdayreg[2:0] [2].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [0].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [1].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [2].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [3].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [4].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [5].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [6].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [7].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [0].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [1].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [2].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [3].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [4].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [5].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [6].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [7].
    Found tree with 10 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [0].
    Found tree with 10 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [1].
    Found tree with 10 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [2].
    Found tree with 10 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [3].
    Found tree with 10 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [4].
    Found tree with 10 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [5].
    Found tree with 10 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [6].
    Found tree with 10 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [7].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\issetpressednow[0:0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec2[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec2[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec2[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec2[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec1[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec1[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec1[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec1[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min2[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min2[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min2[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min2[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min1[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min1[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min1[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min1[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour2[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour2[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour2[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour2[3:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour1[3:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour1[3:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour1[3:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour1[3:0] [3].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\isbuzzer[0:0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [4].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [5].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [6].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [7].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [4].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [5].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [6].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [7].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [0].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [1].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [2].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [3].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [4].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [5].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [6].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [7].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineA [3].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineA [9].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineA [25].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineA [27].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineA [35].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineA [73].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineA [75].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineA [89].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineA [91].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineA [97].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineA [99].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineA [105].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineA [107].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [9].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [11].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [17].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [19].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [25].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [27].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [33].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [35].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [41].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [43].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [49].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [51].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [57].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [59].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [65].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [67].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [73].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [75].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [81].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [83].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [89].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [91].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [97].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [99].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [101].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [105].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [107].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [109].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [113].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [115].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.lcd_ctrl.LineB [117].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\E[0:0].
    Found tree with 13 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [0].
    Found tree with 13 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [1].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [2].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [3].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [4].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [5].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [6].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [7].
    Found tree with 17 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\RS[0:0].
    Found tree with 16 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\RW[0:0].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_bar[0:0].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_state[4:0] [0].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_state[4:0] [1].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_state[4:0] [2].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_state[4:0] [3].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_state[4:0] [4].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_substate[0:0].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [0].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [1].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [2].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [3].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [4].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [5].
    Found tree with 4 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [6].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_substate[0:0].
    Found tree with 1 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\exec_next[0:0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\send_next[0:0].
    Found tree with 5 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\exec_data_next[0:0].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\rIntLatched[0:0].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\upCount[0:0].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [0].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [1].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [2].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [3].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [4].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [5].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [6].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [7].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [8].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [9].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [10].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [11].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [12].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [13].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [14].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [15].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [16].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [0].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [1].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [2].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [3].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [4].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [5].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [6].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [7].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [8].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [9].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [10].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [11].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [12].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [13].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [14].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [15].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [16].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [17].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [18].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [19].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [20].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [21].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [22].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [23].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [24].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [25].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [26].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [27].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [28].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [29].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [30].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [31].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [32].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [33].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [34].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [35].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [36].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [37].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [38].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [39].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [40].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [41].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [42].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [43].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [44].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [45].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [46].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [47].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [48].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [49].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [50].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [51].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [52].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [53].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [54].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [55].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [56].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [57].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [58].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [59].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [60].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [61].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [62].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [63].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\interrupt[0:0].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\rIntLatched[0:0].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\upCount[0:0].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [0].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [1].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [2].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [3].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [4].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [5].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [6].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [7].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [8].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [9].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [10].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [11].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [12].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [13].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [14].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [15].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [16].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [0].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [1].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [2].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [3].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [4].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [5].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [6].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [7].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [8].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [9].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [10].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [11].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [12].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [13].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [14].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [15].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [16].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [17].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [18].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [19].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [20].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [21].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [22].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [23].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [24].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [25].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [26].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [27].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [28].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [29].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [30].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [31].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [32].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [33].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [34].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [35].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [36].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [37].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [38].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [39].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [40].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [41].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [42].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [43].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [44].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [45].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [46].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [47].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [48].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [49].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [50].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [51].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [52].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [53].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [54].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [55].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [56].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [57].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [58].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [59].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [60].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [61].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [62].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [63].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\interrupt[0:0].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\rIntLatched[0:0].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\upCount[0:0].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [0].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [1].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [2].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [3].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [4].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [5].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [6].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [7].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [8].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [9].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [10].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [11].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [12].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [13].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [14].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [15].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [16].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [0].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [1].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [2].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [3].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [4].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [5].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [6].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [7].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [8].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [9].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [10].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [11].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [12].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [13].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [14].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [15].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [16].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [17].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [18].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [19].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [20].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [21].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [22].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [23].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [24].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [25].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [26].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [27].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [28].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [29].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [30].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [31].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [32].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [33].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [34].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [35].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [36].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [37].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [38].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [39].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [40].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [41].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [42].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [43].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [44].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [45].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [46].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [47].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [48].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [49].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [50].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [51].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [52].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [53].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [54].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [55].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [56].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [57].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [58].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [59].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [60].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [61].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [62].
    Found tree with 2 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [63].
    Found tree with 3 MUXes at root $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\interrupt[0:0].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [0].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [1].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [2].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [8].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [10].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [11].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [24].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [26].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [32].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [33].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [34].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [64].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [65].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [66].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [67].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [109].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [117].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.scr0a [125].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.week_disp [0].
    Found tree with 3 MUXes at root \lcd_disp_ctrl.week_disp [1].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.week_disp [2].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.week_disp [3].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.week_disp [4].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.week_disp [8].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.week_disp [9].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.week_disp [10].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.week_disp [11].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.week_disp [12].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.week_disp [16].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.week_disp [17].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.week_disp [18].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.week_disp [19].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.week_disp [20].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.week_disp [21].
    Found tree with 2 MUXes at root \lcd_disp_ctrl.bcd_time [16].
    Found tree with 3 MUXes at root \lcd_disp_ctrl.bcd_time [17].
    Found tree with 3 MUXes at root \lcd_disp_ctrl.bcd_time [18].
    Found tree with 3 MUXes at root \lcd_disp_ctrl.bcd_time [19].
    Found tree with 3 MUXes at root \lcd_disp_ctrl.bcd_time [20].
    Found tree with 3 MUXes at root \lcd_disp_ctrl.bcd_time [21].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.bcd_time [22].
    Found tree with 1 MUXes at root \lcd_disp_ctrl.bcd_time [23].
    Found tree with 1 MUXes at root $techmap49042$flatten\lcd_disp_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:0$1273.A [3].
    Found tree with 1 MUXes at root $techmap49042$flatten\lcd_disp_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:0$1273.A [4].
    Found tree with 1 MUXes at root $techmap49042$flatten\lcd_disp_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:0$1273.A [10].
    Found tree with 1 MUXes at root $techmap49042$flatten\lcd_disp_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:0$1273.A [12].
    Finished treeification: Found 877 trees.
  Covering trees:
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [64]: 6 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [65]: 4 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [66]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [67]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [68]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [69]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [70]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [71]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [77]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [78]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [79]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [118]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [119]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$11\buffer[1363:0] [127]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [2]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [3]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [4]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [5]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [6]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [17]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [76]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [120]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [127]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$12\buffer[1363:0] [206]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [32]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [33]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [34]: 7 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [35]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [36]: 9 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [37]: 6 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [38]: 7 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$14\buffer[1363:0] [39]: 5 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [16]: 19 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [17]: 10 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [18]: 13 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [19]: 9 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [20]: 15 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [21]: 9 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [22]: 12 MUX2, 4 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$17\buffer[1363:0] [23]: 8 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [8]: 31 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [9]: 24 MUX2, 1 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [10]: 30 MUX2, 2 MUX4, 2 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [11]: 23 MUX2, 2 MUX4, 2 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [12]: 30 MUX2, 3 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [13]: 14 MUX2, 3 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [14]: 23 MUX2, 4 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$20\buffer[1363:0] [15]: 16 MUX2, 2 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [4]: 6 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [5]: 6 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [6]: 6 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [7]: 6 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [8]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [9]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [10]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$23\buffer[1363:0] [11]: 6 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [2]: 6 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [3]: 6 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [8]: 7 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$26\buffer[1363:0] [9]: 7 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$5\buffer[1363:0] [55]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$5\buffer[1363:0] [84]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$5\buffer[1363:0] [86]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$5\buffer[1363:0] [115]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$5\buffer[1363:0] [125]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$5\buffer[1363:0] [146]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$8\buffer[1363:0] [75]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$8\buffer[1363:0] [78]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$8\buffer[1363:0] [82]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$8\buffer[1363:0] [83]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$8\buffer[1363:0] [115]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [4]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [6]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [49]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [60]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [70]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [82]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [83]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1408.$10\buffer[1363:0] [594]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$11\buffer[1363:0] [77]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$11\buffer[1363:0] [79]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$11\buffer[1363:0] [119]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$11\buffer[1363:0] [127]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$12\buffer[1363:0] [17]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$12\buffer[1363:0] [120]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$12\buffer[1363:0] [127]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$5\buffer[1363:0] [55]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$5\buffer[1363:0] [115]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$5\buffer[1363:0] [146]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$8\buffer[1363:0] [83]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$8\buffer[1363:0] [115]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.Y: 173 MUX2, 14 MUX4, 9 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$10\buffer[1363:0] [82]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1400.$10\buffer[1363:0] [83]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [17]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [33]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [40]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [44]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$12\buffer[721:0] [48]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$13\buffer[721:0] [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$13\buffer[721:0] [42]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$13\buffer[721:0] [44]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$13\buffer[721:0] [46]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$13\buffer[721:0] [49]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [10]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [12]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [14]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$15\buffer[721:0] [15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [4]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [5]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [6]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$18\buffer[721:0] [11]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [2]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [3]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [8]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$21\buffer[721:0] [9]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$3\buffer[721:0] [208]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$3\buffer[721:0] [209]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$9\buffer[721:0] [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$9\buffer[721:0] [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$9\buffer[721:0] [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$9\buffer[721:0] [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$9\buffer[721:0] [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$10\buffer[721:0] [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$10\buffer[721:0] [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$10\buffer[721:0] [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$10\buffer[721:0] [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$10\buffer[721:0] [144]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\lcd_disp_ctrl.\lcd_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0$1391.$10\buffer[721:0] [145]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\sbutton[6:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\sbutton[6:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\sbutton[6:0] [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\sbutton[6:0] [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\sbutton[6:0] [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\sbutton[6:0] [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\sbutton[6:0] [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.\bsampler.$0\counter[31:0] [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$procmux$1739_Y [0]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$procmux$1739_Y [1]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$procmux$1721_Y [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$procmux$1721_Y [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$0\lsTimerToggle1[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$0\lsTimerToggle0[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$0\lsAlarmButton[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$0\lsSetButton[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$0\lsButton2[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$0\lsButton1[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$0\lsButton0[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$0\vButton[5:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$0\vButton[5:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$0\vButton[5:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$0\timer_mode[1:0] [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$0\timer_mode[1:0] [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$0\clk_mode[1:0] [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\bctrl.$0\clk_mode[1:0] [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\counter[31:0] [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.$0\clk1[0:0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2441 [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2441 [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2441 [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2441 [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2441 [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2441 [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2441 [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2441 [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [17]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [18]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [19]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [20]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [21]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [22]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.clk_top.d7.hour24 [23]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\issetpressednow[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec2[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec2[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec2[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec2[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec1[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec1[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec1[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec1[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min2[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min2[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min2[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min2[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min1[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min1[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min1[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min1[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour2[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour2[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour2[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour2[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour1[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour1[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour1[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour1[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [4]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [5]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [6]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [7]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [4]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [5]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [6]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [7]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [0]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [1]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [2]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [3]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [4]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [5]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [6]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [7]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\issetpressednow[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec2[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec2[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec2[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec2[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec1[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec1[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec1[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec1[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min2[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min2[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min2[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min2[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min1[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min1[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min1[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min1[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour2[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour2[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour2[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour2[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour1[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour1[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour1[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour1[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2090_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2090_Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2090_Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2090_Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2078_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2078_Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2078_Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2078_Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2067_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2067_Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2067_Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2067_Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2056_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2056_Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2056_Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2056_Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2046_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2046_Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2046_Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2046_Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2036_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2036_Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2036_Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$procmux$2036_Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day[2:0] [0]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day[2:0] [1]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day[2:0] [2]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year2[3:0] [0]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year2[3:0] [1]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year2[3:0] [2]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year2[3:0] [3]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year1[3:0] [0]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year1[3:0] [1]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year1[3:0] [2]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year1[3:0] [3]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month2[3:0] [0]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month2[3:0] [1]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month2[3:0] [2]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month2[3:0] [3]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month1[3:0] [0]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month1[3:0] [1]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month1[3:0] [2]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month1[3:0] [3]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day2[3:0] [0]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day2[3:0] [1]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day2[3:0] [2]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day2[3:0] [3]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day1[3:0] [0]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day1[3:0] [1]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day1[3:0] [2]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day1[3:0] [3]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2425 [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2425 [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2425 [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2425 [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2425 [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2425 [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2425 [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$2425 [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\weekdayreg[2:0] [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\weekdayreg[2:0] [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\weekdayreg[2:0] [2]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [2]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [3]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [4]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [5]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [6]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [7]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [0]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [1]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [2]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [3]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [4]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [5]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [6]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [7]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [0]: 7 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [1]: 7 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [2]: 7 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [3]: 7 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [4]: 7 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [5]: 7 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [6]: 7 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [7]: 7 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\issetpressednow[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec2[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec2[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec2[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec2[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec1[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec1[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec1[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec1[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min2[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min2[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min2[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min2[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min1[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min1[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min1[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min1[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour2[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour2[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour2[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour2[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour1[3:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour1[3:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour1[3:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour1[3:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\isbuzzer[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [4]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [5]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [6]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [7]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [0]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [2]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [3]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [4]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [5]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [6]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [7]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [0]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [1]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [2]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [3]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [4]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [5]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [6]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [7]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineA [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineA [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineA [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineA [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineA [35]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineA [73]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineA [75]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineA [89]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineA [91]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineA [97]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineA [99]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineA [105]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineA [107]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [25]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [27]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [33]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [35]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [41]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [43]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [49]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [51]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [57]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [59]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [65]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [67]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [73]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [75]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [81]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [83]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [89]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [91]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [97]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [99]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [101]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [105]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [107]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [109]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [113]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [115]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.lcd_ctrl.LineB [117]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\E[0:0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [0]: 10 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [1]: 10 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [2]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [3]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [4]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [5]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [6]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\DB[7:0] [7]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\RS[0:0]: 14 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\RW[0:0]: 13 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_bar[0:0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_state[4:0] [0]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_state[4:0] [1]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_state[4:0] [2]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_state[4:0] [3]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_state[4:0] [4]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_substate[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [0]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [1]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [2]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [3]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [4]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [5]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [6]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_substate[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\exec_next[0:0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\send_next[0:0]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\exec_data_next[0:0]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\rIntLatched[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\upCount[0:0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [2]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [3]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [4]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [5]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [6]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [7]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [8]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [9]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [10]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [11]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [12]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [13]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [14]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [15]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [16]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [17]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [18]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [19]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [20]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [21]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [22]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [23]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [24]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [25]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [26]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [27]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [28]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [29]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [30]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [31]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [32]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [33]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [34]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [35]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [36]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [37]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [38]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [39]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [40]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [41]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [42]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [43]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [44]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [45]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [46]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [47]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [48]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [49]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [50]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [51]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [52]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [53]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [54]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [55]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [56]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [57]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [58]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [59]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [60]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [61]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [62]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\clk_counter[63:0] [63]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\interrupt[0:0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\rIntLatched[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\upCount[0:0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [2]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [3]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [4]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [5]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [6]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [7]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [8]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [9]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [10]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [11]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [12]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [13]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [14]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [15]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [16]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [17]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [18]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [19]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [20]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [21]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [22]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [23]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [24]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [25]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [26]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [27]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [28]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [29]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [30]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [31]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [32]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [33]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [34]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [35]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [36]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [37]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [38]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [39]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [40]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [41]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [42]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [43]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [44]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [45]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [46]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [47]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [48]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [49]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [50]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [51]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [52]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [53]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [54]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [55]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [56]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [57]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [58]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [59]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [60]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [61]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [62]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\clk_counter[63:0] [63]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\interrupt[0:0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\rIntLatched[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\upCount[0:0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [2]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [3]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [4]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [5]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [6]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [7]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [8]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [9]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [10]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [11]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [12]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [13]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [14]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [15]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [16]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [17]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [18]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [19]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [20]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [21]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [22]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [23]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [24]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [25]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [26]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [27]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [28]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [29]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [30]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [31]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [32]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [33]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [34]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [35]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [36]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [37]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [38]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [39]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [40]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [41]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [42]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [43]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [44]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [45]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [46]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [47]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [48]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [49]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [50]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [51]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [52]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [53]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [54]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [55]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [56]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [57]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [58]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [59]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [60]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [61]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [62]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\clk_counter[63:0] [63]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\interrupt[0:0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [32]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [33]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [34]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [64]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [65]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [66]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [67]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [109]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [117]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.scr0a [125]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [1]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.week_disp [21]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.bcd_time [16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.bcd_time [17]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.bcd_time [18]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.bcd_time [19]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.bcd_time [20]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.bcd_time [21]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.bcd_time [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \lcd_disp_ctrl.bcd_time [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap49042$flatten\lcd_disp_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:0$1273.A [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap49042$flatten\lcd_disp_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:0$1273.A [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap49042$flatten\lcd_disp_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:0$1273.A [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap49042$flatten\lcd_disp_ctrl.$shiftx$/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:0$1273.A [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
  Added a total of 7 decoder MUXes.
<suppressed ~80854 debug messages>

10.34. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.
<suppressed ~13 debug messages>

10.35. Executing OPT pass (performing simple optimizations).

10.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

10.35.3. Executing OPT_RMDFF pass (remove dff with constant values).

10.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..
Removed 0 unused cells and 359 unused wires.
<suppressed ~3 debug messages>

10.35.5. Finished fast OPT passes.

10.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.
<suppressed ~4 debug messages>

10.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.38. Executing OPT_RMDFF pass (remove dff with constant values).

10.39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

10.40. Executing OPT pass (performing simple optimizations).

10.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_lcd_ctrl..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_lcd_ctrl.
Performed a total of 0 changes.

10.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.40.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..

10.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.40.9. Finished OPT passes. (There is nothing left to do.)

10.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.42. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Transforming FF to FF+Enable cells in module test_lcd_ctrl:
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55217 for $flatten\bctrl.\bsampler.$0\sbutton[6:0] [0] -> \bctrl.bsampler.sbutton [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3281.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55224 for $flatten\bctrl.\bsampler.$0\sbutton[6:0] [1] -> \bctrl.bsampler.sbutton [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3282.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55231 for $flatten\bctrl.\bsampler.$0\sbutton[6:0] [2] -> \bctrl.bsampler.sbutton [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3283.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55238 for $flatten\bctrl.\bsampler.$0\sbutton[6:0] [3] -> \bctrl.bsampler.sbutton [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3284.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55245 for $flatten\bctrl.\bsampler.$0\sbutton[6:0] [4] -> \bctrl.bsampler.sbutton [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3285.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55252 for $flatten\bctrl.\bsampler.$0\sbutton[6:0] [5] -> \bctrl.bsampler.sbutton [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3286.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55259 for $flatten\bctrl.\bsampler.$0\sbutton[6:0] [6] -> \bctrl.bsampler.sbutton [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3287.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55269 for $flatten\bctrl.$0\lsTimerToggle1[0:0] -> \bctrl.lsTimerToggle1.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3320.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55279 for $flatten\bctrl.$0\lsTimerToggle0[0:0] -> \bctrl.lsTimerToggle0.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3321.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55289 for $flatten\bctrl.$0\lsAlarmButton[0:0] -> \bctrl.lsAlarmButton.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3322.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55299 for $flatten\bctrl.$0\lsSetButton[0:0] -> \bctrl.lsSetButton.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3323.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55309 for $flatten\bctrl.$0\lsButton2[0:0] -> \bctrl.lsButton2.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3324.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55319 for $flatten\bctrl.$0\lsButton1[0:0] -> \bctrl.lsButton1.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3325.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55329 for $flatten\bctrl.$0\lsButton0[0:0] -> \bctrl.lsButton0.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3326.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55349 for $flatten\bctrl.$0\vButton[5:0] [3] -> \bctrl.vButton [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3330.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55369 for $flatten\bctrl.$0\vButton[5:0] [4] -> \bctrl.vButton [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3331.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55389 for $flatten\bctrl.$0\vButton[5:0] [5] -> \bctrl.vButton [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$3332.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55396 for $flatten\lcd_disp_ctrl.\clk_top.$0\clk1[0:0] -> \lcd_disp_ctrl.clk_top.clk1.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4408.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55406 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\issetpressednow[0:0] -> \lcd_disp_ctrl.clk_top.d1.issetpressednow.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4567.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55445 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec2[3:0] [0] -> \lcd_disp_ctrl.clk_top.d1.sec2 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4569.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55484 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec2[3:0] [1] -> \lcd_disp_ctrl.clk_top.d1.sec2 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4570.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55523 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec2[3:0] [2] -> \lcd_disp_ctrl.clk_top.d1.sec2 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4571.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55562 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec2[3:0] [3] -> \lcd_disp_ctrl.clk_top.d1.sec2 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4572.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55601 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec1[3:0] [0] -> \lcd_disp_ctrl.clk_top.d1.sec1 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4573.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55640 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec1[3:0] [1] -> \lcd_disp_ctrl.clk_top.d1.sec1 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4574.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55679 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec1[3:0] [2] -> \lcd_disp_ctrl.clk_top.d1.sec1 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4575.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55718 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\sec1[3:0] [3] -> \lcd_disp_ctrl.clk_top.d1.sec1 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4576.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55757 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min2[3:0] [0] -> \lcd_disp_ctrl.clk_top.d1.min2 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4577.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55796 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min2[3:0] [1] -> \lcd_disp_ctrl.clk_top.d1.min2 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4578.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55835 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min2[3:0] [2] -> \lcd_disp_ctrl.clk_top.d1.min2 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4579.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55874 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min2[3:0] [3] -> \lcd_disp_ctrl.clk_top.d1.min2 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4580.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55913 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min1[3:0] [0] -> \lcd_disp_ctrl.clk_top.d1.min1 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4581.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55952 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min1[3:0] [1] -> \lcd_disp_ctrl.clk_top.d1.min1 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4582.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$55991 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min1[3:0] [2] -> \lcd_disp_ctrl.clk_top.d1.min1 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4583.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56030 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\min1[3:0] [3] -> \lcd_disp_ctrl.clk_top.d1.min1 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4584.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56069 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour2[3:0] [0] -> \lcd_disp_ctrl.clk_top.d1.hour2 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4585.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56108 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour2[3:0] [1] -> \lcd_disp_ctrl.clk_top.d1.hour2 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4586.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56147 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour2[3:0] [2] -> \lcd_disp_ctrl.clk_top.d1.hour2 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4587.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56186 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour2[3:0] [3] -> \lcd_disp_ctrl.clk_top.d1.hour2 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4588.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56225 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour1[3:0] [0] -> \lcd_disp_ctrl.clk_top.d1.hour1 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4589.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56264 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour1[3:0] [1] -> \lcd_disp_ctrl.clk_top.d1.hour1 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4590.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56303 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour1[3:0] [2] -> \lcd_disp_ctrl.clk_top.d1.hour1 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4591.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56342 for $flatten\lcd_disp_ctrl.\clk_top.\d1.$0\hour1[3:0] [3] -> \lcd_disp_ctrl.clk_top.d1.hour1 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4592.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56368 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [0] -> \lcd_disp_ctrl.clk_top.d2.hour_reg [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4810.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56394 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [1] -> \lcd_disp_ctrl.clk_top.d2.hour_reg [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4811.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56420 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [2] -> \lcd_disp_ctrl.clk_top.d2.hour_reg [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4812.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56446 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [3] -> \lcd_disp_ctrl.clk_top.d2.hour_reg [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4813.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56472 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [4] -> \lcd_disp_ctrl.clk_top.d2.hour_reg [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4814.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56498 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [5] -> \lcd_disp_ctrl.clk_top.d2.hour_reg [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4815.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56524 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [6] -> \lcd_disp_ctrl.clk_top.d2.hour_reg [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4816.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56550 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\hour_reg[7:0] [7] -> \lcd_disp_ctrl.clk_top.d2.hour_reg [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4817.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56576 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [0] -> \lcd_disp_ctrl.clk_top.d2.min_reg [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4818.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56602 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [1] -> \lcd_disp_ctrl.clk_top.d2.min_reg [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4819.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56628 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [2] -> \lcd_disp_ctrl.clk_top.d2.min_reg [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4820.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56654 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [3] -> \lcd_disp_ctrl.clk_top.d2.min_reg [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4821.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56680 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [4] -> \lcd_disp_ctrl.clk_top.d2.min_reg [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4822.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56706 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [5] -> \lcd_disp_ctrl.clk_top.d2.min_reg [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4823.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56732 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [6] -> \lcd_disp_ctrl.clk_top.d2.min_reg [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4824.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56758 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\min_reg[7:0] [7] -> \lcd_disp_ctrl.clk_top.d2.min_reg [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4825.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56768 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [0] -> \lcd_disp_ctrl.clk_top.d2.sec_reg [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4826.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56778 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [1] -> \lcd_disp_ctrl.clk_top.d2.sec_reg [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4827.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56788 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [2] -> \lcd_disp_ctrl.clk_top.d2.sec_reg [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4828.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56798 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [3] -> \lcd_disp_ctrl.clk_top.d2.sec_reg [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4829.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56808 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [4] -> \lcd_disp_ctrl.clk_top.d2.sec_reg [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4830.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56818 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [5] -> \lcd_disp_ctrl.clk_top.d2.sec_reg [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4831.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56828 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [6] -> \lcd_disp_ctrl.clk_top.d2.sec_reg [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4832.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56838 for $flatten\lcd_disp_ctrl.\clk_top.\d2.$0\sec_reg[7:0] [7] -> \lcd_disp_ctrl.clk_top.d2.sec_reg [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$4833.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56848 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\issetpressednow[0:0] -> \lcd_disp_ctrl.clk_top.d4.issetpressednow.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5066.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56887 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec2[3:0] [0] -> \lcd_disp_ctrl.clk_top.d4.sec2 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5068.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56926 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec2[3:0] [1] -> \lcd_disp_ctrl.clk_top.d4.sec2 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5069.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$56965 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec2[3:0] [2] -> \lcd_disp_ctrl.clk_top.d4.sec2 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5070.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57004 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec2[3:0] [3] -> \lcd_disp_ctrl.clk_top.d4.sec2 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5071.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57043 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec1[3:0] [0] -> \lcd_disp_ctrl.clk_top.d4.sec1 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5072.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57082 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec1[3:0] [1] -> \lcd_disp_ctrl.clk_top.d4.sec1 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5073.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57121 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec1[3:0] [2] -> \lcd_disp_ctrl.clk_top.d4.sec1 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5074.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57160 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\sec1[3:0] [3] -> \lcd_disp_ctrl.clk_top.d4.sec1 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5075.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57199 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min2[3:0] [0] -> \lcd_disp_ctrl.clk_top.d4.min2 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5076.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57238 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min2[3:0] [1] -> \lcd_disp_ctrl.clk_top.d4.min2 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5077.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57277 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min2[3:0] [2] -> \lcd_disp_ctrl.clk_top.d4.min2 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5078.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57316 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min2[3:0] [3] -> \lcd_disp_ctrl.clk_top.d4.min2 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5079.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57355 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min1[3:0] [0] -> \lcd_disp_ctrl.clk_top.d4.min1 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5080.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57394 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min1[3:0] [1] -> \lcd_disp_ctrl.clk_top.d4.min1 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5081.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57433 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min1[3:0] [2] -> \lcd_disp_ctrl.clk_top.d4.min1 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5082.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57472 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\min1[3:0] [3] -> \lcd_disp_ctrl.clk_top.d4.min1 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5083.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57511 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour2[3:0] [0] -> \lcd_disp_ctrl.clk_top.d4.hour2 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5084.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57550 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour2[3:0] [1] -> \lcd_disp_ctrl.clk_top.d4.hour2 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5085.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57589 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour2[3:0] [2] -> \lcd_disp_ctrl.clk_top.d4.hour2 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5086.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57628 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour2[3:0] [3] -> \lcd_disp_ctrl.clk_top.d4.hour2 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5087.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57667 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour1[3:0] [0] -> \lcd_disp_ctrl.clk_top.d4.hour1 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5088.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57706 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour1[3:0] [1] -> \lcd_disp_ctrl.clk_top.d4.hour1 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5089.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57745 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour1[3:0] [2] -> \lcd_disp_ctrl.clk_top.d4.hour1 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5090.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57784 for $flatten\lcd_disp_ctrl.\clk_top.\d4.$0\hour1[3:0] [3] -> \lcd_disp_ctrl.clk_top.d4.hour1 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5091.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57791 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [0] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5314.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57798 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [1] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5315.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57805 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [2] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5316.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57812 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [3] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5317.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57819 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [4] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5318.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57826 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [5] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5319.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57833 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [6] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5320.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57840 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [7] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5321.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57847 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [8] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [8].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5322.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57854 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [9] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [9].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5323.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57861 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [10] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [10].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5324.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57868 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [11] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [11].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5325.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57875 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [12] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [12].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5326.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57882 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [13] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [13].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5327.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57889 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [14] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [14].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5328.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57896 for $flatten\lcd_disp_ctrl.\clk_top.\d3.$0\time_alarm[15:0] [15] -> \lcd_disp_ctrl.clk_top.d3.time_alarm [15].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5329.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57930 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day[2:0] [0] -> \lcd_disp_ctrl.clk_top.d6.day [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5354.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57964 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day[2:0] [1] -> \lcd_disp_ctrl.clk_top.d6.day [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5355.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$57998 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day[2:0] [2] -> \lcd_disp_ctrl.clk_top.d6.day [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5356.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58005 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year2[3:0] [0] -> \lcd_disp_ctrl.clk_top.d6.year2 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5357.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58012 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year2[3:0] [1] -> \lcd_disp_ctrl.clk_top.d6.year2 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5358.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58019 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year2[3:0] [2] -> \lcd_disp_ctrl.clk_top.d6.year2 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5359.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58026 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year2[3:0] [3] -> \lcd_disp_ctrl.clk_top.d6.year2 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5360.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58033 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year1[3:0] [0] -> \lcd_disp_ctrl.clk_top.d6.year1 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5361.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58040 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year1[3:0] [1] -> \lcd_disp_ctrl.clk_top.d6.year1 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5362.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58047 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year1[3:0] [2] -> \lcd_disp_ctrl.clk_top.d6.year1 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5363.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58054 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\year1[3:0] [3] -> \lcd_disp_ctrl.clk_top.d6.year1 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5364.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58061 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month2[3:0] [0] -> \lcd_disp_ctrl.clk_top.d6.month2 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5365.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58068 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month2[3:0] [1] -> \lcd_disp_ctrl.clk_top.d6.month2 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5366.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58075 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month2[3:0] [2] -> \lcd_disp_ctrl.clk_top.d6.month2 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5367.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58082 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month2[3:0] [3] -> \lcd_disp_ctrl.clk_top.d6.month2 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5368.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58089 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month1[3:0] [0] -> \lcd_disp_ctrl.clk_top.d6.month1 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5369.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58096 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month1[3:0] [1] -> \lcd_disp_ctrl.clk_top.d6.month1 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5370.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58103 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month1[3:0] [2] -> \lcd_disp_ctrl.clk_top.d6.month1 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5371.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58110 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\month1[3:0] [3] -> \lcd_disp_ctrl.clk_top.d6.month1 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5372.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58117 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day2[3:0] [0] -> \lcd_disp_ctrl.clk_top.d6.day2 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5373.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58124 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day2[3:0] [1] -> \lcd_disp_ctrl.clk_top.d6.day2 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5374.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58131 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day2[3:0] [2] -> \lcd_disp_ctrl.clk_top.d6.day2 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5375.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58138 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day2[3:0] [3] -> \lcd_disp_ctrl.clk_top.d6.day2 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5376.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58145 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day1[3:0] [0] -> \lcd_disp_ctrl.clk_top.d6.day1 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5377.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58152 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day1[3:0] [1] -> \lcd_disp_ctrl.clk_top.d6.day1 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5378.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58159 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day1[3:0] [2] -> \lcd_disp_ctrl.clk_top.d6.day1 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5379.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58166 for $flatten\lcd_disp_ctrl.\clk_top.\d6.$0\day1[3:0] [3] -> \lcd_disp_ctrl.clk_top.d6.day1 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5380.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58176 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\weekdayreg[2:0] [0] -> \lcd_disp_ctrl.clk_top.d5.weekdayreg [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5657.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58186 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\weekdayreg[2:0] [1] -> \lcd_disp_ctrl.clk_top.d5.weekdayreg [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5658.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58196 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\weekdayreg[2:0] [2] -> \lcd_disp_ctrl.clk_top.d5.weekdayreg [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5659.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58206 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [0] -> \lcd_disp_ctrl.clk_top.d5.year_reg [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5660.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58216 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [1] -> \lcd_disp_ctrl.clk_top.d5.year_reg [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5661.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58226 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [2] -> \lcd_disp_ctrl.clk_top.d5.year_reg [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5662.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58236 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [3] -> \lcd_disp_ctrl.clk_top.d5.year_reg [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5663.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58246 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [4] -> \lcd_disp_ctrl.clk_top.d5.year_reg [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5664.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58256 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [5] -> \lcd_disp_ctrl.clk_top.d5.year_reg [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5665.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58266 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [6] -> \lcd_disp_ctrl.clk_top.d5.year_reg [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5666.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58276 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\year_reg[7:0] [7] -> \lcd_disp_ctrl.clk_top.d5.year_reg [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5667.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58286 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [0] -> \lcd_disp_ctrl.clk_top.d5.month_reg [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5676.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58296 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [1] -> \lcd_disp_ctrl.clk_top.d5.month_reg [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5677.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58306 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [2] -> \lcd_disp_ctrl.clk_top.d5.month_reg [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5678.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58316 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [3] -> \lcd_disp_ctrl.clk_top.d5.month_reg [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5679.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58326 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [4] -> \lcd_disp_ctrl.clk_top.d5.month_reg [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5680.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58336 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [5] -> \lcd_disp_ctrl.clk_top.d5.month_reg [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5681.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58346 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [6] -> \lcd_disp_ctrl.clk_top.d5.month_reg [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5682.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58356 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\month_reg[7:0] [7] -> \lcd_disp_ctrl.clk_top.d5.month_reg [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5683.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58366 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [0] -> \lcd_disp_ctrl.clk_top.d5.day_reg [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5692.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58376 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [1] -> \lcd_disp_ctrl.clk_top.d5.day_reg [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5693.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58386 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [2] -> \lcd_disp_ctrl.clk_top.d5.day_reg [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5694.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58396 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [3] -> \lcd_disp_ctrl.clk_top.d5.day_reg [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5695.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58406 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [4] -> \lcd_disp_ctrl.clk_top.d5.day_reg [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5696.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58416 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [5] -> \lcd_disp_ctrl.clk_top.d5.day_reg [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5697.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58426 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [6] -> \lcd_disp_ctrl.clk_top.d5.day_reg [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5698.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58436 for $flatten\lcd_disp_ctrl.\clk_top.\d5.$0\day_reg[7:0] [7] -> \lcd_disp_ctrl.clk_top.d5.day_reg [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$5699.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58446 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\issetpressednow[0:0] -> \lcd_disp_ctrl.clk_top.d8.issetpressednow.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6250.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58485 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec2[3:0] [0] -> \lcd_disp_ctrl.clk_top.d8.sec2 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6251.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58524 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec2[3:0] [1] -> \lcd_disp_ctrl.clk_top.d8.sec2 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6252.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58563 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec2[3:0] [2] -> \lcd_disp_ctrl.clk_top.d8.sec2 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6253.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58602 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec2[3:0] [3] -> \lcd_disp_ctrl.clk_top.d8.sec2 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6254.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58641 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec1[3:0] [0] -> \lcd_disp_ctrl.clk_top.d8.sec1 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6255.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58680 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec1[3:0] [1] -> \lcd_disp_ctrl.clk_top.d8.sec1 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6256.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58719 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec1[3:0] [2] -> \lcd_disp_ctrl.clk_top.d8.sec1 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6257.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58758 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\sec1[3:0] [3] -> \lcd_disp_ctrl.clk_top.d8.sec1 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6258.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58797 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min2[3:0] [0] -> \lcd_disp_ctrl.clk_top.d8.min2 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6259.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58836 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min2[3:0] [1] -> \lcd_disp_ctrl.clk_top.d8.min2 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6260.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58875 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min2[3:0] [2] -> \lcd_disp_ctrl.clk_top.d8.min2 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6261.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58914 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min2[3:0] [3] -> \lcd_disp_ctrl.clk_top.d8.min2 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6262.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58953 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min1[3:0] [0] -> \lcd_disp_ctrl.clk_top.d8.min1 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6263.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$58992 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min1[3:0] [1] -> \lcd_disp_ctrl.clk_top.d8.min1 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6264.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59031 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min1[3:0] [2] -> \lcd_disp_ctrl.clk_top.d8.min1 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6265.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59070 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\min1[3:0] [3] -> \lcd_disp_ctrl.clk_top.d8.min1 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6266.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59109 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour2[3:0] [0] -> \lcd_disp_ctrl.clk_top.d8.hour2 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6267.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59148 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour2[3:0] [1] -> \lcd_disp_ctrl.clk_top.d8.hour2 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6268.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59187 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour2[3:0] [2] -> \lcd_disp_ctrl.clk_top.d8.hour2 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6269.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59226 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour2[3:0] [3] -> \lcd_disp_ctrl.clk_top.d8.hour2 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6270.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59265 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour1[3:0] [0] -> \lcd_disp_ctrl.clk_top.d8.hour1 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6271.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59304 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour1[3:0] [1] -> \lcd_disp_ctrl.clk_top.d8.hour1 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6272.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59343 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour1[3:0] [2] -> \lcd_disp_ctrl.clk_top.d8.hour1 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6273.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59382 for $flatten\lcd_disp_ctrl.\clk_top.\d8.$0\hour1[3:0] [3] -> \lcd_disp_ctrl.clk_top.d8.hour1 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6274.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59408 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [0] -> \lcd_disp_ctrl.clk_top.d9.hour_reg [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6515.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59434 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [1] -> \lcd_disp_ctrl.clk_top.d9.hour_reg [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6516.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59460 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [2] -> \lcd_disp_ctrl.clk_top.d9.hour_reg [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6517.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59486 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [3] -> \lcd_disp_ctrl.clk_top.d9.hour_reg [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6518.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59512 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [4] -> \lcd_disp_ctrl.clk_top.d9.hour_reg [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6519.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59538 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [5] -> \lcd_disp_ctrl.clk_top.d9.hour_reg [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6520.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59564 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [6] -> \lcd_disp_ctrl.clk_top.d9.hour_reg [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6521.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59590 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\hour_reg[7:0] [7] -> \lcd_disp_ctrl.clk_top.d9.hour_reg [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6522.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59616 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [0] -> \lcd_disp_ctrl.clk_top.d9.min_reg [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6523.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59642 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [1] -> \lcd_disp_ctrl.clk_top.d9.min_reg [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6524.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59668 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [2] -> \lcd_disp_ctrl.clk_top.d9.min_reg [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6525.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59694 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [3] -> \lcd_disp_ctrl.clk_top.d9.min_reg [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6526.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59720 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [4] -> \lcd_disp_ctrl.clk_top.d9.min_reg [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6527.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59746 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [5] -> \lcd_disp_ctrl.clk_top.d9.min_reg [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6528.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59772 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [6] -> \lcd_disp_ctrl.clk_top.d9.min_reg [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6529.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59798 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\min_reg[7:0] [7] -> \lcd_disp_ctrl.clk_top.d9.min_reg [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6530.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59808 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [0] -> \lcd_disp_ctrl.clk_top.d9.sec_reg [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6531.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59818 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [1] -> \lcd_disp_ctrl.clk_top.d9.sec_reg [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6532.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59828 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [2] -> \lcd_disp_ctrl.clk_top.d9.sec_reg [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6533.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59838 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [3] -> \lcd_disp_ctrl.clk_top.d9.sec_reg [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6534.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59848 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [4] -> \lcd_disp_ctrl.clk_top.d9.sec_reg [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6535.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59858 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [5] -> \lcd_disp_ctrl.clk_top.d9.sec_reg [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6536.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59868 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [6] -> \lcd_disp_ctrl.clk_top.d9.sec_reg [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6537.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59878 for $flatten\lcd_disp_ctrl.\clk_top.\d9.$0\sec_reg[7:0] [7] -> \lcd_disp_ctrl.clk_top.d9.sec_reg [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$6538.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59927 for $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_state[4:0] [0] -> \lcd_disp_ctrl.lcd_ctrl.init_state [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7300.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$59976 for $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_state[4:0] [1] -> \lcd_disp_ctrl.lcd_ctrl.init_state [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7301.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60025 for $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_state[4:0] [2] -> \lcd_disp_ctrl.lcd_ctrl.init_state [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7302.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60074 for $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_state[4:0] [3] -> \lcd_disp_ctrl.lcd_ctrl.init_state [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7303.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60123 for $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_state[4:0] [4] -> \lcd_disp_ctrl.lcd_ctrl.init_state [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7304.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60143 for $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\init_substate[0:0] -> \lcd_disp_ctrl.lcd_ctrl.init_substate.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7305.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60177 for $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [0] -> \lcd_disp_ctrl.lcd_ctrl.data_state [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7306.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60211 for $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [1] -> \lcd_disp_ctrl.lcd_ctrl.data_state [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7307.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60245 for $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [2] -> \lcd_disp_ctrl.lcd_ctrl.data_state [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7308.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60279 for $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [3] -> \lcd_disp_ctrl.lcd_ctrl.data_state [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7309.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60313 for $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [4] -> \lcd_disp_ctrl.lcd_ctrl.data_state [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7310.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60347 for $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [5] -> \lcd_disp_ctrl.lcd_ctrl.data_state [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7311.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60381 for $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_state[6:0] [6] -> \lcd_disp_ctrl.lcd_ctrl.data_state [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7312.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60401 for $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\data_substate[0:0] -> \lcd_disp_ctrl.lcd_ctrl.data_substate.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7313.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60408 for $flatten\lcd_disp_ctrl.\lcd_ctrl.$0\exec_next[0:0] -> \lcd_disp_ctrl.lcd_ctrl.exec_next.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7314.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60418 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\rIntLatched[0:0] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7317.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60444 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\upCount[0:0] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7318.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60454 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [0] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7319.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60464 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [1] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7320.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60474 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [2] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7321.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60484 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [3] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7322.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60494 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [4] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7323.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60504 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [5] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7324.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60514 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [6] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7325.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60524 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [7] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7326.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60534 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [8] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [8].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7327.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60544 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [9] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [9].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7328.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60554 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [10] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [10].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7329.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60564 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [11] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [11].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7330.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60574 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [12] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [12].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7331.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60584 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [13] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [13].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7332.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60594 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [14] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [14].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7333.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60604 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [15] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [15].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7334.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60614 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\init_ctrl_ins.$0\ms_counter[16:0] [16] -> \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter [16].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7335.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60624 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\rIntLatched[0:0] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7601.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60650 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\upCount[0:0] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7602.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60660 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [0] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7603.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60670 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [1] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7604.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60680 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [2] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7605.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60690 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [3] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7606.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60700 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [4] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7607.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60710 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [5] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7608.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60720 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [6] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7609.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60730 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [7] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7610.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60740 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [8] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [8].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7611.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60750 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [9] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [9].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7612.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60760 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [10] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [10].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7613.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60770 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [11] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [11].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7614.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60780 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [12] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [12].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7615.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60790 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [13] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [13].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7616.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60800 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [14] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [14].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7617.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60810 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [15] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [15].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7618.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60820 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_data.$0\ms_counter[16:0] [16] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter [16].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7619.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60830 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\rIntLatched[0:0] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7880.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60856 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\upCount[0:0] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7881.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60866 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [0] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7882.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60876 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [1] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7883.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60886 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [2] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7884.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60896 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [3] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7885.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60906 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [4] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7886.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60916 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [5] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7887.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60926 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [6] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7888.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60936 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [7] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7889.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60946 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [8] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [8].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7890.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60956 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [9] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [9].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7891.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60966 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [10] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [10].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7892.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60976 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [11] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [11].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7893.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60986 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [12] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [12].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7894.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$60996 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [13] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [13].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7895.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$61006 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [14] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [14].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7896.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$61016 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [15] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [15].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7897.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$61026 for $flatten\lcd_disp_ctrl.\lcd_ctrl.\ctrl_ins.$0\ms_counter[16:0] [16] -> \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter [16].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7898.

10.43. Executing TECHMAP pass (map to technology primitives).

10.43.1. Executing Verilog-2005 frontend: /home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v
Parsing Verilog input from `/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Successfully finished Verilog frontend.

10.43.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~610 debug messages>

10.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.
<suppressed ~2092 debug messages>

10.45. Executing SIMPLEMAP pass (map simple cells to gate primitives).

10.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
<suppressed ~3768 debug messages>
Removed a total of 1256 cells.

10.48. Executing OPT_RMDFF pass (remove dff with constant values).

10.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..
Removed 7 unused cells and 4552 unused wires.
<suppressed ~8 debug messages>

10.50. Executing OPT pass (performing simple optimizations).

10.50.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.
<suppressed ~1 debug messages>

10.50.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.50.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_lcd_ctrl..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.50.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_lcd_ctrl.
Performed a total of 0 changes.

10.50.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_lcd_ctrl'.
Removed a total of 0 cells.

10.50.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.50.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..

10.50.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.

10.50.9. Finished OPT passes. (There is nothing left to do.)

10.51. Executing TECHMAP pass (map to technology primitives).

10.51.1. Executing Verilog-2005 frontend: /home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_latches_map.v
Parsing Verilog input from `/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Successfully finished Verilog frontend.

10.51.2. Continuing TECHMAP pass.
No more expansions possible.

10.52. Executing ABC pass (technology mapping using ABC).

10.52.1. Extracting gate netlist of module `\test_lcd_ctrl' to `<abc-temp-dir>/input.blif'..
Extracted 4784 gates and 5430 wires to a netlist network with 644 inputs and 849 outputs.

10.52.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.52.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1685
ABC RESULTS:        internal signals:     3937
ABC RESULTS:           input signals:      644
ABC RESULTS:          output signals:      849
Removing temp directory.

10.53. Executing TECHMAP pass (map to technology primitives).

10.53.1. Executing Verilog-2005 frontend: /home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v
Parsing Verilog input from `/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Successfully finished Verilog frontend.

10.53.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 0 unused cells and 2462 unused wires.

10.54. Executing TECHMAP pass (map to technology primitives).

10.54.1. Executing Verilog-2005 frontend: /home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v
Parsing Verilog input from `/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_MUX_'.
Generating RTLIL representation for module `\$_NOT_'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:44: Warning: Identifier `\Valid_mult_w' is implicitly declared.
Successfully finished Verilog frontend.

10.54.2. Executing Verilog-2005 frontend: /home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v
Parsing Verilog input from `/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.54.3. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template \$_MUX8_ for cells of type $_MUX8_.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template \$_MUX4_ for cells of type $_MUX4_.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110010011100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101100 for cells of type $lut.
No more expansions possible.
<suppressed ~3137 debug messages>
Removed 0 unused cells and 4204 unused wires.

10.55. Executing Quicklogic_EQN pass (calculate equations for luts).

10.56. Updated 1680 of LUT* elements with equation.

10.57. Executing AUTONAME pass.
Renamed 27595 objects in module test_lcd_ctrl (72 iterations).
<suppressed ~3978 debug messages>

10.58. Executing HIERARCHY pass (managing design hierarchy).

10.58.1. Analyzing design hierarchy..
Top module:  \test_lcd_ctrl

10.58.2. Analyzing design hierarchy..
Top module:  \test_lcd_ctrl
Removed 0 unused modules.

10.59. Printing statistics.

=== test_lcd_ctrl ===

   Number of wires:               1885
   Number of wire bits:          11307
   Number of public wires:        1885
   Number of public wire bits:   11307
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2383
     LUT1                           24
     LUT2                          580
     LUT3                         1008
     LUT4                           68
     dff                           327
     dffe                          283
     mux4x0                         65
     mux8x0                         27
     qlal4s3b_cell_macro             1

10.60. Executing CHECK pass (checking for obvious problems).
checking module test_lcd_ctrl..
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.clk_top.clk1 has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.clk_top.d1.issetpressednow has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.clk_top.d4.issetpressednow has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.clk_top.d8.issetpressednow has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.data_state has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.data_substate has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.exec_data_next has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.exec_next has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.init_bar has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.init_state has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.init_substate has an unprocessed 'init' attribute.
Warning: Wire test_lcd_ctrl.lcd_disp_ctrl.lcd_ctrl.send_next has an unprocessed 'init' attribute.
found and reported 24 problems.

10.61. Executing CLKBUFMAP pass (inserting global clock buffers).
Inserting $_BUF_ on test_lcd_ctrl.bctrl.bsampler.mclk[0].
Inserting $_BUF_ on test_lcd_ctrl.lcd_disp_ctrl.clk_top.clk1[0].

10.62. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port test_lcd_ctrl.E using outpad.
Mapping port test_lcd_ctrl.LCD_DB0 using outpad.
Mapping port test_lcd_ctrl.LCD_DB1 using outpad.
Mapping port test_lcd_ctrl.LCD_DB2 using outpad.
Mapping port test_lcd_ctrl.LCD_DB3 using outpad.
Mapping port test_lcd_ctrl.LCD_DB4 using outpad.
Mapping port test_lcd_ctrl.LCD_DB5 using outpad.
Mapping port test_lcd_ctrl.LCD_DB6 using outpad.
Mapping port test_lcd_ctrl.LCD_DB7 using outpad.
Mapping port test_lcd_ctrl.RS using outpad.
Mapping port test_lcd_ctrl.RW using outpad.
Mapping port test_lcd_ctrl.buzzer using outpad.
Mapping port test_lcd_ctrl.dbg_l2 using outpad.
Mapping port test_lcd_ctrl.dbg_l3 using outpad.
Mapping port test_lcd_ctrl.dbg_l4 using outpad.
Mapping port test_lcd_ctrl.pAlarmButton using inpad.
Mapping port test_lcd_ctrl.pButton0 using inpad.
Mapping port test_lcd_ctrl.pButton1 using inpad.
Mapping port test_lcd_ctrl.pButton2 using inpad.
Mapping port test_lcd_ctrl.pSetButton using inpad.
Mapping port test_lcd_ctrl.pTimerToggle0 using inpad.
Mapping port test_lcd_ctrl.pTimerToggle1 using inpad.
Mapping port test_lcd_ctrl.redled using outpad.
Mapping port test_lcd_ctrl.rst using inpad.

10.63. Executing SPLITNETS pass (splitting up multi-bit signals).

10.64. Executing SETUNDEF pass (replace undef values with defined constants).

10.65. Executing HILOMAP pass (mapping to constant drivers).

10.66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..
Removed 0 unused cells and 8918 unused wires.
<suppressed ~8901 debug messages>

10.67. Executing CHECK pass (checking for obvious problems).
checking module test_lcd_ctrl..
found and reported 0 problems.

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v
Parsing Verilog input from `/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
Using template $paramod$a05482f0aefd17419d352e885b744935e93eea82\LUT3 for cells of type LUT3.
Using template $paramod$73295daa79cd8f21300ad173a8fb0822f56672dc\LUT3 for cells of type LUT3.
Using template $paramod$770d254ba2f8624a6c37786fa5c1a5c7a2b3d4c2\LUT3 for cells of type LUT3.
No more expansions possible.
<suppressed ~443 debug messages>

12. Executing TECHMAP pass (map to technology primitives).

12.1. Executing Verilog-2005 frontend: /home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v
Parsing Verilog input from `/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

12.2. Continuing TECHMAP pass.
Using template $paramod$a3585111a807d9eb68f35b3cdf72c072f00fd2ee\LUT2 for cells of type LUT2.
Using template $paramod$bf21fee4b6975de7353dd955d4b3a8eef751c7c5\LUT2 for cells of type LUT2.
Using template $paramod$03eed137224500a5a8c1bb8d02f1b39dd96a7b82\LUT2 for cells of type LUT2.
Using template $paramod$88388c6c6a4eecfc7de7604fe66ccab36e5a053a\LUT2 for cells of type LUT2.
Using template $paramod$d9a1b801c4fb17fe6b2d7db0dd17790195c3fe36\LUT2 for cells of type LUT2.
No more expansions possible.
<suppressed ~300 debug messages>

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v
Parsing Verilog input from `/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v' to AST representation.
Generating RTLIL representation for module `\mux4x0'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
Using template mux4x0 for cells of type mux4x0.
No more expansions possible.
<suppressed ~52 debug messages>

14. Printing statistics.

=== test_lcd_ctrl ===

   Number of wires:               3458
   Number of wire bits:           3458
   Number of public wires:        2877
   Number of public wire bits:    2877
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2513
     LUT1                           24
     LUT2                          397
     LUT3                         1002
     LUT4                           68
     dff                           327
     dffe                          283
     inpad                           8
     logic_0                         1
     logic_1                         1
     mux2x0                        345
     mux4x0                         13
     mux8x0                         27
     outpad                         16
     qlal4s3b_cell_macro             1

Loading PCF from '/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/quickfeather.pcf'...
Loading pinmap CSV from '/home/csplab/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/pinmap_PU64.csv'...
Processing cells...
  type       | net        | pad        | loc      | type     | instance
 ------------+------------+------------+----------+----------+-----------
  outpad     | E          | 38         | X30Y32   | BIDIR    | $iopadmap$test_lcd_ctrl.E
  outpad     | LCD_DB0    | 40         | X34Y32   | BIDIR    | $iopadmap$test_lcd_ctrl.LCD_DB0
  outpad     | LCD_DB1    | 55         | X30Y3    | BIDIR    | $iopadmap$test_lcd_ctrl.LCD_DB1
  outpad     | LCD_DB2    | 57         | X26Y3    | BIDIR    | $iopadmap$test_lcd_ctrl.LCD_DB2
  outpad     | LCD_DB3    | 60         | X22Y3    | BIDIR    | $iopadmap$test_lcd_ctrl.LCD_DB3
  outpad     | LCD_DB4    | 63         | X18Y3    | BIDIR    | $iopadmap$test_lcd_ctrl.LCD_DB4
  outpad     | LCD_DB5    | 64         | X14Y3    | BIDIR    | $iopadmap$test_lcd_ctrl.LCD_DB5
  outpad     | LCD_DB6    | 2          | X10Y3    | BIDIR    | $iopadmap$test_lcd_ctrl.LCD_DB6
  outpad     | LCD_DB7    | 6          | X8Y3     | BIDIR    | $iopadmap$test_lcd_ctrl.LCD_DB7
  outpad     | RS         | 39         | X24Y32   | BIDIR    | $iopadmap$test_lcd_ctrl.RS
  outpad     | RW         | 36         | X28Y32   | BIDIR    | $iopadmap$test_lcd_ctrl.RW
  outpad     | buzzer     | 32         | X18Y32   | BIDIR    | $iopadmap$test_lcd_ctrl.buzzer
  outpad     | dbg_l2     | 30         | X14Y32   | BIDIR    | $iopadmap$test_lcd_ctrl.dbg_l2
  outpad     | dbg_l3     | 27         | X10Y32   | BIDIR    | $iopadmap$test_lcd_ctrl.dbg_l3
  outpad     | dbg_l4     | 25         | X6Y32    | BIDIR    | $iopadmap$test_lcd_ctrl.dbg_l4
  inpad      | pAlarmButton | 31         | X16Y32   | BIDIR    | $iopadmap$test_lcd_ctrl.pAlarmButton
  inpad      | pButton0   | 28         | X12Y32   | BIDIR    | $iopadmap$test_lcd_ctrl.pButton0
  inpad      | pButton1   | 26         | X8Y32    | BIDIR    | $iopadmap$test_lcd_ctrl.pButton1
  inpad      | pButton2   | 3          | X12Y3    | BIDIR    | $iopadmap$test_lcd_ctrl.pButton2
  inpad      | pSetButton | 33         | X20Y32   | BIDIR    | $iopadmap$test_lcd_ctrl.pSetButton
  inpad      | pTimerToggle0 | 23         | X4Y32    | BIDIR    | $iopadmap$test_lcd_ctrl.pTimerToggle0
  inpad      | pTimerToggle1 | 61         | X20Y3    | BIDIR    | $iopadmap$test_lcd_ctrl.pTimerToggle1
  outpad     | redled     | 34         | X22Y32   | BIDIR    | $iopadmap$test_lcd_ctrl.redled
  inpad      | rst        | 62         | X16Y3    | BIDIR    | $iopadmap$test_lcd_ctrl.rst

15. Executing Verilog backend.
Dumping module `\test_lcd_ctrl'.

16. Executing TECHMAP pass (map to technology primitives).

16.1. Executing Verilog-2005 frontend: /home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v
Parsing Verilog input from `/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v' to AST representation.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\qhsckibuff'.
Generating RTLIL representation for module `\qhsckbuff'.
Generating RTLIL representation for module `\gclkbuff'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\dffsc'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Successfully finished Verilog frontend.

16.2. Continuing TECHMAP pass.
Using template logic_0 for cells of type logic_0.
Using template logic_1 for cells of type logic_1.
No more expansions possible.
<suppressed ~2 debug messages>

17. Executing TECHMAP pass (map to technology primitives).

17.1. Executing Verilog-2005 frontend: /home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v
Parsing Verilog input from `/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v' to AST representation.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\qhsckibuff'.
Generating RTLIL representation for module `\qhsckbuff'.
Generating RTLIL representation for module `\gclkbuff'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\dffsc'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Successfully finished Verilog frontend.

17.2. Continuing TECHMAP pass.
Using template qlal4s3b_cell_macro for cells of type qlal4s3b_cell_macro.
Using template $paramod$08b61d33fc5053edb3ff48cc7932a6bed21127f8\LUT3 for cells of type LUT3.
Using template $paramod\LUT1\INIT=1'1\EQN=675885097 for cells of type LUT1.
Using template dffe for cells of type dffe.
Using template $paramod$e7e37961662412d7dd1961919c60cc96c5b16f01\LUT2 for cells of type LUT2.
Using template $paramod$bf21fee4b6975de7353dd955d4b3a8eef751c7c5\LUT2 for cells of type LUT2.
Using template mux2x0 for cells of type mux2x0.
Using template $paramod$8ec3083c78151c28b65d6aa206d62ef0216666fd\LUT3 for cells of type LUT3.
Using template $paramod$40e563a4e6fbd221ded2d400d8c027b7cd46ce01\LUT3 for cells of type LUT3.
Using template $paramod$e26d5f83608228413558872bf585b830a9f56b6a\LUT2 for cells of type LUT2.
Using template $paramod$730adfb485ed6cef87eb6b434905db0ddfa9b600\LUT2 for cells of type LUT2.
Using template $paramod$ef89328d7363dd7125c1eba8428f7d9cbe4f3212\LUT2 for cells of type LUT2.
Using template $paramod$88388c6c6a4eecfc7de7604fe66ccab36e5a053a\LUT2 for cells of type LUT2.
Using template dff for cells of type dff.
Using template $paramod$4a30532bc133c2eb9cd5f67b9a7151b65f5b78fc\LUT3 for cells of type LUT3.
Using template $paramod$a3585111a807d9eb68f35b3cdf72c072f00fd2ee\LUT2 for cells of type LUT2.
Using template $paramod$5312816914ac0257eca33ac3be87fd42e64349ca\LUT3 for cells of type LUT3.
Using template $paramod\LUT3\INIT=9'000000001\EQN=8'00110000 for cells of type LUT3.
Using template $paramod$60512bc3a8de051e95ae08443c3979dfecc7937e\LUT3 for cells of type LUT3.
Using template $paramod$0dee8c45763e54f30353b4988d9129c450b64183\LUT3 for cells of type LUT3.
Using template $paramod$5fff4eed3dfe46da722c8abfad4e43b106987cbf\LUT3 for cells of type LUT3.
Using template $paramod$86fc6f3441a6779c63af6935d48b3ebd1c0460a9\LUT3 for cells of type LUT3.
Using template $paramod$e64d32d20d7efced7d6e79c229f687bbe4091c0f\LUT3 for cells of type LUT3.
Using template $paramod$3d8b5074d7a57ec09a018a5522f0514962b45f9f\LUT3 for cells of type LUT3.
Using template $paramod$03eed137224500a5a8c1bb8d02f1b39dd96a7b82\LUT2 for cells of type LUT2.
Using template $paramod$599d262041b1d3a38da932c48ee6b03f5bd83570\LUT3 for cells of type LUT3.
Using template $paramod$79025675ed4ec8affb02c7ff6a577a26000d4ca1\LUT3 for cells of type LUT3.
Using template $paramod$fcf7e857d2d76e2dce2606c3b6123a408ddbff7b\LUT3 for cells of type LUT3.
Using template $paramod$173187c3b676b37f79a452237c2660a5ea045cc5\LUT4 for cells of type LUT4.
Using template $paramod$4be067e2764d3c18f065526d2d8c8a56fd9db269\LUT3 for cells of type LUT3.
Using template $paramod$fa3380cd31d3eaf3369d75f1d1b91f2cba5e8470\inpad for cells of type inpad.
Using template $paramod$eaa5b8ce31b5b445eaa93b247abc2c39669e1302\LUT3 for cells of type LUT3.
Using template $paramod$72dd4379b7d27e2d3f8bb7b284d236064f19b288\LUT3 for cells of type LUT3.
Using template $paramod$6978ec95fabd9a2c58a086b94b6feed90355b35d\inpad for cells of type inpad.
Using template $paramod$015025681cdfe240841a43078d1bf56412ef4b33\inpad for cells of type inpad.
Using template $paramod$9e35db09801d44e7d3829ca6d3166367119eac5f\LUT3 for cells of type LUT3.
Using template $paramod$2ad60ae6cd0b8cd11192048bc3436e1efe622ce5\inpad for cells of type inpad.
Using template $paramod$029fb7df092d5131df78ff0be68aad451d319cc4\LUT3 for cells of type LUT3.
Using template $paramod$d6994d0c267e294db2ae8ab4933a797e47cb57af\LUT3 for cells of type LUT3.
Using template $paramod$12724a6d9c5296689a1b533e1bb5af51618682af\inpad for cells of type inpad.
Using template $paramod$7956fd7bd6fae48e2c4b342c8485ca45330c2da5\LUT3 for cells of type LUT3.
Using template $paramod$0bac8de66bcfb448c202f31a4c603d45054ce4da\LUT4 for cells of type LUT4.
Using template $paramod$0f2fd2b798220ebbcca23b9943260f6d2cf446a4\LUT4 for cells of type LUT4.
Using template $paramod$44d1e832a9ddd0fdffdc41a4102040660c714ccc\LUT3 for cells of type LUT3.
Using template $paramod$0d57a20297f7d814347a60e796eb37c1dbe1a686\LUT3 for cells of type LUT3.
Using template $paramod$3494bf91dff70d828c5f5312272dede938de1112\inpad for cells of type inpad.
Using template $paramod$7e4bd054dbbe83c893326033e721a854d7384b31\LUT3 for cells of type LUT3.
Using template $paramod$59cbf8f569dd4b1665b85fab95cdaf3d42a3fa66\inpad for cells of type inpad.
Using template $paramod$d0072a8af4321893630082a1108feac18ea2649c\LUT3 for cells of type LUT3.
Using template $paramod$e5a1bb0f4f36ac02cd64a0b2ad5eb4d6b19227f1\LUT3 for cells of type LUT3.
Using template $paramod$73295daa79cd8f21300ad173a8fb0822f56672dc\LUT3 for cells of type LUT3.
Using template $paramod$a05482f0aefd17419d352e885b744935e93eea82\LUT3 for cells of type LUT3.
Using template $paramod$c3eb90a615d9a5a74ac528502e23010b3c580dc0\LUT3 for cells of type LUT3.
Using template $paramod$83ada7f46a0f26debc431c9e2d1ec0d9e0b7a4aa\LUT3 for cells of type LUT3.
Using template $paramod$6d405670b23b4c2685bcba61e5b9f28a13595cbc\LUT3 for cells of type LUT3.
Using template $paramod$8a2b710cf07fc1a26795eace150f0e78d8dba185\LUT3 for cells of type LUT3.
Using template $paramod$f9729b78c82b70fb6ef31a6d34848cfa6bc6c09c\LUT3 for cells of type LUT3.
Using template $paramod$9e2ab2535c9d05f2c5fc8720017987c0e3804647\LUT3 for cells of type LUT3.
Using template $paramod$b4f3093653c37ab52e4fc54e9275d31065b080d1\LUT3 for cells of type LUT3.
Using template $paramod$ef6a70471f73e45c933f06e93cd51d191daa16ec\LUT4 for cells of type LUT4.
Using template $paramod$ebab70a5830b6a9f5483ac0ce1c2f41b14b4eddd\LUT3 for cells of type LUT3.
Using template $paramod$7f2ed275b0d2a62a3396f6bf9e1cabf67adb336e\LUT4 for cells of type LUT4.
Using template $paramod$3c9a80e22449b55125937c206048132eec9a2350\LUT4 for cells of type LUT4.
Using template $paramod$2760d949562be3a1888b531500ae2c18edae8891\LUT3 for cells of type LUT3.
Using template $paramod$2b5e73cbec454537fb8e67bdd1f775a176421a7f\LUT3 for cells of type LUT3.
Using template $paramod$c7157f5c2ea67a321dc48e9528dc5b250c24e80a\LUT3 for cells of type LUT3.
Using template $paramod$f84cc265ffe4815c35a9db3a76e32189217e47f8\LUT3 for cells of type LUT3.
Using template mux4x0 for cells of type mux4x0.
Using template mux8x0 for cells of type mux8x0.
Using template $paramod$819523a4883532fba54f5841e5f1fb56d7559986\LUT4 for cells of type LUT4.
Using template $paramod$4230e92062b982b35f99a9e9792a5a7ce6fc160e\LUT3 for cells of type LUT3.
Using template $paramod$63af56baac0b73c9058593578f9eb22b007f63ee\LUT4 for cells of type LUT4.
Using template $paramod$81b18dc250e2014551f846fe165bd14718065020\LUT3 for cells of type LUT3.
Using template $paramod$6f2c4bab0e803b8b51977bf2c58cdd6bbc2de1e8\LUT3 for cells of type LUT3.
Using template $paramod$ceaa435a40fc1596a847250caf0ed69918322859\LUT3 for cells of type LUT3.
Using template $paramod$a8559c6151121a4a812c437239933f5ec8aae049\LUT3 for cells of type LUT3.
Using template $paramod$875bc86a446b599ff5728e5fe80f10d08a493bbf\LUT3 for cells of type LUT3.
Using template $paramod$0d008354bff802e870ba1d659395774675af8df1\LUT3 for cells of type LUT3.
Using template $paramod$5406a0490d3fcc762132b74ed159b39020c81749\LUT4 for cells of type LUT4.
Using template $paramod$8a2feb93738ef18b8c10b1072c54f2f90a829eaa\LUT3 for cells of type LUT3.
Using template $paramod$556b2258b7bf1f8a5c685103c87c4086e25b4a19\LUT3 for cells of type LUT3.
Using template $paramod$65ba4e229786e9dd91e251e362de409622626ebd\LUT4 for cells of type LUT4.
Using template $paramod$5a18c2d384c761a7f52a5da52df694a225ad5849\LUT4 for cells of type LUT4.
Using template $paramod$5f6d2072c64fbc13e18d6784b505144e30f941ea\LUT4 for cells of type LUT4.
Using template $paramod$02607b82793e91b0263b969f41023647c9b4f131\LUT3 for cells of type LUT3.
Using template $paramod$5dbd5459631524488fcf9d98e49652aeb94665c2\LUT4 for cells of type LUT4.
Using template $paramod$a096c8c08c9b518f3225755a865fa7764c2c237f\LUT4 for cells of type LUT4.
Using template $paramod$ae47c976ba5930346fb14d9bb1acd7fd0cc69258\outpad for cells of type outpad.
Using template $paramod$3157ff8704e7ec4e373565730092a24f46786613\LUT3 for cells of type LUT3.
Using template $paramod$c5805fc3e52c7ef3bcf74006d75d1339cc69233e\LUT4 for cells of type LUT4.
Using template $paramod$04b28f604f99b11131d3f0a3f09dbc38a3b1be81\LUT3 for cells of type LUT3.
Using template $paramod$2df63957ce79b34d0106a13646e50007e409c02a\LUT4 for cells of type LUT4.
Using template $paramod$fe12650b80e312c5bb4db546ed03c40b6321bc03\LUT3 for cells of type LUT3.
Using template $paramod$10287df1aece4c2b0ec863c71139cb3e2310c3dc\LUT4 for cells of type LUT4.
Using template $paramod$52164e4007e298cedd9fd2a74112aacade796553\LUT4 for cells of type LUT4.
Using template $paramod$a8d05859a75ab7e1839c1d584e7ca41c4e28119c\LUT4 for cells of type LUT4.
Using template $paramod$7e61ab589af987cdd1fb1e8c6923667392ed4c65\LUT4 for cells of type LUT4.
Using template $paramod$fde1321a2d527909ddb45d426da43771e06f20d7\LUT4 for cells of type LUT4.
Using template $paramod$633ab1126d7f1107e50dda293803c9f28d384787\LUT4 for cells of type LUT4.
Using template $paramod$2b1995275750ba1e9d060f9685a50af2da59292c\LUT4 for cells of type LUT4.
Using template $paramod$d4ac6312f6e8b79de9ed3e6c16ae773d201819f0\LUT4 for cells of type LUT4.
Using template $paramod$e6dbcc1d1ac053dae00196174979350f56003cf9\LUT4 for cells of type LUT4.
Using template $paramod$1afc89537ee5f3f94914f73379ca86af781a134c\LUT4 for cells of type LUT4.
Using template $paramod$132270d38e3f7bfa7221c1e03d5cdec2a6510993\LUT4 for cells of type LUT4.
Using template $paramod$c1bf194a9320063ffb57d75614ff15b213bc4e97\LUT3 for cells of type LUT3.
Using template $paramod$ebd4f7a3ddf3ebce23795b68a6d979430e2918dc\LUT4 for cells of type LUT4.
Using template $paramod$bf1c513ceb7577cfbdc75c196fcb4105bbf7b783\LUT3 for cells of type LUT3.
Using template $paramod$1baab9b3887d3282ba2d2054b57d89668ce92391\LUT4 for cells of type LUT4.
Using template $paramod$b5eaef4968cf688f62c7ea7a9ee87e4b3d751632\LUT4 for cells of type LUT4.
Using template $paramod$ad015164dd6614ee41c6f23cf57097e422d8d6d8\LUT3 for cells of type LUT3.
Using template $paramod$479164122f6233c90fb1301d4db36001bb032146\outpad for cells of type outpad.
Using template $paramod$5eee017ab88103fbec8b721bac1c485ee6c48778\LUT4 for cells of type LUT4.
Using template $paramod$ed30829c13b3acb9519b3f008c9df903da206e61\outpad for cells of type outpad.
Using template $paramod$c3282e3eab8c3eb4c8b0da8a0e74df208804655b\outpad for cells of type outpad.
Using template $paramod$f829a35fac138f9220a490f1a6221e404c7b10e1\LUT2 for cells of type LUT2.
Using template $paramod$5b2dcbb237a555b6a1a49a6fe8614ea17d4abe1b\LUT4 for cells of type LUT4.
Using template $paramod$392ad25cb51043645405d50b6207dac59ee6fc10\LUT4 for cells of type LUT4.
Using template $paramod$a67d85c3544616a272375290c3db2bef410e5426\LUT4 for cells of type LUT4.
Using template $paramod$ec2e10a4dc22318e1d99dd999636a51b75ecbd47\outpad for cells of type outpad.
Using template $paramod$03fa78d84bd5e07f6e124fa217a4ce84543d615a\outpad for cells of type outpad.
Using template $paramod$cd0f9b29b78e780a409320909de1816a31422934\LUT4 for cells of type LUT4.
Using template $paramod$02aa829d7bb4d3bbae67ad5ee2e5a326704559e9\outpad for cells of type outpad.
Using template $paramod$1ff3cb955baebb34bce84175d8b64f00bac588c5\outpad for cells of type outpad.
Using template $paramod$5b9e7b43709c63157e375124a8cadf61254db805\outpad for cells of type outpad.
Using template $paramod$ef1a7edb200c1b1534825302234a1d0bce5a3341\outpad for cells of type outpad.
Using template $paramod$62406fbba369c6e49dd2bd988bf64b8f01137108\LUT4 for cells of type LUT4.
Using template $paramod$982ff93d743c8d80be37c4baf5ddbb155e9c2e84\outpad for cells of type outpad.
Using template $paramod$8710e5724ea7597aec6f86bf8982eb7dcf6e45e0\outpad for cells of type outpad.
Using template $paramod$666d57638572eef64b702648a4829c6da6ea5f7a\outpad for cells of type outpad.
Using template $paramod$8aaa1fa576a10ecb9ea9ccc51eb4f1f174d4fdc3\outpad for cells of type outpad.
Using template $paramod$29e89fab0547648913ed3fa95d7f1e783e7c0291\outpad for cells of type outpad.
Using template $paramod$4da62a2f3593426548f45892aaeb7356ad46a6a4\inpad for cells of type inpad.
Using template $paramod$c599e89c9780e796e92f510903bafaf1550744d3\outpad for cells of type outpad.
No more expansions possible.
<suppressed ~4210 debug messages>

18. Executing TECHMAP pass (map to technology primitives).

18.1. Executing Verilog-2005 frontend: /home/csplab/symbiflow/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v
Parsing Verilog input from `/home/csplab/symbiflow/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v' to AST representation.
Generating RTLIL representation for module `\ram8k_2x1_cell_macro'.
Successfully finished Verilog frontend.

18.2. Continuing TECHMAP pass.
No more expansions possible.

19. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_lcd_ctrl.
<suppressed ~7904 debug messages>

20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_lcd_ctrl..
Removed 1 unused cells and 2780 unused wires.
<suppressed ~2 debug messages>

21. Executing SETUNDEF pass (replace undef values with defined constants).

22. Printing statistics.

=== test_lcd_ctrl ===

   Number of wires:              19567
   Number of wire bits:          19684
   Number of public wires:       19537
   Number of public wire bits:   19537
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2510
     ASSP                            1
     BIDIR_CELL                     23
     C_FRAG                         95
     F_FRAG                        369
     Q_FRAG                        610
     T_FRAG                       1412

23. Executing JSON backend.

24. Executing Verilog backend.
Dumping module `\test_lcd_ctrl'.

Warnings: 32 unique messages, 35 total
End of script. Logfile hash: a9789d3ac2, CPU: user 16.62s system 0.13s, MEM: 351.95 MB peak
Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 9.4.0-1ubuntu1~20.04.2 -fPIC -Os)
Time spent: 19% 4x write_verilog (3 sec), 15% 12x techmap (2 sec), ...
