
Calibracion.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bdbc  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  0800bf68  0800bf68  0000cf68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bfe8  0800bfe8  0000e3c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800bfe8  0800bfe8  0000cfe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bff0  0800bff0  0000e3c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000020  0800bff0  0800bff0  0000cff0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c010  0800c010  0000d010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003c4  20000000  0800c014  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000df0  200003c4  0800c3d8  0000e3c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200011b4  0800c3d8  0000f1b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e3c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00053b41  00000000  00000000  0000e3f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007dfc  00000000  00000000  00061f35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dc0  00000000  00000000  00069d38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000170c  00000000  00000000  0006baf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033c18  00000000  00000000  0006d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002df27  00000000  00000000  000a0e1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012493c  00000000  00000000  000ced43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f367f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007e08  00000000  00000000  001f36c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  001fb4cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	200003c4 	.word	0x200003c4
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800bf50 	.word	0x0800bf50

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	200003c8 	.word	0x200003c8
 80001e8:	0800bf50 	.word	0x0800bf50

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	@ 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	3c01      	subs	r4, #1
 8000328:	bf28      	it	cs
 800032a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800032e:	d2e9      	bcs.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004d6:	bf08      	it	eq
 80004d8:	4770      	bxeq	lr
 80004da:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004de:	bf04      	itt	eq
 80004e0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f4:	e71c      	b.n	8000330 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_ul2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f04f 0500 	mov.w	r5, #0
 8000506:	e00a      	b.n	800051e <__aeabi_l2d+0x16>

08000508 <__aeabi_l2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000516:	d502      	bpl.n	800051e <__aeabi_l2d+0x16>
 8000518:	4240      	negs	r0, r0
 800051a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000522:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000526:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052a:	f43f aed8 	beq.w	80002de <__adddf3+0xe6>
 800052e:	f04f 0203 	mov.w	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053e:	bf18      	it	ne
 8000540:	3203      	addne	r2, #3
 8000542:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000546:	f1c2 0320 	rsb	r3, r2, #32
 800054a:	fa00 fc03 	lsl.w	ip, r0, r3
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 fe03 	lsl.w	lr, r1, r3
 8000556:	ea40 000e 	orr.w	r0, r0, lr
 800055a:	fa21 f102 	lsr.w	r1, r1, r2
 800055e:	4414      	add	r4, r2
 8000560:	e6bd      	b.n	80002de <__adddf3+0xe6>
 8000562:	bf00      	nop

08000564 <__gedf2>:
 8000564:	f04f 3cff 	mov.w	ip, #4294967295
 8000568:	e006      	b.n	8000578 <__cmpdf2+0x4>
 800056a:	bf00      	nop

0800056c <__ledf2>:
 800056c:	f04f 0c01 	mov.w	ip, #1
 8000570:	e002      	b.n	8000578 <__cmpdf2+0x4>
 8000572:	bf00      	nop

08000574 <__cmpdf2>:
 8000574:	f04f 0c01 	mov.w	ip, #1
 8000578:	f84d cd04 	str.w	ip, [sp, #-4]!
 800057c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000580:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000584:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000588:	bf18      	it	ne
 800058a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800058e:	d01b      	beq.n	80005c8 <__cmpdf2+0x54>
 8000590:	b001      	add	sp, #4
 8000592:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000596:	bf0c      	ite	eq
 8000598:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800059c:	ea91 0f03 	teqne	r1, r3
 80005a0:	bf02      	ittt	eq
 80005a2:	ea90 0f02 	teqeq	r0, r2
 80005a6:	2000      	moveq	r0, #0
 80005a8:	4770      	bxeq	lr
 80005aa:	f110 0f00 	cmn.w	r0, #0
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf58      	it	pl
 80005b4:	4299      	cmppl	r1, r3
 80005b6:	bf08      	it	eq
 80005b8:	4290      	cmpeq	r0, r2
 80005ba:	bf2c      	ite	cs
 80005bc:	17d8      	asrcs	r0, r3, #31
 80005be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80005c2:	f040 0001 	orr.w	r0, r0, #1
 80005c6:	4770      	bx	lr
 80005c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005d0:	d102      	bne.n	80005d8 <__cmpdf2+0x64>
 80005d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005d6:	d107      	bne.n	80005e8 <__cmpdf2+0x74>
 80005d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005e0:	d1d6      	bne.n	8000590 <__cmpdf2+0x1c>
 80005e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005e6:	d0d3      	beq.n	8000590 <__cmpdf2+0x1c>
 80005e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <__aeabi_cdrcmple>:
 80005f0:	4684      	mov	ip, r0
 80005f2:	4610      	mov	r0, r2
 80005f4:	4662      	mov	r2, ip
 80005f6:	468c      	mov	ip, r1
 80005f8:	4619      	mov	r1, r3
 80005fa:	4663      	mov	r3, ip
 80005fc:	e000      	b.n	8000600 <__aeabi_cdcmpeq>
 80005fe:	bf00      	nop

08000600 <__aeabi_cdcmpeq>:
 8000600:	b501      	push	{r0, lr}
 8000602:	f7ff ffb7 	bl	8000574 <__cmpdf2>
 8000606:	2800      	cmp	r0, #0
 8000608:	bf48      	it	mi
 800060a:	f110 0f00 	cmnmi.w	r0, #0
 800060e:	bd01      	pop	{r0, pc}

08000610 <__aeabi_dcmpeq>:
 8000610:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000614:	f7ff fff4 	bl	8000600 <__aeabi_cdcmpeq>
 8000618:	bf0c      	ite	eq
 800061a:	2001      	moveq	r0, #1
 800061c:	2000      	movne	r0, #0
 800061e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000622:	bf00      	nop

08000624 <__aeabi_dcmplt>:
 8000624:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000628:	f7ff ffea 	bl	8000600 <__aeabi_cdcmpeq>
 800062c:	bf34      	ite	cc
 800062e:	2001      	movcc	r0, #1
 8000630:	2000      	movcs	r0, #0
 8000632:	f85d fb08 	ldr.w	pc, [sp], #8
 8000636:	bf00      	nop

08000638 <__aeabi_dcmple>:
 8000638:	f84d ed08 	str.w	lr, [sp, #-8]!
 800063c:	f7ff ffe0 	bl	8000600 <__aeabi_cdcmpeq>
 8000640:	bf94      	ite	ls
 8000642:	2001      	movls	r0, #1
 8000644:	2000      	movhi	r0, #0
 8000646:	f85d fb08 	ldr.w	pc, [sp], #8
 800064a:	bf00      	nop

0800064c <__aeabi_dcmpge>:
 800064c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000650:	f7ff ffce 	bl	80005f0 <__aeabi_cdrcmple>
 8000654:	bf94      	ite	ls
 8000656:	2001      	movls	r0, #1
 8000658:	2000      	movhi	r0, #0
 800065a:	f85d fb08 	ldr.w	pc, [sp], #8
 800065e:	bf00      	nop

08000660 <__aeabi_dcmpgt>:
 8000660:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000664:	f7ff ffc4 	bl	80005f0 <__aeabi_cdrcmple>
 8000668:	bf34      	ite	cc
 800066a:	2001      	movcc	r0, #1
 800066c:	2000      	movcs	r0, #0
 800066e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000672:	bf00      	nop

08000674 <__aeabi_uldivmod>:
 8000674:	b953      	cbnz	r3, 800068c <__aeabi_uldivmod+0x18>
 8000676:	b94a      	cbnz	r2, 800068c <__aeabi_uldivmod+0x18>
 8000678:	2900      	cmp	r1, #0
 800067a:	bf08      	it	eq
 800067c:	2800      	cmpeq	r0, #0
 800067e:	bf1c      	itt	ne
 8000680:	f04f 31ff 	movne.w	r1, #4294967295
 8000684:	f04f 30ff 	movne.w	r0, #4294967295
 8000688:	f000 b96a 	b.w	8000960 <__aeabi_idiv0>
 800068c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000690:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000694:	f000 f806 	bl	80006a4 <__udivmoddi4>
 8000698:	f8dd e004 	ldr.w	lr, [sp, #4]
 800069c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006a0:	b004      	add	sp, #16
 80006a2:	4770      	bx	lr

080006a4 <__udivmoddi4>:
 80006a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006a8:	9d08      	ldr	r5, [sp, #32]
 80006aa:	460c      	mov	r4, r1
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d14e      	bne.n	800074e <__udivmoddi4+0xaa>
 80006b0:	4694      	mov	ip, r2
 80006b2:	458c      	cmp	ip, r1
 80006b4:	4686      	mov	lr, r0
 80006b6:	fab2 f282 	clz	r2, r2
 80006ba:	d962      	bls.n	8000782 <__udivmoddi4+0xde>
 80006bc:	b14a      	cbz	r2, 80006d2 <__udivmoddi4+0x2e>
 80006be:	f1c2 0320 	rsb	r3, r2, #32
 80006c2:	4091      	lsls	r1, r2
 80006c4:	fa20 f303 	lsr.w	r3, r0, r3
 80006c8:	fa0c fc02 	lsl.w	ip, ip, r2
 80006cc:	4319      	orrs	r1, r3
 80006ce:	fa00 fe02 	lsl.w	lr, r0, r2
 80006d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006d6:	fa1f f68c 	uxth.w	r6, ip
 80006da:	fbb1 f4f7 	udiv	r4, r1, r7
 80006de:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80006e2:	fb07 1114 	mls	r1, r7, r4, r1
 80006e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006ea:	fb04 f106 	mul.w	r1, r4, r6
 80006ee:	4299      	cmp	r1, r3
 80006f0:	d90a      	bls.n	8000708 <__udivmoddi4+0x64>
 80006f2:	eb1c 0303 	adds.w	r3, ip, r3
 80006f6:	f104 30ff 	add.w	r0, r4, #4294967295
 80006fa:	f080 8112 	bcs.w	8000922 <__udivmoddi4+0x27e>
 80006fe:	4299      	cmp	r1, r3
 8000700:	f240 810f 	bls.w	8000922 <__udivmoddi4+0x27e>
 8000704:	3c02      	subs	r4, #2
 8000706:	4463      	add	r3, ip
 8000708:	1a59      	subs	r1, r3, r1
 800070a:	fa1f f38e 	uxth.w	r3, lr
 800070e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000712:	fb07 1110 	mls	r1, r7, r0, r1
 8000716:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800071a:	fb00 f606 	mul.w	r6, r0, r6
 800071e:	429e      	cmp	r6, r3
 8000720:	d90a      	bls.n	8000738 <__udivmoddi4+0x94>
 8000722:	eb1c 0303 	adds.w	r3, ip, r3
 8000726:	f100 31ff 	add.w	r1, r0, #4294967295
 800072a:	f080 80fc 	bcs.w	8000926 <__udivmoddi4+0x282>
 800072e:	429e      	cmp	r6, r3
 8000730:	f240 80f9 	bls.w	8000926 <__udivmoddi4+0x282>
 8000734:	4463      	add	r3, ip
 8000736:	3802      	subs	r0, #2
 8000738:	1b9b      	subs	r3, r3, r6
 800073a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800073e:	2100      	movs	r1, #0
 8000740:	b11d      	cbz	r5, 800074a <__udivmoddi4+0xa6>
 8000742:	40d3      	lsrs	r3, r2
 8000744:	2200      	movs	r2, #0
 8000746:	e9c5 3200 	strd	r3, r2, [r5]
 800074a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800074e:	428b      	cmp	r3, r1
 8000750:	d905      	bls.n	800075e <__udivmoddi4+0xba>
 8000752:	b10d      	cbz	r5, 8000758 <__udivmoddi4+0xb4>
 8000754:	e9c5 0100 	strd	r0, r1, [r5]
 8000758:	2100      	movs	r1, #0
 800075a:	4608      	mov	r0, r1
 800075c:	e7f5      	b.n	800074a <__udivmoddi4+0xa6>
 800075e:	fab3 f183 	clz	r1, r3
 8000762:	2900      	cmp	r1, #0
 8000764:	d146      	bne.n	80007f4 <__udivmoddi4+0x150>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d302      	bcc.n	8000770 <__udivmoddi4+0xcc>
 800076a:	4290      	cmp	r0, r2
 800076c:	f0c0 80f0 	bcc.w	8000950 <__udivmoddi4+0x2ac>
 8000770:	1a86      	subs	r6, r0, r2
 8000772:	eb64 0303 	sbc.w	r3, r4, r3
 8000776:	2001      	movs	r0, #1
 8000778:	2d00      	cmp	r5, #0
 800077a:	d0e6      	beq.n	800074a <__udivmoddi4+0xa6>
 800077c:	e9c5 6300 	strd	r6, r3, [r5]
 8000780:	e7e3      	b.n	800074a <__udivmoddi4+0xa6>
 8000782:	2a00      	cmp	r2, #0
 8000784:	f040 8090 	bne.w	80008a8 <__udivmoddi4+0x204>
 8000788:	eba1 040c 	sub.w	r4, r1, ip
 800078c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000790:	fa1f f78c 	uxth.w	r7, ip
 8000794:	2101      	movs	r1, #1
 8000796:	fbb4 f6f8 	udiv	r6, r4, r8
 800079a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800079e:	fb08 4416 	mls	r4, r8, r6, r4
 80007a2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80007a6:	fb07 f006 	mul.w	r0, r7, r6
 80007aa:	4298      	cmp	r0, r3
 80007ac:	d908      	bls.n	80007c0 <__udivmoddi4+0x11c>
 80007ae:	eb1c 0303 	adds.w	r3, ip, r3
 80007b2:	f106 34ff 	add.w	r4, r6, #4294967295
 80007b6:	d202      	bcs.n	80007be <__udivmoddi4+0x11a>
 80007b8:	4298      	cmp	r0, r3
 80007ba:	f200 80cd 	bhi.w	8000958 <__udivmoddi4+0x2b4>
 80007be:	4626      	mov	r6, r4
 80007c0:	1a1c      	subs	r4, r3, r0
 80007c2:	fa1f f38e 	uxth.w	r3, lr
 80007c6:	fbb4 f0f8 	udiv	r0, r4, r8
 80007ca:	fb08 4410 	mls	r4, r8, r0, r4
 80007ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80007d2:	fb00 f707 	mul.w	r7, r0, r7
 80007d6:	429f      	cmp	r7, r3
 80007d8:	d908      	bls.n	80007ec <__udivmoddi4+0x148>
 80007da:	eb1c 0303 	adds.w	r3, ip, r3
 80007de:	f100 34ff 	add.w	r4, r0, #4294967295
 80007e2:	d202      	bcs.n	80007ea <__udivmoddi4+0x146>
 80007e4:	429f      	cmp	r7, r3
 80007e6:	f200 80b0 	bhi.w	800094a <__udivmoddi4+0x2a6>
 80007ea:	4620      	mov	r0, r4
 80007ec:	1bdb      	subs	r3, r3, r7
 80007ee:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007f2:	e7a5      	b.n	8000740 <__udivmoddi4+0x9c>
 80007f4:	f1c1 0620 	rsb	r6, r1, #32
 80007f8:	408b      	lsls	r3, r1
 80007fa:	fa22 f706 	lsr.w	r7, r2, r6
 80007fe:	431f      	orrs	r7, r3
 8000800:	fa20 fc06 	lsr.w	ip, r0, r6
 8000804:	fa04 f301 	lsl.w	r3, r4, r1
 8000808:	ea43 030c 	orr.w	r3, r3, ip
 800080c:	40f4      	lsrs	r4, r6
 800080e:	fa00 f801 	lsl.w	r8, r0, r1
 8000812:	0c38      	lsrs	r0, r7, #16
 8000814:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000818:	fbb4 fef0 	udiv	lr, r4, r0
 800081c:	fa1f fc87 	uxth.w	ip, r7
 8000820:	fb00 441e 	mls	r4, r0, lr, r4
 8000824:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000828:	fb0e f90c 	mul.w	r9, lr, ip
 800082c:	45a1      	cmp	r9, r4
 800082e:	fa02 f201 	lsl.w	r2, r2, r1
 8000832:	d90a      	bls.n	800084a <__udivmoddi4+0x1a6>
 8000834:	193c      	adds	r4, r7, r4
 8000836:	f10e 3aff 	add.w	sl, lr, #4294967295
 800083a:	f080 8084 	bcs.w	8000946 <__udivmoddi4+0x2a2>
 800083e:	45a1      	cmp	r9, r4
 8000840:	f240 8081 	bls.w	8000946 <__udivmoddi4+0x2a2>
 8000844:	f1ae 0e02 	sub.w	lr, lr, #2
 8000848:	443c      	add	r4, r7
 800084a:	eba4 0409 	sub.w	r4, r4, r9
 800084e:	fa1f f983 	uxth.w	r9, r3
 8000852:	fbb4 f3f0 	udiv	r3, r4, r0
 8000856:	fb00 4413 	mls	r4, r0, r3, r4
 800085a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800085e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000862:	45a4      	cmp	ip, r4
 8000864:	d907      	bls.n	8000876 <__udivmoddi4+0x1d2>
 8000866:	193c      	adds	r4, r7, r4
 8000868:	f103 30ff 	add.w	r0, r3, #4294967295
 800086c:	d267      	bcs.n	800093e <__udivmoddi4+0x29a>
 800086e:	45a4      	cmp	ip, r4
 8000870:	d965      	bls.n	800093e <__udivmoddi4+0x29a>
 8000872:	3b02      	subs	r3, #2
 8000874:	443c      	add	r4, r7
 8000876:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800087a:	fba0 9302 	umull	r9, r3, r0, r2
 800087e:	eba4 040c 	sub.w	r4, r4, ip
 8000882:	429c      	cmp	r4, r3
 8000884:	46ce      	mov	lr, r9
 8000886:	469c      	mov	ip, r3
 8000888:	d351      	bcc.n	800092e <__udivmoddi4+0x28a>
 800088a:	d04e      	beq.n	800092a <__udivmoddi4+0x286>
 800088c:	b155      	cbz	r5, 80008a4 <__udivmoddi4+0x200>
 800088e:	ebb8 030e 	subs.w	r3, r8, lr
 8000892:	eb64 040c 	sbc.w	r4, r4, ip
 8000896:	fa04 f606 	lsl.w	r6, r4, r6
 800089a:	40cb      	lsrs	r3, r1
 800089c:	431e      	orrs	r6, r3
 800089e:	40cc      	lsrs	r4, r1
 80008a0:	e9c5 6400 	strd	r6, r4, [r5]
 80008a4:	2100      	movs	r1, #0
 80008a6:	e750      	b.n	800074a <__udivmoddi4+0xa6>
 80008a8:	f1c2 0320 	rsb	r3, r2, #32
 80008ac:	fa20 f103 	lsr.w	r1, r0, r3
 80008b0:	fa0c fc02 	lsl.w	ip, ip, r2
 80008b4:	fa24 f303 	lsr.w	r3, r4, r3
 80008b8:	4094      	lsls	r4, r2
 80008ba:	430c      	orrs	r4, r1
 80008bc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008c0:	fa00 fe02 	lsl.w	lr, r0, r2
 80008c4:	fa1f f78c 	uxth.w	r7, ip
 80008c8:	fbb3 f0f8 	udiv	r0, r3, r8
 80008cc:	fb08 3110 	mls	r1, r8, r0, r3
 80008d0:	0c23      	lsrs	r3, r4, #16
 80008d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008d6:	fb00 f107 	mul.w	r1, r0, r7
 80008da:	4299      	cmp	r1, r3
 80008dc:	d908      	bls.n	80008f0 <__udivmoddi4+0x24c>
 80008de:	eb1c 0303 	adds.w	r3, ip, r3
 80008e2:	f100 36ff 	add.w	r6, r0, #4294967295
 80008e6:	d22c      	bcs.n	8000942 <__udivmoddi4+0x29e>
 80008e8:	4299      	cmp	r1, r3
 80008ea:	d92a      	bls.n	8000942 <__udivmoddi4+0x29e>
 80008ec:	3802      	subs	r0, #2
 80008ee:	4463      	add	r3, ip
 80008f0:	1a5b      	subs	r3, r3, r1
 80008f2:	b2a4      	uxth	r4, r4
 80008f4:	fbb3 f1f8 	udiv	r1, r3, r8
 80008f8:	fb08 3311 	mls	r3, r8, r1, r3
 80008fc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000900:	fb01 f307 	mul.w	r3, r1, r7
 8000904:	42a3      	cmp	r3, r4
 8000906:	d908      	bls.n	800091a <__udivmoddi4+0x276>
 8000908:	eb1c 0404 	adds.w	r4, ip, r4
 800090c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000910:	d213      	bcs.n	800093a <__udivmoddi4+0x296>
 8000912:	42a3      	cmp	r3, r4
 8000914:	d911      	bls.n	800093a <__udivmoddi4+0x296>
 8000916:	3902      	subs	r1, #2
 8000918:	4464      	add	r4, ip
 800091a:	1ae4      	subs	r4, r4, r3
 800091c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000920:	e739      	b.n	8000796 <__udivmoddi4+0xf2>
 8000922:	4604      	mov	r4, r0
 8000924:	e6f0      	b.n	8000708 <__udivmoddi4+0x64>
 8000926:	4608      	mov	r0, r1
 8000928:	e706      	b.n	8000738 <__udivmoddi4+0x94>
 800092a:	45c8      	cmp	r8, r9
 800092c:	d2ae      	bcs.n	800088c <__udivmoddi4+0x1e8>
 800092e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000932:	eb63 0c07 	sbc.w	ip, r3, r7
 8000936:	3801      	subs	r0, #1
 8000938:	e7a8      	b.n	800088c <__udivmoddi4+0x1e8>
 800093a:	4631      	mov	r1, r6
 800093c:	e7ed      	b.n	800091a <__udivmoddi4+0x276>
 800093e:	4603      	mov	r3, r0
 8000940:	e799      	b.n	8000876 <__udivmoddi4+0x1d2>
 8000942:	4630      	mov	r0, r6
 8000944:	e7d4      	b.n	80008f0 <__udivmoddi4+0x24c>
 8000946:	46d6      	mov	lr, sl
 8000948:	e77f      	b.n	800084a <__udivmoddi4+0x1a6>
 800094a:	4463      	add	r3, ip
 800094c:	3802      	subs	r0, #2
 800094e:	e74d      	b.n	80007ec <__udivmoddi4+0x148>
 8000950:	4606      	mov	r6, r0
 8000952:	4623      	mov	r3, r4
 8000954:	4608      	mov	r0, r1
 8000956:	e70f      	b.n	8000778 <__udivmoddi4+0xd4>
 8000958:	3e02      	subs	r6, #2
 800095a:	4463      	add	r3, ip
 800095c:	e730      	b.n	80007c0 <__udivmoddi4+0x11c>
 800095e:	bf00      	nop

08000960 <__aeabi_idiv0>:
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop

08000964 <_ZN15displayPhysical6enableEb>:

////////////
// ENABLE //
////////////

void displayPhysical::enable( bool onOff ){
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	460b      	mov	r3, r1
 800096e:	70fb      	strb	r3, [r7, #3]
	if ( !onOff ){					//	Si esta apagado
 8000970:	78fb      	ldrb	r3, [r7, #3]
 8000972:	f083 0301 	eor.w	r3, r3, #1
 8000976:	b2db      	uxtb	r3, r3
 8000978:	2b00      	cmp	r3, #0
 800097a:	d003      	beq.n	8000984 <_ZN15displayPhysical6enableEb+0x20>
		this->flagEnable	= 0;	//	Deshabilita
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	2200      	movs	r2, #0
 8000980:	701a      	strb	r2, [r3, #0]
	}
	else{							//	Si esta prendido
		this->flagEnable	= 1;	//	Habilita
	}
}
 8000982:	e002      	b.n	800098a <_ZN15displayPhysical6enableEb+0x26>
		this->flagEnable	= 1;	//	Habilita
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	2201      	movs	r2, #1
 8000988:	701a      	strb	r2, [r3, #0]
}
 800098a:	bf00      	nop
 800098c:	370c      	adds	r7, #12
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr

08000996 <_Z12bytestowritett>:
/*****************************************************************************************************************************************/
uint8_t bytes_temp[4];

// function to determine the remaining bytes
uint16_t bytestowrite (uint16_t size, uint16_t offset)
{
 8000996:	b480      	push	{r7}
 8000998:	b083      	sub	sp, #12
 800099a:	af00      	add	r7, sp, #0
 800099c:	4603      	mov	r3, r0
 800099e:	460a      	mov	r2, r1
 80009a0:	80fb      	strh	r3, [r7, #6]
 80009a2:	4613      	mov	r3, r2
 80009a4:	80bb      	strh	r3, [r7, #4]
	if ((size+offset)<PAGE_SIZE) return size;
 80009a6:	88fa      	ldrh	r2, [r7, #6]
 80009a8:	88bb      	ldrh	r3, [r7, #4]
 80009aa:	4413      	add	r3, r2
 80009ac:	2b3f      	cmp	r3, #63	@ 0x3f
 80009ae:	dc01      	bgt.n	80009b4 <_Z12bytestowritett+0x1e>
 80009b0:	88fb      	ldrh	r3, [r7, #6]
 80009b2:	e003      	b.n	80009bc <_Z12bytestowritett+0x26>
	else return PAGE_SIZE-offset;
 80009b4:	88bb      	ldrh	r3, [r7, #4]
 80009b6:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 80009ba:	b29b      	uxth	r3, r3
}
 80009bc:	4618      	mov	r0, r3
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr

080009c8 <_Z12EEPROM_WritettPht>:
 * @offset is the start byte offset in the page. Range from 0 to PAGE_SIZE-1
 * @data is the pointer to the data to write in bytes
 * @size is the size of the data
 */
void EEPROM_Write (uint16_t page, uint16_t offset, uint8_t *data, uint16_t size)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b08e      	sub	sp, #56	@ 0x38
 80009cc:	af04      	add	r7, sp, #16
 80009ce:	60ba      	str	r2, [r7, #8]
 80009d0:	461a      	mov	r2, r3
 80009d2:	4603      	mov	r3, r0
 80009d4:	81fb      	strh	r3, [r7, #14]
 80009d6:	460b      	mov	r3, r1
 80009d8:	81bb      	strh	r3, [r7, #12]
 80009da:	4613      	mov	r3, r2
 80009dc:	80fb      	strh	r3, [r7, #6]

	// Find out the number of bit, where the page addressing starts
	int paddrposition = log(PAGE_SIZE)/log(2);
 80009de:	2306      	movs	r3, #6
 80009e0:	61fb      	str	r3, [r7, #28]

	// calculate the start page and the end page
	uint16_t startPage = page;
 80009e2:	89fb      	ldrh	r3, [r7, #14]
 80009e4:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 80009e6:	88fa      	ldrh	r2, [r7, #6]
 80009e8:	89bb      	ldrh	r3, [r7, #12]
 80009ea:	4413      	add	r3, r2
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	da00      	bge.n	80009f2 <_Z12EEPROM_WritettPht+0x2a>
 80009f0:	333f      	adds	r3, #63	@ 0x3f
 80009f2:	119b      	asrs	r3, r3, #6
 80009f4:	b29a      	uxth	r2, r3
 80009f6:	89fb      	ldrh	r3, [r7, #14]
 80009f8:	4413      	add	r3, r2
 80009fa:	837b      	strh	r3, [r7, #26]

	// number of pages to be written
	uint16_t numofpages = (endPage-startPage) + 1;
 80009fc:	8b7a      	ldrh	r2, [r7, #26]
 80009fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000a00:	1ad3      	subs	r3, r2, r3
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	3301      	adds	r3, #1
 8000a06:	833b      	strh	r3, [r7, #24]
	uint16_t pos=0;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	84bb      	strh	r3, [r7, #36]	@ 0x24

	// write the data
	for (int i=0; i<numofpages; i++)
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	623b      	str	r3, [r7, #32]
 8000a10:	e034      	b.n	8000a7c <_Z12EEPROM_WritettPht+0xb4>
	{
		/* calculate the address of the memory location
		 * Here we add the page address with the byte address
		 */
		uint16_t MemAddress = startPage<<paddrposition | offset;
 8000a12:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000a14:	69fb      	ldr	r3, [r7, #28]
 8000a16:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1a:	b21a      	sxth	r2, r3
 8000a1c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000a20:	4313      	orrs	r3, r2
 8000a22:	b21b      	sxth	r3, r3
 8000a24:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesremaining = bytestowrite(size, offset);  // calculate the remaining bytes to be written
 8000a26:	89ba      	ldrh	r2, [r7, #12]
 8000a28:	88fb      	ldrh	r3, [r7, #6]
 8000a2a:	4611      	mov	r1, r2
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f7ff ffb2 	bl	8000996 <_Z12bytestowritett>
 8000a32:	4603      	mov	r3, r0
 8000a34:	82bb      	strh	r3, [r7, #20]

		HAL_I2C_Mem_Write(EEPROM_I2C, EEPROM_ADDR, MemAddress, 2, &data[pos], bytesremaining, 1000);  // write the data to the EEPROM
 8000a36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000a38:	68ba      	ldr	r2, [r7, #8]
 8000a3a:	4413      	add	r3, r2
 8000a3c:	8af9      	ldrh	r1, [r7, #22]
 8000a3e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000a42:	9202      	str	r2, [sp, #8]
 8000a44:	8aba      	ldrh	r2, [r7, #20]
 8000a46:	9201      	str	r2, [sp, #4]
 8000a48:	9300      	str	r3, [sp, #0]
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	460a      	mov	r2, r1
 8000a4e:	21a0      	movs	r1, #160	@ 0xa0
 8000a50:	480f      	ldr	r0, [pc, #60]	@ (8000a90 <_Z12EEPROM_WritettPht+0xc8>)
 8000a52:	f005 ff03 	bl	800685c <HAL_I2C_Mem_Write>

		startPage += 1;  // increment the page, so that a new page address can be selected for further write
 8000a56:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000a58:	3301      	adds	r3, #1
 8000a5a:	84fb      	strh	r3, [r7, #38]	@ 0x26
		offset=0;   // since we will be writing to a new page, so offset will be 0
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	81bb      	strh	r3, [r7, #12]
		size = size-bytesremaining;  // reduce the size of the bytes
 8000a60:	88fa      	ldrh	r2, [r7, #6]
 8000a62:	8abb      	ldrh	r3, [r7, #20]
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	80fb      	strh	r3, [r7, #6]
		pos += bytesremaining;  // update the position for the data buffer
 8000a68:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000a6a:	8abb      	ldrh	r3, [r7, #20]
 8000a6c:	4413      	add	r3, r2
 8000a6e:	84bb      	strh	r3, [r7, #36]	@ 0x24

		HAL_Delay (5);  // Write cycle delay (5ms)
 8000a70:	2005      	movs	r0, #5
 8000a72:	f003 fa37 	bl	8003ee4 <HAL_Delay>
	for (int i=0; i<numofpages; i++)
 8000a76:	6a3b      	ldr	r3, [r7, #32]
 8000a78:	3301      	adds	r3, #1
 8000a7a:	623b      	str	r3, [r7, #32]
 8000a7c:	8b3b      	ldrh	r3, [r7, #24]
 8000a7e:	6a3a      	ldr	r2, [r7, #32]
 8000a80:	429a      	cmp	r2, r3
 8000a82:	dbc6      	blt.n	8000a12 <_Z12EEPROM_WritettPht+0x4a>
	}
}
 8000a84:	bf00      	nop
 8000a86:	bf00      	nop
 8000a88:	3728      	adds	r7, #40	@ 0x28
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	2000073c 	.word	0x2000073c

08000a94 <_Z11EEPROM_ReadttPht>:
 * @offset is the start byte offset in the page. Range from 0 to PAGE_SIZE-1
 * @data is the pointer to the data to write in bytes
 * @size is the size of the data
 */
void EEPROM_Read (uint16_t page, uint16_t offset, uint8_t *data, uint16_t size)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08e      	sub	sp, #56	@ 0x38
 8000a98:	af04      	add	r7, sp, #16
 8000a9a:	60ba      	str	r2, [r7, #8]
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	81fb      	strh	r3, [r7, #14]
 8000aa2:	460b      	mov	r3, r1
 8000aa4:	81bb      	strh	r3, [r7, #12]
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	80fb      	strh	r3, [r7, #6]
	int paddrposition = log(PAGE_SIZE)/log(2);
 8000aaa:	2306      	movs	r3, #6
 8000aac:	61fb      	str	r3, [r7, #28]

	uint16_t startPage = page;
 8000aae:	89fb      	ldrh	r3, [r7, #14]
 8000ab0:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 8000ab2:	88fa      	ldrh	r2, [r7, #6]
 8000ab4:	89bb      	ldrh	r3, [r7, #12]
 8000ab6:	4413      	add	r3, r2
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	da00      	bge.n	8000abe <_Z11EEPROM_ReadttPht+0x2a>
 8000abc:	333f      	adds	r3, #63	@ 0x3f
 8000abe:	119b      	asrs	r3, r3, #6
 8000ac0:	b29a      	uxth	r2, r3
 8000ac2:	89fb      	ldrh	r3, [r7, #14]
 8000ac4:	4413      	add	r3, r2
 8000ac6:	837b      	strh	r3, [r7, #26]

	uint16_t numofpages = (endPage-startPage) + 1;
 8000ac8:	8b7a      	ldrh	r2, [r7, #26]
 8000aca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	b29b      	uxth	r3, r3
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	833b      	strh	r3, [r7, #24]
	uint16_t pos=0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	84bb      	strh	r3, [r7, #36]	@ 0x24

	for (int i=0; i<numofpages; i++)
 8000ad8:	2300      	movs	r3, #0
 8000ada:	623b      	str	r3, [r7, #32]
 8000adc:	e031      	b.n	8000b42 <_Z11EEPROM_ReadttPht+0xae>
	{
		uint16_t MemAddress = startPage<<paddrposition | offset;
 8000ade:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000ae0:	69fb      	ldr	r3, [r7, #28]
 8000ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae6:	b21a      	sxth	r2, r3
 8000ae8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	b21b      	sxth	r3, r3
 8000af0:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesremaining = bytestowrite(size, offset);
 8000af2:	89ba      	ldrh	r2, [r7, #12]
 8000af4:	88fb      	ldrh	r3, [r7, #6]
 8000af6:	4611      	mov	r1, r2
 8000af8:	4618      	mov	r0, r3
 8000afa:	f7ff ff4c 	bl	8000996 <_Z12bytestowritett>
 8000afe:	4603      	mov	r3, r0
 8000b00:	82bb      	strh	r3, [r7, #20]
		HAL_I2C_Mem_Read(EEPROM_I2C, EEPROM_ADDR, MemAddress, 2, &data[pos], bytesremaining, 1000);
 8000b02:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000b04:	68ba      	ldr	r2, [r7, #8]
 8000b06:	4413      	add	r3, r2
 8000b08:	8af9      	ldrh	r1, [r7, #22]
 8000b0a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b0e:	9202      	str	r2, [sp, #8]
 8000b10:	8aba      	ldrh	r2, [r7, #20]
 8000b12:	9201      	str	r2, [sp, #4]
 8000b14:	9300      	str	r3, [sp, #0]
 8000b16:	2302      	movs	r3, #2
 8000b18:	460a      	mov	r2, r1
 8000b1a:	21a0      	movs	r1, #160	@ 0xa0
 8000b1c:	480d      	ldr	r0, [pc, #52]	@ (8000b54 <_Z11EEPROM_ReadttPht+0xc0>)
 8000b1e:	f005 ffb1 	bl	8006a84 <HAL_I2C_Mem_Read>
		startPage += 1;
 8000b22:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000b24:	3301      	adds	r3, #1
 8000b26:	84fb      	strh	r3, [r7, #38]	@ 0x26
		offset=0;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	81bb      	strh	r3, [r7, #12]
		size = size-bytesremaining;
 8000b2c:	88fa      	ldrh	r2, [r7, #6]
 8000b2e:	8abb      	ldrh	r3, [r7, #20]
 8000b30:	1ad3      	subs	r3, r2, r3
 8000b32:	80fb      	strh	r3, [r7, #6]
		pos += bytesremaining;
 8000b34:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000b36:	8abb      	ldrh	r3, [r7, #20]
 8000b38:	4413      	add	r3, r2
 8000b3a:	84bb      	strh	r3, [r7, #36]	@ 0x24
	for (int i=0; i<numofpages; i++)
 8000b3c:	6a3b      	ldr	r3, [r7, #32]
 8000b3e:	3301      	adds	r3, #1
 8000b40:	623b      	str	r3, [r7, #32]
 8000b42:	8b3b      	ldrh	r3, [r7, #24]
 8000b44:	6a3a      	ldr	r2, [r7, #32]
 8000b46:	429a      	cmp	r2, r3
 8000b48:	dbc9      	blt.n	8000ade <_Z11EEPROM_ReadttPht+0x4a>
	}
}
 8000b4a:	bf00      	nop
 8000b4c:	bf00      	nop
 8000b4e:	3728      	adds	r7, #40	@ 0x28
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	2000073c 	.word	0x2000073c

08000b58 <_Z3appv>:

/////////
// APP //
/////////

void app(){
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
	warming();
 8000b5c:	f000 fb44 	bl	80011e8 <_Z7warmingv>
	stability();
 8000b60:	f000 f8e6 	bl	8000d30 <_Z9stabilityv>
	process();
 8000b64:	f000 f9ec 	bl	8000f40 <_Z7processv>
	displayCalib();
 8000b68:	f000 f802 	bl	8000b70 <_Z12displayCalibv>
	//appContent();
	//appLora();
}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <_Z12displayCalibv>:

void displayCalib(){
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
	countDebug++;
 8000b74:	4b68      	ldr	r3, [pc, #416]	@ (8000d18 <_Z12displayCalibv+0x1a8>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	3301      	adds	r3, #1
 8000b7a:	4a67      	ldr	r2, [pc, #412]	@ (8000d18 <_Z12displayCalibv+0x1a8>)
 8000b7c:	6013      	str	r3, [r2, #0]

	switch(stateProcess){
 8000b7e:	4b67      	ldr	r3, [pc, #412]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	2b08      	cmp	r3, #8
 8000b84:	f200 80c1 	bhi.w	8000d0a <_Z12displayCalibv+0x19a>
 8000b88:	a201      	add	r2, pc, #4	@ (adr r2, 8000b90 <_Z12displayCalibv+0x20>)
 8000b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b8e:	bf00      	nop
 8000b90:	08000bb5 	.word	0x08000bb5
 8000b94:	08000bc9 	.word	0x08000bc9
 8000b98:	08000bf5 	.word	0x08000bf5
 8000b9c:	08000c09 	.word	0x08000c09
 8000ba0:	08000c1d 	.word	0x08000c1d
 8000ba4:	08000c49 	.word	0x08000c49
 8000ba8:	08000c75 	.word	0x08000c75
 8000bac:	08000cb3 	.word	0x08000cb3
 8000bb0:	08000cdf 	.word	0x08000cdf
	case 0:
		flagLedOn	= 0;
 8000bb4:	4b5a      	ldr	r3, [pc, #360]	@ (8000d20 <_Z12displayCalibv+0x1b0>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 1;
 8000bba:	4b5a      	ldr	r3, [pc, #360]	@ (8000d24 <_Z12displayCalibv+0x1b4>)
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 0;
 8000bc0:	4b59      	ldr	r3, [pc, #356]	@ (8000d28 <_Z12displayCalibv+0x1b8>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	701a      	strb	r2, [r3, #0]
		break;
 8000bc6:	e0a1      	b.n	8000d0c <_Z12displayCalibv+0x19c>

	case 1:
		flagLedOn	= 0;
 8000bc8:	4b55      	ldr	r3, [pc, #340]	@ (8000d20 <_Z12displayCalibv+0x1b0>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000bce:	4b55      	ldr	r3, [pc, #340]	@ (8000d24 <_Z12displayCalibv+0x1b4>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 1;
 8000bd4:	4b54      	ldr	r3, [pc, #336]	@ (8000d28 <_Z12displayCalibv+0x1b8>)
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	701a      	strb	r2, [r3, #0]

		calibContent[0]	= 'H';
 8000bda:	4b54      	ldr	r3, [pc, #336]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000bdc:	2248      	movs	r2, #72	@ 0x48
 8000bde:	701a      	strb	r2, [r3, #0]
		calibContent[1] = 'E';
 8000be0:	4b52      	ldr	r3, [pc, #328]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000be2:	2245      	movs	r2, #69	@ 0x45
 8000be4:	705a      	strb	r2, [r3, #1]
		calibContent[2] = 'A';
 8000be6:	4b51      	ldr	r3, [pc, #324]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000be8:	2241      	movs	r2, #65	@ 0x41
 8000bea:	709a      	strb	r2, [r3, #2]
		calibContent[3] = 'T';
 8000bec:	4b4f      	ldr	r3, [pc, #316]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000bee:	2254      	movs	r2, #84	@ 0x54
 8000bf0:	70da      	strb	r2, [r3, #3]
		break;
 8000bf2:	e08b      	b.n	8000d0c <_Z12displayCalibv+0x19c>

	case 2:
		flagLedOn	= 0;
 8000bf4:	4b4a      	ldr	r3, [pc, #296]	@ (8000d20 <_Z12displayCalibv+0x1b0>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000bfa:	4b4a      	ldr	r3, [pc, #296]	@ (8000d24 <_Z12displayCalibv+0x1b4>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 1;
 8000c00:	4b49      	ldr	r3, [pc, #292]	@ (8000d28 <_Z12displayCalibv+0x1b8>)
 8000c02:	2201      	movs	r2, #1
 8000c04:	701a      	strb	r2, [r3, #0]
		break;
 8000c06:	e081      	b.n	8000d0c <_Z12displayCalibv+0x19c>

	case 3:
		flagLedOn	= 0;
 8000c08:	4b45      	ldr	r3, [pc, #276]	@ (8000d20 <_Z12displayCalibv+0x1b0>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000c0e:	4b45      	ldr	r3, [pc, #276]	@ (8000d24 <_Z12displayCalibv+0x1b4>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 1;
 8000c14:	4b44      	ldr	r3, [pc, #272]	@ (8000d28 <_Z12displayCalibv+0x1b8>)
 8000c16:	2201      	movs	r2, #1
 8000c18:	701a      	strb	r2, [r3, #0]
		break;
 8000c1a:	e077      	b.n	8000d0c <_Z12displayCalibv+0x19c>

	case 4:
		flagLedOn	= 1;
 8000c1c:	4b40      	ldr	r3, [pc, #256]	@ (8000d20 <_Z12displayCalibv+0x1b0>)
 8000c1e:	2201      	movs	r2, #1
 8000c20:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000c22:	4b40      	ldr	r3, [pc, #256]	@ (8000d24 <_Z12displayCalibv+0x1b4>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 0;
 8000c28:	4b3f      	ldr	r3, [pc, #252]	@ (8000d28 <_Z12displayCalibv+0x1b8>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	701a      	strb	r2, [r3, #0]

		calibContent[0]	= 'E';
 8000c2e:	4b3f      	ldr	r3, [pc, #252]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000c30:	2245      	movs	r2, #69	@ 0x45
 8000c32:	701a      	strb	r2, [r3, #0]
		calibContent[1] = 'R';
 8000c34:	4b3d      	ldr	r3, [pc, #244]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000c36:	2252      	movs	r2, #82	@ 0x52
 8000c38:	705a      	strb	r2, [r3, #1]
		calibContent[2] = 'R';
 8000c3a:	4b3c      	ldr	r3, [pc, #240]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000c3c:	2252      	movs	r2, #82	@ 0x52
 8000c3e:	709a      	strb	r2, [r3, #2]
		calibContent[3] = ' ';
 8000c40:	4b3a      	ldr	r3, [pc, #232]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000c42:	2220      	movs	r2, #32
 8000c44:	70da      	strb	r2, [r3, #3]
		break;
 8000c46:	e061      	b.n	8000d0c <_Z12displayCalibv+0x19c>

	case 5:
		flagLedOn	= 0;
 8000c48:	4b35      	ldr	r3, [pc, #212]	@ (8000d20 <_Z12displayCalibv+0x1b0>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 1;
 8000c4e:	4b35      	ldr	r3, [pc, #212]	@ (8000d24 <_Z12displayCalibv+0x1b4>)
 8000c50:	2201      	movs	r2, #1
 8000c52:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 0;
 8000c54:	4b34      	ldr	r3, [pc, #208]	@ (8000d28 <_Z12displayCalibv+0x1b8>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	701a      	strb	r2, [r3, #0]

		calibContent[0]	= 'S';
 8000c5a:	4b34      	ldr	r3, [pc, #208]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000c5c:	2253      	movs	r2, #83	@ 0x53
 8000c5e:	701a      	strb	r2, [r3, #0]
		calibContent[1] = 'T';
 8000c60:	4b32      	ldr	r3, [pc, #200]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000c62:	2254      	movs	r2, #84	@ 0x54
 8000c64:	705a      	strb	r2, [r3, #1]
		calibContent[2] = 'A';
 8000c66:	4b31      	ldr	r3, [pc, #196]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000c68:	2241      	movs	r2, #65	@ 0x41
 8000c6a:	709a      	strb	r2, [r3, #2]
		calibContent[3] = 'R';
 8000c6c:	4b2f      	ldr	r3, [pc, #188]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000c6e:	2252      	movs	r2, #82	@ 0x52
 8000c70:	70da      	strb	r2, [r3, #3]
		break;
 8000c72:	e04b      	b.n	8000d0c <_Z12displayCalibv+0x19c>

	case 6:
		flagLedOn	= 0;
 8000c74:	4b2a      	ldr	r3, [pc, #168]	@ (8000d20 <_Z12displayCalibv+0x1b0>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000c7a:	4b2a      	ldr	r3, [pc, #168]	@ (8000d24 <_Z12displayCalibv+0x1b4>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 1;
 8000c80:	4b29      	ldr	r3, [pc, #164]	@ (8000d28 <_Z12displayCalibv+0x1b8>)
 8000c82:	2201      	movs	r2, #1
 8000c84:	701a      	strb	r2, [r3, #0]

		flagLedOn	= 0;
 8000c86:	4b26      	ldr	r3, [pc, #152]	@ (8000d20 <_Z12displayCalibv+0x1b0>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000c8c:	4b25      	ldr	r3, [pc, #148]	@ (8000d24 <_Z12displayCalibv+0x1b4>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 1;
 8000c92:	4b25      	ldr	r3, [pc, #148]	@ (8000d28 <_Z12displayCalibv+0x1b8>)
 8000c94:	2201      	movs	r2, #1
 8000c96:	701a      	strb	r2, [r3, #0]

		calibContent[0]	= 'C';
 8000c98:	4b24      	ldr	r3, [pc, #144]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000c9a:	2243      	movs	r2, #67	@ 0x43
 8000c9c:	701a      	strb	r2, [r3, #0]
		calibContent[1] = 'A';
 8000c9e:	4b23      	ldr	r3, [pc, #140]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000ca0:	2241      	movs	r2, #65	@ 0x41
 8000ca2:	705a      	strb	r2, [r3, #1]
		calibContent[2] = 'L';
 8000ca4:	4b21      	ldr	r3, [pc, #132]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000ca6:	224c      	movs	r2, #76	@ 0x4c
 8000ca8:	709a      	strb	r2, [r3, #2]
		calibContent[3] = 'I';
 8000caa:	4b20      	ldr	r3, [pc, #128]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000cac:	2249      	movs	r2, #73	@ 0x49
 8000cae:	70da      	strb	r2, [r3, #3]
		break;
 8000cb0:	e02c      	b.n	8000d0c <_Z12displayCalibv+0x19c>

	case 7:
		flagLedOn	= 0;
 8000cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d20 <_Z12displayCalibv+0x1b0>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000cb8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d24 <_Z12displayCalibv+0x1b4>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 1;
 8000cbe:	4b1a      	ldr	r3, [pc, #104]	@ (8000d28 <_Z12displayCalibv+0x1b8>)
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	701a      	strb	r2, [r3, #0]

		calibContent[0]	= 'C';
 8000cc4:	4b19      	ldr	r3, [pc, #100]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000cc6:	2243      	movs	r2, #67	@ 0x43
 8000cc8:	701a      	strb	r2, [r3, #0]
		calibContent[1] = 'A';
 8000cca:	4b18      	ldr	r3, [pc, #96]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000ccc:	2241      	movs	r2, #65	@ 0x41
 8000cce:	705a      	strb	r2, [r3, #1]
		calibContent[2] = 'L';
 8000cd0:	4b16      	ldr	r3, [pc, #88]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000cd2:	224c      	movs	r2, #76	@ 0x4c
 8000cd4:	709a      	strb	r2, [r3, #2]
		calibContent[3] = 'I';
 8000cd6:	4b15      	ldr	r3, [pc, #84]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000cd8:	2249      	movs	r2, #73	@ 0x49
 8000cda:	70da      	strb	r2, [r3, #3]
		break;
 8000cdc:	e016      	b.n	8000d0c <_Z12displayCalibv+0x19c>

	case 8:
		flagLedOn	= 1;
 8000cde:	4b10      	ldr	r3, [pc, #64]	@ (8000d20 <_Z12displayCalibv+0x1b0>)
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000ce4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d24 <_Z12displayCalibv+0x1b4>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 0;
 8000cea:	4b0f      	ldr	r3, [pc, #60]	@ (8000d28 <_Z12displayCalibv+0x1b8>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	701a      	strb	r2, [r3, #0]

		calibContent[0]	= 'O';
 8000cf0:	4b0e      	ldr	r3, [pc, #56]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000cf2:	224f      	movs	r2, #79	@ 0x4f
 8000cf4:	701a      	strb	r2, [r3, #0]
		calibContent[1] = 'K';
 8000cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000cf8:	224b      	movs	r2, #75	@ 0x4b
 8000cfa:	705a      	strb	r2, [r3, #1]
		calibContent[2] = ' ';
 8000cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000cfe:	2220      	movs	r2, #32
 8000d00:	709a      	strb	r2, [r3, #2]
		calibContent[3] = ' ';
 8000d02:	4b0a      	ldr	r3, [pc, #40]	@ (8000d2c <_Z12displayCalibv+0x1bc>)
 8000d04:	2220      	movs	r2, #32
 8000d06:	70da      	strb	r2, [r3, #3]
		break;
 8000d08:	e000      	b.n	8000d0c <_Z12displayCalibv+0x19c>

	default:
		break;
 8000d0a:	bf00      	nop
	}
}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	20000458 	.word	0x20000458
 8000d1c:	200003ee 	.word	0x200003ee
 8000d20:	20000578 	.word	0x20000578
 8000d24:	20000579 	.word	0x20000579
 8000d28:	2000057a 	.word	0x2000057a
 8000d2c:	20000454 	.word	0x20000454

08000d30 <_Z9stabilityv>:

///////////////
// STABILITY //
///////////////

void stability(){
 8000d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d32:	af00      	add	r7, sp, #0
	if ( stateAdc == 5 ){				// Si se toma una muestra
 8000d34:	4b74      	ldr	r3, [pc, #464]	@ (8000f08 <_Z9stabilityv+0x1d8>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b05      	cmp	r3, #5
 8000d3a:	d113      	bne.n	8000d64 <_Z9stabilityv+0x34>
		alphaA_LP	= iir(alphaA);		// Inserta en filtro pasabajos
 8000d3c:	4b73      	ldr	r3, [pc, #460]	@ (8000f0c <_Z9stabilityv+0x1dc>)
 8000d3e:	881b      	ldrh	r3, [r3, #0]
 8000d40:	b21b      	sxth	r3, r3
 8000d42:	4618      	mov	r0, r3
 8000d44:	f000 fa9c 	bl	8001280 <_Z3iirs>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	b29a      	uxth	r2, r3
 8000d4c:	4b70      	ldr	r3, [pc, #448]	@ (8000f10 <_Z9stabilityv+0x1e0>)
 8000d4e:	801a      	strh	r2, [r3, #0]
		alphaA_BP	= iir3(alphaA);		// Inserta en filtro pasabanda
 8000d50:	4b6e      	ldr	r3, [pc, #440]	@ (8000f0c <_Z9stabilityv+0x1dc>)
 8000d52:	881b      	ldrh	r3, [r3, #0]
 8000d54:	b21b      	sxth	r3, r3
 8000d56:	4618      	mov	r0, r3
 8000d58:	f000 fb14 	bl	8001384 <_Z4iir3s>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	461a      	mov	r2, r3
 8000d60:	4b6c      	ldr	r3, [pc, #432]	@ (8000f14 <_Z9stabilityv+0x1e4>)
 8000d62:	601a      	str	r2, [r3, #0]
	}

	switch( stateStability ){
 8000d64:	4b6c      	ldr	r3, [pc, #432]	@ (8000f18 <_Z9stabilityv+0x1e8>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	2b05      	cmp	r3, #5
 8000d6a:	f200 80ca 	bhi.w	8000f02 <_Z9stabilityv+0x1d2>
 8000d6e:	a201      	add	r2, pc, #4	@ (adr r2, 8000d74 <_Z9stabilityv+0x44>)
 8000d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d74:	08000d8d 	.word	0x08000d8d
 8000d78:	08000db1 	.word	0x08000db1
 8000d7c:	08000ddd 	.word	0x08000ddd
 8000d80:	08000e23 	.word	0x08000e23
 8000d84:	08000edb 	.word	0x08000edb
 8000d88:	08000eef 	.word	0x08000eef
	/////////////////////////
	// S0 - WAIT FOR START //
	/////////////////////////

	case 0:
		flagFinishStab	= 0;
 8000d8c:	4b63      	ldr	r3, [pc, #396]	@ (8000f1c <_Z9stabilityv+0x1ec>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	701a      	strb	r2, [r3, #0]
		flagStability	= 0;
 8000d92:	4b63      	ldr	r3, [pc, #396]	@ (8000f20 <_Z9stabilityv+0x1f0>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	701a      	strb	r2, [r3, #0]
		if ( flagStartStability ){	// Si se indica inciar
 8000d98:	4b62      	ldr	r3, [pc, #392]	@ (8000f24 <_Z9stabilityv+0x1f4>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d003      	beq.n	8000da8 <_Z9stabilityv+0x78>
			stateStability	= 1;	// Para a S1
 8000da0:	4b5d      	ldr	r3, [pc, #372]	@ (8000f18 <_Z9stabilityv+0x1e8>)
 8000da2:	2201      	movs	r2, #1
 8000da4:	701a      	strb	r2, [r3, #0]
		}
		else{						// Si no
			stateStability	= 0;	// Queda en S0
		}
		break;
 8000da6:	e0ad      	b.n	8000f04 <_Z9stabilityv+0x1d4>
			stateStability	= 0;	// Queda en S0
 8000da8:	4b5b      	ldr	r3, [pc, #364]	@ (8000f18 <_Z9stabilityv+0x1e8>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	701a      	strb	r2, [r3, #0]
		break;
 8000dae:	e0a9      	b.n	8000f04 <_Z9stabilityv+0x1d4>
	//////////////////////
	// S1 - WAIT A TIME //
	//////////////////////

	case 1:
		countStability++;						//
 8000db0:	4b5d      	ldr	r3, [pc, #372]	@ (8000f28 <_Z9stabilityv+0x1f8>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	3301      	adds	r3, #1
 8000db6:	4a5c      	ldr	r2, [pc, #368]	@ (8000f28 <_Z9stabilityv+0x1f8>)
 8000db8:	6013      	str	r3, [r2, #0]

		if (countStability >= limitStability ){	//
 8000dba:	4b5b      	ldr	r3, [pc, #364]	@ (8000f28 <_Z9stabilityv+0x1f8>)
 8000dbc:	681a      	ldr	r2, [r3, #0]
 8000dbe:	4b5b      	ldr	r3, [pc, #364]	@ (8000f2c <_Z9stabilityv+0x1fc>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d306      	bcc.n	8000dd4 <_Z9stabilityv+0xa4>
			countStability	= 0;				//
 8000dc6:	4b58      	ldr	r3, [pc, #352]	@ (8000f28 <_Z9stabilityv+0x1f8>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	601a      	str	r2, [r3, #0]
			stateStability	= 2;				//
 8000dcc:	4b52      	ldr	r3, [pc, #328]	@ (8000f18 <_Z9stabilityv+0x1e8>)
 8000dce:	2202      	movs	r2, #2
 8000dd0:	701a      	strb	r2, [r3, #0]
		}
		else{									//
			stateStability	= 1;				//
		}
		break;
 8000dd2:	e097      	b.n	8000f04 <_Z9stabilityv+0x1d4>
			stateStability	= 1;				//
 8000dd4:	4b50      	ldr	r3, [pc, #320]	@ (8000f18 <_Z9stabilityv+0x1e8>)
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	701a      	strb	r2, [r3, #0]
		break;
 8000dda:	e093      	b.n	8000f04 <_Z9stabilityv+0x1d4>

	////////////////////
	// S2 - SAVE DATA //
	////////////////////
	case 2:
		if ( stateAdc == 5 ){							// Si llega un dato
 8000ddc:	4b4a      	ldr	r3, [pc, #296]	@ (8000f08 <_Z9stabilityv+0x1d8>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	2b05      	cmp	r3, #5
 8000de2:	d10d      	bne.n	8000e00 <_Z9stabilityv+0xd0>
			bufferStabA[ countStability2 ]	= alphaA;	// Guarda valor bruto
 8000de4:	4b52      	ldr	r3, [pc, #328]	@ (8000f30 <_Z9stabilityv+0x200>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	461a      	mov	r2, r3
 8000dea:	4b48      	ldr	r3, [pc, #288]	@ (8000f0c <_Z9stabilityv+0x1dc>)
 8000dec:	8819      	ldrh	r1, [r3, #0]
 8000dee:	4b51      	ldr	r3, [pc, #324]	@ (8000f34 <_Z9stabilityv+0x204>)
 8000df0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			countStability2++;							// Suma 1
 8000df4:	4b4e      	ldr	r3, [pc, #312]	@ (8000f30 <_Z9stabilityv+0x200>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	3301      	adds	r3, #1
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	4b4c      	ldr	r3, [pc, #304]	@ (8000f30 <_Z9stabilityv+0x200>)
 8000dfe:	701a      	strb	r2, [r3, #0]
		}

		if ( countStability2 >= sizeBufStab ){			// Si pasa limite del buffer
 8000e00:	4b4b      	ldr	r3, [pc, #300]	@ (8000f30 <_Z9stabilityv+0x200>)
 8000e02:	781a      	ldrb	r2, [r3, #0]
 8000e04:	4b4c      	ldr	r3, [pc, #304]	@ (8000f38 <_Z9stabilityv+0x208>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	d306      	bcc.n	8000e1a <_Z9stabilityv+0xea>
			countStability2	= 0;						// Reinicia contador
 8000e0c:	4b48      	ldr	r3, [pc, #288]	@ (8000f30 <_Z9stabilityv+0x200>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	701a      	strb	r2, [r3, #0]
			stateStability	= 3;						// Pasa a S3
 8000e12:	4b41      	ldr	r3, [pc, #260]	@ (8000f18 <_Z9stabilityv+0x1e8>)
 8000e14:	2203      	movs	r2, #3
 8000e16:	701a      	strb	r2, [r3, #0]
		}
		else{											// Si no
			stateStability	= 2;						// Queda en S2
		}

		break;
 8000e18:	e074      	b.n	8000f04 <_Z9stabilityv+0x1d4>
			stateStability	= 2;						// Queda en S2
 8000e1a:	4b3f      	ldr	r3, [pc, #252]	@ (8000f18 <_Z9stabilityv+0x1e8>)
 8000e1c:	2202      	movs	r2, #2
 8000e1e:	701a      	strb	r2, [r3, #0]
		break;
 8000e20:	e070      	b.n	8000f04 <_Z9stabilityv+0x1d4>

	case 3:
		for ( countStability2 = 0; countStability2 < sizeBufStab; countStability2++ ){	// Recorre el buffer
 8000e22:	4b43      	ldr	r3, [pc, #268]	@ (8000f30 <_Z9stabilityv+0x200>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	701a      	strb	r2, [r3, #0]
 8000e28:	e031      	b.n	8000e8e <_Z9stabilityv+0x15e>
			if ( fabs(bufferStabA[ countStability2 ] - alphaA_LP) < limitStability){	// Si la diferencia entre la muestra y valor Mean es menor al limite de stabilidad
 8000e2a:	4b41      	ldr	r3, [pc, #260]	@ (8000f30 <_Z9stabilityv+0x200>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	461a      	mov	r2, r3
 8000e30:	4b40      	ldr	r3, [pc, #256]	@ (8000f34 <_Z9stabilityv+0x204>)
 8000e32:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000e36:	461a      	mov	r2, r3
 8000e38:	4b35      	ldr	r3, [pc, #212]	@ (8000f10 <_Z9stabilityv+0x1e0>)
 8000e3a:	881b      	ldrh	r3, [r3, #0]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f000 fb1a 	bl	8001478 <_ZSt4fabsIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000e44:	ec55 4b10 	vmov	r4, r5, d0
 8000e48:	4b38      	ldr	r3, [pc, #224]	@ (8000f2c <_Z9stabilityv+0x1fc>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff fb0f 	bl	8000470 <__aeabi_ui2d>
 8000e52:	4602      	mov	r2, r0
 8000e54:	460b      	mov	r3, r1
 8000e56:	2101      	movs	r1, #1
 8000e58:	460e      	mov	r6, r1
 8000e5a:	4620      	mov	r0, r4
 8000e5c:	4629      	mov	r1, r5
 8000e5e:	f7ff fbe1 	bl	8000624 <__aeabi_dcmplt>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d101      	bne.n	8000e6c <_Z9stabilityv+0x13c>
 8000e68:	2300      	movs	r3, #0
 8000e6a:	461e      	mov	r6, r3
 8000e6c:	b2f3      	uxtb	r3, r6
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d003      	beq.n	8000e7a <_Z9stabilityv+0x14a>
				flagStability	= 1;													// Marca que es estable
 8000e72:	4b2b      	ldr	r3, [pc, #172]	@ (8000f20 <_Z9stabilityv+0x1f0>)
 8000e74:	2201      	movs	r2, #1
 8000e76:	701a      	strb	r2, [r3, #0]
 8000e78:	e003      	b.n	8000e82 <_Z9stabilityv+0x152>
			}
			else{																		// Si no
				flagStability	= 0;													// Marcaque es inestable
 8000e7a:	4b29      	ldr	r3, [pc, #164]	@ (8000f20 <_Z9stabilityv+0x1f0>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	701a      	strb	r2, [r3, #0]
				break;																	// Sale del ciclo for
 8000e80:	e00b      	b.n	8000e9a <_Z9stabilityv+0x16a>
		for ( countStability2 = 0; countStability2 < sizeBufStab; countStability2++ ){	// Recorre el buffer
 8000e82:	4b2b      	ldr	r3, [pc, #172]	@ (8000f30 <_Z9stabilityv+0x200>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	3301      	adds	r3, #1
 8000e88:	b2da      	uxtb	r2, r3
 8000e8a:	4b29      	ldr	r3, [pc, #164]	@ (8000f30 <_Z9stabilityv+0x200>)
 8000e8c:	701a      	strb	r2, [r3, #0]
 8000e8e:	4b28      	ldr	r3, [pc, #160]	@ (8000f30 <_Z9stabilityv+0x200>)
 8000e90:	781a      	ldrb	r2, [r3, #0]
 8000e92:	4b29      	ldr	r3, [pc, #164]	@ (8000f38 <_Z9stabilityv+0x208>)
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d3c7      	bcc.n	8000e2a <_Z9stabilityv+0xfa>
			}
		}

		countStability3++;								// Suma 1 al contador
 8000e9a:	4b28      	ldr	r3, [pc, #160]	@ (8000f3c <_Z9stabilityv+0x20c>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	b2da      	uxtb	r2, r3
 8000ea2:	4b26      	ldr	r3, [pc, #152]	@ (8000f3c <_Z9stabilityv+0x20c>)
 8000ea4:	701a      	strb	r2, [r3, #0]

		if (flagStability){								// Si es estable
 8000ea6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f20 <_Z9stabilityv+0x1f0>)
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d006      	beq.n	8000ebc <_Z9stabilityv+0x18c>
			countStability3	= 0;						// Reinicia contador
 8000eae:	4b23      	ldr	r3, [pc, #140]	@ (8000f3c <_Z9stabilityv+0x20c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	701a      	strb	r2, [r3, #0]
			stateStability	= 5;						// Pasa a S5
 8000eb4:	4b18      	ldr	r3, [pc, #96]	@ (8000f18 <_Z9stabilityv+0x1e8>)
 8000eb6:	2205      	movs	r2, #5
 8000eb8:	701a      	strb	r2, [r3, #0]
			stateStability	= 4;						// Pasa a S4
		}
		else{											// Si no
			stateStability	= 1;						// Vuelve a S1
		}
		break;
 8000eba:	e023      	b.n	8000f04 <_Z9stabilityv+0x1d4>
		else if ( countStability3 >= limitRetStab ){	// Si lleva muchos reintentos
 8000ebc:	4b1f      	ldr	r3, [pc, #124]	@ (8000f3c <_Z9stabilityv+0x20c>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b05      	cmp	r3, #5
 8000ec2:	d906      	bls.n	8000ed2 <_Z9stabilityv+0x1a2>
			countStability3	= 0;						// Reinicia contador
 8000ec4:	4b1d      	ldr	r3, [pc, #116]	@ (8000f3c <_Z9stabilityv+0x20c>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	701a      	strb	r2, [r3, #0]
			stateStability	= 4;						// Pasa a S4
 8000eca:	4b13      	ldr	r3, [pc, #76]	@ (8000f18 <_Z9stabilityv+0x1e8>)
 8000ecc:	2204      	movs	r2, #4
 8000ece:	701a      	strb	r2, [r3, #0]
		break;
 8000ed0:	e018      	b.n	8000f04 <_Z9stabilityv+0x1d4>
			stateStability	= 1;						// Vuelve a S1
 8000ed2:	4b11      	ldr	r3, [pc, #68]	@ (8000f18 <_Z9stabilityv+0x1e8>)
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	701a      	strb	r2, [r3, #0]
		break;
 8000ed8:	e014      	b.n	8000f04 <_Z9stabilityv+0x1d4>

	case 4:
		flagFinishStab	= 1;
 8000eda:	4b10      	ldr	r3, [pc, #64]	@ (8000f1c <_Z9stabilityv+0x1ec>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	701a      	strb	r2, [r3, #0]
		flagStability	= 0;
 8000ee0:	4b0f      	ldr	r3, [pc, #60]	@ (8000f20 <_Z9stabilityv+0x1f0>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	701a      	strb	r2, [r3, #0]
		stateStability	= 0;
 8000ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8000f18 <_Z9stabilityv+0x1e8>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	701a      	strb	r2, [r3, #0]
		break;
 8000eec:	e00a      	b.n	8000f04 <_Z9stabilityv+0x1d4>

	case 5:
		flagFinishStab	= 1;
 8000eee:	4b0b      	ldr	r3, [pc, #44]	@ (8000f1c <_Z9stabilityv+0x1ec>)
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	701a      	strb	r2, [r3, #0]
		flagStability	= 1;
 8000ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8000f20 <_Z9stabilityv+0x1f0>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	701a      	strb	r2, [r3, #0]
		stateStability	= 0;
 8000efa:	4b07      	ldr	r3, [pc, #28]	@ (8000f18 <_Z9stabilityv+0x1e8>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	701a      	strb	r2, [r3, #0]
		break;
 8000f00:	e000      	b.n	8000f04 <_Z9stabilityv+0x1d4>

	default:
		break;
 8000f02:	bf00      	nop
	}
}
 8000f04:	bf00      	nop
 8000f06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f08:	200004b8 	.word	0x200004b8
 8000f0c:	200004ce 	.word	0x200004ce
 8000f10:	200003fa 	.word	0x200003fa
 8000f14:	200003fc 	.word	0x200003fc
 8000f18:	20000404 	.word	0x20000404
 8000f1c:	20000415 	.word	0x20000415
 8000f20:	200003f8 	.word	0x200003f8
 8000f24:	20000414 	.word	0x20000414
 8000f28:	20000408 	.word	0x20000408
 8000f2c:	20000410 	.word	0x20000410
 8000f30:	2000040c 	.word	0x2000040c
 8000f34:	20000418 	.word	0x20000418
 8000f38:	20000004 	.word	0x20000004
 8000f3c:	2000040d 	.word	0x2000040d

08000f40 <_Z7processv>:
 * S7:	SET FINAL POINT
 * S8:	SAVE IN EEPROM
 * S9:	WAIT FOR RESET PROCESS
 */

void process(){
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0


	switch ( stateProcess ){
 8000f44:	4b98      	ldr	r3, [pc, #608]	@ (80011a8 <_Z7processv+0x268>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	2b08      	cmp	r3, #8
 8000f4a:	f200 8124 	bhi.w	8001196 <_Z7processv+0x256>
 8000f4e:	a201      	add	r2, pc, #4	@ (adr r2, 8000f54 <_Z7processv+0x14>)
 8000f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f54:	08000f79 	.word	0x08000f79
 8000f58:	08000f87 	.word	0x08000f87
 8000f5c:	08000fa5 	.word	0x08000fa5
 8000f60:	08000fdf 	.word	0x08000fdf
 8000f64:	0800102d 	.word	0x0800102d
 8000f68:	08001045 	.word	0x08001045
 8000f6c:	0800105d 	.word	0x0800105d
 8000f70:	080010b1 	.word	0x080010b1
 8000f74:	08001179 	.word	0x08001179
	////////////////////////
	// S0 - START PROCESS //
	////////////////////////

	case 0:
		flagResetWarming	= 1;	// Indica que empieza el calentaiento del sensor
 8000f78:	4b8c      	ldr	r3, [pc, #560]	@ (80011ac <_Z7processv+0x26c>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	701a      	strb	r2, [r3, #0]
		stateProcess		= 1;	// Pasa a S1
 8000f7e:	4b8a      	ldr	r3, [pc, #552]	@ (80011a8 <_Z7processv+0x268>)
 8000f80:	2201      	movs	r2, #1
 8000f82:	701a      	strb	r2, [r3, #0]
		break;
 8000f84:	e10b      	b.n	800119e <_Z7processv+0x25e>
	///////////////////////////
	// S1 - WAIT FOR WARMING //
	///////////////////////////

	case 1:
		flagResetWarming	= 0;	// Reinicia indicador
 8000f86:	4b89      	ldr	r3, [pc, #548]	@ (80011ac <_Z7processv+0x26c>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	701a      	strb	r2, [r3, #0]

		if ( flagWarmingOk ){		// Si indica que se calent
 8000f8c:	4b88      	ldr	r3, [pc, #544]	@ (80011b0 <_Z7processv+0x270>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d003      	beq.n	8000f9c <_Z7processv+0x5c>
			stateProcess	= 2;	// Pasa a S2
 8000f94:	4b84      	ldr	r3, [pc, #528]	@ (80011a8 <_Z7processv+0x268>)
 8000f96:	2202      	movs	r2, #2
 8000f98:	701a      	strb	r2, [r3, #0]
		}
		else{						// Si no
			stateProcess	= 1;	// Queda en S1
		}
		break;
 8000f9a:	e100      	b.n	800119e <_Z7processv+0x25e>
			stateProcess	= 1;	// Queda en S1
 8000f9c:	4b82      	ldr	r3, [pc, #520]	@ (80011a8 <_Z7processv+0x268>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	701a      	strb	r2, [r3, #0]
		break;
 8000fa2:	e0fc      	b.n	800119e <_Z7processv+0x25e>
	/////////////////////
	// S2 - SET GROUND //
	/////////////////////

	case 2:
		countProcess++;							// Suma 1 al contador
 8000fa4:	4b83      	ldr	r3, [pc, #524]	@ (80011b4 <_Z7processv+0x274>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	4a82      	ldr	r2, [pc, #520]	@ (80011b4 <_Z7processv+0x274>)
 8000fac:	6013      	str	r3, [r2, #0]

		if ( countProcess >= limitProcess){		// Si se llega al limite de tiempo
 8000fae:	4b81      	ldr	r3, [pc, #516]	@ (80011b4 <_Z7processv+0x274>)
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	4b81      	ldr	r3, [pc, #516]	@ (80011b8 <_Z7processv+0x278>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	429a      	cmp	r2, r3
 8000fb8:	d30d      	bcc.n	8000fd6 <_Z7processv+0x96>
			countProcess		= 0;			// Reinicia contador
 8000fba:	4b7e      	ldr	r3, [pc, #504]	@ (80011b4 <_Z7processv+0x274>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
			meanAlphaA			= alphaA_LP;	// Guarda valor en filtro
 8000fc0:	4b7e      	ldr	r3, [pc, #504]	@ (80011bc <_Z7processv+0x27c>)
 8000fc2:	881a      	ldrh	r2, [r3, #0]
 8000fc4:	4b7e      	ldr	r3, [pc, #504]	@ (80011c0 <_Z7processv+0x280>)
 8000fc6:	801a      	strh	r2, [r3, #0]
			flagStartStability	= 1;			//
 8000fc8:	4b7e      	ldr	r3, [pc, #504]	@ (80011c4 <_Z7processv+0x284>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	701a      	strb	r2, [r3, #0]
			stateProcess		= 3;			// Pasa a S3
 8000fce:	4b76      	ldr	r3, [pc, #472]	@ (80011a8 <_Z7processv+0x268>)
 8000fd0:	2203      	movs	r2, #3
 8000fd2:	701a      	strb	r2, [r3, #0]
		}
		else{									// Si no
			stateProcess	= 2;				// Espera en S2
		}
		break;
 8000fd4:	e0e3      	b.n	800119e <_Z7processv+0x25e>
			stateProcess	= 2;				// Espera en S2
 8000fd6:	4b74      	ldr	r3, [pc, #464]	@ (80011a8 <_Z7processv+0x268>)
 8000fd8:	2202      	movs	r2, #2
 8000fda:	701a      	strb	r2, [r3, #0]
		break;
 8000fdc:	e0df      	b.n	800119e <_Z7processv+0x25e>
	//////////////////////////
	// S3 - CHECK STABILITY //
	//////////////////////////

	case 3:
		flagStartStability	= 0;						//
 8000fde:	4b79      	ldr	r3, [pc, #484]	@ (80011c4 <_Z7processv+0x284>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	701a      	strb	r2, [r3, #0]

		if ( flagFinishStab && flagStability){			// Si es estable
 8000fe4:	4b78      	ldr	r3, [pc, #480]	@ (80011c8 <_Z7processv+0x288>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d00b      	beq.n	8001004 <_Z7processv+0xc4>
 8000fec:	4b77      	ldr	r3, [pc, #476]	@ (80011cc <_Z7processv+0x28c>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d007      	beq.n	8001004 <_Z7processv+0xc4>
			meanAlphaA		= alphaA_LP;				//
 8000ff4:	4b71      	ldr	r3, [pc, #452]	@ (80011bc <_Z7processv+0x27c>)
 8000ff6:	881a      	ldrh	r2, [r3, #0]
 8000ff8:	4b71      	ldr	r3, [pc, #452]	@ (80011c0 <_Z7processv+0x280>)
 8000ffa:	801a      	strh	r2, [r3, #0]
			stateProcess	= 5;						// Pasa a S5
 8000ffc:	4b6a      	ldr	r3, [pc, #424]	@ (80011a8 <_Z7processv+0x268>)
 8000ffe:	2205      	movs	r2, #5
 8001000:	701a      	strb	r2, [r3, #0]
 8001002:	e012      	b.n	800102a <_Z7processv+0xea>
		}
		else if ( flagFinishStab && !flagStability){	// Si es inestable
 8001004:	4b70      	ldr	r3, [pc, #448]	@ (80011c8 <_Z7processv+0x288>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d00a      	beq.n	8001022 <_Z7processv+0xe2>
 800100c:	4b6f      	ldr	r3, [pc, #444]	@ (80011cc <_Z7processv+0x28c>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	f083 0301 	eor.w	r3, r3, #1
 8001014:	b2db      	uxtb	r3, r3
 8001016:	2b00      	cmp	r3, #0
 8001018:	d003      	beq.n	8001022 <_Z7processv+0xe2>
			stateProcess	= 4;						// Pasa  S4
 800101a:	4b63      	ldr	r3, [pc, #396]	@ (80011a8 <_Z7processv+0x268>)
 800101c:	2204      	movs	r2, #4
 800101e:	701a      	strb	r2, [r3, #0]
 8001020:	e003      	b.n	800102a <_Z7processv+0xea>
		}
		else{											// Si no marca
			stateProcess	= 3;						// Espera en S3
 8001022:	4b61      	ldr	r3, [pc, #388]	@ (80011a8 <_Z7processv+0x268>)
 8001024:	2203      	movs	r2, #3
 8001026:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001028:	e0b9      	b.n	800119e <_Z7processv+0x25e>
 800102a:	e0b8      	b.n	800119e <_Z7processv+0x25e>
	////////////////////
	// S4 - SET ERROR //
	////////////////////

	case 4:
		if (flagBoton){				// Si se aprieta boton
 800102c:	4b68      	ldr	r3, [pc, #416]	@ (80011d0 <_Z7processv+0x290>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d003      	beq.n	800103c <_Z7processv+0xfc>
			stateProcess	= 0;	// Reinicia la maquina
 8001034:	4b5c      	ldr	r3, [pc, #368]	@ (80011a8 <_Z7processv+0x268>)
 8001036:	2200      	movs	r2, #0
 8001038:	701a      	strb	r2, [r3, #0]
		}
		else{						// Si no
			stateProcess	= 4;	// Espera en S4
		}
		break;
 800103a:	e0b0      	b.n	800119e <_Z7processv+0x25e>
			stateProcess	= 4;	// Espera en S4
 800103c:	4b5a      	ldr	r3, [pc, #360]	@ (80011a8 <_Z7processv+0x268>)
 800103e:	2204      	movs	r2, #4
 8001040:	701a      	strb	r2, [r3, #0]
		break;
 8001042:	e0ac      	b.n	800119e <_Z7processv+0x25e>
	///////////////////////////
	// S5 - WAIT INSTRUCTION //
	///////////////////////////

	case 5:
		if (flagBoton){				// Si se aprieta el boton
 8001044:	4b62      	ldr	r3, [pc, #392]	@ (80011d0 <_Z7processv+0x290>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d003      	beq.n	8001054 <_Z7processv+0x114>
			stateProcess	= 6;	// Inicia proceso calibracion
 800104c:	4b56      	ldr	r3, [pc, #344]	@ (80011a8 <_Z7processv+0x268>)
 800104e:	2206      	movs	r2, #6
 8001050:	701a      	strb	r2, [r3, #0]
		}
		else{						// Si no
			stateProcess	= 5;	// Espera en S5
		}
		break;
 8001052:	e0a4      	b.n	800119e <_Z7processv+0x25e>
			stateProcess	= 5;	// Espera en S5
 8001054:	4b54      	ldr	r3, [pc, #336]	@ (80011a8 <_Z7processv+0x268>)
 8001056:	2205      	movs	r2, #5
 8001058:	701a      	strb	r2, [r3, #0]
		break;
 800105a:	e0a0      	b.n	800119e <_Z7processv+0x25e>
	/////////////////////////
	// S6 - DETECT INCEASE //
	/////////////////////////

	case 6:
		countProcess++;										// Suma 1 al contador
 800105c:	4b55      	ldr	r3, [pc, #340]	@ (80011b4 <_Z7processv+0x274>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	3301      	adds	r3, #1
 8001062:	4a54      	ldr	r2, [pc, #336]	@ (80011b4 <_Z7processv+0x274>)
 8001064:	6013      	str	r3, [r2, #0]

		if (alphaA_LP - meanAlphaA >= limitGrowHcl ){ 	// Si se detecta increento
 8001066:	4b55      	ldr	r3, [pc, #340]	@ (80011bc <_Z7processv+0x27c>)
 8001068:	881b      	ldrh	r3, [r3, #0]
 800106a:	461a      	mov	r2, r3
 800106c:	4b54      	ldr	r3, [pc, #336]	@ (80011c0 <_Z7processv+0x280>)
 800106e:	881b      	ldrh	r3, [r3, #0]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001076:	db09      	blt.n	800108c <_Z7processv+0x14c>
			flagStartStability	= 1;
 8001078:	4b52      	ldr	r3, [pc, #328]	@ (80011c4 <_Z7processv+0x284>)
 800107a:	2201      	movs	r2, #1
 800107c:	701a      	strb	r2, [r3, #0]
			countProcess	= 0;							// Reinicia contador
 800107e:	4b4d      	ldr	r3, [pc, #308]	@ (80011b4 <_Z7processv+0x274>)
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
			stateProcess	= 7;							// Pasa a S7
 8001084:	4b48      	ldr	r3, [pc, #288]	@ (80011a8 <_Z7processv+0x268>)
 8001086:	2207      	movs	r2, #7
 8001088:	701a      	strb	r2, [r3, #0]
			stateProcess		= 4;						// Pasa a S4 - ERROR
		}
		else{												// Si aun no se cumple el contador
			stateProcess	= 6;							// Queda en S4
		}
		break;
 800108a:	e088      	b.n	800119e <_Z7processv+0x25e>
		else if ( countProcess >= limitProcess*2 ){			// Si no se detecta crecimiento
 800108c:	4b4a      	ldr	r3, [pc, #296]	@ (80011b8 <_Z7processv+0x278>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	005a      	lsls	r2, r3, #1
 8001092:	4b48      	ldr	r3, [pc, #288]	@ (80011b4 <_Z7processv+0x274>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	429a      	cmp	r2, r3
 8001098:	d806      	bhi.n	80010a8 <_Z7processv+0x168>
			countProcess		= 0;						// Reinicia contador
 800109a:	4b46      	ldr	r3, [pc, #280]	@ (80011b4 <_Z7processv+0x274>)
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
			stateProcess		= 4;						// Pasa a S4 - ERROR
 80010a0:	4b41      	ldr	r3, [pc, #260]	@ (80011a8 <_Z7processv+0x268>)
 80010a2:	2204      	movs	r2, #4
 80010a4:	701a      	strb	r2, [r3, #0]
		break;
 80010a6:	e07a      	b.n	800119e <_Z7processv+0x25e>
			stateProcess	= 6;							// Queda en S4
 80010a8:	4b3f      	ldr	r3, [pc, #252]	@ (80011a8 <_Z7processv+0x268>)
 80010aa:	2206      	movs	r2, #6
 80010ac:	701a      	strb	r2, [r3, #0]
		break;
 80010ae:	e076      	b.n	800119e <_Z7processv+0x25e>
	/////////////////////////////
	// S7 - WAIT FOR STABILITY //
	/////////////////////////////

	case 7:
		flagStartStability	= 0;							// Reinicia flag
 80010b0:	4b44      	ldr	r3, [pc, #272]	@ (80011c4 <_Z7processv+0x284>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	701a      	strb	r2, [r3, #0]
		countProcess++;										// Suma 1 al proceso
 80010b6:	4b3f      	ldr	r3, [pc, #252]	@ (80011b4 <_Z7processv+0x274>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	3301      	adds	r3, #1
 80010bc:	4a3d      	ldr	r2, [pc, #244]	@ (80011b4 <_Z7processv+0x274>)
 80010be:	6013      	str	r3, [r2, #0]

		if ( flagFinishStab && flagStability){				// Si es estable
 80010c0:	4b41      	ldr	r3, [pc, #260]	@ (80011c8 <_Z7processv+0x288>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d040      	beq.n	800114a <_Z7processv+0x20a>
 80010c8:	4b40      	ldr	r3, [pc, #256]	@ (80011cc <_Z7processv+0x28c>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d03c      	beq.n	800114a <_Z7processv+0x20a>
			meanAlphaA_2	= (alphaA_LP - meanAlphaA)/50;	//
 80010d0:	4b3a      	ldr	r3, [pc, #232]	@ (80011bc <_Z7processv+0x27c>)
 80010d2:	881b      	ldrh	r3, [r3, #0]
 80010d4:	461a      	mov	r2, r3
 80010d6:	4b3a      	ldr	r3, [pc, #232]	@ (80011c0 <_Z7processv+0x280>)
 80010d8:	881b      	ldrh	r3, [r3, #0]
 80010da:	1ad3      	subs	r3, r2, r3
 80010dc:	4a3d      	ldr	r2, [pc, #244]	@ (80011d4 <_Z7processv+0x294>)
 80010de:	fb82 1203 	smull	r1, r2, r2, r3
 80010e2:	1112      	asrs	r2, r2, #4
 80010e4:	17db      	asrs	r3, r3, #31
 80010e6:	1ad3      	subs	r3, r2, r3
 80010e8:	b29a      	uxth	r2, r3
 80010ea:	4b3b      	ldr	r3, [pc, #236]	@ (80011d8 <_Z7processv+0x298>)
 80010ec:	801a      	strh	r2, [r3, #0]

			groundSensor0[0]	= meanAlphaA & 0xFF;		//
 80010ee:	4b34      	ldr	r3, [pc, #208]	@ (80011c0 <_Z7processv+0x280>)
 80010f0:	881b      	ldrh	r3, [r3, #0]
 80010f2:	b2da      	uxtb	r2, r3
 80010f4:	4b39      	ldr	r3, [pc, #228]	@ (80011dc <_Z7processv+0x29c>)
 80010f6:	701a      	strb	r2, [r3, #0]
			groundSensor0[1]	= meanAlphaA >> 8;			//
 80010f8:	4b31      	ldr	r3, [pc, #196]	@ (80011c0 <_Z7processv+0x280>)
 80010fa:	881b      	ldrh	r3, [r3, #0]
 80010fc:	0a1b      	lsrs	r3, r3, #8
 80010fe:	b29b      	uxth	r3, r3
 8001100:	b2da      	uxtb	r2, r3
 8001102:	4b36      	ldr	r3, [pc, #216]	@ (80011dc <_Z7processv+0x29c>)
 8001104:	705a      	strb	r2, [r3, #1]
			groundSensor0[2]	= 0;						//
 8001106:	4b35      	ldr	r3, [pc, #212]	@ (80011dc <_Z7processv+0x29c>)
 8001108:	2200      	movs	r2, #0
 800110a:	709a      	strb	r2, [r3, #2]
			groundSensor0[3]	= 0;						//
 800110c:	4b33      	ldr	r3, [pc, #204]	@ (80011dc <_Z7processv+0x29c>)
 800110e:	2200      	movs	r2, #0
 8001110:	70da      	strb	r2, [r3, #3]

			curveSensor0[0]		=  meanAlphaA_2 & 0xFF;	//
 8001112:	4b31      	ldr	r3, [pc, #196]	@ (80011d8 <_Z7processv+0x298>)
 8001114:	881b      	ldrh	r3, [r3, #0]
 8001116:	b2da      	uxtb	r2, r3
 8001118:	4b31      	ldr	r3, [pc, #196]	@ (80011e0 <_Z7processv+0x2a0>)
 800111a:	701a      	strb	r2, [r3, #0]
			curveSensor0[1]		=  meanAlphaA_2 >> 8;	//
 800111c:	4b2e      	ldr	r3, [pc, #184]	@ (80011d8 <_Z7processv+0x298>)
 800111e:	881b      	ldrh	r3, [r3, #0]
 8001120:	0a1b      	lsrs	r3, r3, #8
 8001122:	b29b      	uxth	r3, r3
 8001124:	b2da      	uxtb	r2, r3
 8001126:	4b2e      	ldr	r3, [pc, #184]	@ (80011e0 <_Z7processv+0x2a0>)
 8001128:	705a      	strb	r2, [r3, #1]
			curveSensor0[2]		= 0;					//
 800112a:	4b2d      	ldr	r3, [pc, #180]	@ (80011e0 <_Z7processv+0x2a0>)
 800112c:	2200      	movs	r2, #0
 800112e:	709a      	strb	r2, [r3, #2]
			curveSensor0[3]		= 0;					//
 8001130:	4b2b      	ldr	r3, [pc, #172]	@ (80011e0 <_Z7processv+0x2a0>)
 8001132:	2200      	movs	r2, #0
 8001134:	70da      	strb	r2, [r3, #3]

			flagSaveEeprom	= 1;						//
 8001136:	4b2b      	ldr	r3, [pc, #172]	@ (80011e4 <_Z7processv+0x2a4>)
 8001138:	2201      	movs	r2, #1
 800113a:	701a      	strb	r2, [r3, #0]
			countProcess	= 0;						//
 800113c:	4b1d      	ldr	r3, [pc, #116]	@ (80011b4 <_Z7processv+0x274>)
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
			stateProcess	= 8;						// Pasa a S5
 8001142:	4b19      	ldr	r3, [pc, #100]	@ (80011a8 <_Z7processv+0x268>)
 8001144:	2208      	movs	r2, #8
 8001146:	701a      	strb	r2, [r3, #0]
 8001148:	e015      	b.n	8001176 <_Z7processv+0x236>
		}
		else if ( flagFinishStab && !flagStability){	// Si es inestable
 800114a:	4b1f      	ldr	r3, [pc, #124]	@ (80011c8 <_Z7processv+0x288>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d00d      	beq.n	800116e <_Z7processv+0x22e>
 8001152:	4b1e      	ldr	r3, [pc, #120]	@ (80011cc <_Z7processv+0x28c>)
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	f083 0301 	eor.w	r3, r3, #1
 800115a:	b2db      	uxtb	r3, r3
 800115c:	2b00      	cmp	r3, #0
 800115e:	d006      	beq.n	800116e <_Z7processv+0x22e>
			countProcess	= 0;						//
 8001160:	4b14      	ldr	r3, [pc, #80]	@ (80011b4 <_Z7processv+0x274>)
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
			stateProcess	= 4;						// Pasa  S4
 8001166:	4b10      	ldr	r3, [pc, #64]	@ (80011a8 <_Z7processv+0x268>)
 8001168:	2204      	movs	r2, #4
 800116a:	701a      	strb	r2, [r3, #0]
 800116c:	e003      	b.n	8001176 <_Z7processv+0x236>
		}
		else{											// Si no marca
			stateProcess	= 7;						// Espera en S3
 800116e:	4b0e      	ldr	r3, [pc, #56]	@ (80011a8 <_Z7processv+0x268>)
 8001170:	2207      	movs	r2, #7
 8001172:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001174:	e013      	b.n	800119e <_Z7processv+0x25e>
 8001176:	e012      	b.n	800119e <_Z7processv+0x25e>
	////////////////////////
	// S8 - FINISH PROCESS//
	////////////////////////

	case 8:
		flagSaveEeprom		= 0;
 8001178:	4b1a      	ldr	r3, [pc, #104]	@ (80011e4 <_Z7processv+0x2a4>)
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]
		if (flagBoton){				// Si se aprieta el boton
 800117e:	4b14      	ldr	r3, [pc, #80]	@ (80011d0 <_Z7processv+0x290>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d003      	beq.n	800118e <_Z7processv+0x24e>
			stateProcess	= 0;	// Inicia proceso calibracion
 8001186:	4b08      	ldr	r3, [pc, #32]	@ (80011a8 <_Z7processv+0x268>)
 8001188:	2200      	movs	r2, #0
 800118a:	701a      	strb	r2, [r3, #0]
		}
		else{						// Si no
			stateProcess	= 8;	// Espera en S5
		}
		break;
 800118c:	e007      	b.n	800119e <_Z7processv+0x25e>
			stateProcess	= 8;	// Espera en S5
 800118e:	4b06      	ldr	r3, [pc, #24]	@ (80011a8 <_Z7processv+0x268>)
 8001190:	2208      	movs	r2, #8
 8001192:	701a      	strb	r2, [r3, #0]
		break;
 8001194:	e003      	b.n	800119e <_Z7processv+0x25e>

	default:
		stateProcess	= 0;
 8001196:	4b04      	ldr	r3, [pc, #16]	@ (80011a8 <_Z7processv+0x268>)
 8001198:	2200      	movs	r2, #0
 800119a:	701a      	strb	r2, [r3, #0]
		break;
 800119c:	bf00      	nop
	}

}
 800119e:	bf00      	nop
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr
 80011a8:	200003ee 	.word	0x200003ee
 80011ac:	200003ed 	.word	0x200003ed
 80011b0:	200003ec 	.word	0x200003ec
 80011b4:	200003f0 	.word	0x200003f0
 80011b8:	200003f4 	.word	0x200003f4
 80011bc:	200003fa 	.word	0x200003fa
 80011c0:	20000400 	.word	0x20000400
 80011c4:	20000414 	.word	0x20000414
 80011c8:	20000415 	.word	0x20000415
 80011cc:	200003f8 	.word	0x200003f8
 80011d0:	20000aac 	.word	0x20000aac
 80011d4:	51eb851f 	.word	0x51eb851f
 80011d8:	20000402 	.word	0x20000402
 80011dc:	2000034c 	.word	0x2000034c
 80011e0:	20000354 	.word	0x20000354
 80011e4:	2000057b 	.word	0x2000057b

080011e8 <_Z7warmingv>:

/////////////
// WARMING //
/////////////

void warming(){
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
	switch( stateWarming ){
 80011ec:	4b1f      	ldr	r3, [pc, #124]	@ (800126c <_Z7warmingv+0x84>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	d02e      	beq.n	8001252 <_Z7warmingv+0x6a>
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	dc33      	bgt.n	8001260 <_Z7warmingv+0x78>
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d002      	beq.n	8001202 <_Z7warmingv+0x1a>
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d00f      	beq.n	8001220 <_Z7warmingv+0x38>
	case 2:
		flagWarmingOk	= 1;	//
		stateWarming	= 0;	//
		break;
	}
}
 8001200:	e02e      	b.n	8001260 <_Z7warmingv+0x78>
		flagWarmingOk	= 0;		//
 8001202:	4b1b      	ldr	r3, [pc, #108]	@ (8001270 <_Z7warmingv+0x88>)
 8001204:	2200      	movs	r2, #0
 8001206:	701a      	strb	r2, [r3, #0]
		if ( flagResetWarming ){	//
 8001208:	4b1a      	ldr	r3, [pc, #104]	@ (8001274 <_Z7warmingv+0x8c>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d003      	beq.n	8001218 <_Z7warmingv+0x30>
			stateWarming	= 1;	//
 8001210:	4b16      	ldr	r3, [pc, #88]	@ (800126c <_Z7warmingv+0x84>)
 8001212:	2201      	movs	r2, #1
 8001214:	701a      	strb	r2, [r3, #0]
		break;
 8001216:	e023      	b.n	8001260 <_Z7warmingv+0x78>
			stateWarming	= 0;	//
 8001218:	4b14      	ldr	r3, [pc, #80]	@ (800126c <_Z7warmingv+0x84>)
 800121a:	2200      	movs	r2, #0
 800121c:	701a      	strb	r2, [r3, #0]
		break;
 800121e:	e01f      	b.n	8001260 <_Z7warmingv+0x78>
		countWarming++;							//
 8001220:	4b15      	ldr	r3, [pc, #84]	@ (8001278 <_Z7warmingv+0x90>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	3301      	adds	r3, #1
 8001226:	4a14      	ldr	r2, [pc, #80]	@ (8001278 <_Z7warmingv+0x90>)
 8001228:	6013      	str	r3, [r2, #0]
		flagWarmingOk	= 0;					//
 800122a:	4b11      	ldr	r3, [pc, #68]	@ (8001270 <_Z7warmingv+0x88>)
 800122c:	2200      	movs	r2, #0
 800122e:	701a      	strb	r2, [r3, #0]
		if ( countWarming >= limitWarming ){	//
 8001230:	4b11      	ldr	r3, [pc, #68]	@ (8001278 <_Z7warmingv+0x90>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	4b11      	ldr	r3, [pc, #68]	@ (800127c <_Z7warmingv+0x94>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	429a      	cmp	r2, r3
 800123a:	d306      	bcc.n	800124a <_Z7warmingv+0x62>
			countWarming	= 0;				//
 800123c:	4b0e      	ldr	r3, [pc, #56]	@ (8001278 <_Z7warmingv+0x90>)
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
			stateWarming	= 2;				//
 8001242:	4b0a      	ldr	r3, [pc, #40]	@ (800126c <_Z7warmingv+0x84>)
 8001244:	2202      	movs	r2, #2
 8001246:	701a      	strb	r2, [r3, #0]
		break;
 8001248:	e00a      	b.n	8001260 <_Z7warmingv+0x78>
			stateWarming	= 1;				//
 800124a:	4b08      	ldr	r3, [pc, #32]	@ (800126c <_Z7warmingv+0x84>)
 800124c:	2201      	movs	r2, #1
 800124e:	701a      	strb	r2, [r3, #0]
		break;
 8001250:	e006      	b.n	8001260 <_Z7warmingv+0x78>
		flagWarmingOk	= 1;	//
 8001252:	4b07      	ldr	r3, [pc, #28]	@ (8001270 <_Z7warmingv+0x88>)
 8001254:	2201      	movs	r2, #1
 8001256:	701a      	strb	r2, [r3, #0]
		stateWarming	= 0;	//
 8001258:	4b04      	ldr	r3, [pc, #16]	@ (800126c <_Z7warmingv+0x84>)
 800125a:	2200      	movs	r2, #0
 800125c:	701a      	strb	r2, [r3, #0]
		break;
 800125e:	bf00      	nop
}
 8001260:	bf00      	nop
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	200003e4 	.word	0x200003e4
 8001270:	200003ec 	.word	0x200003ec
 8001274:	200003ed 	.word	0x200003ed
 8001278:	200003e8 	.word	0x200003e8
 800127c:	20000000 	.word	0x20000000

08001280 <_Z3iirs>:
	}
	return  value;
}


__int16_t iir(__int16_t NewSample) {
 8001280:	b490      	push	{r4, r7}
 8001282:	b088      	sub	sp, #32
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	80fb      	strh	r3, [r7, #6]
    __int16_t ACoef[NCoef+1] = {
 800128a:	4a3a      	ldr	r2, [pc, #232]	@ (8001374 <_Z3iirs+0xf4>)
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001294:	6018      	str	r0, [r3, #0]
 8001296:	3304      	adds	r3, #4
 8001298:	8019      	strh	r1, [r3, #0]
         8294,
        16588,
         8294
    };

    __int16_t BCoef[NCoef+1] = {
 800129a:	4a37      	ldr	r2, [pc, #220]	@ (8001378 <_Z3iirs+0xf8>)
 800129c:	f107 030c 	add.w	r3, r7, #12
 80012a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012a4:	6018      	str	r0, [r3, #0]
 80012a6:	3304      	adds	r3, #4
 80012a8:	8019      	strh	r1, [r3, #0]

    static __int16_t x[NCoef+1]; //input samples
    int n;

    //shift the old samples
    for(n=NCoef; n>0; n--) {
 80012aa:	2302      	movs	r3, #2
 80012ac:	61fb      	str	r3, [r7, #28]
 80012ae:	e014      	b.n	80012da <_Z3iirs+0x5a>
       x[n] = x[n-1];
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	4a31      	ldr	r2, [pc, #196]	@ (800137c <_Z3iirs+0xfc>)
 80012b6:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 80012ba:	4a30      	ldr	r2, [pc, #192]	@ (800137c <_Z3iirs+0xfc>)
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
       y[n] = y[n-1];
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	3b01      	subs	r3, #1
 80012c6:	4a2e      	ldr	r2, [pc, #184]	@ (8001380 <_Z3iirs+0x100>)
 80012c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012cc:	492c      	ldr	r1, [pc, #176]	@ (8001380 <_Z3iirs+0x100>)
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for(n=NCoef; n>0; n--) {
 80012d4:	69fb      	ldr	r3, [r7, #28]
 80012d6:	3b01      	subs	r3, #1
 80012d8:	61fb      	str	r3, [r7, #28]
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	dce7      	bgt.n	80012b0 <_Z3iirs+0x30>
    }

    //Calculate the new output
    x[0] = NewSample;
 80012e0:	4a26      	ldr	r2, [pc, #152]	@ (800137c <_Z3iirs+0xfc>)
 80012e2:	88fb      	ldrh	r3, [r7, #6]
 80012e4:	8013      	strh	r3, [r2, #0]
    y[0] = ACoef[0] * x[0];
 80012e6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80012ea:	461a      	mov	r2, r3
 80012ec:	4b23      	ldr	r3, [pc, #140]	@ (800137c <_Z3iirs+0xfc>)
 80012ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012f2:	fb02 f303 	mul.w	r3, r2, r3
 80012f6:	4a22      	ldr	r2, [pc, #136]	@ (8001380 <_Z3iirs+0x100>)
 80012f8:	6013      	str	r3, [r2, #0]
    for(n=1; n<=NCoef; n++)
 80012fa:	2301      	movs	r3, #1
 80012fc:	61fb      	str	r3, [r7, #28]
 80012fe:	e022      	b.n	8001346 <_Z3iirs+0xc6>
        y[0] += ACoef[n] * x[n] - BCoef[n] * y[n];
 8001300:	4b1f      	ldr	r3, [pc, #124]	@ (8001380 <_Z3iirs+0x100>)
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	3320      	adds	r3, #32
 800130a:	443b      	add	r3, r7
 800130c:	f933 3c0c 	ldrsh.w	r3, [r3, #-12]
 8001310:	4618      	mov	r0, r3
 8001312:	491a      	ldr	r1, [pc, #104]	@ (800137c <_Z3iirs+0xfc>)
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 800131a:	fb03 f100 	mul.w	r1, r3, r0
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	3320      	adds	r3, #32
 8001324:	443b      	add	r3, r7
 8001326:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 800132a:	461c      	mov	r4, r3
 800132c:	4814      	ldr	r0, [pc, #80]	@ (8001380 <_Z3iirs+0x100>)
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001334:	fb04 f303 	mul.w	r3, r4, r3
 8001338:	1acb      	subs	r3, r1, r3
 800133a:	4413      	add	r3, r2
 800133c:	4a10      	ldr	r2, [pc, #64]	@ (8001380 <_Z3iirs+0x100>)
 800133e:	6013      	str	r3, [r2, #0]
    for(n=1; n<=NCoef; n++)
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	3301      	adds	r3, #1
 8001344:	61fb      	str	r3, [r7, #28]
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	2b02      	cmp	r3, #2
 800134a:	ddd9      	ble.n	8001300 <_Z3iirs+0x80>

    y[0] /= BCoef[0];
 800134c:	4b0c      	ldr	r3, [pc, #48]	@ (8001380 <_Z3iirs+0x100>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001354:	fb93 f3f2 	sdiv	r3, r3, r2
 8001358:	4a09      	ldr	r2, [pc, #36]	@ (8001380 <_Z3iirs+0x100>)
 800135a:	6013      	str	r3, [r2, #0]

    return y[0] / DCgain;
 800135c:	4b08      	ldr	r3, [pc, #32]	@ (8001380 <_Z3iirs+0x100>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	da00      	bge.n	8001366 <_Z3iirs+0xe6>
 8001364:	3307      	adds	r3, #7
 8001366:	10db      	asrs	r3, r3, #3
 8001368:	b21b      	sxth	r3, r3
}
 800136a:	4618      	mov	r0, r3
 800136c:	3720      	adds	r7, #32
 800136e:	46bd      	mov	sp, r7
 8001370:	bc90      	pop	{r4, r7}
 8001372:	4770      	bx	lr
 8001374:	0800bf68 	.word	0x0800bf68
 8001378:	0800bf70 	.word	0x0800bf70
 800137c:	20000468 	.word	0x20000468
 8001380:	2000045c 	.word	0x2000045c

08001384 <_Z4iir3s>:

    return y2[0] / DCgain2;
}


__int16_t iir3(__int16_t NewSample) {
 8001384:	b490      	push	{r4, r7}
 8001386:	b08a      	sub	sp, #40	@ 0x28
 8001388:	af00      	add	r7, sp, #0
 800138a:	4603      	mov	r3, r0
 800138c:	80fb      	strh	r3, [r7, #6]
    __int16_t ACoef3[NCoef2+1] = {
 800138e:	4a36      	ldr	r2, [pc, #216]	@ (8001468 <_Z4iir3s+0xe4>)
 8001390:	f107 0318 	add.w	r3, r7, #24
 8001394:	ca07      	ldmia	r2, {r0, r1, r2}
 8001396:	c303      	stmia	r3!, {r0, r1}
 8001398:	801a      	strh	r2, [r3, #0]
        -20476,
            0,
        10238
    };

    __int16_t BCoef3[NCoef2+1] = {
 800139a:	4a34      	ldr	r2, [pc, #208]	@ (800146c <_Z4iir3s+0xe8>)
 800139c:	f107 030c 	add.w	r3, r7, #12
 80013a0:	ca07      	ldmia	r2, {r0, r1, r2}
 80013a2:	c303      	stmia	r3!, {r0, r1}
 80013a4:	801a      	strh	r2, [r3, #0]

    static __int16_t x3[NCoef2+1]; //input samples
    int n;

    //shift the old samples
    for(n=NCoef2; n>0; n--) {
 80013a6:	2304      	movs	r3, #4
 80013a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80013aa:	e014      	b.n	80013d6 <_Z4iir3s+0x52>
       x3[n] = x3[n-1];
 80013ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ae:	3b01      	subs	r3, #1
 80013b0:	4a2f      	ldr	r2, [pc, #188]	@ (8001470 <_Z4iir3s+0xec>)
 80013b2:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 80013b6:	4a2e      	ldr	r2, [pc, #184]	@ (8001470 <_Z4iir3s+0xec>)
 80013b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
       y3[n] = y3[n-1];
 80013be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c0:	3b01      	subs	r3, #1
 80013c2:	4a2c      	ldr	r2, [pc, #176]	@ (8001474 <_Z4iir3s+0xf0>)
 80013c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80013c8:	492a      	ldr	r1, [pc, #168]	@ (8001474 <_Z4iir3s+0xf0>)
 80013ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for(n=NCoef2; n>0; n--) {
 80013d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013d2:	3b01      	subs	r3, #1
 80013d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80013d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013d8:	2b00      	cmp	r3, #0
 80013da:	dce7      	bgt.n	80013ac <_Z4iir3s+0x28>
    }

    //Calculate the new output
    x3[0] = NewSample;
 80013dc:	4a24      	ldr	r2, [pc, #144]	@ (8001470 <_Z4iir3s+0xec>)
 80013de:	88fb      	ldrh	r3, [r7, #6]
 80013e0:	8013      	strh	r3, [r2, #0]
    y3[0] = ACoef3[0] * x3[0];
 80013e2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80013e6:	461a      	mov	r2, r3
 80013e8:	4b21      	ldr	r3, [pc, #132]	@ (8001470 <_Z4iir3s+0xec>)
 80013ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ee:	fb02 f303 	mul.w	r3, r2, r3
 80013f2:	4a20      	ldr	r2, [pc, #128]	@ (8001474 <_Z4iir3s+0xf0>)
 80013f4:	6013      	str	r3, [r2, #0]
    for(n=1; n<=NCoef2; n++)
 80013f6:	2301      	movs	r3, #1
 80013f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80013fa:	e022      	b.n	8001442 <_Z4iir3s+0xbe>
        y3[0] += ACoef3[n] * x3[n] - BCoef3[n] * y3[n];
 80013fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001474 <_Z4iir3s+0xf0>)
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	3328      	adds	r3, #40	@ 0x28
 8001406:	443b      	add	r3, r7
 8001408:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800140c:	4618      	mov	r0, r3
 800140e:	4918      	ldr	r1, [pc, #96]	@ (8001470 <_Z4iir3s+0xec>)
 8001410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001412:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8001416:	fb03 f100 	mul.w	r1, r3, r0
 800141a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	3328      	adds	r3, #40	@ 0x28
 8001420:	443b      	add	r3, r7
 8001422:	f933 3c1c 	ldrsh.w	r3, [r3, #-28]
 8001426:	461c      	mov	r4, r3
 8001428:	4812      	ldr	r0, [pc, #72]	@ (8001474 <_Z4iir3s+0xf0>)
 800142a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800142c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001430:	fb04 f303 	mul.w	r3, r4, r3
 8001434:	1acb      	subs	r3, r1, r3
 8001436:	4413      	add	r3, r2
 8001438:	4a0e      	ldr	r2, [pc, #56]	@ (8001474 <_Z4iir3s+0xf0>)
 800143a:	6013      	str	r3, [r2, #0]
    for(n=1; n<=NCoef2; n++)
 800143c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800143e:	3301      	adds	r3, #1
 8001440:	627b      	str	r3, [r7, #36]	@ 0x24
 8001442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001444:	2b04      	cmp	r3, #4
 8001446:	ddd9      	ble.n	80013fc <_Z4iir3s+0x78>

    y3[0] /= BCoef3[0];
 8001448:	4b0a      	ldr	r3, [pc, #40]	@ (8001474 <_Z4iir3s+0xf0>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001450:	fb93 f3f2 	sdiv	r3, r3, r2
 8001454:	4a07      	ldr	r2, [pc, #28]	@ (8001474 <_Z4iir3s+0xf0>)
 8001456:	6013      	str	r3, [r2, #0]

    return y3[0] / DCgain2;
 8001458:	4b06      	ldr	r3, [pc, #24]	@ (8001474 <_Z4iir3s+0xf0>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	b21b      	sxth	r3, r3
}
 800145e:	4618      	mov	r0, r3
 8001460:	3728      	adds	r7, #40	@ 0x28
 8001462:	46bd      	mov	sp, r7
 8001464:	bc90      	pop	{r4, r7}
 8001466:	4770      	bx	lr
 8001468:	0800bf88 	.word	0x0800bf88
 800146c:	0800bf94 	.word	0x0800bf94
 8001470:	20000484 	.word	0x20000484
 8001474:	20000470 	.word	0x20000470

08001478 <_ZSt4fabsIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                                    double>::__type
    fabs(_Tp __x)
 8001478:	b5b0      	push	{r4, r5, r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
    { return __builtin_fabs(__x); }
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f7ff f805 	bl	8000490 <__aeabi_i2d>
 8001486:	4602      	mov	r2, r0
 8001488:	460b      	mov	r3, r1
 800148a:	4614      	mov	r4, r2
 800148c:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001490:	ec45 4b17 	vmov	d7, r4, r5
 8001494:	eeb0 0a47 	vmov.f32	s0, s14
 8001498:	eef0 0a67 	vmov.f32	s1, s15
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080014a4 <_Z41__static_initialization_and_destruction_0ii>:
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d121      	bne.n	80014f8 <_Z41__static_initialization_and_destruction_0ii+0x54>
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d11c      	bne.n	80014f8 <_Z41__static_initialization_and_destruction_0ii+0x54>
int limitLoraApp = 5000/superloop;		//
 80014be:	4b11      	ldr	r3, [pc, #68]	@ (8001504 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	461a      	mov	r2, r3
 80014c4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80014c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80014cc:	4a0e      	ldr	r2, [pc, #56]	@ (8001508 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 80014ce:	6013      	str	r3, [r2, #0]
const uint32_t limitProcess	= 20000/superloop;	//
 80014d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001504 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	461a      	mov	r2, r3
 80014d6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80014da:	fb93 f3f2 	sdiv	r3, r3, r2
 80014de:	461a      	mov	r2, r3
 80014e0:	4b0a      	ldr	r3, [pc, #40]	@ (800150c <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80014e2:	601a      	str	r2, [r3, #0]
const uint32_t limitStability	= 20000/superloop;
 80014e4:	4b07      	ldr	r3, [pc, #28]	@ (8001504 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	461a      	mov	r2, r3
 80014ea:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80014ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80014f2:	461a      	mov	r2, r3
 80014f4:	4b06      	ldr	r3, [pc, #24]	@ (8001510 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80014f6:	601a      	str	r2, [r3, #0]
}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr
 8001504:	200003b7 	.word	0x200003b7
 8001508:	200003e0 	.word	0x200003e0
 800150c:	200003f4 	.word	0x200003f4
 8001510:	20000410 	.word	0x20000410

08001514 <_GLOBAL__sub_I_stateContent>:
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
 8001518:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800151c:	2001      	movs	r0, #1
 800151e:	f7ff ffc1 	bl	80014a4 <_Z41__static_initialization_and_destruction_0ii>
 8001522:	bd80      	pop	{r7, pc}

08001524 <_ZN8fifoUartC1Ev>:
}


/********************/

fifoUart::fifoUart(){
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
	this->finalElement = this->elements;	// Cuando se construye la fifo
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	f103 020c 	add.w	r2, r3, #12
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	601a      	str	r2, [r3, #0]
											// El puntero de ultimo elemento
											// Apunta al primer elemento de la cadena
}
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4618      	mov	r0, r3
 800153a:	370c      	adds	r7, #12
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <_ZN8fifoUart13insertElementEh>:

////////////////////
// INSERT ELEMENT //
////////////////////

bool fifoUart::insertElement( uint8_t element ){
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	460b      	mov	r3, r1
 800154e:	70fb      	strb	r3, [r7, #3]

	if (!(this->bussyFifo)){							// Si no est lleno
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	795b      	ldrb	r3, [r3, #5]
 8001554:	f083 0301 	eor.w	r3, r3, #1
 8001558:	b2db      	uxtb	r3, r3
 800155a:	2b00      	cmp	r3, #0
 800155c:	d00d      	beq.n	800157a <_ZN8fifoUart13insertElementEh+0x36>
		*this->finalElement	= element;					// Inserta elemento
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	78fa      	ldrb	r2, [r7, #3]
 8001564:	701a      	strb	r2, [r3, #0]
		this->finalElement = this->finalElement + 1;	// Suma 1 al puntero
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	1c5a      	adds	r2, r3, #1
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	601a      	str	r2, [r3, #0]
		this->large++;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	1c5a      	adds	r2, r3, #1
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	609a      	str	r2, [r3, #8]
	}

	if ( this->finalElement == &this->elements[50] ){	// Si el puntero es el ltimo del array
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	333e      	adds	r3, #62	@ 0x3e
 8001582:	429a      	cmp	r2, r3
 8001584:	d103      	bne.n	800158e <_ZN8fifoUart13insertElementEh+0x4a>
		this->bussyFifo	= 1;							// Indica que se lleno el buffer
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2201      	movs	r2, #1
 800158a:	715a      	strb	r2, [r3, #5]
 800158c:	e002      	b.n	8001594 <_ZN8fifoUart13insertElementEh+0x50>
	}
	else{												// Si no
		this->bussyFifo	= 0;							// Indica que no se ha llenado
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	715a      	strb	r2, [r3, #5]
	}

	return !(this->bussyFifo);							// 1: Se insert correctamente
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	795b      	ldrb	r3, [r3, #5]
 8001598:	f083 0301 	eor.w	r3, r3, #1
 800159c:	b2db      	uxtb	r3, r3
														// 0: No se inserto por Fifo llena
}
 800159e:	4618      	mov	r0, r3
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr

080015aa <_ZN8fifoUart11readElementEv>:

//////////////////
// READ ELEMENT //
//////////////////

uint8_t fifoUart::readElement(){
 80015aa:	b480      	push	{r7}
 80015ac:	b085      	sub	sp, #20
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]

	uint8_t elementy	= this->elements[0];							// Copia primer valor en fifo
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	7b1b      	ldrb	r3, [r3, #12]
 80015b6:	72fb      	strb	r3, [r7, #11]

	for (uint8_t *j = this->elements; j < this->finalElement; j++){		// Recorre los elementos de fifo
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	330c      	adds	r3, #12
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	e006      	b.n	80015ce <_ZN8fifoUart11readElementEv+0x24>
		*j	= *(j+1);													// Copia el elemento siguiente
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	785a      	ldrb	r2, [r3, #1]
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	701a      	strb	r2, [r3, #0]
	for (uint8_t *j = this->elements; j < this->finalElement; j++){		// Recorre los elementos de fifo
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	3301      	adds	r3, #1
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d3f3      	bcc.n	80015c0 <_ZN8fifoUart11readElementEv+0x16>
	}

	*this->finalElement = 0;											// Rellena el ltimo valor con 0
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2200      	movs	r2, #0
 80015de:	701a      	strb	r2, [r3, #0]

	if (this->finalElement != this->elements){							// Si el ltimo elemento no es el primero
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	330c      	adds	r3, #12
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d00d      	beq.n	8001608 <_ZN8fifoUart11readElementEv+0x5e>
		this->finalElement	= this->finalElement - 1;					//  Resta una posicin al elemento final
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	1e5a      	subs	r2, r3, #1
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	601a      	str	r2, [r3, #0]
		this->emptyFifo	= 0;											// Indica que fifo no esta vacia
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	711a      	strb	r2, [r3, #4]
		this->large--;													// Quita 1 al largo
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	1e5a      	subs	r2, r3, #1
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	609a      	str	r2, [r3, #8]
 8001606:	e002      	b.n	800160e <_ZN8fifoUart11readElementEv+0x64>
	}
	else{																// Si no
		this->emptyFifo	= 1;											// Indica que fifo esta vacia
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2201      	movs	r2, #1
 800160c:	711a      	strb	r2, [r3, #4]
	}

	return elementy;													// Retorna elementos a leer
 800160e:	7afb      	ldrb	r3, [r7, #11]
}
 8001610:	4618      	mov	r0, r3
 8001612:	3714      	adds	r7, #20
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <_ZN8fifoUart9availableEv>:

///////////////
// AVAILABLE //
///////////////

bool fifoUart::available(){
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
	if (this->finalElement == &this->elements[0]){		// Si el puntero est apuntando
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	330c      	adds	r3, #12
 800162c:	429a      	cmp	r2, r3
 800162e:	d103      	bne.n	8001638 <_ZN8fifoUart9availableEv+0x1c>
														// al primer elemento de la fifo
		this->emptyFifo	= 1;							// Indica que la fifo esta vacia
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2201      	movs	r2, #1
 8001634:	711a      	strb	r2, [r3, #4]
 8001636:	e002      	b.n	800163e <_ZN8fifoUart9availableEv+0x22>
	}
	else{												// Sino
		this->emptyFifo	= 0;							// Indica que la fifo contiene elementos
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	711a      	strb	r2, [r3, #4]
	}
	return !(this->emptyFifo);							// 1: Elementos disponibles
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	791b      	ldrb	r3, [r3, #4]
 8001642:	f083 0301 	eor.w	r3, r3, #1
 8001646:	b2db      	uxtb	r3, r3
}														// 0: Sin elementos
 8001648:	4618      	mov	r0, r3
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <_ZN8gpsInputC1Ev>:

///////////////////////////
// CONSTRUCTOR GPS INPUT //
///////////////////////////

gpsInput::gpsInput(){
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
};
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	4618      	mov	r0, r3
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <_Z7hwInputv>:
							*	7: FUTURO USO
							*/

/***** INPUT *****/

void hwInput(){
 800166a:	b580      	push	{r7, lr}
 800166c:	af00      	add	r7, sp, #0
	hwBoton();
 800166e:	f000 fa4d 	bl	8001b0c <_Z7hwBotonv>
	hwSht31();
 8001672:	f000 f8f3 	bl	800185c <_Z7hwSht31v>
	hwAds1115();
 8001676:	f000 f821 	bl	80016bc <_Z9hwAds1115v>
	hwAnalog();
 800167a:	f000 fabf 	bl	8001bfc <_Z8hwAnalogv>
	hwEEPROM();
 800167e:	f000 fb1d 	bl	8001cbc <_Z8hwEEPROMv>
	hwGpsIn();
 8001682:	f000 faa5 	bl	8001bd0 <_Z7hwGpsInv>
	hwLoraIn();
 8001686:	f000 f803 	bl	8001690 <_Z8hwLoraInv>
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
	...

08001690 <_Z8hwLoraInv>:
 * Traspaso de de loraBus a loraInput
 *
 * loraInput detecta respuesta dentro de bytes entrantes
 */

void hwLoraIn(){
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
	if ( loraIn.available() ){					// Si hay elementos disponibles en FIFO desde DMA
 8001694:	4807      	ldr	r0, [pc, #28]	@ (80016b4 <_Z8hwLoraInv+0x24>)
 8001696:	f7ff ffc1 	bl	800161c <_ZN8fifoUart9availableEv>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d006      	beq.n	80016ae <_Z8hwLoraInv+0x1e>
		loraBus	= loraIn.readElement();			// Guarda el valor
 80016a0:	4804      	ldr	r0, [pc, #16]	@ (80016b4 <_Z8hwLoraInv+0x24>)
 80016a2:	f7ff ff82 	bl	80015aa <_ZN8fifoUart11readElementEv>
 80016a6:	4603      	mov	r3, r0
 80016a8:	461a      	mov	r2, r3
 80016aa:	4b03      	ldr	r3, [pc, #12]	@ (80016b8 <_Z8hwLoraInv+0x28>)
 80016ac:	701a      	strb	r2, [r3, #0]
		//loraInput.insertElement( loraBus );		// Inserta en Lora Input
	}
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000b50 	.word	0x20000b50
 80016b8:	20000558 	.word	0x20000558

080016bc <_Z9hwAds1115v>:
 *	INPUT	:	I2C
 *	OUTPUT	:	alphaA, alphaB
 *				warningHardware[2]
 */

void hwAds1115(){
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0

	switch ( stateAdc ){
 80016c0:	4b57      	ldr	r3, [pc, #348]	@ (8001820 <_Z9hwAds1115v+0x164>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	2b05      	cmp	r3, #5
 80016c6:	f200 80a8 	bhi.w	800181a <_Z9hwAds1115v+0x15e>
 80016ca:	a201      	add	r2, pc, #4	@ (adr r2, 80016d0 <_Z9hwAds1115v+0x14>)
 80016cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016d0:	080016e9 	.word	0x080016e9
 80016d4:	0800171d 	.word	0x0800171d
 80016d8:	08001753 	.word	0x08001753
 80016dc:	08001785 	.word	0x08001785
 80016e0:	080017ab 	.word	0x080017ab
 80016e4:	080017ff 	.word	0x080017ff
	////////////////////////////
	// S0 - WAIT FOR SAMPLING //
	////////////////////////////
	case 0:

		countAdc++;									// Suma 1 al contador
 80016e8:	4b4e      	ldr	r3, [pc, #312]	@ (8001824 <_Z9hwAds1115v+0x168>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	3301      	adds	r3, #1
 80016ee:	4a4d      	ldr	r2, [pc, #308]	@ (8001824 <_Z9hwAds1115v+0x168>)
 80016f0:	6013      	str	r3, [r2, #0]

		if ( countAdc >= sampleAdc && enableI2C ){	// Si pasa limite de medicin y el I2C esta habilitado
 80016f2:	4b4c      	ldr	r3, [pc, #304]	@ (8001824 <_Z9hwAds1115v+0x168>)
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	4b4c      	ldr	r3, [pc, #304]	@ (8001828 <_Z9hwAds1115v+0x16c>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	db0a      	blt.n	8001714 <_Z9hwAds1115v+0x58>
 80016fe:	4b4b      	ldr	r3, [pc, #300]	@ (800182c <_Z9hwAds1115v+0x170>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d006      	beq.n	8001714 <_Z9hwAds1115v+0x58>
			enableI2C	= 0;						// Deshabilita I2C
 8001706:	4b49      	ldr	r3, [pc, #292]	@ (800182c <_Z9hwAds1115v+0x170>)
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
			stateAdc	= 1;						// Pasa a S1
 800170c:	4b44      	ldr	r3, [pc, #272]	@ (8001820 <_Z9hwAds1115v+0x164>)
 800170e:	2201      	movs	r2, #1
 8001710:	701a      	strb	r2, [r3, #0]
		}
		else{										// Si no
			stateAdc	= 0;						// Espera en S0
		}
		break;
 8001712:	e083      	b.n	800181c <_Z9hwAds1115v+0x160>
			stateAdc	= 0;						// Espera en S0
 8001714:	4b42      	ldr	r3, [pc, #264]	@ (8001820 <_Z9hwAds1115v+0x164>)
 8001716:	2200      	movs	r2, #0
 8001718:	701a      	strb	r2, [r3, #0]
		break;
 800171a:	e07f      	b.n	800181c <_Z9hwAds1115v+0x160>
	////////////////////////////
	// S1 - TRANSMIT COMMANDS //
	////////////////////////////

	case 1:
		countAdc	= 0;																// Reinicia contador
 800171c:	4b41      	ldr	r3, [pc, #260]	@ (8001824 <_Z9hwAds1115v+0x168>)
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]

		if ( selectChannelAds ){														// Si esta seleccionado channel 0
 8001722:	4b43      	ldr	r3, [pc, #268]	@ (8001830 <_Z9hwAds1115v+0x174>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d006      	beq.n	8001738 <_Z9hwAds1115v+0x7c>
			HAL_I2C_Master_Transmit_DMA(&hi2c1, ADS1115_ADDRESS<<1, AdsCommand_0, 3);	// Transmite comando
 800172a:	2303      	movs	r3, #3
 800172c:	4a41      	ldr	r2, [pc, #260]	@ (8001834 <_Z9hwAds1115v+0x178>)
 800172e:	2190      	movs	r1, #144	@ 0x90
 8001730:	4841      	ldr	r0, [pc, #260]	@ (8001838 <_Z9hwAds1115v+0x17c>)
 8001732:	f004 fe8f 	bl	8006454 <HAL_I2C_Master_Transmit_DMA>
 8001736:	e005      	b.n	8001744 <_Z9hwAds1115v+0x88>
		}
		else{																			// Si esta seleccionado channel 1
			HAL_I2C_Master_Transmit_DMA(&hi2c1, ADS1115_ADDRESS<<1, AdsCommand_2, 3);	// Transmite comando
 8001738:	2303      	movs	r3, #3
 800173a:	4a40      	ldr	r2, [pc, #256]	@ (800183c <_Z9hwAds1115v+0x180>)
 800173c:	2190      	movs	r1, #144	@ 0x90
 800173e:	483e      	ldr	r0, [pc, #248]	@ (8001838 <_Z9hwAds1115v+0x17c>)
 8001740:	f004 fe88 	bl	8006454 <HAL_I2C_Master_Transmit_DMA>
		}

		flagI2C_DMA	= 0;																// Reinicia flag DMA
 8001744:	4b3e      	ldr	r3, [pc, #248]	@ (8001840 <_Z9hwAds1115v+0x184>)
 8001746:	2200      	movs	r2, #0
 8001748:	701a      	strb	r2, [r3, #0]
		stateAdc	= 2;																// Pasa a S2
 800174a:	4b35      	ldr	r3, [pc, #212]	@ (8001820 <_Z9hwAds1115v+0x164>)
 800174c:	2202      	movs	r2, #2
 800174e:	701a      	strb	r2, [r3, #0]

		break;
 8001750:	e064      	b.n	800181c <_Z9hwAds1115v+0x160>
	/////////////////////////
	// S2 - CHECK TRANSMIT //
	/////////////////////////

	case 2:
		HAL_I2C_Master_Transmit_DMA(&hi2c1, ADS1115_ADDRESS<<1, AdsCommand_1, 1);	// Transmite comando
 8001752:	2301      	movs	r3, #1
 8001754:	4a3b      	ldr	r2, [pc, #236]	@ (8001844 <_Z9hwAds1115v+0x188>)
 8001756:	2190      	movs	r1, #144	@ 0x90
 8001758:	4837      	ldr	r0, [pc, #220]	@ (8001838 <_Z9hwAds1115v+0x17c>)
 800175a:	f004 fe7b 	bl	8006454 <HAL_I2C_Master_Transmit_DMA>
		errorHardware[5]	= !flagI2C_DMA;											// Registra si no hay ADS
 800175e:	4b38      	ldr	r3, [pc, #224]	@ (8001840 <_Z9hwAds1115v+0x184>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	f083 0301 	eor.w	r3, r3, #1
 8001766:	b2da      	uxtb	r2, r3
 8001768:	4b37      	ldr	r3, [pc, #220]	@ (8001848 <_Z9hwAds1115v+0x18c>)
 800176a:	715a      	strb	r2, [r3, #5]

		if ( flagI2C_DMA ){					// Si HAY ADC
 800176c:	4b34      	ldr	r3, [pc, #208]	@ (8001840 <_Z9hwAds1115v+0x184>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d003      	beq.n	800177c <_Z9hwAds1115v+0xc0>
			stateAdc	= 3;				// Pasa a S3
 8001774:	4b2a      	ldr	r3, [pc, #168]	@ (8001820 <_Z9hwAds1115v+0x164>)
 8001776:	2203      	movs	r2, #3
 8001778:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateAdc	= 5;				// Pasa  s5
		}
		break;
 800177a:	e04f      	b.n	800181c <_Z9hwAds1115v+0x160>
			stateAdc	= 5;				// Pasa  s5
 800177c:	4b28      	ldr	r3, [pc, #160]	@ (8001820 <_Z9hwAds1115v+0x164>)
 800177e:	2205      	movs	r2, #5
 8001780:	701a      	strb	r2, [r3, #0]
		break;
 8001782:	e04b      	b.n	800181c <_Z9hwAds1115v+0x160>
	////////////////////////////
	// S3 - WAIT FOR RESPONSE //
	////////////////////////////

	case 3:
		countAdc++;							// Suma 1 al contador
 8001784:	4b27      	ldr	r3, [pc, #156]	@ (8001824 <_Z9hwAds1115v+0x168>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	3301      	adds	r3, #1
 800178a:	4a26      	ldr	r2, [pc, #152]	@ (8001824 <_Z9hwAds1115v+0x168>)
 800178c:	6013      	str	r3, [r2, #0]

		if ( countAdc >= limitAds_i2c ){	// Si pasa el limite de espera de respuesta
 800178e:	4b25      	ldr	r3, [pc, #148]	@ (8001824 <_Z9hwAds1115v+0x168>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	4b2e      	ldr	r3, [pc, #184]	@ (800184c <_Z9hwAds1115v+0x190>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	429a      	cmp	r2, r3
 8001798:	db03      	blt.n	80017a2 <_Z9hwAds1115v+0xe6>
			stateAdc	= 4;				// Pasa a S4
 800179a:	4b21      	ldr	r3, [pc, #132]	@ (8001820 <_Z9hwAds1115v+0x164>)
 800179c:	2204      	movs	r2, #4
 800179e:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateAdc	= 3;				// Pasa a S3
		}
		break;
 80017a0:	e03c      	b.n	800181c <_Z9hwAds1115v+0x160>
			stateAdc	= 3;				// Pasa a S3
 80017a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001820 <_Z9hwAds1115v+0x164>)
 80017a4:	2203      	movs	r2, #3
 80017a6:	701a      	strb	r2, [r3, #0]
		break;
 80017a8:	e038      	b.n	800181c <_Z9hwAds1115v+0x160>
	//////////////////////
	// S4 - RECEIVE I2C //
	//////////////////////

	case 4:
		countAdc	= 0;																// Reinicia contador
 80017aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001824 <_Z9hwAds1115v+0x168>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
		HAL_I2C_Master_Receive_DMA(&hi2c1, ADS1115_ADDRESS<<1, buffer_ADS_I2C_IN, 2);	// Solicita datos del buffer
 80017b0:	2302      	movs	r3, #2
 80017b2:	4a27      	ldr	r2, [pc, #156]	@ (8001850 <_Z9hwAds1115v+0x194>)
 80017b4:	2190      	movs	r1, #144	@ 0x90
 80017b6:	4820      	ldr	r0, [pc, #128]	@ (8001838 <_Z9hwAds1115v+0x17c>)
 80017b8:	f004 ff60 	bl	800667c <HAL_I2C_Master_Receive_DMA>
		if ( selectChannelAds ){														// Si esta seleccionado channel 0
 80017bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001830 <_Z9hwAds1115v+0x174>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d00c      	beq.n	80017de <_Z9hwAds1115v+0x122>
			alphaA = ( buffer_ADS_I2C_IN[0] << 8 | buffer_ADS_I2C_IN[1] );				// Guarda en Alpha0
 80017c4:	4b22      	ldr	r3, [pc, #136]	@ (8001850 <_Z9hwAds1115v+0x194>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	021b      	lsls	r3, r3, #8
 80017ca:	b21a      	sxth	r2, r3
 80017cc:	4b20      	ldr	r3, [pc, #128]	@ (8001850 <_Z9hwAds1115v+0x194>)
 80017ce:	785b      	ldrb	r3, [r3, #1]
 80017d0:	b21b      	sxth	r3, r3
 80017d2:	4313      	orrs	r3, r2
 80017d4:	b21b      	sxth	r3, r3
 80017d6:	b29a      	uxth	r2, r3
 80017d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001854 <_Z9hwAds1115v+0x198>)
 80017da:	801a      	strh	r2, [r3, #0]
 80017dc:	e00b      	b.n	80017f6 <_Z9hwAds1115v+0x13a>
		}
		else{																			// Si esta seleccionado channel 1
			alphaB = ( buffer_ADS_I2C_IN[0] << 8 | buffer_ADS_I2C_IN[1] );				// Guarda en Alpha1
 80017de:	4b1c      	ldr	r3, [pc, #112]	@ (8001850 <_Z9hwAds1115v+0x194>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	021b      	lsls	r3, r3, #8
 80017e4:	b21a      	sxth	r2, r3
 80017e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001850 <_Z9hwAds1115v+0x194>)
 80017e8:	785b      	ldrb	r3, [r3, #1]
 80017ea:	b21b      	sxth	r3, r3
 80017ec:	4313      	orrs	r3, r2
 80017ee:	b21b      	sxth	r3, r3
 80017f0:	b29a      	uxth	r2, r3
 80017f2:	4b19      	ldr	r3, [pc, #100]	@ (8001858 <_Z9hwAds1115v+0x19c>)
 80017f4:	801a      	strh	r2, [r3, #0]
		}
		stateAdc	= 5;																// Pasa a S5
 80017f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001820 <_Z9hwAds1115v+0x164>)
 80017f8:	2205      	movs	r2, #5
 80017fa:	701a      	strb	r2, [r3, #0]
		break;
 80017fc:	e00e      	b.n	800181c <_Z9hwAds1115v+0x160>
	/////////////////////
	// S5 - CLOSE LOOP //
	/////////////////////

	case 5:
		selectChannelAds	= !selectChannelAds;	// Cambia canal
 80017fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001830 <_Z9hwAds1115v+0x174>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	f083 0301 	eor.w	r3, r3, #1
 8001806:	b2da      	uxtb	r2, r3
 8001808:	4b09      	ldr	r3, [pc, #36]	@ (8001830 <_Z9hwAds1115v+0x174>)
 800180a:	701a      	strb	r2, [r3, #0]
		enableI2C	= 1;							// Habilita uso de I2C
 800180c:	4b07      	ldr	r3, [pc, #28]	@ (800182c <_Z9hwAds1115v+0x170>)
 800180e:	2201      	movs	r2, #1
 8001810:	701a      	strb	r2, [r3, #0]
		stateAdc	= 0;							// Vuelve a S0
 8001812:	4b03      	ldr	r3, [pc, #12]	@ (8001820 <_Z9hwAds1115v+0x164>)
 8001814:	2200      	movs	r2, #0
 8001816:	701a      	strb	r2, [r3, #0]
		break;
 8001818:	e000      	b.n	800181c <_Z9hwAds1115v+0x160>

	default:
		break;
 800181a:	bf00      	nop
	}
}
 800181c:	bf00      	nop
 800181e:	bd80      	pop	{r7, pc}
 8001820:	200004b8 	.word	0x200004b8
 8001824:	200004bc 	.word	0x200004bc
 8001828:	200004c0 	.word	0x200004c0
 800182c:	2000000b 	.word	0x2000000b
 8001830:	200004d2 	.word	0x200004d2
 8001834:	2000000c 	.word	0x2000000c
 8001838:	2000073c 	.word	0x2000073c
 800183c:	20000010 	.word	0x20000010
 8001840:	200010f7 	.word	0x200010f7
 8001844:	200004c8 	.word	0x200004c8
 8001848:	20000564 	.word	0x20000564
 800184c:	200004c4 	.word	0x200004c4
 8001850:	200004cc 	.word	0x200004cc
 8001854:	200004ce 	.word	0x200004ce
 8001858:	200004d0 	.word	0x200004d0

0800185c <_Z7hwSht31v>:
 *	OUTPUT	: 	tempIntern, tempExtern
 *				humIntern, humExtern
 *				warningHardware[0], warningHardware[1]
 */

void hwSht31(){
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0

	switch ( stateSht31 ){
 8001860:	4b98      	ldr	r3, [pc, #608]	@ (8001ac4 <_Z7hwSht31v+0x268>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b06      	cmp	r3, #6
 8001866:	f200 8126 	bhi.w	8001ab6 <_Z7hwSht31v+0x25a>
 800186a:	a201      	add	r2, pc, #4	@ (adr r2, 8001870 <_Z7hwSht31v+0x14>)
 800186c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001870:	0800188d 	.word	0x0800188d
 8001874:	080018c1 	.word	0x080018c1
 8001878:	080018ff 	.word	0x080018ff
 800187c:	08001943 	.word	0x08001943
 8001880:	08001969 	.word	0x08001969
 8001884:	08001989 	.word	0x08001989
 8001888:	08001a85 	.word	0x08001a85
	///////////////////////////
	// S0 - WAIT FOR MEASURE //
	///////////////////////////

	case 0:
		countSht31++;							// Suma 1 al contador
 800188c:	4b8e      	ldr	r3, [pc, #568]	@ (8001ac8 <_Z7hwSht31v+0x26c>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	3301      	adds	r3, #1
 8001892:	4a8d      	ldr	r2, [pc, #564]	@ (8001ac8 <_Z7hwSht31v+0x26c>)
 8001894:	6013      	str	r3, [r2, #0]

		if ( countSht31 >= limitSht31_measure && enableI2C ){// Si el contador pasa limite
 8001896:	4b8c      	ldr	r3, [pc, #560]	@ (8001ac8 <_Z7hwSht31v+0x26c>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	4b8c      	ldr	r3, [pc, #560]	@ (8001acc <_Z7hwSht31v+0x270>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	429a      	cmp	r2, r3
 80018a0:	db0a      	blt.n	80018b8 <_Z7hwSht31v+0x5c>
 80018a2:	4b8b      	ldr	r3, [pc, #556]	@ (8001ad0 <_Z7hwSht31v+0x274>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d006      	beq.n	80018b8 <_Z7hwSht31v+0x5c>
			enableI2C	= 0;					// Deshabilita uso de I2C
 80018aa:	4b89      	ldr	r3, [pc, #548]	@ (8001ad0 <_Z7hwSht31v+0x274>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	701a      	strb	r2, [r3, #0]
			stateSht31	= 1;					// Pasa a S1
 80018b0:	4b84      	ldr	r3, [pc, #528]	@ (8001ac4 <_Z7hwSht31v+0x268>)
 80018b2:	2201      	movs	r2, #1
 80018b4:	701a      	strb	r2, [r3, #0]
		}
		else{									// Si no
			stateSht31	= 0;					// Espera
		}
		break;
 80018b6:	e102      	b.n	8001abe <_Z7hwSht31v+0x262>
			stateSht31	= 0;					// Espera
 80018b8:	4b82      	ldr	r3, [pc, #520]	@ (8001ac4 <_Z7hwSht31v+0x268>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	701a      	strb	r2, [r3, #0]
		break;
 80018be:	e0fe      	b.n	8001abe <_Z7hwSht31v+0x262>
	///////////////////////////
	// S1 - TRANSMIT COMMAND //
	///////////////////////////

	case 1:
		countSht31	= 0;				// Reinicia contador
 80018c0:	4b81      	ldr	r3, [pc, #516]	@ (8001ac8 <_Z7hwSht31v+0x26c>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
										// Transmite comando por I2C al SHT31 correspondiente
										// Solicita respuesta del proceso

		buffer_SHT31_I2C_OUT[0]	= command_Sht31 >> 8;				// Copia primer byte del comando
 80018c6:	4b83      	ldr	r3, [pc, #524]	@ (8001ad4 <_Z7hwSht31v+0x278>)
 80018c8:	881b      	ldrh	r3, [r3, #0]
 80018ca:	0a1b      	lsrs	r3, r3, #8
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	b2da      	uxtb	r2, r3
 80018d0:	4b81      	ldr	r3, [pc, #516]	@ (8001ad8 <_Z7hwSht31v+0x27c>)
 80018d2:	701a      	strb	r2, [r3, #0]
		buffer_SHT31_I2C_OUT[1]	= uint8_t ( command_Sht31 & 0xFF );	// Copia segundo byte del comando
 80018d4:	4b7f      	ldr	r3, [pc, #508]	@ (8001ad4 <_Z7hwSht31v+0x278>)
 80018d6:	881b      	ldrh	r3, [r3, #0]
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	4b7f      	ldr	r3, [pc, #508]	@ (8001ad8 <_Z7hwSht31v+0x27c>)
 80018dc:	705a      	strb	r2, [r3, #1]

		flagI2C_DMA	= 0;											// Reinicia flag de envio de datos
 80018de:	4b7f      	ldr	r3, [pc, #508]	@ (8001adc <_Z7hwSht31v+0x280>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	701a      	strb	r2, [r3, #0]
														 			// Transmite comando
		HAL_I2C_Master_Transmit_DMA(&hi2c1, addressSht31<<1, buffer_SHT31_I2C_OUT, 2);
 80018e4:	4b7e      	ldr	r3, [pc, #504]	@ (8001ae0 <_Z7hwSht31v+0x284>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	b299      	uxth	r1, r3
 80018ec:	2302      	movs	r3, #2
 80018ee:	4a7a      	ldr	r2, [pc, #488]	@ (8001ad8 <_Z7hwSht31v+0x27c>)
 80018f0:	487c      	ldr	r0, [pc, #496]	@ (8001ae4 <_Z7hwSht31v+0x288>)
 80018f2:	f004 fdaf 	bl	8006454 <HAL_I2C_Master_Transmit_DMA>

		stateSht31	= 2;											// Pasa a S2
 80018f6:	4b73      	ldr	r3, [pc, #460]	@ (8001ac4 <_Z7hwSht31v+0x268>)
 80018f8:	2202      	movs	r2, #2
 80018fa:	701a      	strb	r2, [r3, #0]
		break;
 80018fc:	e0df      	b.n	8001abe <_Z7hwSht31v+0x262>
										// PERO CON FALTA DE INFORMACIN PARA EL SENSOR
										// flagI2C_DMA -> 0: No hay sensor | 1: Hay sensor
										// flagI2C_DMA se actualiza en HAL_I2C_MasterTxCpltCallback
										// HAL_I2C_MasterTxCpltCallback se activa cuando el DMA transmiti correctamente

		if ( !selectSht31 ){					// Si esta seleccionado SHT31 interno
 80018fe:	4b7a      	ldr	r3, [pc, #488]	@ (8001ae8 <_Z7hwSht31v+0x28c>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	f083 0301 	eor.w	r3, r3, #1
 8001906:	b2db      	uxtb	r3, r3
 8001908:	2b00      	cmp	r3, #0
 800190a:	d007      	beq.n	800191c <_Z7hwSht31v+0xc0>
			errorHardware[0]	= !flagI2C_DMA;	// Marca estado del sensor
 800190c:	4b73      	ldr	r3, [pc, #460]	@ (8001adc <_Z7hwSht31v+0x280>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	f083 0301 	eor.w	r3, r3, #1
 8001914:	b2da      	uxtb	r2, r3
 8001916:	4b75      	ldr	r3, [pc, #468]	@ (8001aec <_Z7hwSht31v+0x290>)
 8001918:	701a      	strb	r2, [r3, #0]
 800191a:	e006      	b.n	800192a <_Z7hwSht31v+0xce>
		}
		else{									// Si esta seleccionado SHT31 externo
			errorHardware[1]	= !flagI2C_DMA;	// Marca estado del sensor
 800191c:	4b6f      	ldr	r3, [pc, #444]	@ (8001adc <_Z7hwSht31v+0x280>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	f083 0301 	eor.w	r3, r3, #1
 8001924:	b2da      	uxtb	r2, r3
 8001926:	4b71      	ldr	r3, [pc, #452]	@ (8001aec <_Z7hwSht31v+0x290>)
 8001928:	705a      	strb	r2, [r3, #1]
		}

		if ( flagI2C_DMA ){						// Si hay sensor
 800192a:	4b6c      	ldr	r3, [pc, #432]	@ (8001adc <_Z7hwSht31v+0x280>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d003      	beq.n	800193a <_Z7hwSht31v+0xde>
			stateSht31	= 3;					// Pasa a S3 para recibir datos
 8001932:	4b64      	ldr	r3, [pc, #400]	@ (8001ac4 <_Z7hwSht31v+0x268>)
 8001934:	2203      	movs	r2, #3
 8001936:	701a      	strb	r2, [r3, #0]
		}
		else{									// Si no hay sensor
			stateSht31	= 6;					// Pasa a S6 - cambio de sensor
		}
		break;
 8001938:	e0c1      	b.n	8001abe <_Z7hwSht31v+0x262>
			stateSht31	= 6;					// Pasa a S6 - cambio de sensor
 800193a:	4b62      	ldr	r3, [pc, #392]	@ (8001ac4 <_Z7hwSht31v+0x268>)
 800193c:	2206      	movs	r2, #6
 800193e:	701a      	strb	r2, [r3, #0]
		break;
 8001940:	e0bd      	b.n	8001abe <_Z7hwSht31v+0x262>
	///////////////////////////
	// S3 - ESPERA RESPUESTA //
	///////////////////////////

	case 3:
		countSht31++;							// Suma 1 al contador
 8001942:	4b61      	ldr	r3, [pc, #388]	@ (8001ac8 <_Z7hwSht31v+0x26c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	3301      	adds	r3, #1
 8001948:	4a5f      	ldr	r2, [pc, #380]	@ (8001ac8 <_Z7hwSht31v+0x26c>)
 800194a:	6013      	str	r3, [r2, #0]

		if ( countSht31 >= limitSht31_i2c ){	// Si pasa el limite de respuesta
 800194c:	4b5e      	ldr	r3, [pc, #376]	@ (8001ac8 <_Z7hwSht31v+0x26c>)
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	4b67      	ldr	r3, [pc, #412]	@ (8001af0 <_Z7hwSht31v+0x294>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	429a      	cmp	r2, r3
 8001956:	db03      	blt.n	8001960 <_Z7hwSht31v+0x104>
			stateSht31	= 4;					// Pasa a S4
 8001958:	4b5a      	ldr	r3, [pc, #360]	@ (8001ac4 <_Z7hwSht31v+0x268>)
 800195a:	2204      	movs	r2, #4
 800195c:	701a      	strb	r2, [r3, #0]
		}
		else{									// Sino
			stateSht31	= 3;					// Espera en S3
		}
		break;
 800195e:	e0ae      	b.n	8001abe <_Z7hwSht31v+0x262>
			stateSht31	= 3;					// Espera en S3
 8001960:	4b58      	ldr	r3, [pc, #352]	@ (8001ac4 <_Z7hwSht31v+0x268>)
 8001962:	2203      	movs	r2, #3
 8001964:	701a      	strb	r2, [r3, #0]
		break;
 8001966:	e0aa      	b.n	8001abe <_Z7hwSht31v+0x262>

	///////////////////////
	// S4 - RECIBE DATOS //
	///////////////////////
	case 4:
		countSht31	= 0;	// Reinicia contador
 8001968:	4b57      	ldr	r3, [pc, #348]	@ (8001ac8 <_Z7hwSht31v+0x26c>)
 800196a:	2200      	movs	r2, #0
 800196c:	601a      	str	r2, [r3, #0]
							// RECIBE LOS DATOS DEL BUS I2C
		HAL_I2C_Master_Receive_DMA(&hi2c1, addressSht31<<1, buffer_SHT31_I2C_IN, 6);
 800196e:	4b5c      	ldr	r3, [pc, #368]	@ (8001ae0 <_Z7hwSht31v+0x284>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	b299      	uxth	r1, r3
 8001976:	2306      	movs	r3, #6
 8001978:	4a5e      	ldr	r2, [pc, #376]	@ (8001af4 <_Z7hwSht31v+0x298>)
 800197a:	485a      	ldr	r0, [pc, #360]	@ (8001ae4 <_Z7hwSht31v+0x288>)
 800197c:	f004 fe7e 	bl	800667c <HAL_I2C_Master_Receive_DMA>
		stateSht31	= 5;	// Pasa a S5 para
 8001980:	4b50      	ldr	r3, [pc, #320]	@ (8001ac4 <_Z7hwSht31v+0x268>)
 8001982:	2205      	movs	r2, #5
 8001984:	701a      	strb	r2, [r3, #0]
		break;
 8001986:	e09a      	b.n	8001abe <_Z7hwSht31v+0x262>
	// S5 - ESCALA DE VARIABLES //
	//////////////////////////////

	case 5:

		if ( !selectSht31 ){														// Si esta seleccionado SHT INTERNO
 8001988:	4b57      	ldr	r3, [pc, #348]	@ (8001ae8 <_Z7hwSht31v+0x28c>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	f083 0301 	eor.w	r3, r3, #1
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2b00      	cmp	r3, #0
 8001994:	d039      	beq.n	8001a0a <_Z7hwSht31v+0x1ae>
			tempIntern	= (buffer_SHT31_I2C_IN[0] << 8) + buffer_SHT31_I2C_IN[1];	// Une valores del bus para temperatura
 8001996:	4b57      	ldr	r3, [pc, #348]	@ (8001af4 <_Z7hwSht31v+0x298>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	021b      	lsls	r3, r3, #8
 800199c:	b29b      	uxth	r3, r3
 800199e:	4a55      	ldr	r2, [pc, #340]	@ (8001af4 <_Z7hwSht31v+0x298>)
 80019a0:	7852      	ldrb	r2, [r2, #1]
 80019a2:	4413      	add	r3, r2
 80019a4:	b29a      	uxth	r2, r3
 80019a6:	4b54      	ldr	r3, [pc, #336]	@ (8001af8 <_Z7hwSht31v+0x29c>)
 80019a8:	801a      	strh	r2, [r3, #0]
			tempIntern	= 1750*tempIntern/65535 - 450;								// Escala sugerida
 80019aa:	4b53      	ldr	r3, [pc, #332]	@ (8001af8 <_Z7hwSht31v+0x29c>)
 80019ac:	881b      	ldrh	r3, [r3, #0]
 80019ae:	461a      	mov	r2, r3
 80019b0:	f240 63d6 	movw	r3, #1750	@ 0x6d6
 80019b4:	fb02 f303 	mul.w	r3, r2, r3
 80019b8:	4a50      	ldr	r2, [pc, #320]	@ (8001afc <_Z7hwSht31v+0x2a0>)
 80019ba:	fb82 1203 	smull	r1, r2, r2, r3
 80019be:	441a      	add	r2, r3
 80019c0:	13d2      	asrs	r2, r2, #15
 80019c2:	17db      	asrs	r3, r3, #31
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	f5a3 73e1 	sub.w	r3, r3, #450	@ 0x1c2
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	4b4a      	ldr	r3, [pc, #296]	@ (8001af8 <_Z7hwSht31v+0x29c>)
 80019d0:	801a      	strh	r2, [r3, #0]

			humIntern	= (buffer_SHT31_I2C_IN[3] << 8) + buffer_SHT31_I2C_IN[4];	// Une los valores del bus para humedad
 80019d2:	4b48      	ldr	r3, [pc, #288]	@ (8001af4 <_Z7hwSht31v+0x298>)
 80019d4:	78db      	ldrb	r3, [r3, #3]
 80019d6:	021b      	lsls	r3, r3, #8
 80019d8:	b29b      	uxth	r3, r3
 80019da:	4a46      	ldr	r2, [pc, #280]	@ (8001af4 <_Z7hwSht31v+0x298>)
 80019dc:	7912      	ldrb	r2, [r2, #4]
 80019de:	4413      	add	r3, r2
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	4b47      	ldr	r3, [pc, #284]	@ (8001b00 <_Z7hwSht31v+0x2a4>)
 80019e4:	801a      	strh	r2, [r3, #0]
			humIntern	= 1000*humIntern/65535;										// Escala sugerida
 80019e6:	4b46      	ldr	r3, [pc, #280]	@ (8001b00 <_Z7hwSht31v+0x2a4>)
 80019e8:	881b      	ldrh	r3, [r3, #0]
 80019ea:	461a      	mov	r2, r3
 80019ec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019f0:	fb02 f303 	mul.w	r3, r2, r3
 80019f4:	4a41      	ldr	r2, [pc, #260]	@ (8001afc <_Z7hwSht31v+0x2a0>)
 80019f6:	fb82 1203 	smull	r1, r2, r2, r3
 80019fa:	441a      	add	r2, r3
 80019fc:	13d2      	asrs	r2, r2, #15
 80019fe:	17db      	asrs	r3, r3, #31
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	b29a      	uxth	r2, r3
 8001a04:	4b3e      	ldr	r3, [pc, #248]	@ (8001b00 <_Z7hwSht31v+0x2a4>)
 8001a06:	801a      	strh	r2, [r3, #0]
 8001a08:	e038      	b.n	8001a7c <_Z7hwSht31v+0x220>
		}
		else{																		// Si esta seleccionado SHT EXTERNO
			tempExtern	= (buffer_SHT31_I2C_IN[0] << 8) + buffer_SHT31_I2C_IN[1];	// Une valores del bus paa temperatura externa
 8001a0a:	4b3a      	ldr	r3, [pc, #232]	@ (8001af4 <_Z7hwSht31v+0x298>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	021b      	lsls	r3, r3, #8
 8001a10:	b29b      	uxth	r3, r3
 8001a12:	4a38      	ldr	r2, [pc, #224]	@ (8001af4 <_Z7hwSht31v+0x298>)
 8001a14:	7852      	ldrb	r2, [r2, #1]
 8001a16:	4413      	add	r3, r2
 8001a18:	b29a      	uxth	r2, r3
 8001a1a:	4b3a      	ldr	r3, [pc, #232]	@ (8001b04 <_Z7hwSht31v+0x2a8>)
 8001a1c:	801a      	strh	r2, [r3, #0]
			tempExtern	= 1750*tempExtern/65535 - 450;								// Escala sugerida
 8001a1e:	4b39      	ldr	r3, [pc, #228]	@ (8001b04 <_Z7hwSht31v+0x2a8>)
 8001a20:	881b      	ldrh	r3, [r3, #0]
 8001a22:	461a      	mov	r2, r3
 8001a24:	f240 63d6 	movw	r3, #1750	@ 0x6d6
 8001a28:	fb02 f303 	mul.w	r3, r2, r3
 8001a2c:	4a33      	ldr	r2, [pc, #204]	@ (8001afc <_Z7hwSht31v+0x2a0>)
 8001a2e:	fb82 1203 	smull	r1, r2, r2, r3
 8001a32:	441a      	add	r2, r3
 8001a34:	13d2      	asrs	r2, r2, #15
 8001a36:	17db      	asrs	r3, r3, #31
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	f5a3 73e1 	sub.w	r3, r3, #450	@ 0x1c2
 8001a40:	b29a      	uxth	r2, r3
 8001a42:	4b30      	ldr	r3, [pc, #192]	@ (8001b04 <_Z7hwSht31v+0x2a8>)
 8001a44:	801a      	strh	r2, [r3, #0]

			humExtern	= (buffer_SHT31_I2C_IN[3] << 8) + buffer_SHT31_I2C_IN[4];	// Une valores del bus para humedad
 8001a46:	4b2b      	ldr	r3, [pc, #172]	@ (8001af4 <_Z7hwSht31v+0x298>)
 8001a48:	78db      	ldrb	r3, [r3, #3]
 8001a4a:	021b      	lsls	r3, r3, #8
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	4a29      	ldr	r2, [pc, #164]	@ (8001af4 <_Z7hwSht31v+0x298>)
 8001a50:	7912      	ldrb	r2, [r2, #4]
 8001a52:	4413      	add	r3, r2
 8001a54:	b29a      	uxth	r2, r3
 8001a56:	4b2c      	ldr	r3, [pc, #176]	@ (8001b08 <_Z7hwSht31v+0x2ac>)
 8001a58:	801a      	strh	r2, [r3, #0]
			humExtern	= 1000*humExtern/65535;										// Escala sugerida
 8001a5a:	4b2b      	ldr	r3, [pc, #172]	@ (8001b08 <_Z7hwSht31v+0x2ac>)
 8001a5c:	881b      	ldrh	r3, [r3, #0]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a64:	fb02 f303 	mul.w	r3, r2, r3
 8001a68:	4a24      	ldr	r2, [pc, #144]	@ (8001afc <_Z7hwSht31v+0x2a0>)
 8001a6a:	fb82 1203 	smull	r1, r2, r2, r3
 8001a6e:	441a      	add	r2, r3
 8001a70:	13d2      	asrs	r2, r2, #15
 8001a72:	17db      	asrs	r3, r3, #31
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	4b23      	ldr	r3, [pc, #140]	@ (8001b08 <_Z7hwSht31v+0x2ac>)
 8001a7a:	801a      	strh	r2, [r3, #0]
		}
		stateSht31	= 6;
 8001a7c:	4b11      	ldr	r3, [pc, #68]	@ (8001ac4 <_Z7hwSht31v+0x268>)
 8001a7e:	2206      	movs	r2, #6
 8001a80:	701a      	strb	r2, [r3, #0]
		break;
 8001a82:	e01c      	b.n	8001abe <_Z7hwSht31v+0x262>

	///////////////////////////
	// S6 - CAMBIO DE SENSOR //
	///////////////////////////
	case 6:
		enableI2C	= 1;
 8001a84:	4b12      	ldr	r3, [pc, #72]	@ (8001ad0 <_Z7hwSht31v+0x274>)
 8001a86:	2201      	movs	r2, #1
 8001a88:	701a      	strb	r2, [r3, #0]
		selectSht31	= !selectSht31;				//	Cambia sht31 seleccionado
 8001a8a:	4b17      	ldr	r3, [pc, #92]	@ (8001ae8 <_Z7hwSht31v+0x28c>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	f083 0301 	eor.w	r3, r3, #1
 8001a92:	b2da      	uxtb	r2, r3
 8001a94:	4b14      	ldr	r3, [pc, #80]	@ (8001ae8 <_Z7hwSht31v+0x28c>)
 8001a96:	701a      	strb	r2, [r3, #0]

		if ( selectSht31 ){						// Si selecciona SHT31 Externo
 8001a98:	4b13      	ldr	r3, [pc, #76]	@ (8001ae8 <_Z7hwSht31v+0x28c>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d003      	beq.n	8001aa8 <_Z7hwSht31v+0x24c>
			addressSht31	= SHT31_ADDRESS_A;	// Dija address 0x4
 8001aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae0 <_Z7hwSht31v+0x284>)
 8001aa2:	2244      	movs	r2, #68	@ 0x44
 8001aa4:	701a      	strb	r2, [r3, #0]
 8001aa6:	e002      	b.n	8001aae <_Z7hwSht31v+0x252>
		}
		else{									// Si selecciona SHT31 Interno
			addressSht31	= SHT31_ADDRESS_B;	// Fija address 0x45
 8001aa8:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae0 <_Z7hwSht31v+0x284>)
 8001aaa:	2245      	movs	r2, #69	@ 0x45
 8001aac:	701a      	strb	r2, [r3, #0]
		}

		stateSht31	= 0;						// Cierra el ciclo
 8001aae:	4b05      	ldr	r3, [pc, #20]	@ (8001ac4 <_Z7hwSht31v+0x268>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	701a      	strb	r2, [r3, #0]
		break;
 8001ab4:	e003      	b.n	8001abe <_Z7hwSht31v+0x262>

	default:
		stateSht31	= 0;
 8001ab6:	4b03      	ldr	r3, [pc, #12]	@ (8001ac4 <_Z7hwSht31v+0x268>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	701a      	strb	r2, [r3, #0]
		break;
 8001abc:	bf00      	nop
	}
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000499 	.word	0x20000499
 8001ac8:	2000049c 	.word	0x2000049c
 8001acc:	200004a0 	.word	0x200004a0
 8001ad0:	2000000b 	.word	0x2000000b
 8001ad4:	20000006 	.word	0x20000006
 8001ad8:	20000008 	.word	0x20000008
 8001adc:	200010f7 	.word	0x200010f7
 8001ae0:	2000000a 	.word	0x2000000a
 8001ae4:	2000073c 	.word	0x2000073c
 8001ae8:	200004ae 	.word	0x200004ae
 8001aec:	20000564 	.word	0x20000564
 8001af0:	200004a4 	.word	0x200004a4
 8001af4:	200004a8 	.word	0x200004a8
 8001af8:	200004b0 	.word	0x200004b0
 8001afc:	80008001 	.word	0x80008001
 8001b00:	200004b2 	.word	0x200004b2
 8001b04:	200004b4 	.word	0x200004b4
 8001b08:	200004b6 	.word	0x200004b6

08001b0c <_Z7hwBotonv>:
 *	INPUT 	: GPIO_A, PIN_3
 *	OUTPUT	: flagBoton
 *
 */

void hwBoton(){
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
	///////////
	// BOTON //
	///////////

	boton	= ! HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);	// Invierte la entrada
 8001b10:	2108      	movs	r1, #8
 8001b12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b16:	f004 fbd1 	bl	80062bc <HAL_GPIO_ReadPin>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	bf0c      	ite	eq
 8001b20:	2301      	moveq	r3, #1
 8001b22:	2300      	movne	r3, #0
 8001b24:	b2da      	uxtb	r2, r3
 8001b26:	4b25      	ldr	r3, [pc, #148]	@ (8001bbc <_Z7hwBotonv+0xb0>)
 8001b28:	701a      	strb	r2, [r3, #0]

	switch (stateBoton){
 8001b2a:	4b25      	ldr	r3, [pc, #148]	@ (8001bc0 <_Z7hwBotonv+0xb4>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d03a      	beq.n	8001ba8 <_Z7hwBotonv+0x9c>
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	dc3f      	bgt.n	8001bb6 <_Z7hwBotonv+0xaa>
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d002      	beq.n	8001b40 <_Z7hwBotonv+0x34>
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d012      	beq.n	8001b64 <_Z7hwBotonv+0x58>
		flagBoton	= 1;		// Indica que se presiono el boton
		stateBoton	= 0;		// Vuelve a S0
		break;

	default:
		break;
 8001b3e:	e03a      	b.n	8001bb6 <_Z7hwBotonv+0xaa>
		countBoton	= 0;		//	Reinicia contador
 8001b40:	4b20      	ldr	r3, [pc, #128]	@ (8001bc4 <_Z7hwBotonv+0xb8>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
		flagBoton	= 0;		//	Reinicia flag de boton apretado
 8001b46:	4b20      	ldr	r3, [pc, #128]	@ (8001bc8 <_Z7hwBotonv+0xbc>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	701a      	strb	r2, [r3, #0]
		if ( boton ){			//	Si se presiona el boton
 8001b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bbc <_Z7hwBotonv+0xb0>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d003      	beq.n	8001b5c <_Z7hwBotonv+0x50>
			stateBoton	= 1;	//	Pasa a S1
 8001b54:	4b1a      	ldr	r3, [pc, #104]	@ (8001bc0 <_Z7hwBotonv+0xb4>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	701a      	strb	r2, [r3, #0]
		break;
 8001b5a:	e02d      	b.n	8001bb8 <_Z7hwBotonv+0xac>
			stateBoton	= 0;	// Se queda en S0
 8001b5c:	4b18      	ldr	r3, [pc, #96]	@ (8001bc0 <_Z7hwBotonv+0xb4>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	701a      	strb	r2, [r3, #0]
		break;
 8001b62:	e029      	b.n	8001bb8 <_Z7hwBotonv+0xac>
		countBoton++;								// Suma 1 al contador
 8001b64:	4b17      	ldr	r3, [pc, #92]	@ (8001bc4 <_Z7hwBotonv+0xb8>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	4a16      	ldr	r2, [pc, #88]	@ (8001bc4 <_Z7hwBotonv+0xb8>)
 8001b6c:	6013      	str	r3, [r2, #0]
		if ( boton && countBoton >= limitBoton ){	// Si el boton esta presionado y llega al limite del contador
 8001b6e:	4b13      	ldr	r3, [pc, #76]	@ (8001bbc <_Z7hwBotonv+0xb0>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d009      	beq.n	8001b8a <_Z7hwBotonv+0x7e>
 8001b76:	4b13      	ldr	r3, [pc, #76]	@ (8001bc4 <_Z7hwBotonv+0xb8>)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	4b14      	ldr	r3, [pc, #80]	@ (8001bcc <_Z7hwBotonv+0xc0>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	db03      	blt.n	8001b8a <_Z7hwBotonv+0x7e>
			stateBoton	= 2;						// Pasa a S2
 8001b82:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc0 <_Z7hwBotonv+0xb4>)
 8001b84:	2202      	movs	r2, #2
 8001b86:	701a      	strb	r2, [r3, #0]
		break;
 8001b88:	e016      	b.n	8001bb8 <_Z7hwBotonv+0xac>
		else if ( !boton ){							// Si el boton no estaba apretado
 8001b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001bbc <_Z7hwBotonv+0xb0>)
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	f083 0301 	eor.w	r3, r3, #1
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d003      	beq.n	8001ba0 <_Z7hwBotonv+0x94>
			stateBoton	= 0;						// Vuelve a S0
 8001b98:	4b09      	ldr	r3, [pc, #36]	@ (8001bc0 <_Z7hwBotonv+0xb4>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	701a      	strb	r2, [r3, #0]
		break;
 8001b9e:	e00b      	b.n	8001bb8 <_Z7hwBotonv+0xac>
			stateBoton	= 1;						// Se queda en S1
 8001ba0:	4b07      	ldr	r3, [pc, #28]	@ (8001bc0 <_Z7hwBotonv+0xb4>)
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	701a      	strb	r2, [r3, #0]
		break;
 8001ba6:	e007      	b.n	8001bb8 <_Z7hwBotonv+0xac>
		flagBoton	= 1;		// Indica que se presiono el boton
 8001ba8:	4b07      	ldr	r3, [pc, #28]	@ (8001bc8 <_Z7hwBotonv+0xbc>)
 8001baa:	2201      	movs	r2, #1
 8001bac:	701a      	strb	r2, [r3, #0]
		stateBoton	= 0;		// Vuelve a S0
 8001bae:	4b04      	ldr	r3, [pc, #16]	@ (8001bc0 <_Z7hwBotonv+0xb4>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	701a      	strb	r2, [r3, #0]
		break;
 8001bb4:	e000      	b.n	8001bb8 <_Z7hwBotonv+0xac>
		break;
 8001bb6:	bf00      	nop
	}
}
 8001bb8:	bf00      	nop
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	2000048e 	.word	0x2000048e
 8001bc0:	20000498 	.word	0x20000498
 8001bc4:	20000490 	.word	0x20000490
 8001bc8:	20000aac 	.word	0x20000aac
 8001bcc:	20000494 	.word	0x20000494

08001bd0 <_Z7hwGpsInv>:
 *
 *	INPUT	:	gpsIn.available()
 *	OUTPUT	:	gpsInput.inserValue()
 */

void hwGpsIn(){
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
	if ( gpsIn.available() ){			// Si hay un elemento en fifo
 8001bd4:	4807      	ldr	r0, [pc, #28]	@ (8001bf4 <_Z7hwGpsInv+0x24>)
 8001bd6:	f7ff fd21 	bl	800161c <_ZN8fifoUart9availableEv>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d006      	beq.n	8001bee <_Z7hwGpsInv+0x1e>
		gpsBus = gpsIn.readElement();	// Lee valor en fifo
 8001be0:	4804      	ldr	r0, [pc, #16]	@ (8001bf4 <_Z7hwGpsInv+0x24>)
 8001be2:	f7ff fce2 	bl	80015aa <_ZN8fifoUart11readElementEv>
 8001be6:	4603      	mov	r3, r0
 8001be8:	461a      	mov	r2, r3
 8001bea:	4b03      	ldr	r3, [pc, #12]	@ (8001bf8 <_Z7hwGpsInv+0x28>)
 8001bec:	701a      	strb	r2, [r3, #0]
		//gpsInput.insertValue( gpsBus );	// Pasa el simbolo al otro metodo
	}
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	20000b08 	.word	0x20000b08
 8001bf8:	20000557 	.word	0x20000557

08001bfc <_Z8hwAnalogv>:
 *
 *	INPUT	:	analog[0],	analog[1], flagAnalog
 *	OUTPUT	:	battery, alphaAnalog_A, alphaAnalog_B
 */

void hwAnalog(){
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
	switch ( stateAnalog ){
 8001c00:	4b25      	ldr	r3, [pc, #148]	@ (8001c98 <_Z8hwAnalogv+0x9c>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d025      	beq.n	8001c54 <_Z8hwAnalogv+0x58>
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	dc42      	bgt.n	8001c92 <_Z8hwAnalogv+0x96>
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d002      	beq.n	8001c16 <_Z8hwAnalogv+0x1a>
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d013      	beq.n	8001c3c <_Z8hwAnalogv+0x40>
		else{												// Si no ha guardado
			stateAnalog		= 2;							// Espera en S2
		}
		break;
	}
}
 8001c14:	e03d      	b.n	8001c92 <_Z8hwAnalogv+0x96>
		countAnalog++;						// Suma 1 al contador
 8001c16:	4b21      	ldr	r3, [pc, #132]	@ (8001c9c <_Z8hwAnalogv+0xa0>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	4a1f      	ldr	r2, [pc, #124]	@ (8001c9c <_Z8hwAnalogv+0xa0>)
 8001c1e:	6013      	str	r3, [r2, #0]
		if ( countAnalog >= sampleAnalog ){	// Si cumple el tiempo de muestreo
 8001c20:	4b1e      	ldr	r3, [pc, #120]	@ (8001c9c <_Z8hwAnalogv+0xa0>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	4b1e      	ldr	r3, [pc, #120]	@ (8001ca0 <_Z8hwAnalogv+0xa4>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	db03      	blt.n	8001c34 <_Z8hwAnalogv+0x38>
			stateAnalog	= 1;				// Pasa a S1
 8001c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001c98 <_Z8hwAnalogv+0x9c>)
 8001c2e:	2201      	movs	r2, #1
 8001c30:	701a      	strb	r2, [r3, #0]
		break;
 8001c32:	e02e      	b.n	8001c92 <_Z8hwAnalogv+0x96>
			stateAnalog	= 0;				// Espera en S0
 8001c34:	4b18      	ldr	r3, [pc, #96]	@ (8001c98 <_Z8hwAnalogv+0x9c>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	701a      	strb	r2, [r3, #0]
		break;
 8001c3a:	e02a      	b.n	8001c92 <_Z8hwAnalogv+0x96>
		countAnalog	= 0;									// Reinicia contador
 8001c3c:	4b17      	ldr	r3, [pc, #92]	@ (8001c9c <_Z8hwAnalogv+0xa0>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
		HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog, 3);	// Inicia muestreo
 8001c42:	2203      	movs	r2, #3
 8001c44:	4917      	ldr	r1, [pc, #92]	@ (8001ca4 <_Z8hwAnalogv+0xa8>)
 8001c46:	4818      	ldr	r0, [pc, #96]	@ (8001ca8 <_Z8hwAnalogv+0xac>)
 8001c48:	f002 fcee 	bl	8004628 <HAL_ADC_Start_DMA>
		stateAnalog	= 2;									// Pasa a S2
 8001c4c:	4b12      	ldr	r3, [pc, #72]	@ (8001c98 <_Z8hwAnalogv+0x9c>)
 8001c4e:	2202      	movs	r2, #2
 8001c50:	701a      	strb	r2, [r3, #0]
		break;
 8001c52:	e01e      	b.n	8001c92 <_Z8hwAnalogv+0x96>
		if ( flagAnalog ){									// Si guardo correctamente
 8001c54:	4b15      	ldr	r3, [pc, #84]	@ (8001cac <_Z8hwAnalogv+0xb0>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d016      	beq.n	8001c8a <_Z8hwAnalogv+0x8e>
			battery			= (analog[0] & 0xFFFF);			// Guarda valor bateria
 8001c5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ca4 <_Z8hwAnalogv+0xa8>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	b29a      	uxth	r2, r3
 8001c62:	4b13      	ldr	r3, [pc, #76]	@ (8001cb0 <_Z8hwAnalogv+0xb4>)
 8001c64:	801a      	strh	r2, [r3, #0]
			alphaAnalog_A	= (analog[0] >> 16 & 0xFFFF);	// Guarda valor Alpha A
 8001c66:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca4 <_Z8hwAnalogv+0xa8>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	0c1b      	lsrs	r3, r3, #16
 8001c6c:	b29a      	uxth	r2, r3
 8001c6e:	4b11      	ldr	r3, [pc, #68]	@ (8001cb4 <_Z8hwAnalogv+0xb8>)
 8001c70:	801a      	strh	r2, [r3, #0]
			alphaAnalog_B	= (analog[1] & 0xFFFF);			// Guarda valor Alpha B
 8001c72:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca4 <_Z8hwAnalogv+0xa8>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	b29a      	uxth	r2, r3
 8001c78:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb8 <_Z8hwAnalogv+0xbc>)
 8001c7a:	801a      	strh	r2, [r3, #0]
			flagAnalog		= 0;							// Reinicia flag de medicion analogica
 8001c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001cac <_Z8hwAnalogv+0xb0>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	701a      	strb	r2, [r3, #0]
			stateAnalog		= 0;							// Vuelve a S0
 8001c82:	4b05      	ldr	r3, [pc, #20]	@ (8001c98 <_Z8hwAnalogv+0x9c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	701a      	strb	r2, [r3, #0]
		break;
 8001c88:	e002      	b.n	8001c90 <_Z8hwAnalogv+0x94>
			stateAnalog		= 2;							// Espera en S2
 8001c8a:	4b03      	ldr	r3, [pc, #12]	@ (8001c98 <_Z8hwAnalogv+0x9c>)
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	701a      	strb	r2, [r3, #0]
		break;
 8001c90:	bf00      	nop
}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	200004e4 	.word	0x200004e4
 8001c9c:	200004dc 	.word	0x200004dc
 8001ca0:	200004e0 	.word	0x200004e0
 8001ca4:	20001190 	.word	0x20001190
 8001ca8:	2000068c 	.word	0x2000068c
 8001cac:	2000119c 	.word	0x2000119c
 8001cb0:	200004d4 	.word	0x200004d4
 8001cb4:	200004d6 	.word	0x200004d6
 8001cb8:	200004d8 	.word	0x200004d8

08001cbc <_Z8hwEEPROMv>:
 * 1. Indicar cada uno de los pasos de calibracion
 * 2. Guardas datos de forma periodica en EEPROM
 * 3.
 */

void hwEEPROM(){
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0

	switch ( stateEEPROM ){
 8001cc2:	4b5f      	ldr	r3, [pc, #380]	@ (8001e40 <_Z8hwEEPROMv+0x184>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b04      	cmp	r3, #4
 8001cc8:	f200 80b0 	bhi.w	8001e2c <_Z8hwEEPROMv+0x170>
 8001ccc:	a201      	add	r2, pc, #4	@ (adr r2, 8001cd4 <_Z8hwEEPROMv+0x18>)
 8001cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd2:	bf00      	nop
 8001cd4:	08001ce9 	.word	0x08001ce9
 8001cd8:	08001d51 	.word	0x08001d51
 8001cdc:	08001db9 	.word	0x08001db9
 8001ce0:	08001dc1 	.word	0x08001dc1
 8001ce4:	08001e35 	.word	0x08001e35
	// S0 - READ PAGE 0 //
	//////////////////////

	case 0:

		EEPROM_Read(0, 0,  nameSensor_0,	sizeof(nameSensor_0));		// Name of sensor
 8001ce8:	2314      	movs	r3, #20
 8001cea:	4a56      	ldr	r2, [pc, #344]	@ (8001e44 <_Z8hwEEPROMv+0x188>)
 8001cec:	2100      	movs	r1, #0
 8001cee:	2000      	movs	r0, #0
 8001cf0:	f7fe fed0 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 20, idSensor_0,		sizeof(idSensor_0));		// ID of sensor
 8001cf4:	2304      	movs	r3, #4
 8001cf6:	4a54      	ldr	r2, [pc, #336]	@ (8001e48 <_Z8hwEEPROMv+0x18c>)
 8001cf8:	2114      	movs	r1, #20
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	f7fe feca 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 24, rangeSensor_0,	sizeof(rangeSensor_0));		// Range of sensor
 8001d00:	2304      	movs	r3, #4
 8001d02:	4a52      	ldr	r2, [pc, #328]	@ (8001e4c <_Z8hwEEPROMv+0x190>)
 8001d04:	2118      	movs	r1, #24
 8001d06:	2000      	movs	r0, #0
 8001d08:	f7fe fec4 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 28, amplifier_10,	sizeof(amplifier_10));		// Amplifier 1 of sensor
 8001d0c:	2304      	movs	r3, #4
 8001d0e:	4a50      	ldr	r2, [pc, #320]	@ (8001e50 <_Z8hwEEPROMv+0x194>)
 8001d10:	211c      	movs	r1, #28
 8001d12:	2000      	movs	r0, #0
 8001d14:	f7fe febe 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 32, amplifier_20,	sizeof(amplifier_20));		// Amplifier 2 of sensor
 8001d18:	2304      	movs	r3, #4
 8001d1a:	4a4e      	ldr	r2, [pc, #312]	@ (8001e54 <_Z8hwEEPROMv+0x198>)
 8001d1c:	2120      	movs	r1, #32
 8001d1e:	2000      	movs	r0, #0
 8001d20:	f7fe feb8 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 36, groundSensor_0,	sizeof(groundSensor_0));	// N of curve
 8001d24:	2304      	movs	r3, #4
 8001d26:	4a4c      	ldr	r2, [pc, #304]	@ (8001e58 <_Z8hwEEPROMv+0x19c>)
 8001d28:	2124      	movs	r1, #36	@ 0x24
 8001d2a:	2000      	movs	r0, #0
 8001d2c:	f7fe feb2 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 40, curveSensor_0,	sizeof(curveSensor_0));		// M of curve
 8001d30:	2304      	movs	r3, #4
 8001d32:	4a4a      	ldr	r2, [pc, #296]	@ (8001e5c <_Z8hwEEPROMv+0x1a0>)
 8001d34:	2128      	movs	r1, #40	@ 0x28
 8001d36:	2000      	movs	r0, #0
 8001d38:	f7fe feac 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 44, dateCalib_0,		sizeof(dateCalib_0));		// Date of calibration
 8001d3c:	230a      	movs	r3, #10
 8001d3e:	4a48      	ldr	r2, [pc, #288]	@ (8001e60 <_Z8hwEEPROMv+0x1a4>)
 8001d40:	212c      	movs	r1, #44	@ 0x2c
 8001d42:	2000      	movs	r0, #0
 8001d44:	f7fe fea6 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		stateEEPROM	= 1;												// S1 to read page 1
 8001d48:	4b3d      	ldr	r3, [pc, #244]	@ (8001e40 <_Z8hwEEPROMv+0x184>)
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	701a      	strb	r2, [r3, #0]
		break;
 8001d4e:	e072      	b.n	8001e36 <_Z8hwEEPROMv+0x17a>
	//////////////////////
	// S1 - READ PAGE 1 //
	//////////////////////

	case 1:
		EEPROM_Read(1, 0,  nameSensor_1,	sizeof(nameSensor_1));		// Name of sensor
 8001d50:	2314      	movs	r3, #20
 8001d52:	4a44      	ldr	r2, [pc, #272]	@ (8001e64 <_Z8hwEEPROMv+0x1a8>)
 8001d54:	2100      	movs	r1, #0
 8001d56:	2001      	movs	r0, #1
 8001d58:	f7fe fe9c 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 20, idSensor_1,		sizeof(idSensor_1));		// ID of sensor
 8001d5c:	2304      	movs	r3, #4
 8001d5e:	4a42      	ldr	r2, [pc, #264]	@ (8001e68 <_Z8hwEEPROMv+0x1ac>)
 8001d60:	2114      	movs	r1, #20
 8001d62:	2001      	movs	r0, #1
 8001d64:	f7fe fe96 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 24, rangeSensor_1,	sizeof(rangeSensor_1));		// Range of sensor
 8001d68:	2304      	movs	r3, #4
 8001d6a:	4a40      	ldr	r2, [pc, #256]	@ (8001e6c <_Z8hwEEPROMv+0x1b0>)
 8001d6c:	2118      	movs	r1, #24
 8001d6e:	2001      	movs	r0, #1
 8001d70:	f7fe fe90 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 28, amplifier_11,	sizeof(amplifier_11));		// Amplifier 1 of sensor
 8001d74:	2304      	movs	r3, #4
 8001d76:	4a3e      	ldr	r2, [pc, #248]	@ (8001e70 <_Z8hwEEPROMv+0x1b4>)
 8001d78:	211c      	movs	r1, #28
 8001d7a:	2001      	movs	r0, #1
 8001d7c:	f7fe fe8a 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 32, amplifier_21,	sizeof(amplifier_21));		// Amplifier 2 of sensor
 8001d80:	2304      	movs	r3, #4
 8001d82:	4a3c      	ldr	r2, [pc, #240]	@ (8001e74 <_Z8hwEEPROMv+0x1b8>)
 8001d84:	2120      	movs	r1, #32
 8001d86:	2001      	movs	r0, #1
 8001d88:	f7fe fe84 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 36, groundSensor_1,	sizeof(groundSensor_1));	// N of curve
 8001d8c:	2304      	movs	r3, #4
 8001d8e:	4a3a      	ldr	r2, [pc, #232]	@ (8001e78 <_Z8hwEEPROMv+0x1bc>)
 8001d90:	2124      	movs	r1, #36	@ 0x24
 8001d92:	2001      	movs	r0, #1
 8001d94:	f7fe fe7e 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 40, curveSensor_1,	sizeof(curveSensor_1));		// M of curve
 8001d98:	2304      	movs	r3, #4
 8001d9a:	4a38      	ldr	r2, [pc, #224]	@ (8001e7c <_Z8hwEEPROMv+0x1c0>)
 8001d9c:	2128      	movs	r1, #40	@ 0x28
 8001d9e:	2001      	movs	r0, #1
 8001da0:	f7fe fe78 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 44, dateCalib_1,		sizeof(dateCalib_1));		// Date of calibration
 8001da4:	230a      	movs	r3, #10
 8001da6:	4a36      	ldr	r2, [pc, #216]	@ (8001e80 <_Z8hwEEPROMv+0x1c4>)
 8001da8:	212c      	movs	r1, #44	@ 0x2c
 8001daa:	2001      	movs	r0, #1
 8001dac:	f7fe fe72 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		stateEEPROM	= 2;												// S2 to stop of read
 8001db0:	4b23      	ldr	r3, [pc, #140]	@ (8001e40 <_Z8hwEEPROMv+0x184>)
 8001db2:	2202      	movs	r2, #2
 8001db4:	701a      	strb	r2, [r3, #0]
		break;
 8001db6:	e03e      	b.n	8001e36 <_Z8hwEEPROMv+0x17a>
		EEPROM_Write(1, 32, amplifier2_1, sizeof(amplifier2_0));
		EEPROM_Write(1, 36, groundSensor1, sizeof(groundSensor0));
		EEPROM_Write(1, 40, curveSensor1, sizeof(curveSensor0));
		EEPROM_Write(1, 44, dateCalib1, sizeof(dateCalib0));
		*/
		stateEEPROM	= 3;								// Pasa a S3
 8001db8:	4b21      	ldr	r3, [pc, #132]	@ (8001e40 <_Z8hwEEPROMv+0x184>)
 8001dba:	2203      	movs	r2, #3
 8001dbc:	701a      	strb	r2, [r3, #0]
		break;
 8001dbe:	e03a      	b.n	8001e36 <_Z8hwEEPROMv+0x17a>
	// S3 - STOP READING //
	///////////////////////

	case 3:
		uint8_t i;										// Inicia contador
		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	71fb      	strb	r3, [r7, #7]
 8001dc4:	e012      	b.n	8001dec <_Z8hwEEPROMv+0x130>
			if ( nameAlphaB[i]	== nameSensor_0[i] ){	// Compara caracter ideal y caracter leido
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	4a2e      	ldr	r2, [pc, #184]	@ (8001e84 <_Z8hwEEPROMv+0x1c8>)
 8001dca:	5cd2      	ldrb	r2, [r2, r3]
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	491d      	ldr	r1, [pc, #116]	@ (8001e44 <_Z8hwEEPROMv+0x188>)
 8001dd0:	5ccb      	ldrb	r3, [r1, r3]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d103      	bne.n	8001dde <_Z8hwEEPROMv+0x122>
				errorHardware[4]	= 0;				// Si son iguales  no hay error
 8001dd6:	4b2c      	ldr	r3, [pc, #176]	@ (8001e88 <_Z8hwEEPROMv+0x1cc>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	711a      	strb	r2, [r3, #4]
 8001ddc:	e003      	b.n	8001de6 <_Z8hwEEPROMv+0x12a>
			}
			else{										// Si son distintos
				errorHardware[4]	= 1;				// Indica error
 8001dde:	4b2a      	ldr	r3, [pc, #168]	@ (8001e88 <_Z8hwEEPROMv+0x1cc>)
 8001de0:	2201      	movs	r2, #1
 8001de2:	711a      	strb	r2, [r3, #4]
				break;									// Termina loop
 8001de4:	e005      	b.n	8001df2 <_Z8hwEEPROMv+0x136>
		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter
 8001de6:	79fb      	ldrb	r3, [r7, #7]
 8001de8:	3301      	adds	r3, #1
 8001dea:	71fb      	strb	r3, [r7, #7]
 8001dec:	79fb      	ldrb	r3, [r7, #7]
 8001dee:	2b11      	cmp	r3, #17
 8001df0:	d9e9      	bls.n	8001dc6 <_Z8hwEEPROMv+0x10a>
			}
		}

		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter del valor ideal
 8001df2:	2300      	movs	r3, #0
 8001df4:	71fb      	strb	r3, [r7, #7]
 8001df6:	e012      	b.n	8001e1e <_Z8hwEEPROMv+0x162>
			if ( nameAlphaB[i]	== nameSensor_0[i] ){	// Compara caracter ideal y caracter leido
 8001df8:	79fb      	ldrb	r3, [r7, #7]
 8001dfa:	4a22      	ldr	r2, [pc, #136]	@ (8001e84 <_Z8hwEEPROMv+0x1c8>)
 8001dfc:	5cd2      	ldrb	r2, [r2, r3]
 8001dfe:	79fb      	ldrb	r3, [r7, #7]
 8001e00:	4910      	ldr	r1, [pc, #64]	@ (8001e44 <_Z8hwEEPROMv+0x188>)
 8001e02:	5ccb      	ldrb	r3, [r1, r3]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d103      	bne.n	8001e10 <_Z8hwEEPROMv+0x154>
				errorHardware[4]	= 0;				// Si son iguales no idnica error
 8001e08:	4b1f      	ldr	r3, [pc, #124]	@ (8001e88 <_Z8hwEEPROMv+0x1cc>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	711a      	strb	r2, [r3, #4]
 8001e0e:	e003      	b.n	8001e18 <_Z8hwEEPROMv+0x15c>
			}
			else{										// Si son distintos
				errorHardware[4]	= 1;				// Indica error
 8001e10:	4b1d      	ldr	r3, [pc, #116]	@ (8001e88 <_Z8hwEEPROMv+0x1cc>)
 8001e12:	2201      	movs	r2, #1
 8001e14:	711a      	strb	r2, [r3, #4]
				break;									// Termina loop
 8001e16:	e005      	b.n	8001e24 <_Z8hwEEPROMv+0x168>
		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter del valor ideal
 8001e18:	79fb      	ldrb	r3, [r7, #7]
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	71fb      	strb	r3, [r7, #7]
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	2b11      	cmp	r3, #17
 8001e22:	d9e9      	bls.n	8001df8 <_Z8hwEEPROMv+0x13c>
			}
		}
		stateEEPROM	= 4;
 8001e24:	4b06      	ldr	r3, [pc, #24]	@ (8001e40 <_Z8hwEEPROMv+0x184>)
 8001e26:	2204      	movs	r2, #4
 8001e28:	701a      	strb	r2, [r3, #0]
		break;
 8001e2a:	e004      	b.n	8001e36 <_Z8hwEEPROMv+0x17a>

	case 4:
		break;
	default:
		stateEEPROM	= 0;
 8001e2c:	4b04      	ldr	r3, [pc, #16]	@ (8001e40 <_Z8hwEEPROMv+0x184>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	701a      	strb	r2, [r3, #0]
		break;
 8001e32:	e000      	b.n	8001e36 <_Z8hwEEPROMv+0x17a>
		break;
 8001e34:	bf00      	nop
	}
}
 8001e36:	bf00      	nop
 8001e38:	3708      	adds	r7, #8
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000556 	.word	0x20000556
 8001e44:	200004e8 	.word	0x200004e8
 8001e48:	200004fc 	.word	0x200004fc
 8001e4c:	20000500 	.word	0x20000500
 8001e50:	20000504 	.word	0x20000504
 8001e54:	20000508 	.word	0x20000508
 8001e58:	2000050c 	.word	0x2000050c
 8001e5c:	20000510 	.word	0x20000510
 8001e60:	20000514 	.word	0x20000514
 8001e64:	20000520 	.word	0x20000520
 8001e68:	20000534 	.word	0x20000534
 8001e6c:	20000538 	.word	0x20000538
 8001e70:	2000053c 	.word	0x2000053c
 8001e74:	20000540 	.word	0x20000540
 8001e78:	20000544 	.word	0x20000544
 8001e7c:	20000548 	.word	0x20000548
 8001e80:	2000054c 	.word	0x2000054c
 8001e84:	20000014 	.word	0x20000014
 8001e88:	20000564 	.word	0x20000564

08001e8c <_Z41__static_initialization_and_destruction_0ii>:
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d137      	bne.n	8001f0c <_Z41__static_initialization_and_destruction_0ii+0x80>
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d132      	bne.n	8001f0c <_Z41__static_initialization_and_destruction_0ii+0x80>
int limitBoton	= 400/superloop;	// 400 milisegundos en 100 microsegundos
 8001ea6:	4b1c      	ldr	r3, [pc, #112]	@ (8001f18 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8001eb0:	fb93 f3f2 	sdiv	r3, r3, r2
 8001eb4:	4a19      	ldr	r2, [pc, #100]	@ (8001f1c <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001eb6:	6013      	str	r3, [r2, #0]
int limitSht31_measure	= 2000/superloop;		// Limite de espera entre operaciones
 8001eb8:	4b17      	ldr	r3, [pc, #92]	@ (8001f18 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001ec2:	fb93 f3f2 	sdiv	r3, r3, r2
 8001ec6:	4a16      	ldr	r2, [pc, #88]	@ (8001f20 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8001ec8:	6013      	str	r3, [r2, #0]
int limitSht31_i2c		= 50/superloop;			// Limite
 8001eca:	4b13      	ldr	r3, [pc, #76]	@ (8001f18 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	461a      	mov	r2, r3
 8001ed0:	2332      	movs	r3, #50	@ 0x32
 8001ed2:	fb93 f3f2 	sdiv	r3, r3, r2
 8001ed6:	4a13      	ldr	r2, [pc, #76]	@ (8001f24 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8001ed8:	6013      	str	r3, [r2, #0]
const int sampleAdc	= 100/superloop;			// Tiempo de medicion
 8001eda:	4b0f      	ldr	r3, [pc, #60]	@ (8001f18 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	461a      	mov	r2, r3
 8001ee0:	2364      	movs	r3, #100	@ 0x64
 8001ee2:	fb93 f3f2 	sdiv	r3, r3, r2
 8001ee6:	4a10      	ldr	r2, [pc, #64]	@ (8001f28 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8001ee8:	6013      	str	r3, [r2, #0]
const int limitAds_i2c = 20/superloop-1;		// Tiempo que espera respuesta
 8001eea:	4b0b      	ldr	r3, [pc, #44]	@ (8001f18 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	461a      	mov	r2, r3
 8001ef0:	2314      	movs	r3, #20
 8001ef2:	fb93 f3f2 	sdiv	r3, r3, r2
 8001ef6:	3b01      	subs	r3, #1
 8001ef8:	4a0c      	ldr	r2, [pc, #48]	@ (8001f2c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8001efa:	6013      	str	r3, [r2, #0]
int sampleAnalog	= 50/superloop;	// Frecuencia de muestreo
 8001efc:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	461a      	mov	r2, r3
 8001f02:	2332      	movs	r3, #50	@ 0x32
 8001f04:	fb93 f3f2 	sdiv	r3, r3, r2
 8001f08:	4a09      	ldr	r2, [pc, #36]	@ (8001f30 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8001f0a:	6013      	str	r3, [r2, #0]
}
 8001f0c:	bf00      	nop
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr
 8001f18:	200003b7 	.word	0x200003b7
 8001f1c:	20000494 	.word	0x20000494
 8001f20:	200004a0 	.word	0x200004a0
 8001f24:	200004a4 	.word	0x200004a4
 8001f28:	200004c0 	.word	0x200004c0
 8001f2c:	200004c4 	.word	0x200004c4
 8001f30:	200004e0 	.word	0x200004e0

08001f34 <_GLOBAL__sub_I_boton>:
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001f3c:	2001      	movs	r0, #1
 8001f3e:	f7ff ffa5 	bl	8001e8c <_Z41__static_initialization_and_destruction_0ii>
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <_Z8hwOutputv>:

extern uint8_t dateCalib1[10];		// Fecha de calibracin

/***** OUTPUT	*****/

void hwOutput(){
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
	//hwDisplay();
	//hwAlarms();
	//hwLoraOut();
	//hwGpsOut();
	hwLedOut();
 8001f48:	f000 f8be 	bl	80020c8 <_Z8hwLedOutv>
	hwEEPROMOut();
 8001f4c:	f000 f802 	bl	8001f54 <_Z11hwEEPROMOutv>
}
 8001f50:	bf00      	nop
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <_Z11hwEEPROMOutv>:

////////////
// EEPROM //
////////////

void hwEEPROMOut(){
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
	switch( stateEepromOut ){
 8001f58:	4b49      	ldr	r3, [pc, #292]	@ (8002080 <_Z11hwEEPROMOutv+0x12c>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	2b04      	cmp	r3, #4
 8001f5e:	f200 8089 	bhi.w	8002074 <_Z11hwEEPROMOutv+0x120>
 8001f62:	a201      	add	r2, pc, #4	@ (adr r2, 8001f68 <_Z11hwEEPROMOutv+0x14>)
 8001f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f68:	08001f7d 	.word	0x08001f7d
 8001f6c:	08001f95 	.word	0x08001f95
 8001f70:	08001fcd 	.word	0x08001fcd
 8001f74:	08002005 	.word	0x08002005
 8001f78:	0800203d 	.word	0x0800203d
	case 0:
		if (flagSaveEeprom){
 8001f7c:	4b41      	ldr	r3, [pc, #260]	@ (8002084 <_Z11hwEEPROMOutv+0x130>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <_Z11hwEEPROMOutv+0x38>
			stateEepromOut	= 1;
 8001f84:	4b3e      	ldr	r3, [pc, #248]	@ (8002080 <_Z11hwEEPROMOutv+0x12c>)
 8001f86:	2201      	movs	r2, #1
 8001f88:	701a      	strb	r2, [r3, #0]
		}
		else{
			stateEepromOut	= 0;
		}
		break;
 8001f8a:	e077      	b.n	800207c <_Z11hwEEPROMOutv+0x128>
			stateEepromOut	= 0;
 8001f8c:	4b3c      	ldr	r3, [pc, #240]	@ (8002080 <_Z11hwEEPROMOutv+0x12c>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	701a      	strb	r2, [r3, #0]
		break;
 8001f92:	e073      	b.n	800207c <_Z11hwEEPROMOutv+0x128>

	case 1:
		EEPROM_Write(0, 0, nameSensor0, sizeof(nameSensor0));
 8001f94:	2314      	movs	r3, #20
 8001f96:	4a3c      	ldr	r2, [pc, #240]	@ (8002088 <_Z11hwEEPROMOutv+0x134>)
 8001f98:	2100      	movs	r1, #0
 8001f9a:	2000      	movs	r0, #0
 8001f9c:	f7fe fd14 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(0, 20, idSensor0, sizeof(idSensor0));
 8001fa0:	2304      	movs	r3, #4
 8001fa2:	4a3a      	ldr	r2, [pc, #232]	@ (800208c <_Z11hwEEPROMOutv+0x138>)
 8001fa4:	2114      	movs	r1, #20
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	f7fe fd0e 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(0, 24, rangeSensor0, sizeof(rangeSensor0));
 8001fac:	2304      	movs	r3, #4
 8001fae:	4a38      	ldr	r2, [pc, #224]	@ (8002090 <_Z11hwEEPROMOutv+0x13c>)
 8001fb0:	2118      	movs	r1, #24
 8001fb2:	2000      	movs	r0, #0
 8001fb4:	f7fe fd08 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(0, 28, amplifier1_0, sizeof(amplifier1_0));
 8001fb8:	2304      	movs	r3, #4
 8001fba:	4a36      	ldr	r2, [pc, #216]	@ (8002094 <_Z11hwEEPROMOutv+0x140>)
 8001fbc:	211c      	movs	r1, #28
 8001fbe:	2000      	movs	r0, #0
 8001fc0:	f7fe fd02 	bl	80009c8 <_Z12EEPROM_WritettPht>
		stateEepromOut	= 2;
 8001fc4:	4b2e      	ldr	r3, [pc, #184]	@ (8002080 <_Z11hwEEPROMOutv+0x12c>)
 8001fc6:	2202      	movs	r2, #2
 8001fc8:	701a      	strb	r2, [r3, #0]

		break;
 8001fca:	e057      	b.n	800207c <_Z11hwEEPROMOutv+0x128>

	case 2:
		EEPROM_Write(0, 32, amplifier2_0, sizeof(amplifier2_0));
 8001fcc:	2304      	movs	r3, #4
 8001fce:	4a32      	ldr	r2, [pc, #200]	@ (8002098 <_Z11hwEEPROMOutv+0x144>)
 8001fd0:	2120      	movs	r1, #32
 8001fd2:	2000      	movs	r0, #0
 8001fd4:	f7fe fcf8 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(0, 36, groundSensor0, sizeof(groundSensor0));
 8001fd8:	2304      	movs	r3, #4
 8001fda:	4a30      	ldr	r2, [pc, #192]	@ (800209c <_Z11hwEEPROMOutv+0x148>)
 8001fdc:	2124      	movs	r1, #36	@ 0x24
 8001fde:	2000      	movs	r0, #0
 8001fe0:	f7fe fcf2 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(0, 40, curveSensor0, sizeof(curveSensor0));
 8001fe4:	2304      	movs	r3, #4
 8001fe6:	4a2e      	ldr	r2, [pc, #184]	@ (80020a0 <_Z11hwEEPROMOutv+0x14c>)
 8001fe8:	2128      	movs	r1, #40	@ 0x28
 8001fea:	2000      	movs	r0, #0
 8001fec:	f7fe fcec 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(0, 44, dateCalib0, sizeof(dateCalib0));
 8001ff0:	230a      	movs	r3, #10
 8001ff2:	4a2c      	ldr	r2, [pc, #176]	@ (80020a4 <_Z11hwEEPROMOutv+0x150>)
 8001ff4:	212c      	movs	r1, #44	@ 0x2c
 8001ff6:	2000      	movs	r0, #0
 8001ff8:	f7fe fce6 	bl	80009c8 <_Z12EEPROM_WritettPht>
		stateEepromOut	= 3;
 8001ffc:	4b20      	ldr	r3, [pc, #128]	@ (8002080 <_Z11hwEEPROMOutv+0x12c>)
 8001ffe:	2203      	movs	r2, #3
 8002000:	701a      	strb	r2, [r3, #0]
		break;
 8002002:	e03b      	b.n	800207c <_Z11hwEEPROMOutv+0x128>

	case 3:
		EEPROM_Write(1, 0, nameSensor1, sizeof(nameSensor0));
 8002004:	2314      	movs	r3, #20
 8002006:	4a28      	ldr	r2, [pc, #160]	@ (80020a8 <_Z11hwEEPROMOutv+0x154>)
 8002008:	2100      	movs	r1, #0
 800200a:	2001      	movs	r0, #1
 800200c:	f7fe fcdc 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(1, 20, idSensor1, sizeof(idSensor1));
 8002010:	2304      	movs	r3, #4
 8002012:	4a26      	ldr	r2, [pc, #152]	@ (80020ac <_Z11hwEEPROMOutv+0x158>)
 8002014:	2114      	movs	r1, #20
 8002016:	2001      	movs	r0, #1
 8002018:	f7fe fcd6 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(1, 24, rangeSensor1, sizeof(rangeSensor0));
 800201c:	2304      	movs	r3, #4
 800201e:	4a24      	ldr	r2, [pc, #144]	@ (80020b0 <_Z11hwEEPROMOutv+0x15c>)
 8002020:	2118      	movs	r1, #24
 8002022:	2001      	movs	r0, #1
 8002024:	f7fe fcd0 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(1, 28, amplifier1_1, sizeof(amplifier1_0));
 8002028:	2304      	movs	r3, #4
 800202a:	4a22      	ldr	r2, [pc, #136]	@ (80020b4 <_Z11hwEEPROMOutv+0x160>)
 800202c:	211c      	movs	r1, #28
 800202e:	2001      	movs	r0, #1
 8002030:	f7fe fcca 	bl	80009c8 <_Z12EEPROM_WritettPht>
		stateEepromOut	= 4;
 8002034:	4b12      	ldr	r3, [pc, #72]	@ (8002080 <_Z11hwEEPROMOutv+0x12c>)
 8002036:	2204      	movs	r2, #4
 8002038:	701a      	strb	r2, [r3, #0]
		break;
 800203a:	e01f      	b.n	800207c <_Z11hwEEPROMOutv+0x128>

	case 4:
		EEPROM_Write(1, 32, amplifier2_1, sizeof(amplifier2_0));
 800203c:	2304      	movs	r3, #4
 800203e:	4a1e      	ldr	r2, [pc, #120]	@ (80020b8 <_Z11hwEEPROMOutv+0x164>)
 8002040:	2120      	movs	r1, #32
 8002042:	2001      	movs	r0, #1
 8002044:	f7fe fcc0 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(1, 36, groundSensor1, sizeof(groundSensor0));
 8002048:	2304      	movs	r3, #4
 800204a:	4a1c      	ldr	r2, [pc, #112]	@ (80020bc <_Z11hwEEPROMOutv+0x168>)
 800204c:	2124      	movs	r1, #36	@ 0x24
 800204e:	2001      	movs	r0, #1
 8002050:	f7fe fcba 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(1, 40, curveSensor1, sizeof(curveSensor0));
 8002054:	2304      	movs	r3, #4
 8002056:	4a1a      	ldr	r2, [pc, #104]	@ (80020c0 <_Z11hwEEPROMOutv+0x16c>)
 8002058:	2128      	movs	r1, #40	@ 0x28
 800205a:	2001      	movs	r0, #1
 800205c:	f7fe fcb4 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(1, 44, dateCalib1, sizeof(dateCalib0));
 8002060:	230a      	movs	r3, #10
 8002062:	4a18      	ldr	r2, [pc, #96]	@ (80020c4 <_Z11hwEEPROMOutv+0x170>)
 8002064:	212c      	movs	r1, #44	@ 0x2c
 8002066:	2001      	movs	r0, #1
 8002068:	f7fe fcae 	bl	80009c8 <_Z12EEPROM_WritettPht>
		stateEepromOut	= 0;
 800206c:	4b04      	ldr	r3, [pc, #16]	@ (8002080 <_Z11hwEEPROMOutv+0x12c>)
 800206e:	2200      	movs	r2, #0
 8002070:	701a      	strb	r2, [r3, #0]
		break;
 8002072:	e003      	b.n	800207c <_Z11hwEEPROMOutv+0x128>

	default:
		stateEepromOut	= 0;
 8002074:	4b02      	ldr	r3, [pc, #8]	@ (8002080 <_Z11hwEEPROMOutv+0x12c>)
 8002076:	2200      	movs	r2, #0
 8002078:	701a      	strb	r2, [r3, #0]
		break;
 800207a:	bf00      	nop
	}
}
 800207c:	bf00      	nop
 800207e:	bd80      	pop	{r7, pc}
 8002080:	2000057c 	.word	0x2000057c
 8002084:	2000057b 	.word	0x2000057b
 8002088:	20000318 	.word	0x20000318
 800208c:	2000032c 	.word	0x2000032c
 8002090:	20000334 	.word	0x20000334
 8002094:	2000033c 	.word	0x2000033c
 8002098:	20000344 	.word	0x20000344
 800209c:	2000034c 	.word	0x2000034c
 80020a0:	20000354 	.word	0x20000354
 80020a4:	2000035c 	.word	0x2000035c
 80020a8:	20000368 	.word	0x20000368
 80020ac:	2000037c 	.word	0x2000037c
 80020b0:	20000384 	.word	0x20000384
 80020b4:	2000038c 	.word	0x2000038c
 80020b8:	20000394 	.word	0x20000394
 80020bc:	2000039c 	.word	0x2000039c
 80020c0:	200003a4 	.word	0x200003a4
 80020c4:	200003ac 	.word	0x200003ac

080020c8 <_Z8hwLedOutv>:

/////////
// LED //
/////////

void hwLedOut(){
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0

	switch(stateLed){
 80020cc:	4b57      	ldr	r3, [pc, #348]	@ (800222c <_Z8hwLedOutv+0x164>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	2b03      	cmp	r3, #3
 80020d2:	f200 80a5 	bhi.w	8002220 <_Z8hwLedOutv+0x158>
 80020d6:	a201      	add	r2, pc, #4	@ (adr r2, 80020dc <_Z8hwLedOutv+0x14>)
 80020d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020dc:	080020ed 	.word	0x080020ed
 80020e0:	08002121 	.word	0x08002121
 80020e4:	08002155 	.word	0x08002155
 80020e8:	080021bb 	.word	0x080021bb
	//////////////////
	// S0 - LED OFF //
	//////////////////

	case 0:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80020ec:	2200      	movs	r2, #0
 80020ee:	2110      	movs	r1, #16
 80020f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020f4:	f004 f8fa 	bl	80062ec <HAL_GPIO_WritePin>

		if ( flagLedOn ){			//
 80020f8:	4b4d      	ldr	r3, [pc, #308]	@ (8002230 <_Z8hwLedOutv+0x168>)
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d003      	beq.n	8002108 <_Z8hwLedOutv+0x40>
			stateLed	= 1;		//
 8002100:	4b4a      	ldr	r3, [pc, #296]	@ (800222c <_Z8hwLedOutv+0x164>)
 8002102:	2201      	movs	r2, #1
 8002104:	701a      	strb	r2, [r3, #0]
			stateLed	= 2;		//
		}
		else{						//
			stateLed	= 0;		//
		}
		break;
 8002106:	e08f      	b.n	8002228 <_Z8hwLedOutv+0x160>
		else if ( flagLedFreq ){	//
 8002108:	4b4a      	ldr	r3, [pc, #296]	@ (8002234 <_Z8hwLedOutv+0x16c>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d003      	beq.n	8002118 <_Z8hwLedOutv+0x50>
			stateLed	= 2;		//
 8002110:	4b46      	ldr	r3, [pc, #280]	@ (800222c <_Z8hwLedOutv+0x164>)
 8002112:	2202      	movs	r2, #2
 8002114:	701a      	strb	r2, [r3, #0]
		break;
 8002116:	e087      	b.n	8002228 <_Z8hwLedOutv+0x160>
			stateLed	= 0;		//
 8002118:	4b44      	ldr	r3, [pc, #272]	@ (800222c <_Z8hwLedOutv+0x164>)
 800211a:	2200      	movs	r2, #0
 800211c:	701a      	strb	r2, [r3, #0]
		break;
 800211e:	e083      	b.n	8002228 <_Z8hwLedOutv+0x160>
	/////////////////
	// S1 - LED ON //
	/////////////////

	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8002120:	2201      	movs	r2, #1
 8002122:	2110      	movs	r1, #16
 8002124:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002128:	f004 f8e0 	bl	80062ec <HAL_GPIO_WritePin>

		if ( flagLedOff ){			//
 800212c:	4b42      	ldr	r3, [pc, #264]	@ (8002238 <_Z8hwLedOutv+0x170>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d003      	beq.n	800213c <_Z8hwLedOutv+0x74>
			stateLed	= 0;		//
 8002134:	4b3d      	ldr	r3, [pc, #244]	@ (800222c <_Z8hwLedOutv+0x164>)
 8002136:	2200      	movs	r2, #0
 8002138:	701a      	strb	r2, [r3, #0]
			stateLed	= 2;		//
		}
		else{						//
			stateLed	= 1;		//
		}
		break;
 800213a:	e075      	b.n	8002228 <_Z8hwLedOutv+0x160>
		else if ( flagLedFreq ){	//
 800213c:	4b3d      	ldr	r3, [pc, #244]	@ (8002234 <_Z8hwLedOutv+0x16c>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d003      	beq.n	800214c <_Z8hwLedOutv+0x84>
			stateLed	= 2;		//
 8002144:	4b39      	ldr	r3, [pc, #228]	@ (800222c <_Z8hwLedOutv+0x164>)
 8002146:	2202      	movs	r2, #2
 8002148:	701a      	strb	r2, [r3, #0]
		break;
 800214a:	e06d      	b.n	8002228 <_Z8hwLedOutv+0x160>
			stateLed	= 1;		//
 800214c:	4b37      	ldr	r3, [pc, #220]	@ (800222c <_Z8hwLedOutv+0x164>)
 800214e:	2201      	movs	r2, #1
 8002150:	701a      	strb	r2, [r3, #0]
		break;
 8002152:	e069      	b.n	8002228 <_Z8hwLedOutv+0x160>
	///////////////////
	// S2 - LED FREQ //
	///////////////////

	case 2:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8002154:	2201      	movs	r2, #1
 8002156:	2110      	movs	r1, #16
 8002158:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800215c:	f004 f8c6 	bl	80062ec <HAL_GPIO_WritePin>

		countLedOut++;							//
 8002160:	4b36      	ldr	r3, [pc, #216]	@ (800223c <_Z8hwLedOutv+0x174>)
 8002162:	881b      	ldrh	r3, [r3, #0]
 8002164:	3301      	adds	r3, #1
 8002166:	b29a      	uxth	r2, r3
 8002168:	4b34      	ldr	r3, [pc, #208]	@ (800223c <_Z8hwLedOutv+0x174>)
 800216a:	801a      	strh	r2, [r3, #0]

		if ( flagLedOn ){						//
 800216c:	4b30      	ldr	r3, [pc, #192]	@ (8002230 <_Z8hwLedOutv+0x168>)
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d006      	beq.n	8002182 <_Z8hwLedOutv+0xba>
			countLedOut	= 0;					//
 8002174:	4b31      	ldr	r3, [pc, #196]	@ (800223c <_Z8hwLedOutv+0x174>)
 8002176:	2200      	movs	r2, #0
 8002178:	801a      	strh	r2, [r3, #0]
			stateLed	= 1;					//
 800217a:	4b2c      	ldr	r3, [pc, #176]	@ (800222c <_Z8hwLedOutv+0x164>)
 800217c:	2201      	movs	r2, #1
 800217e:	701a      	strb	r2, [r3, #0]
			stateLed	= 3;					//
		}
		else{									//
			stateLed	= 2;					//
		}
		break;
 8002180:	e052      	b.n	8002228 <_Z8hwLedOutv+0x160>
		else if ( flagLedOff ){					//
 8002182:	4b2d      	ldr	r3, [pc, #180]	@ (8002238 <_Z8hwLedOutv+0x170>)
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d006      	beq.n	8002198 <_Z8hwLedOutv+0xd0>
			countLedOut	= 0;					//
 800218a:	4b2c      	ldr	r3, [pc, #176]	@ (800223c <_Z8hwLedOutv+0x174>)
 800218c:	2200      	movs	r2, #0
 800218e:	801a      	strh	r2, [r3, #0]
			stateLed	= 0;					//
 8002190:	4b26      	ldr	r3, [pc, #152]	@ (800222c <_Z8hwLedOutv+0x164>)
 8002192:	2200      	movs	r2, #0
 8002194:	701a      	strb	r2, [r3, #0]
		break;
 8002196:	e047      	b.n	8002228 <_Z8hwLedOutv+0x160>
		else if ( countLedOut >= limitLed ){	//
 8002198:	4b28      	ldr	r3, [pc, #160]	@ (800223c <_Z8hwLedOutv+0x174>)
 800219a:	881a      	ldrh	r2, [r3, #0]
 800219c:	4b28      	ldr	r3, [pc, #160]	@ (8002240 <_Z8hwLedOutv+0x178>)
 800219e:	881b      	ldrh	r3, [r3, #0]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d306      	bcc.n	80021b2 <_Z8hwLedOutv+0xea>
			countLedOut	= 0;					//
 80021a4:	4b25      	ldr	r3, [pc, #148]	@ (800223c <_Z8hwLedOutv+0x174>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	801a      	strh	r2, [r3, #0]
			stateLed	= 3;					//
 80021aa:	4b20      	ldr	r3, [pc, #128]	@ (800222c <_Z8hwLedOutv+0x164>)
 80021ac:	2203      	movs	r2, #3
 80021ae:	701a      	strb	r2, [r3, #0]
		break;
 80021b0:	e03a      	b.n	8002228 <_Z8hwLedOutv+0x160>
			stateLed	= 2;					//
 80021b2:	4b1e      	ldr	r3, [pc, #120]	@ (800222c <_Z8hwLedOutv+0x164>)
 80021b4:	2202      	movs	r2, #2
 80021b6:	701a      	strb	r2, [r3, #0]
		break;
 80021b8:	e036      	b.n	8002228 <_Z8hwLedOutv+0x160>
	///////////////////
	// S3 - LED FREQ //
	///////////////////

	case 3:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80021ba:	2200      	movs	r2, #0
 80021bc:	2110      	movs	r1, #16
 80021be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021c2:	f004 f893 	bl	80062ec <HAL_GPIO_WritePin>

		countLedOut++;							//
 80021c6:	4b1d      	ldr	r3, [pc, #116]	@ (800223c <_Z8hwLedOutv+0x174>)
 80021c8:	881b      	ldrh	r3, [r3, #0]
 80021ca:	3301      	adds	r3, #1
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	4b1b      	ldr	r3, [pc, #108]	@ (800223c <_Z8hwLedOutv+0x174>)
 80021d0:	801a      	strh	r2, [r3, #0]

		if ( flagLedOn ){						//
 80021d2:	4b17      	ldr	r3, [pc, #92]	@ (8002230 <_Z8hwLedOutv+0x168>)
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d006      	beq.n	80021e8 <_Z8hwLedOutv+0x120>
			countLedOut	= 0;					//
 80021da:	4b18      	ldr	r3, [pc, #96]	@ (800223c <_Z8hwLedOutv+0x174>)
 80021dc:	2200      	movs	r2, #0
 80021de:	801a      	strh	r2, [r3, #0]
			stateLed	= 1;					//
 80021e0:	4b12      	ldr	r3, [pc, #72]	@ (800222c <_Z8hwLedOutv+0x164>)
 80021e2:	2201      	movs	r2, #1
 80021e4:	701a      	strb	r2, [r3, #0]
			stateLed	= 3;					//
		}
		else{									//
			stateLed	= 2;					//
		}
		break;
 80021e6:	e01f      	b.n	8002228 <_Z8hwLedOutv+0x160>
		else if ( flagLedOff ){					//
 80021e8:	4b13      	ldr	r3, [pc, #76]	@ (8002238 <_Z8hwLedOutv+0x170>)
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d006      	beq.n	80021fe <_Z8hwLedOutv+0x136>
			countLedOut	= 0;					//
 80021f0:	4b12      	ldr	r3, [pc, #72]	@ (800223c <_Z8hwLedOutv+0x174>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	801a      	strh	r2, [r3, #0]
			stateLed	= 0;					//
 80021f6:	4b0d      	ldr	r3, [pc, #52]	@ (800222c <_Z8hwLedOutv+0x164>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	701a      	strb	r2, [r3, #0]
		break;
 80021fc:	e014      	b.n	8002228 <_Z8hwLedOutv+0x160>
		else if ( countLedOut >= limitLed ){	//
 80021fe:	4b0f      	ldr	r3, [pc, #60]	@ (800223c <_Z8hwLedOutv+0x174>)
 8002200:	881a      	ldrh	r2, [r3, #0]
 8002202:	4b0f      	ldr	r3, [pc, #60]	@ (8002240 <_Z8hwLedOutv+0x178>)
 8002204:	881b      	ldrh	r3, [r3, #0]
 8002206:	429a      	cmp	r2, r3
 8002208:	d306      	bcc.n	8002218 <_Z8hwLedOutv+0x150>
			countLedOut	= 0;					//
 800220a:	4b0c      	ldr	r3, [pc, #48]	@ (800223c <_Z8hwLedOutv+0x174>)
 800220c:	2200      	movs	r2, #0
 800220e:	801a      	strh	r2, [r3, #0]
			stateLed	= 3;					//
 8002210:	4b06      	ldr	r3, [pc, #24]	@ (800222c <_Z8hwLedOutv+0x164>)
 8002212:	2203      	movs	r2, #3
 8002214:	701a      	strb	r2, [r3, #0]
		break;
 8002216:	e007      	b.n	8002228 <_Z8hwLedOutv+0x160>
			stateLed	= 2;					//
 8002218:	4b04      	ldr	r3, [pc, #16]	@ (800222c <_Z8hwLedOutv+0x164>)
 800221a:	2202      	movs	r2, #2
 800221c:	701a      	strb	r2, [r3, #0]
		break;
 800221e:	e003      	b.n	8002228 <_Z8hwLedOutv+0x160>

	default:
		stateLed	= 0;
 8002220:	4b02      	ldr	r3, [pc, #8]	@ (800222c <_Z8hwLedOutv+0x164>)
 8002222:	2200      	movs	r2, #0
 8002224:	701a      	strb	r2, [r3, #0]
		break;
 8002226:	bf00      	nop
	}
}
 8002228:	bf00      	nop
 800222a:	bd80      	pop	{r7, pc}
 800222c:	20000572 	.word	0x20000572
 8002230:	20000578 	.word	0x20000578
 8002234:	2000057a 	.word	0x2000057a
 8002238:	20000579 	.word	0x20000579
 800223c:	20000574 	.word	0x20000574
 8002240:	20000576 	.word	0x20000576

08002244 <_Z41__static_initialization_and_destruction_0ii>:
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
	}
}
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d12c      	bne.n	80022ae <_Z41__static_initialization_and_destruction_0ii+0x6a>
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800225a:	4293      	cmp	r3, r2
 800225c:	d127      	bne.n	80022ae <_Z41__static_initialization_and_destruction_0ii+0x6a>
uint16_t limitGpsAvailable	= 5000/superloop;
 800225e:	4b17      	ldr	r3, [pc, #92]	@ (80022bc <_Z41__static_initialization_and_destruction_0ii+0x78>)
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	461a      	mov	r2, r3
 8002264:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002268:	fb93 f3f2 	sdiv	r3, r3, r2
 800226c:	b29a      	uxth	r2, r3
 800226e:	4b14      	ldr	r3, [pc, #80]	@ (80022c0 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8002270:	801a      	strh	r2, [r3, #0]
uint16_t resetHwLora		= 500/superloop;	// Tiempo que deshabilita chip
 8002272:	4b12      	ldr	r3, [pc, #72]	@ (80022bc <_Z41__static_initialization_and_destruction_0ii+0x78>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	461a      	mov	r2, r3
 8002278:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800227c:	fb93 f3f2 	sdiv	r3, r3, r2
 8002280:	b29a      	uxth	r2, r3
 8002282:	4b10      	ldr	r3, [pc, #64]	@ (80022c4 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8002284:	801a      	strh	r2, [r3, #0]
uint16_t limitUartGps	= 20000/superloop;	//
 8002286:	4b0d      	ldr	r3, [pc, #52]	@ (80022bc <_Z41__static_initialization_and_destruction_0ii+0x78>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	461a      	mov	r2, r3
 800228c:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8002290:	fb93 f3f2 	sdiv	r3, r3, r2
 8002294:	b29a      	uxth	r2, r3
 8002296:	4b0c      	ldr	r3, [pc, #48]	@ (80022c8 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8002298:	801a      	strh	r2, [r3, #0]
uint16_t limitLed	= 500/superloop;	//
 800229a:	4b08      	ldr	r3, [pc, #32]	@ (80022bc <_Z41__static_initialization_and_destruction_0ii+0x78>)
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	461a      	mov	r2, r3
 80022a0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80022a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80022a8:	b29a      	uxth	r2, r3
 80022aa:	4b08      	ldr	r3, [pc, #32]	@ (80022cc <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80022ac:	801a      	strh	r2, [r3, #0]
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	200003b7 	.word	0x200003b7
 80022c0:	2000056c 	.word	0x2000056c
 80022c4:	2000056e 	.word	0x2000056e
 80022c8:	20000570 	.word	0x20000570
 80022cc:	20000576 	.word	0x20000576

080022d0 <_GLOBAL__sub_I_availableGps>:
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80022d8:	2001      	movs	r0, #1
 80022da:	f7ff ffb3 	bl	8002244 <_Z41__static_initialization_and_destruction_0ii>
 80022de:	bd80      	pop	{r7, pc}

080022e0 <_Z9linkInputv>:
uint16_t limitBat	= 5000/superloop;	// Tiempo que la bateria se considera en estado fijo
uint16_t countBat;						// Contador bateria

/***** INPUT *****/

void linkInput(){
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
	//linkInGps();
	//linkInLora();
	linkBoton();
 80022e4:	f000 f8ca 	bl	800247c <_Z9linkBotonv>
	linkAnalog();
 80022e8:	f000 f92e 	bl	8002548 <_Z10linkAnalogv>
	linkBattery();
 80022ec:	f000 f802 	bl	80022f4 <_Z11linkBatteryv>
}
 80022f0:	bf00      	nop
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <_Z11linkBatteryv>:
 * Output:
 * 		errorHardware[6]
 *
 */

void linkBattery(){
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0

	batScaled = battery *510/10000;		// Escalamiento de bateria
 80022f8:	4b58      	ldr	r3, [pc, #352]	@ (800245c <_Z11linkBatteryv+0x168>)
 80022fa:	881b      	ldrh	r3, [r3, #0]
 80022fc:	461a      	mov	r2, r3
 80022fe:	4613      	mov	r3, r2
 8002300:	021b      	lsls	r3, r3, #8
 8002302:	1a9b      	subs	r3, r3, r2
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	4a56      	ldr	r2, [pc, #344]	@ (8002460 <_Z11linkBatteryv+0x16c>)
 8002308:	fb82 1203 	smull	r1, r2, r2, r3
 800230c:	1312      	asrs	r2, r2, #12
 800230e:	17db      	asrs	r3, r3, #31
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	4a54      	ldr	r2, [pc, #336]	@ (8002464 <_Z11linkBatteryv+0x170>)
 8002314:	6013      	str	r3, [r2, #0]

	switch ( stateBattery ){
 8002316:	4b54      	ldr	r3, [pc, #336]	@ (8002468 <_Z11linkBatteryv+0x174>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	2b04      	cmp	r3, #4
 800231c:	f200 8095 	bhi.w	800244a <_Z11linkBatteryv+0x156>
 8002320:	a201      	add	r2, pc, #4	@ (adr r2, 8002328 <_Z11linkBatteryv+0x34>)
 8002322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002326:	bf00      	nop
 8002328:	0800233d 	.word	0x0800233d
 800232c:	0800236b 	.word	0x0800236b
 8002330:	0800238d 	.word	0x0800238d
 8002334:	080023db 	.word	0x080023db
 8002338:	080023fd 	.word	0x080023fd
	//////////////////////////
	// S0 -  WAIT STABILITY //
	//////////////////////////

	case 0:
		countBat++;						// Suma 1 al contador
 800233c:	4b4b      	ldr	r3, [pc, #300]	@ (800246c <_Z11linkBatteryv+0x178>)
 800233e:	881b      	ldrh	r3, [r3, #0]
 8002340:	3301      	adds	r3, #1
 8002342:	b29a      	uxth	r2, r3
 8002344:	4b49      	ldr	r3, [pc, #292]	@ (800246c <_Z11linkBatteryv+0x178>)
 8002346:	801a      	strh	r2, [r3, #0]

		if ( countBat >= limitBat ){	// Si pasa limite
 8002348:	4b48      	ldr	r3, [pc, #288]	@ (800246c <_Z11linkBatteryv+0x178>)
 800234a:	881a      	ldrh	r2, [r3, #0]
 800234c:	4b48      	ldr	r3, [pc, #288]	@ (8002470 <_Z11linkBatteryv+0x17c>)
 800234e:	881b      	ldrh	r3, [r3, #0]
 8002350:	429a      	cmp	r2, r3
 8002352:	d306      	bcc.n	8002362 <_Z11linkBatteryv+0x6e>
			countBat		= 0;		// Reinicia contador
 8002354:	4b45      	ldr	r3, [pc, #276]	@ (800246c <_Z11linkBatteryv+0x178>)
 8002356:	2200      	movs	r2, #0
 8002358:	801a      	strh	r2, [r3, #0]
			stateBattery	= 1;		// Pasa a S1
 800235a:	4b43      	ldr	r3, [pc, #268]	@ (8002468 <_Z11linkBatteryv+0x174>)
 800235c:	2201      	movs	r2, #1
 800235e:	701a      	strb	r2, [r3, #0]
		}
		else{							// Si no
			stateBattery	= 0;		// Queda en S0
		}
		break;
 8002360:	e077      	b.n	8002452 <_Z11linkBatteryv+0x15e>
			stateBattery	= 0;		// Queda en S0
 8002362:	4b41      	ldr	r3, [pc, #260]	@ (8002468 <_Z11linkBatteryv+0x174>)
 8002364:	2200      	movs	r2, #0
 8002366:	701a      	strb	r2, [r3, #0]
		break;
 8002368:	e073      	b.n	8002452 <_Z11linkBatteryv+0x15e>
	////////////////////////
	// S1 - CHECK BATTERY //
	////////////////////////

	case 1:
		errorHardware[6]	= 0;			// Sin error
 800236a:	4b42      	ldr	r3, [pc, #264]	@ (8002474 <_Z11linkBatteryv+0x180>)
 800236c:	2200      	movs	r2, #0
 800236e:	719a      	strb	r2, [r3, #6]

		if ( batScaled < thresholdBat ){	// Si la bateria baja del limite
 8002370:	4b3c      	ldr	r3, [pc, #240]	@ (8002464 <_Z11linkBatteryv+0x170>)
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	4b40      	ldr	r3, [pc, #256]	@ (8002478 <_Z11linkBatteryv+0x184>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	429a      	cmp	r2, r3
 800237a:	da03      	bge.n	8002384 <_Z11linkBatteryv+0x90>
			stateBattery	= 2;			// Pasa a S2
 800237c:	4b3a      	ldr	r3, [pc, #232]	@ (8002468 <_Z11linkBatteryv+0x174>)
 800237e:	2202      	movs	r2, #2
 8002380:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateBattery	= 1;			// Queda en S1
		}
		break;
 8002382:	e066      	b.n	8002452 <_Z11linkBatteryv+0x15e>
			stateBattery	= 1;			// Queda en S1
 8002384:	4b38      	ldr	r3, [pc, #224]	@ (8002468 <_Z11linkBatteryv+0x174>)
 8002386:	2201      	movs	r2, #1
 8002388:	701a      	strb	r2, [r3, #0]
		break;
 800238a:	e062      	b.n	8002452 <_Z11linkBatteryv+0x15e>
	//////////////////////////
	// S2 - CHECK STABILITY //
	//////////////////////////

	case 2:
		errorHardware[6]	= 0;			// Sin error
 800238c:	4b39      	ldr	r3, [pc, #228]	@ (8002474 <_Z11linkBatteryv+0x180>)
 800238e:	2200      	movs	r2, #0
 8002390:	719a      	strb	r2, [r3, #6]
		countBat++;							// Suma 1 al contador
 8002392:	4b36      	ldr	r3, [pc, #216]	@ (800246c <_Z11linkBatteryv+0x178>)
 8002394:	881b      	ldrh	r3, [r3, #0]
 8002396:	3301      	adds	r3, #1
 8002398:	b29a      	uxth	r2, r3
 800239a:	4b34      	ldr	r3, [pc, #208]	@ (800246c <_Z11linkBatteryv+0x178>)
 800239c:	801a      	strh	r2, [r3, #0]

		if ( batScaled > thresholdBat ){	// Si la bateria esta Ok
 800239e:	4b31      	ldr	r3, [pc, #196]	@ (8002464 <_Z11linkBatteryv+0x170>)
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	4b35      	ldr	r3, [pc, #212]	@ (8002478 <_Z11linkBatteryv+0x184>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	dd06      	ble.n	80023b8 <_Z11linkBatteryv+0xc4>
			countBat		= 0;			// Reinicia contador
 80023aa:	4b30      	ldr	r3, [pc, #192]	@ (800246c <_Z11linkBatteryv+0x178>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	801a      	strh	r2, [r3, #0]
			stateBattery	= 1;			// Vuelve a S1
 80023b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002468 <_Z11linkBatteryv+0x174>)
 80023b2:	2201      	movs	r2, #1
 80023b4:	701a      	strb	r2, [r3, #0]
			stateBattery	= 3;			// Pasa a S3
		}
		else{								// Si no
			stateBattery	= 2;			// Queda en S2
		}
		break;
 80023b6:	e04c      	b.n	8002452 <_Z11linkBatteryv+0x15e>
		else if ( countBat >= limitBat ){	// Si el contador pasa limite
 80023b8:	4b2c      	ldr	r3, [pc, #176]	@ (800246c <_Z11linkBatteryv+0x178>)
 80023ba:	881a      	ldrh	r2, [r3, #0]
 80023bc:	4b2c      	ldr	r3, [pc, #176]	@ (8002470 <_Z11linkBatteryv+0x17c>)
 80023be:	881b      	ldrh	r3, [r3, #0]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d306      	bcc.n	80023d2 <_Z11linkBatteryv+0xde>
			countBat		= 0;			// Reinicia contador
 80023c4:	4b29      	ldr	r3, [pc, #164]	@ (800246c <_Z11linkBatteryv+0x178>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	801a      	strh	r2, [r3, #0]
			stateBattery	= 3;			// Pasa a S3
 80023ca:	4b27      	ldr	r3, [pc, #156]	@ (8002468 <_Z11linkBatteryv+0x174>)
 80023cc:	2203      	movs	r2, #3
 80023ce:	701a      	strb	r2, [r3, #0]
		break;
 80023d0:	e03f      	b.n	8002452 <_Z11linkBatteryv+0x15e>
			stateBattery	= 2;			// Queda en S2
 80023d2:	4b25      	ldr	r3, [pc, #148]	@ (8002468 <_Z11linkBatteryv+0x174>)
 80023d4:	2202      	movs	r2, #2
 80023d6:	701a      	strb	r2, [r3, #0]
		break;
 80023d8:	e03b      	b.n	8002452 <_Z11linkBatteryv+0x15e>
	///////////////////////////////////
	// S3 - CHECK BATTERY WITH ERROR //
	///////////////////////////////////

	case 3:
		errorHardware[6]	= 1;			// Indica error
 80023da:	4b26      	ldr	r3, [pc, #152]	@ (8002474 <_Z11linkBatteryv+0x180>)
 80023dc:	2201      	movs	r2, #1
 80023de:	719a      	strb	r2, [r3, #6]

		if ( batScaled < thresholdBat ){	// Si la bateria esta baja
 80023e0:	4b20      	ldr	r3, [pc, #128]	@ (8002464 <_Z11linkBatteryv+0x170>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4b24      	ldr	r3, [pc, #144]	@ (8002478 <_Z11linkBatteryv+0x184>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	da03      	bge.n	80023f4 <_Z11linkBatteryv+0x100>
			stateBattery	= 3;			// Sigue en S3
 80023ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002468 <_Z11linkBatteryv+0x174>)
 80023ee:	2203      	movs	r2, #3
 80023f0:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateBattery	= 4;			// Pasa a S4
		}
		break;
 80023f2:	e02e      	b.n	8002452 <_Z11linkBatteryv+0x15e>
			stateBattery	= 4;			// Pasa a S4
 80023f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002468 <_Z11linkBatteryv+0x174>)
 80023f6:	2204      	movs	r2, #4
 80023f8:	701a      	strb	r2, [r3, #0]
		break;
 80023fa:	e02a      	b.n	8002452 <_Z11linkBatteryv+0x15e>
	//////////////////////////
	// S4 - CHECK STABILITY //
	//////////////////////////

	case 4:
		errorHardware[6]	= 1;			// Indica error
 80023fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002474 <_Z11linkBatteryv+0x180>)
 80023fe:	2201      	movs	r2, #1
 8002400:	719a      	strb	r2, [r3, #6]
		countBat++;							// Suma 1 al contador
 8002402:	4b1a      	ldr	r3, [pc, #104]	@ (800246c <_Z11linkBatteryv+0x178>)
 8002404:	881b      	ldrh	r3, [r3, #0]
 8002406:	3301      	adds	r3, #1
 8002408:	b29a      	uxth	r2, r3
 800240a:	4b18      	ldr	r3, [pc, #96]	@ (800246c <_Z11linkBatteryv+0x178>)
 800240c:	801a      	strh	r2, [r3, #0]

		if ( batScaled < thresholdBat ){	// Si la bateria sigue baja
 800240e:	4b15      	ldr	r3, [pc, #84]	@ (8002464 <_Z11linkBatteryv+0x170>)
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	4b19      	ldr	r3, [pc, #100]	@ (8002478 <_Z11linkBatteryv+0x184>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	429a      	cmp	r2, r3
 8002418:	da06      	bge.n	8002428 <_Z11linkBatteryv+0x134>
			countBat		= 0;			// Reinicia contador
 800241a:	4b14      	ldr	r3, [pc, #80]	@ (800246c <_Z11linkBatteryv+0x178>)
 800241c:	2200      	movs	r2, #0
 800241e:	801a      	strh	r2, [r3, #0]
			stateBattery	= 3;			// Vuelve a S3
 8002420:	4b11      	ldr	r3, [pc, #68]	@ (8002468 <_Z11linkBatteryv+0x174>)
 8002422:	2203      	movs	r2, #3
 8002424:	701a      	strb	r2, [r3, #0]
			stateBattery	= 1;			// Pasa a S3
		}
		else{								// Si no
			stateBattery	= 4;			// Queda en S4
		}
		break;
 8002426:	e014      	b.n	8002452 <_Z11linkBatteryv+0x15e>
		else if ( countBat >= limitBat ){	// Si contador pasa limite
 8002428:	4b10      	ldr	r3, [pc, #64]	@ (800246c <_Z11linkBatteryv+0x178>)
 800242a:	881a      	ldrh	r2, [r3, #0]
 800242c:	4b10      	ldr	r3, [pc, #64]	@ (8002470 <_Z11linkBatteryv+0x17c>)
 800242e:	881b      	ldrh	r3, [r3, #0]
 8002430:	429a      	cmp	r2, r3
 8002432:	d306      	bcc.n	8002442 <_Z11linkBatteryv+0x14e>
			countBat		= 0;			// Reinicia contador
 8002434:	4b0d      	ldr	r3, [pc, #52]	@ (800246c <_Z11linkBatteryv+0x178>)
 8002436:	2200      	movs	r2, #0
 8002438:	801a      	strh	r2, [r3, #0]
			stateBattery	= 1;			// Pasa a S3
 800243a:	4b0b      	ldr	r3, [pc, #44]	@ (8002468 <_Z11linkBatteryv+0x174>)
 800243c:	2201      	movs	r2, #1
 800243e:	701a      	strb	r2, [r3, #0]
		break;
 8002440:	e007      	b.n	8002452 <_Z11linkBatteryv+0x15e>
			stateBattery	= 4;			// Queda en S4
 8002442:	4b09      	ldr	r3, [pc, #36]	@ (8002468 <_Z11linkBatteryv+0x174>)
 8002444:	2204      	movs	r2, #4
 8002446:	701a      	strb	r2, [r3, #0]
		break;
 8002448:	e003      	b.n	8002452 <_Z11linkBatteryv+0x15e>

	default:
		stateBattery	= 0;
 800244a:	4b07      	ldr	r3, [pc, #28]	@ (8002468 <_Z11linkBatteryv+0x174>)
 800244c:	2200      	movs	r2, #0
 800244e:	701a      	strb	r2, [r3, #0]
		break;
 8002450:	bf00      	nop
	}
}
 8002452:	bf00      	nop
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	200004d4 	.word	0x200004d4
 8002460:	68db8bad 	.word	0x68db8bad
 8002464:	200005a0 	.word	0x200005a0
 8002468:	2000059e 	.word	0x2000059e
 800246c:	200005a6 	.word	0x200005a6
 8002470:	200005a4 	.word	0x200005a4
 8002474:	20000564 	.word	0x20000564
 8002478:	20000028 	.word	0x20000028

0800247c <_Z9linkBotonv>:
 *	INPUT	:	flagBoton
 *	OUTPUT	:	displayPhy.enable
 */


void linkBoton(){
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0

	switch ( stateEnableDisplay ){
 8002480:	4b1b      	ldr	r3, [pc, #108]	@ (80024f0 <_Z9linkBotonv+0x74>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d002      	beq.n	800248e <_Z9linkBotonv+0x12>
 8002488:	2b01      	cmp	r3, #1
 800248a:	d013      	beq.n	80024b4 <_Z9linkBotonv+0x38>
 800248c:	e029      	b.n	80024e2 <_Z9linkBotonv+0x66>
	//////////////////////
	// S0 - WAIT BUTTON //
	//////////////////////

	case 0:
		displayPhy.enable(0);			//	Inhabilita display
 800248e:	2100      	movs	r1, #0
 8002490:	4818      	ldr	r0, [pc, #96]	@ (80024f4 <_Z9linkBotonv+0x78>)
 8002492:	f7fe fa67 	bl	8000964 <_ZN15displayPhysical6enableEb>
		countEnableDisplay	= 0;		//	Reinicia contador
 8002496:	4b18      	ldr	r3, [pc, #96]	@ (80024f8 <_Z9linkBotonv+0x7c>)
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]

		if ( flagBoton ){				//	Si se presiona el boton
 800249c:	4b17      	ldr	r3, [pc, #92]	@ (80024fc <_Z9linkBotonv+0x80>)
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d003      	beq.n	80024ac <_Z9linkBotonv+0x30>
			stateEnableDisplay	= 1;	//	Pasa a S1
 80024a4:	4b12      	ldr	r3, [pc, #72]	@ (80024f0 <_Z9linkBotonv+0x74>)
 80024a6:	2201      	movs	r2, #1
 80024a8:	701a      	strb	r2, [r3, #0]
		}
		else{							//	Si no
			stateEnableDisplay	= 0;	//	Espera en S0
		}
		break;
 80024aa:	e01e      	b.n	80024ea <_Z9linkBotonv+0x6e>
			stateEnableDisplay	= 0;	//	Espera en S0
 80024ac:	4b10      	ldr	r3, [pc, #64]	@ (80024f0 <_Z9linkBotonv+0x74>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	701a      	strb	r2, [r3, #0]
		break;
 80024b2:	e01a      	b.n	80024ea <_Z9linkBotonv+0x6e>
	/////////////////
	// S1 - ENABLE //
	/////////////////

	case 1:
		displayPhy.enable(1);							// Habilita display
 80024b4:	2101      	movs	r1, #1
 80024b6:	480f      	ldr	r0, [pc, #60]	@ (80024f4 <_Z9linkBotonv+0x78>)
 80024b8:	f7fe fa54 	bl	8000964 <_ZN15displayPhysical6enableEb>

		countEnableDisplay++;							// Suma 1 al contador
 80024bc:	4b0e      	ldr	r3, [pc, #56]	@ (80024f8 <_Z9linkBotonv+0x7c>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	3301      	adds	r3, #1
 80024c2:	4a0d      	ldr	r2, [pc, #52]	@ (80024f8 <_Z9linkBotonv+0x7c>)
 80024c4:	6013      	str	r3, [r2, #0]

		if ( countEnableDisplay > limitEnableDisplay ){	// Si llega al limite
 80024c6:	4b0c      	ldr	r3, [pc, #48]	@ (80024f8 <_Z9linkBotonv+0x7c>)
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002500 <_Z9linkBotonv+0x84>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	429a      	cmp	r2, r3
 80024d0:	dd03      	ble.n	80024da <_Z9linkBotonv+0x5e>
			stateEnableDisplay	= 0;					// Vuelve a S0
 80024d2:	4b07      	ldr	r3, [pc, #28]	@ (80024f0 <_Z9linkBotonv+0x74>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	701a      	strb	r2, [r3, #0]
		}
		else{											// Si no
			stateEnableDisplay	= 1;					// Espera en S1
		}
		break;
 80024d8:	e007      	b.n	80024ea <_Z9linkBotonv+0x6e>
			stateEnableDisplay	= 1;					// Espera en S1
 80024da:	4b05      	ldr	r3, [pc, #20]	@ (80024f0 <_Z9linkBotonv+0x74>)
 80024dc:	2201      	movs	r2, #1
 80024de:	701a      	strb	r2, [r3, #0]
		break;
 80024e0:	e003      	b.n	80024ea <_Z9linkBotonv+0x6e>

	default:
		stateEnableDisplay	= 0;
 80024e2:	4b03      	ldr	r3, [pc, #12]	@ (80024f0 <_Z9linkBotonv+0x74>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	701a      	strb	r2, [r3, #0]
		break;
 80024e8:	bf00      	nop

	}
}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	2000058c 	.word	0x2000058c
 80024f4:	200010e8 	.word	0x200010e8
 80024f8:	20000584 	.word	0x20000584
 80024fc:	20000aac 	.word	0x20000aac
 8002500:	20000588 	.word	0x20000588

08002504 <_Z7adc2PPMth>:
 *	MODE 2	:	ADC interno A1
 *	MODE 3	:	ADC externo B1
 *	MODE 4	:	ADC interno B1
 */

uint8_t adc2PPM( uint16_t signal, uint8_t mode){
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	460a      	mov	r2, r1
 800250e:	80fb      	strh	r3, [r7, #6]
 8002510:	4613      	mov	r3, r2
 8002512:	717b      	strb	r3, [r7, #5]
	uint8_t result;

	result	= 1;
 8002514:	2301      	movs	r3, #1
 8002516:	73fb      	strb	r3, [r7, #15]

	switch ( mode ){
 8002518:	797b      	ldrb	r3, [r7, #5]
 800251a:	3b01      	subs	r3, #1
 800251c:	2b03      	cmp	r3, #3
 800251e:	d80b      	bhi.n	8002538 <_Z7adc2PPMth+0x34>
 8002520:	a201      	add	r2, pc, #4	@ (adr r2, 8002528 <_Z7adc2PPMth+0x24>)
 8002522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002526:	bf00      	nop
 8002528:	08002539 	.word	0x08002539
 800252c:	08002539 	.word	0x08002539
 8002530:	08002539 	.word	0x08002539
 8002534:	08002539 	.word	0x08002539

	case 4:
		break;
	}

	return result;
 8002538:	7bfb      	ldrb	r3, [r7, #15]
}
 800253a:	4618      	mov	r0, r3
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop

08002548 <_Z10linkAnalogv>:
 *				flagAlarm_PPM,
 *				flagAlarm_TEMP
 *				flagAlarm_HUM
 */

void linkAnalog(){
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0

	/////////////////
	// CALIBRATION //
	/////////////////

	switch ( stateCalibration ){
 800254c:	4b6a      	ldr	r3, [pc, #424]	@ (80026f8 <_Z10linkAnalogv+0x1b0>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d002      	beq.n	800255a <_Z10linkAnalogv+0x12>
 8002554:	2b01      	cmp	r3, #1
 8002556:	d01d      	beq.n	8002594 <_Z10linkAnalogv+0x4c>
 8002558:	e018      	b.n	800258c <_Z10linkAnalogv+0x44>
	///////////////////////////////
	// S0 - WAIT FOR CALIBRATION //
	///////////////////////////////

	case 0:
		countCalibration++;								// Suma 1 al contador
 800255a:	4b68      	ldr	r3, [pc, #416]	@ (80026fc <_Z10linkAnalogv+0x1b4>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	3301      	adds	r3, #1
 8002560:	4a66      	ldr	r2, [pc, #408]	@ (80026fc <_Z10linkAnalogv+0x1b4>)
 8002562:	6013      	str	r3, [r2, #0]
		enableSensors	= 0;							// Deshabilita sensores
 8002564:	4b66      	ldr	r3, [pc, #408]	@ (8002700 <_Z10linkAnalogv+0x1b8>)
 8002566:	2200      	movs	r2, #0
 8002568:	701a      	strb	r2, [r3, #0]

		if ( countCalibration >= limitCalibration ){	// Si se cumple el tiempo de calibracion
 800256a:	4b64      	ldr	r3, [pc, #400]	@ (80026fc <_Z10linkAnalogv+0x1b4>)
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	4b65      	ldr	r3, [pc, #404]	@ (8002704 <_Z10linkAnalogv+0x1bc>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	429a      	cmp	r2, r3
 8002574:	db06      	blt.n	8002584 <_Z10linkAnalogv+0x3c>
			enableSensors		= 1;					// Habilita sensores
 8002576:	4b62      	ldr	r3, [pc, #392]	@ (8002700 <_Z10linkAnalogv+0x1b8>)
 8002578:	2201      	movs	r2, #1
 800257a:	701a      	strb	r2, [r3, #0]
			stateCalibration	= 1;					// Pasa a S1
 800257c:	4b5e      	ldr	r3, [pc, #376]	@ (80026f8 <_Z10linkAnalogv+0x1b0>)
 800257e:	2201      	movs	r2, #1
 8002580:	701a      	strb	r2, [r3, #0]
		}
		else{											// Si no
			stateCalibration	= 0;					// Espera en S0
		}
		break;
 8002582:	e008      	b.n	8002596 <_Z10linkAnalogv+0x4e>
			stateCalibration	= 0;					// Espera en S0
 8002584:	4b5c      	ldr	r3, [pc, #368]	@ (80026f8 <_Z10linkAnalogv+0x1b0>)
 8002586:	2200      	movs	r2, #0
 8002588:	701a      	strb	r2, [r3, #0]
		break;
 800258a:	e004      	b.n	8002596 <_Z10linkAnalogv+0x4e>
	////////////////////
	case 1:
		break;

	default:
		stateCalibration	= 0;
 800258c:	4b5a      	ldr	r3, [pc, #360]	@ (80026f8 <_Z10linkAnalogv+0x1b0>)
 800258e:	2200      	movs	r2, #0
 8002590:	701a      	strb	r2, [r3, #0]
		break;
 8002592:	e000      	b.n	8002596 <_Z10linkAnalogv+0x4e>
		break;
 8002594:	bf00      	nop

	////////////
	// A1 HCL //
	////////////

	if ( !errorHardware[5] ){										// Si esta habilitado el ADC
 8002596:	4b5c      	ldr	r3, [pc, #368]	@ (8002708 <_Z10linkAnalogv+0x1c0>)
 8002598:	795b      	ldrb	r3, [r3, #5]
 800259a:	f083 0301 	eor.w	r3, r3, #1
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d00f      	beq.n	80025c4 <_Z10linkAnalogv+0x7c>
		alpha_A1_PPM = adc2PPM(alphaA, 1) * enableSensors;			// Convierte en PPM
 80025a4:	4b59      	ldr	r3, [pc, #356]	@ (800270c <_Z10linkAnalogv+0x1c4>)
 80025a6:	881b      	ldrh	r3, [r3, #0]
 80025a8:	2101      	movs	r1, #1
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7ff ffaa 	bl	8002504 <_Z7adc2PPMth>
 80025b0:	4603      	mov	r3, r0
 80025b2:	461a      	mov	r2, r3
 80025b4:	4b52      	ldr	r3, [pc, #328]	@ (8002700 <_Z10linkAnalogv+0x1b8>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	fb12 f303 	smulbb	r3, r2, r3
 80025bc:	b2da      	uxtb	r2, r3
 80025be:	4b54      	ldr	r3, [pc, #336]	@ (8002710 <_Z10linkAnalogv+0x1c8>)
 80025c0:	701a      	strb	r2, [r3, #0]
 80025c2:	e00e      	b.n	80025e2 <_Z10linkAnalogv+0x9a>
	}
	else{															// Si no esta habiltiado el ADC
		alpha_A1_PPM = adc2PPM(alphaAnalog_A, 2) * enableSensors;	// Convierte en PPM
 80025c4:	4b53      	ldr	r3, [pc, #332]	@ (8002714 <_Z10linkAnalogv+0x1cc>)
 80025c6:	881b      	ldrh	r3, [r3, #0]
 80025c8:	2102      	movs	r1, #2
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff ff9a 	bl	8002504 <_Z7adc2PPMth>
 80025d0:	4603      	mov	r3, r0
 80025d2:	461a      	mov	r2, r3
 80025d4:	4b4a      	ldr	r3, [pc, #296]	@ (8002700 <_Z10linkAnalogv+0x1b8>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	fb12 f303 	smulbb	r3, r2, r3
 80025dc:	b2da      	uxtb	r2, r3
 80025de:	4b4c      	ldr	r3, [pc, #304]	@ (8002710 <_Z10linkAnalogv+0x1c8>)
 80025e0:	701a      	strb	r2, [r3, #0]
	}

	if ( alpha_A1_PPM > 50 && enableSensors){		// Si pasa de 5 ppm
 80025e2:	4b4b      	ldr	r3, [pc, #300]	@ (8002710 <_Z10linkAnalogv+0x1c8>)
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	2b32      	cmp	r3, #50	@ 0x32
 80025e8:	d907      	bls.n	80025fa <_Z10linkAnalogv+0xb2>
 80025ea:	4b45      	ldr	r3, [pc, #276]	@ (8002700 <_Z10linkAnalogv+0x1b8>)
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d003      	beq.n	80025fa <_Z10linkAnalogv+0xb2>
		flagAlarm_PPM	= 1;						// Indica alarma
 80025f2:	4b49      	ldr	r3, [pc, #292]	@ (8002718 <_Z10linkAnalogv+0x1d0>)
 80025f4:	2201      	movs	r2, #1
 80025f6:	701a      	strb	r2, [r3, #0]
 80025f8:	e002      	b.n	8002600 <_Z10linkAnalogv+0xb8>
	}
	else{											// Si no
		flagAlarm_PPM	= 0;						// No hay alarma
 80025fa:	4b47      	ldr	r3, [pc, #284]	@ (8002718 <_Z10linkAnalogv+0x1d0>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	701a      	strb	r2, [r3, #0]

	////////////
	// B1 HCL //
	////////////

	if ( !errorHardware[5] ){										// Si esta habitado el ADC
 8002600:	4b41      	ldr	r3, [pc, #260]	@ (8002708 <_Z10linkAnalogv+0x1c0>)
 8002602:	795b      	ldrb	r3, [r3, #5]
 8002604:	f083 0301 	eor.w	r3, r3, #1
 8002608:	b2db      	uxtb	r3, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d00f      	beq.n	800262e <_Z10linkAnalogv+0xe6>
		alpha_A1_PPM = adc2PPM(alphaA, 3) * enableSensors;			// Convierte en PPM
 800260e:	4b3f      	ldr	r3, [pc, #252]	@ (800270c <_Z10linkAnalogv+0x1c4>)
 8002610:	881b      	ldrh	r3, [r3, #0]
 8002612:	2103      	movs	r1, #3
 8002614:	4618      	mov	r0, r3
 8002616:	f7ff ff75 	bl	8002504 <_Z7adc2PPMth>
 800261a:	4603      	mov	r3, r0
 800261c:	461a      	mov	r2, r3
 800261e:	4b38      	ldr	r3, [pc, #224]	@ (8002700 <_Z10linkAnalogv+0x1b8>)
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	fb12 f303 	smulbb	r3, r2, r3
 8002626:	b2da      	uxtb	r2, r3
 8002628:	4b39      	ldr	r3, [pc, #228]	@ (8002710 <_Z10linkAnalogv+0x1c8>)
 800262a:	701a      	strb	r2, [r3, #0]
 800262c:	e00e      	b.n	800264c <_Z10linkAnalogv+0x104>
	}
	else{															// Si no esta habilitado el ADC
		alpha_A1_PPM = adc2PPM(alphaAnalog_A, 4) * enableSensors;	// Convierte en PPM
 800262e:	4b39      	ldr	r3, [pc, #228]	@ (8002714 <_Z10linkAnalogv+0x1cc>)
 8002630:	881b      	ldrh	r3, [r3, #0]
 8002632:	2104      	movs	r1, #4
 8002634:	4618      	mov	r0, r3
 8002636:	f7ff ff65 	bl	8002504 <_Z7adc2PPMth>
 800263a:	4603      	mov	r3, r0
 800263c:	461a      	mov	r2, r3
 800263e:	4b30      	ldr	r3, [pc, #192]	@ (8002700 <_Z10linkAnalogv+0x1b8>)
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	fb12 f303 	smulbb	r3, r2, r3
 8002646:	b2da      	uxtb	r2, r3
 8002648:	4b31      	ldr	r3, [pc, #196]	@ (8002710 <_Z10linkAnalogv+0x1c8>)
 800264a:	701a      	strb	r2, [r3, #0]
	}

	if ( alpha_A1_PPM > 50 && enableSensors ){		// Si pasa de 5 ppm
 800264c:	4b30      	ldr	r3, [pc, #192]	@ (8002710 <_Z10linkAnalogv+0x1c8>)
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	2b32      	cmp	r3, #50	@ 0x32
 8002652:	d907      	bls.n	8002664 <_Z10linkAnalogv+0x11c>
 8002654:	4b2a      	ldr	r3, [pc, #168]	@ (8002700 <_Z10linkAnalogv+0x1b8>)
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d003      	beq.n	8002664 <_Z10linkAnalogv+0x11c>
		flagAlarm_PPM	= 1;						// Indica alarma
 800265c:	4b2e      	ldr	r3, [pc, #184]	@ (8002718 <_Z10linkAnalogv+0x1d0>)
 800265e:	2201      	movs	r2, #1
 8002660:	701a      	strb	r2, [r3, #0]
 8002662:	e002      	b.n	800266a <_Z10linkAnalogv+0x122>
	}
	else{											// Si no
		flagAlarm_PPM	= 0;						// No hay alarma
 8002664:	4b2c      	ldr	r3, [pc, #176]	@ (8002718 <_Z10linkAnalogv+0x1d0>)
 8002666:	2200      	movs	r2, #0
 8002668:	701a      	strb	r2, [r3, #0]

	//////////////
	// TEMP HUM //
	///////////////

	if ( !errorHardware[1] ){			// Si hay sensor externo
 800266a:	4b27      	ldr	r3, [pc, #156]	@ (8002708 <_Z10linkAnalogv+0x1c0>)
 800266c:	785b      	ldrb	r3, [r3, #1]
 800266e:	f083 0301 	eor.w	r3, r3, #1
 8002672:	b2db      	uxtb	r3, r3
 8002674:	2b00      	cmp	r3, #0
 8002676:	d008      	beq.n	800268a <_Z10linkAnalogv+0x142>
		tempApp	= tempExtern;			// Copia temperatura
 8002678:	4b28      	ldr	r3, [pc, #160]	@ (800271c <_Z10linkAnalogv+0x1d4>)
 800267a:	881a      	ldrh	r2, [r3, #0]
 800267c:	4b28      	ldr	r3, [pc, #160]	@ (8002720 <_Z10linkAnalogv+0x1d8>)
 800267e:	801a      	strh	r2, [r3, #0]
		humApp	= humExtern;			// Copia humedad
 8002680:	4b28      	ldr	r3, [pc, #160]	@ (8002724 <_Z10linkAnalogv+0x1dc>)
 8002682:	881a      	ldrh	r2, [r3, #0]
 8002684:	4b28      	ldr	r3, [pc, #160]	@ (8002728 <_Z10linkAnalogv+0x1e0>)
 8002686:	801a      	strh	r2, [r3, #0]
 8002688:	e015      	b.n	80026b6 <_Z10linkAnalogv+0x16e>
	}
	else if ( !errorHardware[0] ){	// Si hay sensor interno
 800268a:	4b1f      	ldr	r3, [pc, #124]	@ (8002708 <_Z10linkAnalogv+0x1c0>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	f083 0301 	eor.w	r3, r3, #1
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b00      	cmp	r3, #0
 8002696:	d008      	beq.n	80026aa <_Z10linkAnalogv+0x162>
		tempApp	= tempIntern;			// Copia temperatura
 8002698:	4b24      	ldr	r3, [pc, #144]	@ (800272c <_Z10linkAnalogv+0x1e4>)
 800269a:	881a      	ldrh	r2, [r3, #0]
 800269c:	4b20      	ldr	r3, [pc, #128]	@ (8002720 <_Z10linkAnalogv+0x1d8>)
 800269e:	801a      	strh	r2, [r3, #0]
		humApp	= humIntern;			// Copia humedad
 80026a0:	4b23      	ldr	r3, [pc, #140]	@ (8002730 <_Z10linkAnalogv+0x1e8>)
 80026a2:	881a      	ldrh	r2, [r3, #0]
 80026a4:	4b20      	ldr	r3, [pc, #128]	@ (8002728 <_Z10linkAnalogv+0x1e0>)
 80026a6:	801a      	strh	r2, [r3, #0]
 80026a8:	e005      	b.n	80026b6 <_Z10linkAnalogv+0x16e>
	}
	else{								// Si no hay ninguno de ambos sensores
		tempApp	= 0;					// Copia 0
 80026aa:	4b1d      	ldr	r3, [pc, #116]	@ (8002720 <_Z10linkAnalogv+0x1d8>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	801a      	strh	r2, [r3, #0]
		humApp	= 0;					// Copia 0
 80026b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002728 <_Z10linkAnalogv+0x1e0>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	801a      	strh	r2, [r3, #0]

	////////////
	// ALARMS //
	////////////

	if ( tempApp > 60 || tempApp < 5 ){	// Si pasa limite de sensores
 80026b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002720 <_Z10linkAnalogv+0x1d8>)
 80026b8:	881b      	ldrh	r3, [r3, #0]
 80026ba:	2b3c      	cmp	r3, #60	@ 0x3c
 80026bc:	d803      	bhi.n	80026c6 <_Z10linkAnalogv+0x17e>
 80026be:	4b18      	ldr	r3, [pc, #96]	@ (8002720 <_Z10linkAnalogv+0x1d8>)
 80026c0:	881b      	ldrh	r3, [r3, #0]
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	d803      	bhi.n	80026ce <_Z10linkAnalogv+0x186>
		warningHardware[0]	= 1;			// Indica alarma
 80026c6:	4b1b      	ldr	r3, [pc, #108]	@ (8002734 <_Z10linkAnalogv+0x1ec>)
 80026c8:	2201      	movs	r2, #1
 80026ca:	701a      	strb	r2, [r3, #0]
 80026cc:	e002      	b.n	80026d4 <_Z10linkAnalogv+0x18c>
	}
	else{								// Si no
		warningHardware[0]	= 0;			// No hay alarma
 80026ce:	4b19      	ldr	r3, [pc, #100]	@ (8002734 <_Z10linkAnalogv+0x1ec>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	701a      	strb	r2, [r3, #0]
	}

	if ( humApp < 5 || humApp > 90){	// Si pasa limite de sensores
 80026d4:	4b14      	ldr	r3, [pc, #80]	@ (8002728 <_Z10linkAnalogv+0x1e0>)
 80026d6:	881b      	ldrh	r3, [r3, #0]
 80026d8:	2b04      	cmp	r3, #4
 80026da:	d903      	bls.n	80026e4 <_Z10linkAnalogv+0x19c>
 80026dc:	4b12      	ldr	r3, [pc, #72]	@ (8002728 <_Z10linkAnalogv+0x1e0>)
 80026de:	881b      	ldrh	r3, [r3, #0]
 80026e0:	2b5a      	cmp	r3, #90	@ 0x5a
 80026e2:	d903      	bls.n	80026ec <_Z10linkAnalogv+0x1a4>
		warningHardware[1]	= 1;			// Indica alarma
 80026e4:	4b13      	ldr	r3, [pc, #76]	@ (8002734 <_Z10linkAnalogv+0x1ec>)
 80026e6:	2201      	movs	r2, #1
 80026e8:	705a      	strb	r2, [r3, #1]
 80026ea:	e003      	b.n	80026f4 <_Z10linkAnalogv+0x1ac>
	}
	else{								// Si no
		warningHardware[1]	= 0;			// No hay alarma
 80026ec:	4b11      	ldr	r3, [pc, #68]	@ (8002734 <_Z10linkAnalogv+0x1ec>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	705a      	strb	r2, [r3, #1]
	}
}
 80026f2:	bf00      	nop
 80026f4:	bf00      	nop
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	20000592 	.word	0x20000592
 80026fc:	20000594 	.word	0x20000594
 8002700:	2000059c 	.word	0x2000059c
 8002704:	20000598 	.word	0x20000598
 8002708:	20000564 	.word	0x20000564
 800270c:	200004ce 	.word	0x200004ce
 8002710:	2000058d 	.word	0x2000058d
 8002714:	200004d6 	.word	0x200004d6
 8002718:	2000059d 	.word	0x2000059d
 800271c:	200004b4 	.word	0x200004b4
 8002720:	2000058e 	.word	0x2000058e
 8002724:	200004b6 	.word	0x200004b6
 8002728:	20000590 	.word	0x20000590
 800272c:	200004b0 	.word	0x200004b0
 8002730:	200004b2 	.word	0x200004b2
 8002734:	2000055c 	.word	0x2000055c

08002738 <_Z41__static_initialization_and_destruction_0ii>:
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b01      	cmp	r3, #1
 8002746:	d127      	bne.n	8002798 <_Z41__static_initialization_and_destruction_0ii+0x60>
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800274e:	4293      	cmp	r3, r2
 8002750:	d122      	bne.n	8002798 <_Z41__static_initialization_and_destruction_0ii+0x60>
long int limitGpsLink	= 240000/superloop;	// Limite de tiempo esperando mensajes validos
 8002752:	4b14      	ldr	r3, [pc, #80]	@ (80027a4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	461a      	mov	r2, r3
 8002758:	4b13      	ldr	r3, [pc, #76]	@ (80027a8 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 800275a:	fb93 f3f2 	sdiv	r3, r3, r2
 800275e:	4a13      	ldr	r2, [pc, #76]	@ (80027ac <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8002760:	6013      	str	r3, [r2, #0]
int limitEnableDisplay		= 3000/superloop;	//	Limite de display habilitado
 8002762:	4b10      	ldr	r3, [pc, #64]	@ (80027a4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	461a      	mov	r2, r3
 8002768:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800276c:	fb93 f3f2 	sdiv	r3, r3, r2
 8002770:	4a0f      	ldr	r2, [pc, #60]	@ (80027b0 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 8002772:	6013      	str	r3, [r2, #0]
long limitCalibration	= 900000/superloop;	// Limite de calibracion
 8002774:	4b0b      	ldr	r3, [pc, #44]	@ (80027a4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	461a      	mov	r2, r3
 800277a:	4b0e      	ldr	r3, [pc, #56]	@ (80027b4 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 800277c:	fb93 f3f2 	sdiv	r3, r3, r2
 8002780:	4a0d      	ldr	r2, [pc, #52]	@ (80027b8 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8002782:	6013      	str	r3, [r2, #0]
uint16_t limitBat	= 5000/superloop;	// Tiempo que la bateria se considera en estado fijo
 8002784:	4b07      	ldr	r3, [pc, #28]	@ (80027a4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	461a      	mov	r2, r3
 800278a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800278e:	fb93 f3f2 	sdiv	r3, r3, r2
 8002792:	b29a      	uxth	r2, r3
 8002794:	4b09      	ldr	r3, [pc, #36]	@ (80027bc <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8002796:	801a      	strh	r2, [r3, #0]
}
 8002798:	bf00      	nop
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr
 80027a4:	200003b7 	.word	0x200003b7
 80027a8:	0003a980 	.word	0x0003a980
 80027ac:	20000580 	.word	0x20000580
 80027b0:	20000588 	.word	0x20000588
 80027b4:	000dbba0 	.word	0x000dbba0
 80027b8:	20000598 	.word	0x20000598
 80027bc:	200005a4 	.word	0x200005a4

080027c0 <_GLOBAL__sub_I_stateGpsLink>:
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80027c8:	2001      	movs	r0, #1
 80027ca:	f7ff ffb5 	bl	8002738 <_Z41__static_initialization_and_destruction_0ii>
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <_Z10linkOutputv>:
extern wdTimeout loraTimeWd;	// Watchdog de Lorawan
extern bool flagTxLora;			// Indica que se enva un mensaje

/***** OUTPUT *****/

void linkOutput(){
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
	//linkOutLora();
	//linkOutGps();
	//linkOutDisplay();
}
 80027d4:	bf00      	nop
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
	...

080027e0 <_Z12setupLoraAppv>:
rn2903Command macSetCh9;
rn2903Command macSetCh10;

void setupLoraApp(){
	///////////////
	// SYS RESET //
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
	///////////////

	sysReset.command		= sysReset_RN2903;
	sysReset.size			= sizeof( sysReset_RN2903 );
	sysReset.responseSize	= 1;
 80027e4:	4b57      	ldr	r3, [pc, #348]	@ (8002944 <_Z12setupLoraAppv+0x164>)
 80027e6:	4a58      	ldr	r2, [pc, #352]	@ (8002948 <_Z12setupLoraAppv+0x168>)
 80027e8:	605a      	str	r2, [r3, #4]

 80027ea:	4b56      	ldr	r3, [pc, #344]	@ (8002944 <_Z12setupLoraAppv+0x164>)
 80027ec:	220c      	movs	r2, #12
 80027ee:	701a      	strb	r2, [r3, #0]
	/***** RADIO *****/
 80027f0:	4b54      	ldr	r3, [pc, #336]	@ (8002944 <_Z12setupLoraAppv+0x164>)
 80027f2:	2201      	movs	r2, #1
 80027f4:	721a      	strb	r2, [r3, #8]
	// RADIO SET MOD //
	///////////////////

	radioSetMod.command		= radioSetMod_RN2903;
	radioSetMod.size		= sizeof( radioSetMod_RN2903 ) - 1;
	radioSetMod.responseSize= 3;
 80027f6:	4b55      	ldr	r3, [pc, #340]	@ (800294c <_Z12setupLoraAppv+0x16c>)
 80027f8:	4a55      	ldr	r2, [pc, #340]	@ (8002950 <_Z12setupLoraAppv+0x170>)
 80027fa:	605a      	str	r2, [r3, #4]

 80027fc:	4b53      	ldr	r3, [pc, #332]	@ (800294c <_Z12setupLoraAppv+0x16c>)
 80027fe:	2214      	movs	r2, #20
 8002800:	701a      	strb	r2, [r3, #0]
	//////////////////
 8002802:	4b52      	ldr	r3, [pc, #328]	@ (800294c <_Z12setupLoraAppv+0x16c>)
 8002804:	2203      	movs	r2, #3
 8002806:	721a      	strb	r2, [r3, #8]
	// RADIO SET SF //
	//////////////////

	radioSetSf.command		= radioSetSf_RN2903;
	radioSetSf.size			= sizeof( radioSetSf_RN2903 ) - 1;
	radioSetSf.responseSize	= 3;
 8002808:	4b52      	ldr	r3, [pc, #328]	@ (8002954 <_Z12setupLoraAppv+0x174>)
 800280a:	4a53      	ldr	r2, [pc, #332]	@ (8002958 <_Z12setupLoraAppv+0x178>)
 800280c:	605a      	str	r2, [r3, #4]

 800280e:	4b51      	ldr	r3, [pc, #324]	@ (8002954 <_Z12setupLoraAppv+0x174>)
 8002810:	2213      	movs	r2, #19
 8002812:	701a      	strb	r2, [r3, #0]
	//////////////////
 8002814:	4b4f      	ldr	r3, [pc, #316]	@ (8002954 <_Z12setupLoraAppv+0x174>)
 8002816:	2203      	movs	r2, #3
 8002818:	721a      	strb	r2, [r3, #8]
	// RADIO SET BW //
	//////////////////

	radioSetBw.command		= radioSetBw_RN2903;
	radioSetBw.size			= sizeof( radioSetBw_RN2903 ) - 1;
	radioSetBw.responseSize = 3;
 800281a:	4b50      	ldr	r3, [pc, #320]	@ (800295c <_Z12setupLoraAppv+0x17c>)
 800281c:	4a50      	ldr	r2, [pc, #320]	@ (8002960 <_Z12setupLoraAppv+0x180>)
 800281e:	605a      	str	r2, [r3, #4]

 8002820:	4b4e      	ldr	r3, [pc, #312]	@ (800295c <_Z12setupLoraAppv+0x17c>)
 8002822:	2212      	movs	r2, #18
 8002824:	701a      	strb	r2, [r3, #0]
	///////////////////
 8002826:	4b4d      	ldr	r3, [pc, #308]	@ (800295c <_Z12setupLoraAppv+0x17c>)
 8002828:	2203      	movs	r2, #3
 800282a:	721a      	strb	r2, [r3, #8]
	// RADIO SET PWR //
	///////////////////

	radioSetPwr.command		= radioSetPwr_RN2903;
	radioSetPwr.size		= sizeof( radioSetPwr_RN2903 ) - 1;
	radioSetPwr.responseSize= 3;
 800282c:	4b4d      	ldr	r3, [pc, #308]	@ (8002964 <_Z12setupLoraAppv+0x184>)
 800282e:	4a4e      	ldr	r2, [pc, #312]	@ (8002968 <_Z12setupLoraAppv+0x188>)
 8002830:	605a      	str	r2, [r3, #4]

 8002832:	4b4c      	ldr	r3, [pc, #304]	@ (8002964 <_Z12setupLoraAppv+0x184>)
 8002834:	2212      	movs	r2, #18
 8002836:	701a      	strb	r2, [r3, #0]

 8002838:	4b4a      	ldr	r3, [pc, #296]	@ (8002964 <_Z12setupLoraAppv+0x184>)
 800283a:	2203      	movs	r2, #3
 800283c:	721a      	strb	r2, [r3, #8]
	// MAC SET DEVEUI //
	////////////////////

	macSetDeveui.command	= macSetDevEui_RN2903;
	macSetDeveui.size		= sizeof( macSetDevEui_RN2903 ) - 1;
	macSetDeveui.responseSize	= 3;
 800283e:	4b4b      	ldr	r3, [pc, #300]	@ (800296c <_Z12setupLoraAppv+0x18c>)
 8002840:	4a4b      	ldr	r2, [pc, #300]	@ (8002970 <_Z12setupLoraAppv+0x190>)
 8002842:	605a      	str	r2, [r3, #4]

 8002844:	4b49      	ldr	r3, [pc, #292]	@ (800296c <_Z12setupLoraAppv+0x18c>)
 8002846:	2220      	movs	r2, #32
 8002848:	701a      	strb	r2, [r3, #0]
	/////////////////////////
 800284a:	4b48      	ldr	r3, [pc, #288]	@ (800296c <_Z12setupLoraAppv+0x18c>)
 800284c:	2203      	movs	r2, #3
 800284e:	721a      	strb	r2, [r3, #8]
	// MAC SET NETWORK KEY //
	/////////////////////////

	macSetNwkskey.command	= macSetNwkskey_RN2903;
	macSetNwkskey.size		= sizeof( macSetNwkskey_RN2903 ) - 1;
	macSetNwkskey.responseSize	= 3;
 8002850:	4b48      	ldr	r3, [pc, #288]	@ (8002974 <_Z12setupLoraAppv+0x194>)
 8002852:	4a49      	ldr	r2, [pc, #292]	@ (8002978 <_Z12setupLoraAppv+0x198>)
 8002854:	605a      	str	r2, [r3, #4]

 8002856:	4b47      	ldr	r3, [pc, #284]	@ (8002974 <_Z12setupLoraAppv+0x194>)
 8002858:	2232      	movs	r2, #50	@ 0x32
 800285a:	701a      	strb	r2, [r3, #0]
	//////////////////////
 800285c:	4b45      	ldr	r3, [pc, #276]	@ (8002974 <_Z12setupLoraAppv+0x194>)
 800285e:	2203      	movs	r2, #3
 8002860:	721a      	strb	r2, [r3, #8]
	// MAC SET APPS KEY //
	//////////////////////

	macSetAppskey.command	= macSetAppskey_RN2903;
	macSetAppskey.size		= sizeof( macSetAppskey_RN2903 ) - 1;
	macSetAppskey.responseSize	= 3;
 8002862:	4b46      	ldr	r3, [pc, #280]	@ (800297c <_Z12setupLoraAppv+0x19c>)
 8002864:	4a46      	ldr	r2, [pc, #280]	@ (8002980 <_Z12setupLoraAppv+0x1a0>)
 8002866:	605a      	str	r2, [r3, #4]

 8002868:	4b44      	ldr	r3, [pc, #272]	@ (800297c <_Z12setupLoraAppv+0x19c>)
 800286a:	2232      	movs	r2, #50	@ 0x32
 800286c:	701a      	strb	r2, [r3, #0]
	/////////////////////////
 800286e:	4b43      	ldr	r3, [pc, #268]	@ (800297c <_Z12setupLoraAppv+0x19c>)
 8002870:	2203      	movs	r2, #3
 8002872:	721a      	strb	r2, [r3, #8]
	// MAC SET DEV ADDRESS //
	/////////////////////////

	macSetDevAddr.command		= macSetDevAddr_RN2903;
	macSetDevAddr.size			= sizeof ( macSetDevAddr_RN2903 ) - 1;
	macSetDevAddr.responseSize	= 2;
 8002874:	4b43      	ldr	r3, [pc, #268]	@ (8002984 <_Z12setupLoraAppv+0x1a4>)
 8002876:	4a44      	ldr	r2, [pc, #272]	@ (8002988 <_Z12setupLoraAppv+0x1a8>)
 8002878:	605a      	str	r2, [r3, #4]

 800287a:	4b42      	ldr	r3, [pc, #264]	@ (8002984 <_Z12setupLoraAppv+0x1a4>)
 800287c:	221a      	movs	r2, #26
 800287e:	701a      	strb	r2, [r3, #0]
	///////////////////
 8002880:	4b40      	ldr	r3, [pc, #256]	@ (8002984 <_Z12setupLoraAppv+0x1a4>)
 8002882:	2202      	movs	r2, #2
 8002884:	721a      	strb	r2, [r3, #8]
	// MAC JOIN OTAA //
	///////////////////

	macJoinOtaa.command			= macJoinOtaa_RN2903;
	macJoinOtaa.size			= sizeof ( macJoinOtaa_RN2903 ) - 1;
	macJoinOtaa.responseSize	= 7;
 8002886:	4b41      	ldr	r3, [pc, #260]	@ (800298c <_Z12setupLoraAppv+0x1ac>)
 8002888:	4a41      	ldr	r2, [pc, #260]	@ (8002990 <_Z12setupLoraAppv+0x1b0>)
 800288a:	605a      	str	r2, [r3, #4]

 800288c:	4b3f      	ldr	r3, [pc, #252]	@ (800298c <_Z12setupLoraAppv+0x1ac>)
 800288e:	220f      	movs	r2, #15
 8002890:	701a      	strb	r2, [r3, #0]
	//////////////////
 8002892:	4b3e      	ldr	r3, [pc, #248]	@ (800298c <_Z12setupLoraAppv+0x1ac>)
 8002894:	2207      	movs	r2, #7
 8002896:	721a      	strb	r2, [r3, #8]
	// MAC JOIN ABP //
	//////////////////

	macJoinAbp.command		= macJoinAbp_RN2903;
	macJoinAbp.size			= sizeof( macJoinAbp_RN2903 ) - 1;
	macJoinAbp.responseSize	= 2;
 8002898:	4b3e      	ldr	r3, [pc, #248]	@ (8002994 <_Z12setupLoraAppv+0x1b4>)
 800289a:	4a3f      	ldr	r2, [pc, #252]	@ (8002998 <_Z12setupLoraAppv+0x1b8>)
 800289c:	605a      	str	r2, [r3, #4]

 800289e:	4b3d      	ldr	r3, [pc, #244]	@ (8002994 <_Z12setupLoraAppv+0x1b4>)
 80028a0:	220e      	movs	r2, #14
 80028a2:	701a      	strb	r2, [r3, #0]
	//////////////////
 80028a4:	4b3b      	ldr	r3, [pc, #236]	@ (8002994 <_Z12setupLoraAppv+0x1b4>)
 80028a6:	2202      	movs	r2, #2
 80028a8:	721a      	strb	r2, [r3, #8]
	// MAC SET SYNC //
	//////////////////

	macSetSync.command		= macSetSync_RN2903;
	macSetSync.size			= sizeof( macSetSync_RN2903 ) - 1;
	macSetSync.responseSize	= 3;
 80028aa:	4b3c      	ldr	r3, [pc, #240]	@ (800299c <_Z12setupLoraAppv+0x1bc>)
 80028ac:	4a3c      	ldr	r2, [pc, #240]	@ (80029a0 <_Z12setupLoraAppv+0x1c0>)
 80028ae:	605a      	str	r2, [r3, #4]

 80028b0:	4b3a      	ldr	r3, [pc, #232]	@ (800299c <_Z12setupLoraAppv+0x1bc>)
 80028b2:	2211      	movs	r2, #17
 80028b4:	701a      	strb	r2, [r3, #0]
	//////////////
 80028b6:	4b39      	ldr	r3, [pc, #228]	@ (800299c <_Z12setupLoraAppv+0x1bc>)
 80028b8:	2203      	movs	r2, #3
 80028ba:	721a      	strb	r2, [r3, #8]
	// MAC SAVE //
	//////////////

	macSave.command			= macSave_RN2903;
	macSave.size			= sizeof( macSave_RN2903 ) - 1;
	macSave.responseSize	= 3;
 80028bc:	4b39      	ldr	r3, [pc, #228]	@ (80029a4 <_Z12setupLoraAppv+0x1c4>)
 80028be:	4a3a      	ldr	r2, [pc, #232]	@ (80029a8 <_Z12setupLoraAppv+0x1c8>)
 80028c0:	605a      	str	r2, [r3, #4]

 80028c2:	4b38      	ldr	r3, [pc, #224]	@ (80029a4 <_Z12setupLoraAppv+0x1c4>)
 80028c4:	220a      	movs	r2, #10
 80028c6:	701a      	strb	r2, [r3, #0]
	/////////////////
 80028c8:	4b36      	ldr	r3, [pc, #216]	@ (80029a4 <_Z12setupLoraAppv+0x1c4>)
 80028ca:	2203      	movs	r2, #3
 80028cc:	721a      	strb	r2, [r3, #8]
	// MAC TX DATA //
	/////////////////

	 macTxData.command		= macTxData_RN2903;
	 macTxData.size			= sizeof( macTxData_RN2903 ) - 1;
	 macTxData.responseSize	= 14;
 80028ce:	4b37      	ldr	r3, [pc, #220]	@ (80029ac <_Z12setupLoraAppv+0x1cc>)
 80028d0:	4a37      	ldr	r2, [pc, #220]	@ (80029b0 <_Z12setupLoraAppv+0x1d0>)
 80028d2:	605a      	str	r2, [r3, #4]

 80028d4:	4b35      	ldr	r3, [pc, #212]	@ (80029ac <_Z12setupLoraAppv+0x1cc>)
 80028d6:	2219      	movs	r2, #25
 80028d8:	701a      	strb	r2, [r3, #0]
	 /////////////////
 80028da:	4b34      	ldr	r3, [pc, #208]	@ (80029ac <_Z12setupLoraAppv+0x1cc>)
 80028dc:	220e      	movs	r2, #14
 80028de:	721a      	strb	r2, [r3, #8]
	 // MAC TX DATA //
	 /////////////////

	 macTxGps.command		= macTxGps_RN2903;
	 macTxGps.size			= sizeof( macTxGps_RN2903 ) - 1;
	 macTxGps.responseSize	= 14;
 80028e0:	4b34      	ldr	r3, [pc, #208]	@ (80029b4 <_Z12setupLoraAppv+0x1d4>)
 80028e2:	4a35      	ldr	r2, [pc, #212]	@ (80029b8 <_Z12setupLoraAppv+0x1d8>)
 80028e4:	605a      	str	r2, [r3, #4]

 80028e6:	4b33      	ldr	r3, [pc, #204]	@ (80029b4 <_Z12setupLoraAppv+0x1d4>)
 80028e8:	2219      	movs	r2, #25
 80028ea:	701a      	strb	r2, [r3, #0]

 80028ec:	4b31      	ldr	r3, [pc, #196]	@ (80029b4 <_Z12setupLoraAppv+0x1d4>)
 80028ee:	220e      	movs	r2, #14
 80028f0:	721a      	strb	r2, [r3, #8]
	 // MAC TX DATA //
	 /////////////////

	  macTxSys.command		= macTxSys_RN2903;
	  macTxSys.size			= sizeof( macTxSys_RN2903 ) - 1;
	  macTxSys.responseSize	= 14;
 80028f2:	4b32      	ldr	r3, [pc, #200]	@ (80029bc <_Z12setupLoraAppv+0x1dc>)
 80028f4:	4a32      	ldr	r2, [pc, #200]	@ (80029c0 <_Z12setupLoraAppv+0x1e0>)
 80028f6:	605a      	str	r2, [r3, #4]

 80028f8:	4b30      	ldr	r3, [pc, #192]	@ (80029bc <_Z12setupLoraAppv+0x1dc>)
 80028fa:	2215      	movs	r2, #21
 80028fc:	701a      	strb	r2, [r3, #0]
	  //////////////////
 80028fe:	4b2f      	ldr	r3, [pc, #188]	@ (80029bc <_Z12setupLoraAppv+0x1dc>)
 8002900:	220e      	movs	r2, #14
 8002902:	721a      	strb	r2, [r3, #8]
	  // MAC SET CH 8 //
	  //////////////////

	  macSetCh8.command		= macSetCh8_RN2903;
	  macSetCh8.size		= sizeof( macSetCh8_RN2903 ) - 1;
	  macSetCh8.responseSize	= 9;
 8002904:	4b2f      	ldr	r3, [pc, #188]	@ (80029c4 <_Z12setupLoraAppv+0x1e4>)
 8002906:	4a30      	ldr	r2, [pc, #192]	@ (80029c8 <_Z12setupLoraAppv+0x1e8>)
 8002908:	605a      	str	r2, [r3, #4]

 800290a:	4b2e      	ldr	r3, [pc, #184]	@ (80029c4 <_Z12setupLoraAppv+0x1e4>)
 800290c:	2219      	movs	r2, #25
 800290e:	701a      	strb	r2, [r3, #0]
	  //////////////////
 8002910:	4b2c      	ldr	r3, [pc, #176]	@ (80029c4 <_Z12setupLoraAppv+0x1e4>)
 8002912:	2209      	movs	r2, #9
 8002914:	721a      	strb	r2, [r3, #8]
	  // MAC SET CH 9 //
	  //////////////////

	  macSetCh9.command		= macSetCh9_RN2903;
	  macSetCh9.size		= sizeof( macSetCh9_RN2903 ) - 1;
	  macSetCh9.responseSize	= 9;
 8002916:	4b2d      	ldr	r3, [pc, #180]	@ (80029cc <_Z12setupLoraAppv+0x1ec>)
 8002918:	4a2d      	ldr	r2, [pc, #180]	@ (80029d0 <_Z12setupLoraAppv+0x1f0>)
 800291a:	605a      	str	r2, [r3, #4]

 800291c:	4b2b      	ldr	r3, [pc, #172]	@ (80029cc <_Z12setupLoraAppv+0x1ec>)
 800291e:	2219      	movs	r2, #25
 8002920:	701a      	strb	r2, [r3, #0]
	  ///////////////////
 8002922:	4b2a      	ldr	r3, [pc, #168]	@ (80029cc <_Z12setupLoraAppv+0x1ec>)
 8002924:	2209      	movs	r2, #9
 8002926:	721a      	strb	r2, [r3, #8]
	  // MAC SET CH 10 //
	  ///////////////////
	  macSetCh10.command		= macSetCh10_RN2903;
	  macSetCh10.size			= sizeof( macSetCh10_RN2903 ) - 1;
	  macSetCh10.responseSize	= 9;
 8002928:	4b2a      	ldr	r3, [pc, #168]	@ (80029d4 <_Z12setupLoraAppv+0x1f4>)
 800292a:	4a2b      	ldr	r2, [pc, #172]	@ (80029d8 <_Z12setupLoraAppv+0x1f8>)
 800292c:	605a      	str	r2, [r3, #4]

 800292e:	4b29      	ldr	r3, [pc, #164]	@ (80029d4 <_Z12setupLoraAppv+0x1f4>)
 8002930:	221a      	movs	r2, #26
 8002932:	701a      	strb	r2, [r3, #0]
}
 8002934:	4b27      	ldr	r3, [pc, #156]	@ (80029d4 <_Z12setupLoraAppv+0x1f4>)
 8002936:	2209      	movs	r2, #9
 8002938:	721a      	strb	r2, [r3, #8]

/////////////////
 800293a:	bf00      	nop
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr
 8002944:	200005a8 	.word	0x200005a8
 8002948:	2000012c 	.word	0x2000012c
 800294c:	200005b4 	.word	0x200005b4
 8002950:	20000138 	.word	0x20000138
 8002954:	200005c0 	.word	0x200005c0
 8002958:	20000150 	.word	0x20000150
 800295c:	200005cc 	.word	0x200005cc
 8002960:	20000164 	.word	0x20000164
 8002964:	200005d8 	.word	0x200005d8
 8002968:	20000178 	.word	0x20000178
 800296c:	200005e4 	.word	0x200005e4
 8002970:	2000018c 	.word	0x2000018c
 8002974:	200005fc 	.word	0x200005fc
 8002978:	200001cc 	.word	0x200001cc
 800297c:	20000608 	.word	0x20000608
 8002980:	20000200 	.word	0x20000200
 8002984:	200005f0 	.word	0x200005f0
 8002988:	200001b0 	.word	0x200001b0
 800298c:	20000614 	.word	0x20000614
 8002990:	20000234 	.word	0x20000234
 8002994:	20000620 	.word	0x20000620
 8002998:	20000244 	.word	0x20000244
 800299c:	2000062c 	.word	0x2000062c
 80029a0:	20000254 	.word	0x20000254
 80029a4:	20000638 	.word	0x20000638
 80029a8:	20000268 	.word	0x20000268
 80029ac:	20000644 	.word	0x20000644
 80029b0:	20000274 	.word	0x20000274
 80029b4:	20000650 	.word	0x20000650
 80029b8:	20000290 	.word	0x20000290
 80029bc:	2000065c 	.word	0x2000065c
 80029c0:	200002ac 	.word	0x200002ac
 80029c4:	20000668 	.word	0x20000668
 80029c8:	200002c4 	.word	0x200002c4
 80029cc:	20000674 	.word	0x20000674
 80029d0:	200002e0 	.word	0x200002e0
 80029d4:	20000680 	.word	0x20000680
 80029d8:	200002fc 	.word	0x200002fc

080029dc <_ZN10loraRutine10addCommandEP13rn2903Command>:
// ADD COMMAND //
/////////////////

void loraRutine::addCommand ( rn2903Command *command ){
	this->listCommands[ this->sizeList ]	= command;	// AADE PUNTERO A LISTA
	this->sizeList++;									// Suma 1 al largo de lista
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
}
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 80029ec:	4619      	mov	r1, r3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	683a      	ldr	r2, [r7, #0]
 80029f2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 80029fc:	3301      	adds	r3, #1
 80029fe:	b2da      	uxtb	r2, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191

 8002a06:	bf00      	nop
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr

08002a12 <_ZN9wdTimeoutC1El>:
 *		5.- newMessage:	Indica si se recibi un mensaje
 *		6.- timeout:	Indica si hubo un timeout
 *
 */

wdTimeout::wdTimeout( long limit ){	// Constructor
 8002a12:	b480      	push	{r7}
 8002a14:	b083      	sub	sp, #12
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	6078      	str	r0, [r7, #4]
 8002a1a:	6039      	str	r1, [r7, #0]
	this->limit	= limit;			// Se debe fijar el limite de timeout
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	609a      	str	r2, [r3, #8]
}
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4618      	mov	r0, r3
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <_ZN9loraCheck18setResponsePointerEPPhh>:

//////////////////////////
// SET RESPONSE POINTER //
//////////////////////////

void loraCheck::setResponsePointer( uint8_t *pointer[], uint8_t sizeIdealResponses ){
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	71fb      	strb	r3, [r7, #7]
	this->idealResponses		= &pointer[0];
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	68ba      	ldr	r2, [r7, #8]
 8002a42:	609a      	str	r2, [r3, #8]
	this->sizeIdealResponses	= sizeIdealResponses;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	79fa      	ldrb	r2, [r7, #7]
 8002a48:	731a      	strb	r2, [r3, #12]
}
 8002a4a:	bf00      	nop
 8002a4c:	3714      	adds	r7, #20
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr

08002a56 <_ZN9loraInput12insertBufferEPhh>:

///////////////////
// INSERT BUFFER //
///////////////////

void loraInput::insertBuffer(uint8_t *buffer, uint8_t sizeBuffer){
 8002a56:	b480      	push	{r7}
 8002a58:	b085      	sub	sp, #20
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	60f8      	str	r0, [r7, #12]
 8002a5e:	60b9      	str	r1, [r7, #8]
 8002a60:	4613      	mov	r3, r2
 8002a62:	71fb      	strb	r3, [r7, #7]
	this->buffer		= buffer;		// Guarda puntero inicial del buffer
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	605a      	str	r2, [r3, #4]
	this->sizeBuffer	= sizeBuffer;	// Guarda tamao del buffer
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	79fa      	ldrb	r2, [r7, #7]
 8002a6e:	721a      	strb	r2, [r3, #8]
}
 8002a70:	bf00      	nop
 8002a72:	3714      	adds	r7, #20
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <_ZN12loraDecision10setRetriesEh>:

//////////////////
// SET RETRIES  //
//////////////////

void loraDecision::setRetries( uint8_t retries ){
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	460b      	mov	r3, r1
 8002a86:	70fb      	strb	r3, [r7, #3]
	this->retries	= retries;					//
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	78fa      	ldrb	r2, [r7, #3]
 8002a8c:	701a      	strb	r2, [r3, #0]
}
 8002a8e:	bf00      	nop
 8002a90:	370c      	adds	r7, #12
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr

08002a9a <_ZN12fifoCommandsC1Ev>:
////////////////////////
// FIFO COMMAND CLASS //
////////////////////////


class fifoCommands{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b083      	sub	sp, #12
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f103 022f 	add.w	r2, r3, #47	@ 0x2f
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	605a      	str	r2, [r3, #4]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f103 0239 	add.w	r2, r3, #57	@ 0x39
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	609a      	str	r2, [r3, #8]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f103 0243 	add.w	r2, r3, #67	@ 0x43
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	60da      	str	r2, [r3, #12]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f103 024d 	add.w	r2, r3, #77	@ 0x4d
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	611a      	str	r2, [r3, #16]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f103 0257 	add.w	r2, r3, #87	@ 0x57
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	615a      	str	r2, [r3, #20]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f103 0261 	add.w	r2, r3, #97	@ 0x61
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	619a      	str	r2, [r3, #24]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f103 026b 	add.w	r2, r3, #107	@ 0x6b
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	61da      	str	r2, [r3, #28]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	f103 0275 	add.w	r2, r3, #117	@ 0x75
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	621a      	str	r2, [r3, #32]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f103 027f 	add.w	r2, r3, #127	@ 0x7f
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	625a      	str	r2, [r3, #36]	@ 0x24
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f103 0289 	add.w	r2, r3, #137	@ 0x89
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	629a      	str	r2, [r3, #40]	@ 0x28
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4618      	mov	r0, r3
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr

08002b14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b18:	f001 f96f 	bl	8003dfa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b1c:	f000 f8dc 	bl	8002cd8 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b20:	f000 fb56 	bl	80031d0 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8002b24:	f000 fafa 	bl	800311c <_ZL11MX_DMA_Initv>
  MX_UART4_Init();
 8002b28:	f000 fa90 	bl	800304c <_ZL13MX_UART4_Initv>
  MX_UART5_Init();
 8002b2c:	f000 fac2 	bl	80030b4 <_ZL13MX_UART5_Initv>
  MX_I2C1_Init();
 8002b30:	f000 f9fe 	bl	8002f30 <_ZL12MX_I2C1_Initv>
  MX_TIM6_Init();
 8002b34:	f000 fa4a 	bl	8002fcc <_ZL12MX_TIM6_Initv>
  MX_ADC1_Init();
 8002b38:	f000 f94a 	bl	8002dd0 <_ZL12MX_ADC1_Initv>
  MX_IWDG_Init();
 8002b3c:	f000 f924 	bl	8002d88 <_ZL12MX_IWDG_Initv>

  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT	(&htim6);
 8002b40:	4845      	ldr	r0, [pc, #276]	@ (8002c58 <main+0x144>)
 8002b42:	f007 fc7f 	bl	800a444 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_DMA	(&huart4,	rxLora, sizeof(rxLora));
 8002b46:	2201      	movs	r2, #1
 8002b48:	4944      	ldr	r1, [pc, #272]	@ (8002c5c <main+0x148>)
 8002b4a:	4845      	ldr	r0, [pc, #276]	@ (8002c60 <main+0x14c>)
 8002b4c:	f007 ffa2 	bl	800aa94 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA	(&huart5,	rxGps, sizeof(rxGps));
 8002b50:	2202      	movs	r2, #2
 8002b52:	4944      	ldr	r1, [pc, #272]	@ (8002c64 <main+0x150>)
 8002b54:	4844      	ldr	r0, [pc, #272]	@ (8002c68 <main+0x154>)
 8002b56:	f007 ff9d 	bl	800aa94 <HAL_UART_Receive_DMA>
  HAL_ADC_Start_DMA		(&hadc1, analog, 3);
 8002b5a:	2203      	movs	r2, #3
 8002b5c:	4943      	ldr	r1, [pc, #268]	@ (8002c6c <main+0x158>)
 8002b5e:	4844      	ldr	r0, [pc, #272]	@ (8002c70 <main+0x15c>)
 8002b60:	f001 fd62 	bl	8004628 <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setupLoraApp();
 8002b64:	f7ff fe3c 	bl	80027e0 <_Z12setupLoraAppv>

  chSetRN2903.addCommand( &macSetCh8 );
 8002b68:	4942      	ldr	r1, [pc, #264]	@ (8002c74 <main+0x160>)
 8002b6a:	4843      	ldr	r0, [pc, #268]	@ (8002c78 <main+0x164>)
 8002b6c:	f7ff ff36 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>
  chSetRN2903.addCommand( &macSetCh9 );
 8002b70:	4942      	ldr	r1, [pc, #264]	@ (8002c7c <main+0x168>)
 8002b72:	4841      	ldr	r0, [pc, #260]	@ (8002c78 <main+0x164>)
 8002b74:	f7ff ff32 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>
  chSetRN2903.addCommand( &macSetCh10 );
 8002b78:	4941      	ldr	r1, [pc, #260]	@ (8002c80 <main+0x16c>)
 8002b7a:	483f      	ldr	r0, [pc, #252]	@ (8002c78 <main+0x164>)
 8002b7c:	f7ff ff2e 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>

  setupRN2903.addCommand( &radioSetMod	);
 8002b80:	4940      	ldr	r1, [pc, #256]	@ (8002c84 <main+0x170>)
 8002b82:	4841      	ldr	r0, [pc, #260]	@ (8002c88 <main+0x174>)
 8002b84:	f7ff ff2a 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &radioSetSf 	);
 8002b88:	4940      	ldr	r1, [pc, #256]	@ (8002c8c <main+0x178>)
 8002b8a:	483f      	ldr	r0, [pc, #252]	@ (8002c88 <main+0x174>)
 8002b8c:	f7ff ff26 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &radioSetBw 	);
 8002b90:	493f      	ldr	r1, [pc, #252]	@ (8002c90 <main+0x17c>)
 8002b92:	483d      	ldr	r0, [pc, #244]	@ (8002c88 <main+0x174>)
 8002b94:	f7ff ff22 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &radioSetPwr 	);
 8002b98:	493e      	ldr	r1, [pc, #248]	@ (8002c94 <main+0x180>)
 8002b9a:	483b      	ldr	r0, [pc, #236]	@ (8002c88 <main+0x174>)
 8002b9c:	f7ff ff1e 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>

  setupRN2903.addCommand( &macSetDeveui );
 8002ba0:	493d      	ldr	r1, [pc, #244]	@ (8002c98 <main+0x184>)
 8002ba2:	4839      	ldr	r0, [pc, #228]	@ (8002c88 <main+0x174>)
 8002ba4:	f7ff ff1a 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetDevAddr );
 8002ba8:	493c      	ldr	r1, [pc, #240]	@ (8002c9c <main+0x188>)
 8002baa:	4837      	ldr	r0, [pc, #220]	@ (8002c88 <main+0x174>)
 8002bac:	f7ff ff16 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetNwkskey );
 8002bb0:	493b      	ldr	r1, [pc, #236]	@ (8002ca0 <main+0x18c>)
 8002bb2:	4835      	ldr	r0, [pc, #212]	@ (8002c88 <main+0x174>)
 8002bb4:	f7ff ff12 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetAppskey );
 8002bb8:	493a      	ldr	r1, [pc, #232]	@ (8002ca4 <main+0x190>)
 8002bba:	4833      	ldr	r0, [pc, #204]	@ (8002c88 <main+0x174>)
 8002bbc:	f7ff ff0e 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macJoinAbp );
 8002bc0:	4939      	ldr	r1, [pc, #228]	@ (8002ca8 <main+0x194>)
 8002bc2:	4831      	ldr	r0, [pc, #196]	@ (8002c88 <main+0x174>)
 8002bc4:	f7ff ff0a 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetSync );
 8002bc8:	4938      	ldr	r1, [pc, #224]	@ (8002cac <main+0x198>)
 8002bca:	482f      	ldr	r0, [pc, #188]	@ (8002c88 <main+0x174>)
 8002bcc:	f7ff ff06 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSave );
 8002bd0:	4937      	ldr	r1, [pc, #220]	@ (8002cb0 <main+0x19c>)
 8002bd2:	482d      	ldr	r0, [pc, #180]	@ (8002c88 <main+0x174>)
 8002bd4:	f7ff ff02 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>

  loopRN2903.addCommand( &macTxData );
 8002bd8:	4936      	ldr	r1, [pc, #216]	@ (8002cb4 <main+0x1a0>)
 8002bda:	4837      	ldr	r0, [pc, #220]	@ (8002cb8 <main+0x1a4>)
 8002bdc:	f7ff fefe 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>
  loopRN2903.addCommand( &macTxData );
 8002be0:	4934      	ldr	r1, [pc, #208]	@ (8002cb4 <main+0x1a0>)
 8002be2:	4835      	ldr	r0, [pc, #212]	@ (8002cb8 <main+0x1a4>)
 8002be4:	f7ff fefa 	bl	80029dc <_ZN10loraRutine10addCommandEP13rn2903Command>

  loraCheck.setResponsePointer( rxCommand, 13);
 8002be8:	220d      	movs	r2, #13
 8002bea:	4934      	ldr	r1, [pc, #208]	@ (8002cbc <main+0x1a8>)
 8002bec:	4834      	ldr	r0, [pc, #208]	@ (8002cc0 <main+0x1ac>)
 8002bee:	f7ff ff1f 	bl	8002a30 <_ZN9loraCheck18setResponsePointerEPPhh>
  loraDecision.setRetries(3);
 8002bf2:	2103      	movs	r1, #3
 8002bf4:	4833      	ldr	r0, [pc, #204]	@ (8002cc4 <main+0x1b0>)
 8002bf6:	f7ff ff41 	bl	8002a7c <_ZN12loraDecision10setRetriesEh>

  loraInput.insertBuffer( bufferLoraIn, sizeof(bufferLoraIn));
 8002bfa:	2232      	movs	r2, #50	@ 0x32
 8002bfc:	4932      	ldr	r1, [pc, #200]	@ (8002cc8 <main+0x1b4>)
 8002bfe:	4833      	ldr	r0, [pc, #204]	@ (8002ccc <main+0x1b8>)
 8002c00:	f7ff ff29 	bl	8002a56 <_ZN9loraInput12insertBufferEPhh>
  //displayLink.inputDisplay(8888, 3);
  //
  HAL_IWDG_Init(&hiwdg);
 8002c04:	4832      	ldr	r0, [pc, #200]	@ (8002cd0 <main+0x1bc>)
 8002c06:	f005 ff86 	bl	8008b16 <HAL_IWDG_Init>
  while (1)
  {

	  hwInput();
 8002c0a:	f7fe fd2e 	bl	800166a <_Z7hwInputv>
	  linkInput();
 8002c0e:	f7ff fb67 	bl	80022e0 <_Z9linkInputv>
	  tcpInput();
 8002c12:	f001 f84b 	bl	8003cac <_Z8tcpInputv>
	  app();
 8002c16:	f7fd ff9f 	bl	8000b58 <_Z3appv>
	  tcpOutput();
 8002c1a:	f001 f893 	bl	8003d44 <_Z9tcpOutputv>
	  linkOutput();
 8002c1e:	f7ff fdd7 	bl	80027d0 <_Z10linkOutputv>
	  hwOutput();
 8002c22:	f7ff f98f 	bl	8001f44 <_Z8hwOutputv>
	  /* USER CODE END WHILE */

	  /* USER CODE BEGIN 3 */


	  HAL_SuspendTick();
 8002c26:	f001 f981 	bl	8003f2c <HAL_SuspendTick>
	  HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002c30:	f005 ffc8 	bl	8008bc4 <HAL_PWR_EnterSLEEPMode>

	  while (!flagSuperloop){	// SI NO SE HA CUMPLIDO L TIMER
 8002c34:	bf00      	nop
 8002c36:	4b27      	ldr	r3, [pc, #156]	@ (8002cd4 <main+0x1c0>)
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	f083 0301 	eor.w	r3, r3, #1
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d1f8      	bne.n	8002c36 <main+0x122>
	  }							// ESPERA ETERNAMENTE
	  flagSuperloop	= 0;		// REINICIA FLAG
 8002c44:	4b23      	ldr	r3, [pc, #140]	@ (8002cd4 <main+0x1c0>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	701a      	strb	r2, [r3, #0]

	  HAL_ResumeTick();
 8002c4a:	f001 f97f 	bl	8003f4c <HAL_ResumeTick>
	  HAL_IWDG_Refresh(&hiwdg);
 8002c4e:	4820      	ldr	r0, [pc, #128]	@ (8002cd0 <main+0x1bc>)
 8002c50:	f005 ffa7 	bl	8008ba2 <HAL_IWDG_Refresh>
	  hwInput();
 8002c54:	e7d9      	b.n	8002c0a <main+0xf6>
 8002c56:	bf00      	nop
 8002c58:	20000a50 	.word	0x20000a50
 8002c5c:	20000b4c 	.word	0x20000b4c
 8002c60:	20000820 	.word	0x20000820
 8002c64:	20000b48 	.word	0x20000b48
 8002c68:	200008a8 	.word	0x200008a8
 8002c6c:	20001190 	.word	0x20001190
 8002c70:	2000068c 	.word	0x2000068c
 8002c74:	20000668 	.word	0x20000668
 8002c78:	20000d80 	.word	0x20000d80
 8002c7c:	20000674 	.word	0x20000674
 8002c80:	20000680 	.word	0x20000680
 8002c84:	200005b4 	.word	0x200005b4
 8002c88:	20000bec 	.word	0x20000bec
 8002c8c:	200005c0 	.word	0x200005c0
 8002c90:	200005cc 	.word	0x200005cc
 8002c94:	200005d8 	.word	0x200005d8
 8002c98:	200005e4 	.word	0x200005e4
 8002c9c:	200005f0 	.word	0x200005f0
 8002ca0:	200005fc 	.word	0x200005fc
 8002ca4:	20000608 	.word	0x20000608
 8002ca8:	20000620 	.word	0x20000620
 8002cac:	2000062c 	.word	0x2000062c
 8002cb0:	20000638 	.word	0x20000638
 8002cb4:	20000644 	.word	0x20000644
 8002cb8:	20000f14 	.word	0x20000f14
 8002cbc:	200000f4 	.word	0x200000f4
 8002cc0:	20000bd0 	.word	0x20000bd0
 8002cc4:	20000be4 	.word	0x20000be4
 8002cc8:	200010a8 	.word	0x200010a8
 8002ccc:	20000b90 	.word	0x20000b90
 8002cd0:	20000a9c 	.word	0x20000a9c
 8002cd4:	2000118c 	.word	0x2000118c

08002cd8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b096      	sub	sp, #88	@ 0x58
 8002cdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002cde:	f107 0314 	add.w	r3, r7, #20
 8002ce2:	2244      	movs	r2, #68	@ 0x44
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f009 f906 	bl	800bef8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002cec:	463b      	mov	r3, r7
 8002cee:	2200      	movs	r2, #0
 8002cf0:	601a      	str	r2, [r3, #0]
 8002cf2:	605a      	str	r2, [r3, #4]
 8002cf4:	609a      	str	r2, [r3, #8]
 8002cf6:	60da      	str	r2, [r3, #12]
 8002cf8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002cfa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002cfe:	f005 ffa3 	bl	8008c48 <HAL_PWREx_ControlVoltageScaling>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	bf14      	ite	ne
 8002d08:	2301      	movne	r3, #1
 8002d0a:	2300      	moveq	r3, #0
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 8002d12:	f000 fb8d 	bl	8003430 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8002d16:	2303      	movs	r3, #3
 8002d18:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002d1a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d1e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d24:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002d26:	2340      	movs	r3, #64	@ 0x40
 8002d28:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d2e:	f107 0314 	add.w	r3, r7, #20
 8002d32:	4618      	mov	r0, r3
 8002d34:	f006 f826 	bl	8008d84 <HAL_RCC_OscConfig>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	bf14      	ite	ne
 8002d3e:	2301      	movne	r3, #1
 8002d40:	2300      	moveq	r3, #0
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d001      	beq.n	8002d4c <_Z18SystemClock_Configv+0x74>
  {
    Error_Handler();
 8002d48:	f000 fb72 	bl	8003430 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d4c:	230f      	movs	r3, #15
 8002d4e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8002d50:	2302      	movs	r3, #2
 8002d52:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d54:	2300      	movs	r3, #0
 8002d56:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002d60:	463b      	mov	r3, r7
 8002d62:	2100      	movs	r1, #0
 8002d64:	4618      	mov	r0, r3
 8002d66:	f006 fc27 	bl	80095b8 <HAL_RCC_ClockConfig>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	bf14      	ite	ne
 8002d70:	2301      	movne	r3, #1
 8002d72:	2300      	moveq	r3, #0
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 8002d7a:	f000 fb59 	bl	8003430 <Error_Handler>
  }
}
 8002d7e:	bf00      	nop
 8002d80:	3758      	adds	r7, #88	@ 0x58
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
	...

08002d88 <_ZL12MX_IWDG_Initv>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
void MX_IWDG_Init(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IWDG_Init 0 */

  /* USER CODE END IWDG_Init 0 */

  /* Initialize the IWDG peripheral */
  hiwdg.Instance = IWDG;
 8002d8c:	4b0e      	ldr	r3, [pc, #56]	@ (8002dc8 <_ZL12MX_IWDG_Initv+0x40>)
 8002d8e:	4a0f      	ldr	r2, [pc, #60]	@ (8002dcc <_ZL12MX_IWDG_Initv+0x44>)
 8002d90:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8002d92:	4b0d      	ldr	r3, [pc, #52]	@ (8002dc8 <_ZL12MX_IWDG_Initv+0x40>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 399;
 8002d98:	4b0b      	ldr	r3, [pc, #44]	@ (8002dc8 <_ZL12MX_IWDG_Initv+0x40>)
 8002d9a:	f240 128f 	movw	r2, #399	@ 0x18f
 8002d9e:	609a      	str	r2, [r3, #8]
  hiwdg.Init.Window	= 390;
 8002da0:	4b09      	ldr	r3, [pc, #36]	@ (8002dc8 <_ZL12MX_IWDG_Initv+0x40>)
 8002da2:	f44f 72c3 	mov.w	r2, #390	@ 0x186
 8002da6:	60da      	str	r2, [r3, #12]

  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002da8:	4807      	ldr	r0, [pc, #28]	@ (8002dc8 <_ZL12MX_IWDG_Initv+0x40>)
 8002daa:	f005 feb4 	bl	8008b16 <HAL_IWDG_Init>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	bf14      	ite	ne
 8002db4:	2301      	movne	r3, #1
 8002db6:	2300      	moveq	r3, #0
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <_ZL12MX_IWDG_Initv+0x3a>
  {
    Error_Handler();
 8002dbe:	f000 fb37 	bl	8003430 <Error_Handler>
  }

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
}
 8002dc2:	bf00      	nop
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	20000a9c 	.word	0x20000a9c
 8002dcc:	40003000 	.word	0x40003000

08002dd0 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b08a      	sub	sp, #40	@ 0x28
 8002dd4:	af00      	add	r7, sp, #0
	  /* USER CODE BEGIN ADC1_Init 0 */

	  /* USER CODE END ADC1_Init 0 */

	  ADC_MultiModeTypeDef multimode = {0};
 8002dd6:	f107 031c 	add.w	r3, r7, #28
 8002dda:	2200      	movs	r2, #0
 8002ddc:	601a      	str	r2, [r3, #0]
 8002dde:	605a      	str	r2, [r3, #4]
 8002de0:	609a      	str	r2, [r3, #8]
	  ADC_ChannelConfTypeDef sConfig = {0};
 8002de2:	1d3b      	adds	r3, r7, #4
 8002de4:	2200      	movs	r2, #0
 8002de6:	601a      	str	r2, [r3, #0]
 8002de8:	605a      	str	r2, [r3, #4]
 8002dea:	609a      	str	r2, [r3, #8]
 8002dec:	60da      	str	r2, [r3, #12]
 8002dee:	611a      	str	r2, [r3, #16]
 8002df0:	615a      	str	r2, [r3, #20]

	  /* USER CODE END ADC1_Init 1 */

	  /** Common config
	  */
	  hadc1.Instance = ADC1;
 8002df2:	4b4a      	ldr	r3, [pc, #296]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002df4:	4a4a      	ldr	r2, [pc, #296]	@ (8002f20 <_ZL12MX_ADC1_Initv+0x150>)
 8002df6:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002df8:	4b48      	ldr	r3, [pc, #288]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002dfe:	4b47      	ldr	r3, [pc, #284]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	609a      	str	r2, [r3, #8]
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002e04:	4b45      	ldr	r3, [pc, #276]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	60da      	str	r2, [r3, #12]
	  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002e0a:	4b44      	ldr	r3, [pc, #272]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	611a      	str	r2, [r3, #16]
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002e10:	4b42      	ldr	r3, [pc, #264]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002e12:	2204      	movs	r2, #4
 8002e14:	615a      	str	r2, [r3, #20]
	  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002e16:	4b41      	ldr	r3, [pc, #260]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.ContinuousConvMode = ENABLE;
 8002e1c:	4b3f      	ldr	r3, [pc, #252]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002e1e:	2201      	movs	r2, #1
 8002e20:	765a      	strb	r2, [r3, #25]
	  hadc1.Init.NbrOfConversion = 3;
 8002e22:	4b3e      	ldr	r3, [pc, #248]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002e24:	2203      	movs	r2, #3
 8002e26:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002e28:	4b3c      	ldr	r3, [pc, #240]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e30:	4b3a      	ldr	r3, [pc, #232]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	629a      	str	r2, [r3, #40]	@ 0x28
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002e36:	4b39      	ldr	r3, [pc, #228]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	62da      	str	r2, [r3, #44]	@ 0x2c
	  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002e3c:	4b37      	ldr	r3, [pc, #220]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002e44:	4b35      	ldr	r3, [pc, #212]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	635a      	str	r2, [r3, #52]	@ 0x34
	  hadc1.Init.OversamplingMode = DISABLE;
 8002e4a:	4b34      	ldr	r3, [pc, #208]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002e52:	4832      	ldr	r0, [pc, #200]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002e54:	f001 fa94 	bl	8004380 <HAL_ADC_Init>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	bf14      	ite	ne
 8002e5e:	2301      	movne	r3, #1
 8002e60:	2300      	moveq	r3, #0
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d001      	beq.n	8002e6c <_ZL12MX_ADC1_Initv+0x9c>
	  {
	    Error_Handler();
 8002e68:	f000 fae2 	bl	8003430 <Error_Handler>
	  }

	  /** Configure the ADC multi-mode
	  */
	  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	61fb      	str	r3, [r7, #28]
	  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002e70:	f107 031c 	add.w	r3, r7, #28
 8002e74:	4619      	mov	r1, r3
 8002e76:	4829      	ldr	r0, [pc, #164]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002e78:	f002 fc48 	bl	800570c <HAL_ADCEx_MultiModeConfigChannel>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	bf14      	ite	ne
 8002e82:	2301      	movne	r3, #1
 8002e84:	2300      	moveq	r3, #0
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d001      	beq.n	8002e90 <_ZL12MX_ADC1_Initv+0xc0>
	  {
	    Error_Handler();
 8002e8c:	f000 fad0 	bl	8003430 <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 8002e90:	4b24      	ldr	r3, [pc, #144]	@ (8002f24 <_ZL12MX_ADC1_Initv+0x154>)
 8002e92:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002e94:	2306      	movs	r3, #6
 8002e96:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	60fb      	str	r3, [r7, #12]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002e9c:	237f      	movs	r3, #127	@ 0x7f
 8002e9e:	613b      	str	r3, [r7, #16]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002ea0:	2304      	movs	r3, #4
 8002ea2:	617b      	str	r3, [r7, #20]
	  sConfig.Offset = 0;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ea8:	1d3b      	adds	r3, r7, #4
 8002eaa:	4619      	mov	r1, r3
 8002eac:	481b      	ldr	r0, [pc, #108]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002eae:	f001 feaf 	bl	8004c10 <HAL_ADC_ConfigChannel>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	bf14      	ite	ne
 8002eb8:	2301      	movne	r3, #1
 8002eba:	2300      	moveq	r3, #0
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <_ZL12MX_ADC1_Initv+0xf6>
	  {
	    Error_Handler();
 8002ec2:	f000 fab5 	bl	8003430 <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_2;
 8002ec6:	4b18      	ldr	r3, [pc, #96]	@ (8002f28 <_ZL12MX_ADC1_Initv+0x158>)
 8002ec8:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002eca:	230c      	movs	r3, #12
 8002ecc:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ece:	1d3b      	adds	r3, r7, #4
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	4812      	ldr	r0, [pc, #72]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002ed4:	f001 fe9c 	bl	8004c10 <HAL_ADC_ConfigChannel>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	bf14      	ite	ne
 8002ede:	2301      	movne	r3, #1
 8002ee0:	2300      	moveq	r3, #0
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <_ZL12MX_ADC1_Initv+0x11c>
	  {
	    Error_Handler();
 8002ee8:	f000 faa2 	bl	8003430 <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_3;
 8002eec:	4b0f      	ldr	r3, [pc, #60]	@ (8002f2c <_ZL12MX_ADC1_Initv+0x15c>)
 8002eee:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002ef0:	2312      	movs	r3, #18
 8002ef2:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ef4:	1d3b      	adds	r3, r7, #4
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	4808      	ldr	r0, [pc, #32]	@ (8002f1c <_ZL12MX_ADC1_Initv+0x14c>)
 8002efa:	f001 fe89 	bl	8004c10 <HAL_ADC_ConfigChannel>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	bf14      	ite	ne
 8002f04:	2301      	movne	r3, #1
 8002f06:	2300      	moveq	r3, #0
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <_ZL12MX_ADC1_Initv+0x142>
	  {
	    Error_Handler();
 8002f0e:	f000 fa8f 	bl	8003430 <Error_Handler>
	  }
	  /* USER CODE BEGIN ADC1_Init 2 */

	  /* USER CODE END ADC1_Init 2 */
}
 8002f12:	bf00      	nop
 8002f14:	3728      	adds	r7, #40	@ 0x28
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	2000068c 	.word	0x2000068c
 8002f20:	50040000 	.word	0x50040000
 8002f24:	04300002 	.word	0x04300002
 8002f28:	08600004 	.word	0x08600004
 8002f2c:	0c900008 	.word	0x0c900008

08002f30 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002f34:	4b22      	ldr	r3, [pc, #136]	@ (8002fc0 <_ZL12MX_I2C1_Initv+0x90>)
 8002f36:	4a23      	ldr	r2, [pc, #140]	@ (8002fc4 <_ZL12MX_I2C1_Initv+0x94>)
 8002f38:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8002f3a:	4b21      	ldr	r3, [pc, #132]	@ (8002fc0 <_ZL12MX_I2C1_Initv+0x90>)
 8002f3c:	4a22      	ldr	r2, [pc, #136]	@ (8002fc8 <_ZL12MX_I2C1_Initv+0x98>)
 8002f3e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002f40:	4b1f      	ldr	r3, [pc, #124]	@ (8002fc0 <_ZL12MX_I2C1_Initv+0x90>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f46:	4b1e      	ldr	r3, [pc, #120]	@ (8002fc0 <_ZL12MX_I2C1_Initv+0x90>)
 8002f48:	2201      	movs	r2, #1
 8002f4a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f4c:	4b1c      	ldr	r3, [pc, #112]	@ (8002fc0 <_ZL12MX_I2C1_Initv+0x90>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002f52:	4b1b      	ldr	r3, [pc, #108]	@ (8002fc0 <_ZL12MX_I2C1_Initv+0x90>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002f58:	4b19      	ldr	r3, [pc, #100]	@ (8002fc0 <_ZL12MX_I2C1_Initv+0x90>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f5e:	4b18      	ldr	r3, [pc, #96]	@ (8002fc0 <_ZL12MX_I2C1_Initv+0x90>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f64:	4b16      	ldr	r3, [pc, #88]	@ (8002fc0 <_ZL12MX_I2C1_Initv+0x90>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002f6a:	4815      	ldr	r0, [pc, #84]	@ (8002fc0 <_ZL12MX_I2C1_Initv+0x90>)
 8002f6c:	f003 f9d6 	bl	800631c <HAL_I2C_Init>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	bf14      	ite	ne
 8002f76:	2301      	movne	r3, #1
 8002f78:	2300      	moveq	r3, #0
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d001      	beq.n	8002f84 <_ZL12MX_I2C1_Initv+0x54>
  {
    Error_Handler();
 8002f80:	f000 fa56 	bl	8003430 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002f84:	2100      	movs	r1, #0
 8002f86:	480e      	ldr	r0, [pc, #56]	@ (8002fc0 <_ZL12MX_I2C1_Initv+0x90>)
 8002f88:	f005 fd2e 	bl	80089e8 <HAL_I2CEx_ConfigAnalogFilter>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	bf14      	ite	ne
 8002f92:	2301      	movne	r3, #1
 8002f94:	2300      	moveq	r3, #0
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d001      	beq.n	8002fa0 <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 8002f9c:	f000 fa48 	bl	8003430 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002fa0:	2100      	movs	r1, #0
 8002fa2:	4807      	ldr	r0, [pc, #28]	@ (8002fc0 <_ZL12MX_I2C1_Initv+0x90>)
 8002fa4:	f005 fd6b 	bl	8008a7e <HAL_I2CEx_ConfigDigitalFilter>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	bf14      	ite	ne
 8002fae:	2301      	movne	r3, #1
 8002fb0:	2300      	moveq	r3, #0
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 8002fb8:	f000 fa3a 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002fbc:	bf00      	nop
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	2000073c 	.word	0x2000073c
 8002fc4:	40005400 	.word	0x40005400
 8002fc8:	2000090e 	.word	0x2000090e

08002fcc <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fd2:	1d3b      	adds	r3, r7, #4
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	601a      	str	r2, [r3, #0]
 8002fd8:	605a      	str	r2, [r3, #4]
 8002fda:	609a      	str	r2, [r3, #8]

	  /* USER CODE BEGIN TIM6_Init 1 */

	  /* USER CODE END TIM6_Init 1 */
	  htim6.Instance = TIM6;
 8002fdc:	4b19      	ldr	r3, [pc, #100]	@ (8003044 <_ZL12MX_TIM6_Initv+0x78>)
 8002fde:	4a1a      	ldr	r2, [pc, #104]	@ (8003048 <_ZL12MX_TIM6_Initv+0x7c>)
 8002fe0:	601a      	str	r2, [r3, #0]
	  htim6.Init.Prescaler = 1;
 8002fe2:	4b18      	ldr	r3, [pc, #96]	@ (8003044 <_ZL12MX_TIM6_Initv+0x78>)
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	605a      	str	r2, [r3, #4]
	  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fe8:	4b16      	ldr	r3, [pc, #88]	@ (8003044 <_ZL12MX_TIM6_Initv+0x78>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	609a      	str	r2, [r3, #8]
	  htim6.Init.Period = 7999;
 8002fee:	4b15      	ldr	r3, [pc, #84]	@ (8003044 <_ZL12MX_TIM6_Initv+0x78>)
 8002ff0:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002ff4:	60da      	str	r2, [r3, #12]
	  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ff6:	4b13      	ldr	r3, [pc, #76]	@ (8003044 <_ZL12MX_TIM6_Initv+0x78>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002ffc:	4811      	ldr	r0, [pc, #68]	@ (8003044 <_ZL12MX_TIM6_Initv+0x78>)
 8002ffe:	f007 f9c9 	bl	800a394 <HAL_TIM_Base_Init>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	bf14      	ite	ne
 8003008:	2301      	movne	r3, #1
 800300a:	2300      	moveq	r3, #0
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <_ZL12MX_TIM6_Initv+0x4a>
	  {
	    Error_Handler();
 8003012:	f000 fa0d 	bl	8003430 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003016:	2300      	movs	r3, #0
 8003018:	607b      	str	r3, [r7, #4]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800301a:	2300      	movs	r3, #0
 800301c:	60fb      	str	r3, [r7, #12]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800301e:	1d3b      	adds	r3, r7, #4
 8003020:	4619      	mov	r1, r3
 8003022:	4808      	ldr	r0, [pc, #32]	@ (8003044 <_ZL12MX_TIM6_Initv+0x78>)
 8003024:	f007 fc42 	bl	800a8ac <HAL_TIMEx_MasterConfigSynchronization>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	bf14      	ite	ne
 800302e:	2301      	movne	r3, #1
 8003030:	2300      	moveq	r3, #0
 8003032:	b2db      	uxtb	r3, r3
 8003034:	2b00      	cmp	r3, #0
 8003036:	d001      	beq.n	800303c <_ZL12MX_TIM6_Initv+0x70>
	  {
	    Error_Handler();
 8003038:	f000 f9fa 	bl	8003430 <Error_Handler>
	  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800303c:	bf00      	nop
 800303e:	3710      	adds	r7, #16
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	20000a50 	.word	0x20000a50
 8003048:	40001000 	.word	0x40001000

0800304c <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003050:	4b16      	ldr	r3, [pc, #88]	@ (80030ac <_ZL13MX_UART4_Initv+0x60>)
 8003052:	4a17      	ldr	r2, [pc, #92]	@ (80030b0 <_ZL13MX_UART4_Initv+0x64>)
 8003054:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 57600;
 8003056:	4b15      	ldr	r3, [pc, #84]	@ (80030ac <_ZL13MX_UART4_Initv+0x60>)
 8003058:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 800305c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800305e:	4b13      	ldr	r3, [pc, #76]	@ (80030ac <_ZL13MX_UART4_Initv+0x60>)
 8003060:	2200      	movs	r2, #0
 8003062:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003064:	4b11      	ldr	r3, [pc, #68]	@ (80030ac <_ZL13MX_UART4_Initv+0x60>)
 8003066:	2200      	movs	r2, #0
 8003068:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800306a:	4b10      	ldr	r3, [pc, #64]	@ (80030ac <_ZL13MX_UART4_Initv+0x60>)
 800306c:	2200      	movs	r2, #0
 800306e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003070:	4b0e      	ldr	r3, [pc, #56]	@ (80030ac <_ZL13MX_UART4_Initv+0x60>)
 8003072:	220c      	movs	r2, #12
 8003074:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003076:	4b0d      	ldr	r3, [pc, #52]	@ (80030ac <_ZL13MX_UART4_Initv+0x60>)
 8003078:	2200      	movs	r2, #0
 800307a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800307c:	4b0b      	ldr	r3, [pc, #44]	@ (80030ac <_ZL13MX_UART4_Initv+0x60>)
 800307e:	2200      	movs	r2, #0
 8003080:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003082:	4b0a      	ldr	r3, [pc, #40]	@ (80030ac <_ZL13MX_UART4_Initv+0x60>)
 8003084:	2200      	movs	r2, #0
 8003086:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003088:	4b08      	ldr	r3, [pc, #32]	@ (80030ac <_ZL13MX_UART4_Initv+0x60>)
 800308a:	2200      	movs	r2, #0
 800308c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800308e:	4807      	ldr	r0, [pc, #28]	@ (80030ac <_ZL13MX_UART4_Initv+0x60>)
 8003090:	f007 fcb2 	bl	800a9f8 <HAL_UART_Init>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	bf14      	ite	ne
 800309a:	2301      	movne	r3, #1
 800309c:	2300      	moveq	r3, #0
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d001      	beq.n	80030a8 <_ZL13MX_UART4_Initv+0x5c>
  {
    Error_Handler();
 80030a4:	f000 f9c4 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80030a8:	bf00      	nop
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	20000820 	.word	0x20000820
 80030b0:	40004c00 	.word	0x40004c00

080030b4 <_ZL13MX_UART5_Initv>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80030b8:	4b16      	ldr	r3, [pc, #88]	@ (8003114 <_ZL13MX_UART5_Initv+0x60>)
 80030ba:	4a17      	ldr	r2, [pc, #92]	@ (8003118 <_ZL13MX_UART5_Initv+0x64>)
 80030bc:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80030be:	4b15      	ldr	r3, [pc, #84]	@ (8003114 <_ZL13MX_UART5_Initv+0x60>)
 80030c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80030c4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80030c6:	4b13      	ldr	r3, [pc, #76]	@ (8003114 <_ZL13MX_UART5_Initv+0x60>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80030cc:	4b11      	ldr	r3, [pc, #68]	@ (8003114 <_ZL13MX_UART5_Initv+0x60>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity =  UART_PARITY_NONE;
 80030d2:	4b10      	ldr	r3, [pc, #64]	@ (8003114 <_ZL13MX_UART5_Initv+0x60>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80030d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003114 <_ZL13MX_UART5_Initv+0x60>)
 80030da:	220c      	movs	r2, #12
 80030dc:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030de:	4b0d      	ldr	r3, [pc, #52]	@ (8003114 <_ZL13MX_UART5_Initv+0x60>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80030e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003114 <_ZL13MX_UART5_Initv+0x60>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80030ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003114 <_ZL13MX_UART5_Initv+0x60>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80030f0:	4b08      	ldr	r3, [pc, #32]	@ (8003114 <_ZL13MX_UART5_Initv+0x60>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80030f6:	4807      	ldr	r0, [pc, #28]	@ (8003114 <_ZL13MX_UART5_Initv+0x60>)
 80030f8:	f007 fc7e 	bl	800a9f8 <HAL_UART_Init>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	bf14      	ite	ne
 8003102:	2301      	movne	r3, #1
 8003104:	2300      	moveq	r3, #0
 8003106:	b2db      	uxtb	r3, r3
 8003108:	2b00      	cmp	r3, #0
 800310a:	d001      	beq.n	8003110 <_ZL13MX_UART5_Initv+0x5c>
  {
    Error_Handler();
 800310c:	f000 f990 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8003110:	bf00      	nop
 8003112:	bd80      	pop	{r7, pc}
 8003114:	200008a8 	.word	0x200008a8
 8003118:	40005000 	.word	0x40005000

0800311c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003122:	4b2a      	ldr	r3, [pc, #168]	@ (80031cc <_ZL11MX_DMA_Initv+0xb0>)
 8003124:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003126:	4a29      	ldr	r2, [pc, #164]	@ (80031cc <_ZL11MX_DMA_Initv+0xb0>)
 8003128:	f043 0302 	orr.w	r3, r3, #2
 800312c:	6493      	str	r3, [r2, #72]	@ 0x48
 800312e:	4b27      	ldr	r3, [pc, #156]	@ (80031cc <_ZL11MX_DMA_Initv+0xb0>)
 8003130:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	607b      	str	r3, [r7, #4]
 8003138:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800313a:	4b24      	ldr	r3, [pc, #144]	@ (80031cc <_ZL11MX_DMA_Initv+0xb0>)
 800313c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800313e:	4a23      	ldr	r2, [pc, #140]	@ (80031cc <_ZL11MX_DMA_Initv+0xb0>)
 8003140:	f043 0301 	orr.w	r3, r3, #1
 8003144:	6493      	str	r3, [r2, #72]	@ 0x48
 8003146:	4b21      	ldr	r3, [pc, #132]	@ (80031cc <_ZL11MX_DMA_Initv+0xb0>)
 8003148:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800314a:	f003 0301 	and.w	r3, r3, #1
 800314e:	603b      	str	r3, [r7, #0]
 8003150:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003152:	2200      	movs	r2, #0
 8003154:	2100      	movs	r1, #0
 8003156:	200b      	movs	r0, #11
 8003158:	f002 fc63 	bl	8005a22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800315c:	200b      	movs	r0, #11
 800315e:	f002 fc7c 	bl	8005a5a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8003162:	2200      	movs	r2, #0
 8003164:	2100      	movs	r1, #0
 8003166:	2010      	movs	r0, #16
 8003168:	f002 fc5b 	bl	8005a22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800316c:	2010      	movs	r0, #16
 800316e:	f002 fc74 	bl	8005a5a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8003172:	2200      	movs	r2, #0
 8003174:	2100      	movs	r1, #0
 8003176:	2011      	movs	r0, #17
 8003178:	f002 fc53 	bl	8005a22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800317c:	2011      	movs	r0, #17
 800317e:	f002 fc6c 	bl	8005a5a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8003182:	2200      	movs	r2, #0
 8003184:	2100      	movs	r1, #0
 8003186:	2038      	movs	r0, #56	@ 0x38
 8003188:	f002 fc4b 	bl	8005a22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 800318c:	2038      	movs	r0, #56	@ 0x38
 800318e:	f002 fc64 	bl	8005a5a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 8003192:	2200      	movs	r2, #0
 8003194:	2100      	movs	r1, #0
 8003196:	2039      	movs	r0, #57	@ 0x39
 8003198:	f002 fc43 	bl	8005a22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 800319c:	2039      	movs	r0, #57	@ 0x39
 800319e:	f002 fc5c 	bl	8005a5a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 80031a2:	2200      	movs	r2, #0
 80031a4:	2100      	movs	r1, #0
 80031a6:	203a      	movs	r0, #58	@ 0x3a
 80031a8:	f002 fc3b 	bl	8005a22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 80031ac:	203a      	movs	r0, #58	@ 0x3a
 80031ae:	f002 fc54 	bl	8005a5a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 80031b2:	2200      	movs	r2, #0
 80031b4:	2100      	movs	r1, #0
 80031b6:	203c      	movs	r0, #60	@ 0x3c
 80031b8:	f002 fc33 	bl	8005a22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 80031bc:	203c      	movs	r0, #60	@ 0x3c
 80031be:	f002 fc4c 	bl	8005a5a <HAL_NVIC_EnableIRQ>

}
 80031c2:	bf00      	nop
 80031c4:	3708      	adds	r7, #8
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	40021000 	.word	0x40021000

080031d0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b08c      	sub	sp, #48	@ 0x30
 80031d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d6:	f107 031c 	add.w	r3, r7, #28
 80031da:	2200      	movs	r2, #0
 80031dc:	601a      	str	r2, [r3, #0]
 80031de:	605a      	str	r2, [r3, #4]
 80031e0:	609a      	str	r2, [r3, #8]
 80031e2:	60da      	str	r2, [r3, #12]
 80031e4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80031e6:	4b4b      	ldr	r3, [pc, #300]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 80031e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031ea:	4a4a      	ldr	r2, [pc, #296]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 80031ec:	f043 0310 	orr.w	r3, r3, #16
 80031f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80031f2:	4b48      	ldr	r3, [pc, #288]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 80031f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031f6:	f003 0310 	and.w	r3, r3, #16
 80031fa:	61bb      	str	r3, [r7, #24]
 80031fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80031fe:	4b45      	ldr	r3, [pc, #276]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 8003200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003202:	4a44      	ldr	r2, [pc, #272]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 8003204:	f043 0304 	orr.w	r3, r3, #4
 8003208:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800320a:	4b42      	ldr	r3, [pc, #264]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 800320c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800320e:	f003 0304 	and.w	r3, r3, #4
 8003212:	617b      	str	r3, [r7, #20]
 8003214:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003216:	4b3f      	ldr	r3, [pc, #252]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 8003218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800321a:	4a3e      	ldr	r2, [pc, #248]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 800321c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003220:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003222:	4b3c      	ldr	r3, [pc, #240]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 8003224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800322a:	613b      	str	r3, [r7, #16]
 800322c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800322e:	4b39      	ldr	r3, [pc, #228]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 8003230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003232:	4a38      	ldr	r2, [pc, #224]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 8003234:	f043 0301 	orr.w	r3, r3, #1
 8003238:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800323a:	4b36      	ldr	r3, [pc, #216]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 800323c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	60fb      	str	r3, [r7, #12]
 8003244:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003246:	4b33      	ldr	r3, [pc, #204]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 8003248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800324a:	4a32      	ldr	r2, [pc, #200]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 800324c:	f043 0308 	orr.w	r3, r3, #8
 8003250:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003252:	4b30      	ldr	r3, [pc, #192]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 8003254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003256:	f003 0308 	and.w	r3, r3, #8
 800325a:	60bb      	str	r3, [r7, #8]
 800325c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800325e:	4b2d      	ldr	r3, [pc, #180]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 8003260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003262:	4a2c      	ldr	r2, [pc, #176]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 8003264:	f043 0302 	orr.w	r3, r3, #2
 8003268:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800326a:	4b2a      	ldr	r3, [pc, #168]	@ (8003314 <_ZL12MX_GPIO_Initv+0x144>)
 800326c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	607b      	str	r3, [r7, #4]
 8003274:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8003276:	2200      	movs	r2, #0
 8003278:	210f      	movs	r1, #15
 800327a:	4827      	ldr	r0, [pc, #156]	@ (8003318 <_ZL12MX_GPIO_Initv+0x148>)
 800327c:	f003 f836 	bl	80062ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8003280:	2200      	movs	r2, #0
 8003282:	2174      	movs	r1, #116	@ 0x74
 8003284:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003288:	f003 f830 	bl	80062ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2 | GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800328c:	2200      	movs	r2, #0
 800328e:	f64f 7105 	movw	r1, #65285	@ 0xff05
 8003292:	4822      	ldr	r0, [pc, #136]	@ (800331c <_ZL12MX_GPIO_Initv+0x14c>)
 8003294:	f003 f82a 	bl	80062ec <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1;
 8003298:	230f      	movs	r3, #15
 800329a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800329c:	2301      	movs	r3, #1
 800329e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a0:	2300      	movs	r3, #0
 80032a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032a4:	2300      	movs	r3, #0
 80032a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80032a8:	f107 031c 	add.w	r3, r7, #28
 80032ac:	4619      	mov	r1, r3
 80032ae:	481a      	ldr	r0, [pc, #104]	@ (8003318 <_ZL12MX_GPIO_Initv+0x148>)
 80032b0:	f002 fe72 	bl	8005f98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA4 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80032b4:	2374      	movs	r3, #116	@ 0x74
 80032b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032b8:	2301      	movs	r3, #1
 80032ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032bc:	2300      	movs	r3, #0
 80032be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032c0:	2300      	movs	r3, #0
 80032c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032c4:	f107 031c 	add.w	r3, r7, #28
 80032c8:	4619      	mov	r1, r3
 80032ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80032ce:	f002 fe63 	bl	8005f98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80032d2:	2308      	movs	r3, #8
 80032d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032d6:	2300      	movs	r3, #0
 80032d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032da:	2300      	movs	r3, #0
 80032dc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032de:	f107 031c 	add.w	r3, r7, #28
 80032e2:	4619      	mov	r1, r3
 80032e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80032e8:	f002 fe56 	bl	8005f98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80032ec:	f64f 7301 	movw	r3, #65281	@ 0xff01
 80032f0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032f2:	2301      	movs	r3, #1
 80032f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f6:	2300      	movs	r3, #0
 80032f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032fa:	2300      	movs	r3, #0
 80032fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80032fe:	f107 031c 	add.w	r3, r7, #28
 8003302:	4619      	mov	r1, r3
 8003304:	4805      	ldr	r0, [pc, #20]	@ (800331c <_ZL12MX_GPIO_Initv+0x14c>)
 8003306:	f002 fe47 	bl	8005f98 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800330a:	bf00      	nop
 800330c:	3730      	adds	r7, #48	@ 0x30
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	40021000 	.word	0x40021000
 8003318:	48001000 	.word	0x48001000
 800331c:	48000c00 	.word	0x48000c00

08003320 <HAL_ADC_ConvCpltCallback>:


// when DMA conversion is completed, HAL_ADC_ConvCpltCallback function
// will interrupt the processor. You can find this function in
// Drivers>STM32F4xx_HAL_Drivers>stm32f4xx_hal_adc.c file as __weak attribute
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
	// I set adc_conv_complete_flag variable to 1 when,
	// HAL_ADC_ConvCpltCallback function is call.
	if ( hadc->Instance == ADC1 ){
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a05      	ldr	r2, [pc, #20]	@ (8003344 <HAL_ADC_ConvCpltCallback+0x24>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d102      	bne.n	8003338 <HAL_ADC_ConvCpltCallback+0x18>
		flagAnalog = 1;
 8003332:	4b05      	ldr	r3, [pc, #20]	@ (8003348 <HAL_ADC_ConvCpltCallback+0x28>)
 8003334:	2201      	movs	r2, #1
 8003336:	701a      	strb	r2, [r3, #0]
	}
	//HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog, 3);
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr
 8003344:	50040000 	.word	0x50040000
 8003348:	2000119c 	.word	0x2000119c

0800334c <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART4){
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a15      	ldr	r2, [pc, #84]	@ (80033b0 <HAL_UART_RxCpltCallback+0x64>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d10a      	bne.n	8003374 <HAL_UART_RxCpltCallback+0x28>
		loraIn.insertElement(rxLora[0]);
 800335e:	4b15      	ldr	r3, [pc, #84]	@ (80033b4 <HAL_UART_RxCpltCallback+0x68>)
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	4619      	mov	r1, r3
 8003364:	4814      	ldr	r0, [pc, #80]	@ (80033b8 <HAL_UART_RxCpltCallback+0x6c>)
 8003366:	f7fe f8ed 	bl	8001544 <_ZN8fifoUart13insertElementEh>
		HAL_UART_Receive_DMA(&huart4, rxLora, sizeof(rxLora));
 800336a:	2201      	movs	r2, #1
 800336c:	4911      	ldr	r1, [pc, #68]	@ (80033b4 <HAL_UART_RxCpltCallback+0x68>)
 800336e:	4813      	ldr	r0, [pc, #76]	@ (80033bc <HAL_UART_RxCpltCallback+0x70>)
 8003370:	f007 fb90 	bl	800aa94 <HAL_UART_Receive_DMA>
	}

	if(huart->Instance == UART5){
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a11      	ldr	r2, [pc, #68]	@ (80033c0 <HAL_UART_RxCpltCallback+0x74>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d114      	bne.n	80033a8 <HAL_UART_RxCpltCallback+0x5c>
		gpsIn.insertElement(rxGps[0]);
 800337e:	4b11      	ldr	r3, [pc, #68]	@ (80033c4 <HAL_UART_RxCpltCallback+0x78>)
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	4619      	mov	r1, r3
 8003384:	4810      	ldr	r0, [pc, #64]	@ (80033c8 <HAL_UART_RxCpltCallback+0x7c>)
 8003386:	f7fe f8dd 	bl	8001544 <_ZN8fifoUart13insertElementEh>
		gpsIn.insertElement(rxGps[1]);
 800338a:	4b0e      	ldr	r3, [pc, #56]	@ (80033c4 <HAL_UART_RxCpltCallback+0x78>)
 800338c:	785b      	ldrb	r3, [r3, #1]
 800338e:	4619      	mov	r1, r3
 8003390:	480d      	ldr	r0, [pc, #52]	@ (80033c8 <HAL_UART_RxCpltCallback+0x7c>)
 8003392:	f7fe f8d7 	bl	8001544 <_ZN8fifoUart13insertElementEh>
		//HAL_UARTEx_ReceiveToIdle_DMA(&huart5, rxGps, sizeof(rxGps));
		//__HAL_UART_ENABLE_IT(&huart5, UART_IT_IDLE);
		HAL_UART_Receive_DMA(&huart5, rxGps, sizeof(rxGps));
 8003396:	2202      	movs	r2, #2
 8003398:	490a      	ldr	r1, [pc, #40]	@ (80033c4 <HAL_UART_RxCpltCallback+0x78>)
 800339a:	480c      	ldr	r0, [pc, #48]	@ (80033cc <HAL_UART_RxCpltCallback+0x80>)
 800339c:	f007 fb7a 	bl	800aa94 <HAL_UART_Receive_DMA>
		__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 80033a0:	4b0a      	ldr	r3, [pc, #40]	@ (80033cc <HAL_UART_RxCpltCallback+0x80>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2210      	movs	r2, #16
 80033a6:	621a      	str	r2, [r3, #32]
		//__HAL_UART_ENABLE_IT(&huart5, UART_IT_IDLE);
	}
}
 80033a8:	bf00      	nop
 80033aa:	3708      	adds	r7, #8
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	40004c00 	.word	0x40004c00
 80033b4:	20000b4c 	.word	0x20000b4c
 80033b8:	20000b50 	.word	0x20000b50
 80033bc:	20000820 	.word	0x20000820
 80033c0:	40005000 	.word	0x40005000
 80033c4:	20000b48 	.word	0x20000b48
 80033c8:	20000b08 	.word	0x20000b08
 80033cc:	200008a8 	.word	0x200008a8

080033d0 <HAL_TIM_PeriodElapsedCallback>:

/////////////////////////
// TIMER 6 - SUPERLOOP //
/////////////////////////

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a05      	ldr	r2, [pc, #20]	@ (80033f4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d102      	bne.n	80033e8 <HAL_TIM_PeriodElapsedCallback+0x18>
		flagSuperloop	= 1;
 80033e2:	4b05      	ldr	r3, [pc, #20]	@ (80033f8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80033e4:	2201      	movs	r2, #1
 80033e6:	701a      	strb	r2, [r3, #0]
	}
}
 80033e8:	bf00      	nop
 80033ea:	370c      	adds	r7, #12
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr
 80033f4:	40001000 	.word	0x40001000
 80033f8:	2000118c 	.word	0x2000118c

080033fc <HAL_I2C_MasterTxCpltCallback>:
///////////////////////
// I2C INTERRUPTIONS //
///////////////////////

void HAL_I2C_MasterTxCpltCallback (I2C_HandleTypeDef *hi2c)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
	flagI2C_DMA	= 1;;
 8003404:	4b04      	ldr	r3, [pc, #16]	@ (8003418 <HAL_I2C_MasterTxCpltCallback+0x1c>)
 8003406:	2201      	movs	r2, #1
 8003408:	701a      	strb	r2, [r3, #0]
}
 800340a:	bf00      	nop
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	200010f7 	.word	0x200010f7

0800341c <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback (I2C_HandleTypeDef * hi2c)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]

}
 8003424:	bf00      	nop
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003434:	b672      	cpsid	i
}
 8003436:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003438:	bf00      	nop
 800343a:	e7fd      	b.n	8003438 <Error_Handler+0x8>

0800343c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2b01      	cmp	r3, #1
 800344a:	d115      	bne.n	8003478 <_Z41__static_initialization_and_destruction_0ii+0x3c>
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003452:	4293      	cmp	r3, r2
 8003454:	d110      	bne.n	8003478 <_Z41__static_initialization_and_destruction_0ii+0x3c>
gpsInput gpsInput;		// Instancia de gpsInput
 8003456:	480a      	ldr	r0, [pc, #40]	@ (8003480 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8003458:	f7fe f8fc 	bl	8001654 <_ZN8gpsInputC1Ev>
fifoUart	gpsIn;		//
 800345c:	4809      	ldr	r0, [pc, #36]	@ (8003484 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 800345e:	f7fe f861 	bl	8001524 <_ZN8fifoUartC1Ev>
fifoUart loraIn;			// FIFO que recibe los datos
 8003462:	4809      	ldr	r0, [pc, #36]	@ (8003488 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8003464:	f7fe f85e 	bl	8001524 <_ZN8fifoUartC1Ev>
wdTimeout loraTimeWd(4000);
 8003468:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 800346c:	4807      	ldr	r0, [pc, #28]	@ (800348c <_Z41__static_initialization_and_destruction_0ii+0x50>)
 800346e:	f7ff fad0 	bl	8002a12 <_ZN9wdTimeoutC1El>
fifoCommands fifoContent;
 8003472:	4807      	ldr	r0, [pc, #28]	@ (8003490 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8003474:	f7ff fb11 	bl	8002a9a <_ZN12fifoCommandsC1Ev>
}
 8003478:	bf00      	nop
 800347a:	3708      	adds	r7, #8
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	20000ab0 	.word	0x20000ab0
 8003484:	20000b08 	.word	0x20000b08
 8003488:	20000b50 	.word	0x20000b50
 800348c:	200010dc 	.word	0x200010dc
 8003490:	200010f8 	.word	0x200010f8

08003494 <_GLOBAL__sub_I_hadc1>:
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
 8003498:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800349c:	2001      	movs	r0, #1
 800349e:	f7ff ffcd 	bl	800343c <_Z41__static_initialization_and_destruction_0ii>
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034aa:	4b0f      	ldr	r3, [pc, #60]	@ (80034e8 <HAL_MspInit+0x44>)
 80034ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034ae:	4a0e      	ldr	r2, [pc, #56]	@ (80034e8 <HAL_MspInit+0x44>)
 80034b0:	f043 0301 	orr.w	r3, r3, #1
 80034b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80034b6:	4b0c      	ldr	r3, [pc, #48]	@ (80034e8 <HAL_MspInit+0x44>)
 80034b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	607b      	str	r3, [r7, #4]
 80034c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034c2:	4b09      	ldr	r3, [pc, #36]	@ (80034e8 <HAL_MspInit+0x44>)
 80034c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c6:	4a08      	ldr	r2, [pc, #32]	@ (80034e8 <HAL_MspInit+0x44>)
 80034c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80034ce:	4b06      	ldr	r3, [pc, #24]	@ (80034e8 <HAL_MspInit+0x44>)
 80034d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d6:	603b      	str	r3, [r7, #0]
 80034d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034da:	bf00      	nop
 80034dc:	370c      	adds	r7, #12
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	40021000 	.word	0x40021000

080034ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b0ac      	sub	sp, #176	@ 0xb0
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034f4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80034f8:	2200      	movs	r2, #0
 80034fa:	601a      	str	r2, [r3, #0]
 80034fc:	605a      	str	r2, [r3, #4]
 80034fe:	609a      	str	r2, [r3, #8]
 8003500:	60da      	str	r2, [r3, #12]
 8003502:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003504:	f107 0310 	add.w	r3, r7, #16
 8003508:	228c      	movs	r2, #140	@ 0x8c
 800350a:	2100      	movs	r1, #0
 800350c:	4618      	mov	r0, r3
 800350e:	f008 fcf3 	bl	800bef8 <memset>
  if(hadc->Instance==ADC1)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a40      	ldr	r2, [pc, #256]	@ (8003618 <HAL_ADC_MspInit+0x12c>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d179      	bne.n	8003610 <HAL_ADC_MspInit+0x124>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800351c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003520:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8003522:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003526:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 800352a:	2303      	movs	r3, #3
 800352c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800352e:	2301      	movs	r3, #1
 8003530:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8003532:	2308      	movs	r3, #8
 8003534:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8003536:	2302      	movs	r3, #2
 8003538:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800353a:	2302      	movs	r3, #2
 800353c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800353e:	2302      	movs	r3, #2
 8003540:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8003542:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003546:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003548:	f107 0310 	add.w	r3, r7, #16
 800354c:	4618      	mov	r0, r3
 800354e:	f006 fa57 	bl	8009a00 <HAL_RCCEx_PeriphCLKConfig>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d001      	beq.n	800355c <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8003558:	f7ff ff6a 	bl	8003430 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800355c:	4b2f      	ldr	r3, [pc, #188]	@ (800361c <HAL_ADC_MspInit+0x130>)
 800355e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003560:	4a2e      	ldr	r2, [pc, #184]	@ (800361c <HAL_ADC_MspInit+0x130>)
 8003562:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003566:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003568:	4b2c      	ldr	r3, [pc, #176]	@ (800361c <HAL_ADC_MspInit+0x130>)
 800356a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800356c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003570:	60fb      	str	r3, [r7, #12]
 8003572:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003574:	4b29      	ldr	r3, [pc, #164]	@ (800361c <HAL_ADC_MspInit+0x130>)
 8003576:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003578:	4a28      	ldr	r2, [pc, #160]	@ (800361c <HAL_ADC_MspInit+0x130>)
 800357a:	f043 0304 	orr.w	r3, r3, #4
 800357e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003580:	4b26      	ldr	r3, [pc, #152]	@ (800361c <HAL_ADC_MspInit+0x130>)
 8003582:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003584:	f003 0304 	and.w	r3, r3, #4
 8003588:	60bb      	str	r3, [r7, #8]
 800358a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    PC2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800358c:	2307      	movs	r3, #7
 800358e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003592:	2303      	movs	r3, #3
 8003594:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003598:	2300      	movs	r3, #0
 800359a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800359e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80035a2:	4619      	mov	r1, r3
 80035a4:	481e      	ldr	r0, [pc, #120]	@ (8003620 <HAL_ADC_MspInit+0x134>)
 80035a6:	f002 fcf7 	bl	8005f98 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80035aa:	4b1e      	ldr	r3, [pc, #120]	@ (8003624 <HAL_ADC_MspInit+0x138>)
 80035ac:	4a1e      	ldr	r2, [pc, #120]	@ (8003628 <HAL_ADC_MspInit+0x13c>)
 80035ae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80035b0:	4b1c      	ldr	r3, [pc, #112]	@ (8003624 <HAL_ADC_MspInit+0x138>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80035b6:	4b1b      	ldr	r3, [pc, #108]	@ (8003624 <HAL_ADC_MspInit+0x138>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80035bc:	4b19      	ldr	r3, [pc, #100]	@ (8003624 <HAL_ADC_MspInit+0x138>)
 80035be:	2200      	movs	r2, #0
 80035c0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80035c2:	4b18      	ldr	r3, [pc, #96]	@ (8003624 <HAL_ADC_MspInit+0x138>)
 80035c4:	2280      	movs	r2, #128	@ 0x80
 80035c6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80035c8:	4b16      	ldr	r3, [pc, #88]	@ (8003624 <HAL_ADC_MspInit+0x138>)
 80035ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80035ce:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80035d0:	4b14      	ldr	r3, [pc, #80]	@ (8003624 <HAL_ADC_MspInit+0x138>)
 80035d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80035d6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80035d8:	4b12      	ldr	r3, [pc, #72]	@ (8003624 <HAL_ADC_MspInit+0x138>)
 80035da:	2220      	movs	r2, #32
 80035dc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80035de:	4b11      	ldr	r3, [pc, #68]	@ (8003624 <HAL_ADC_MspInit+0x138>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80035e4:	480f      	ldr	r0, [pc, #60]	@ (8003624 <HAL_ADC_MspInit+0x138>)
 80035e6:	f002 fa53 	bl	8005a90 <HAL_DMA_Init>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d001      	beq.n	80035f4 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 80035f0:	f7ff ff1e 	bl	8003430 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a0b      	ldr	r2, [pc, #44]	@ (8003624 <HAL_ADC_MspInit+0x138>)
 80035f8:	651a      	str	r2, [r3, #80]	@ 0x50
 80035fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003624 <HAL_ADC_MspInit+0x138>)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003600:	2200      	movs	r2, #0
 8003602:	2100      	movs	r1, #0
 8003604:	2012      	movs	r0, #18
 8003606:	f002 fa0c 	bl	8005a22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800360a:	2012      	movs	r0, #18
 800360c:	f002 fa25 	bl	8005a5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003610:	bf00      	nop
 8003612:	37b0      	adds	r7, #176	@ 0xb0
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}
 8003618:	50040000 	.word	0x50040000
 800361c:	40021000 	.word	0x40021000
 8003620:	48000800 	.word	0x48000800
 8003624:	200006f4 	.word	0x200006f4
 8003628:	40020008 	.word	0x40020008

0800362c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b0ac      	sub	sp, #176	@ 0xb0
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003634:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003638:	2200      	movs	r2, #0
 800363a:	601a      	str	r2, [r3, #0]
 800363c:	605a      	str	r2, [r3, #4]
 800363e:	609a      	str	r2, [r3, #8]
 8003640:	60da      	str	r2, [r3, #12]
 8003642:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003644:	f107 0310 	add.w	r3, r7, #16
 8003648:	228c      	movs	r2, #140	@ 0x8c
 800364a:	2100      	movs	r1, #0
 800364c:	4618      	mov	r0, r3
 800364e:	f008 fc53 	bl	800bef8 <memset>
  if(hi2c->Instance==I2C1)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a52      	ldr	r2, [pc, #328]	@ (80037a0 <HAL_I2C_MspInit+0x174>)
 8003658:	4293      	cmp	r3, r2
 800365a:	f040 809d 	bne.w	8003798 <HAL_I2C_MspInit+0x16c>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800365e:	2340      	movs	r3, #64	@ 0x40
 8003660:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003662:	2300      	movs	r3, #0
 8003664:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003666:	f107 0310 	add.w	r3, r7, #16
 800366a:	4618      	mov	r0, r3
 800366c:	f006 f9c8 	bl	8009a00 <HAL_RCCEx_PeriphCLKConfig>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003676:	f7ff fedb 	bl	8003430 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800367a:	4b4a      	ldr	r3, [pc, #296]	@ (80037a4 <HAL_I2C_MspInit+0x178>)
 800367c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800367e:	4a49      	ldr	r2, [pc, #292]	@ (80037a4 <HAL_I2C_MspInit+0x178>)
 8003680:	f043 0302 	orr.w	r3, r3, #2
 8003684:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003686:	4b47      	ldr	r3, [pc, #284]	@ (80037a4 <HAL_I2C_MspInit+0x178>)
 8003688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800368a:	f003 0302 	and.w	r3, r3, #2
 800368e:	60fb      	str	r3, [r7, #12]
 8003690:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003692:	23c0      	movs	r3, #192	@ 0xc0
 8003694:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003698:	2312      	movs	r3, #18
 800369a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800369e:	2300      	movs	r3, #0
 80036a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036a4:	2303      	movs	r3, #3
 80036a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80036aa:	2304      	movs	r3, #4
 80036ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036b0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80036b4:	4619      	mov	r1, r3
 80036b6:	483c      	ldr	r0, [pc, #240]	@ (80037a8 <HAL_I2C_MspInit+0x17c>)
 80036b8:	f002 fc6e 	bl	8005f98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80036bc:	4b39      	ldr	r3, [pc, #228]	@ (80037a4 <HAL_I2C_MspInit+0x178>)
 80036be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c0:	4a38      	ldr	r2, [pc, #224]	@ (80037a4 <HAL_I2C_MspInit+0x178>)
 80036c2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80036c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80036c8:	4b36      	ldr	r3, [pc, #216]	@ (80037a4 <HAL_I2C_MspInit+0x178>)
 80036ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036d0:	60bb      	str	r3, [r7, #8]
 80036d2:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 80036d4:	4b35      	ldr	r3, [pc, #212]	@ (80037ac <HAL_I2C_MspInit+0x180>)
 80036d6:	4a36      	ldr	r2, [pc, #216]	@ (80037b0 <HAL_I2C_MspInit+0x184>)
 80036d8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_3;
 80036da:	4b34      	ldr	r3, [pc, #208]	@ (80037ac <HAL_I2C_MspInit+0x180>)
 80036dc:	2203      	movs	r2, #3
 80036de:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80036e0:	4b32      	ldr	r3, [pc, #200]	@ (80037ac <HAL_I2C_MspInit+0x180>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80036e6:	4b31      	ldr	r3, [pc, #196]	@ (80037ac <HAL_I2C_MspInit+0x180>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80036ec:	4b2f      	ldr	r3, [pc, #188]	@ (80037ac <HAL_I2C_MspInit+0x180>)
 80036ee:	2280      	movs	r2, #128	@ 0x80
 80036f0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80036f2:	4b2e      	ldr	r3, [pc, #184]	@ (80037ac <HAL_I2C_MspInit+0x180>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80036f8:	4b2c      	ldr	r3, [pc, #176]	@ (80037ac <HAL_I2C_MspInit+0x180>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80036fe:	4b2b      	ldr	r3, [pc, #172]	@ (80037ac <HAL_I2C_MspInit+0x180>)
 8003700:	2200      	movs	r2, #0
 8003702:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003704:	4b29      	ldr	r3, [pc, #164]	@ (80037ac <HAL_I2C_MspInit+0x180>)
 8003706:	2200      	movs	r2, #0
 8003708:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800370a:	4828      	ldr	r0, [pc, #160]	@ (80037ac <HAL_I2C_MspInit+0x180>)
 800370c:	f002 f9c0 	bl	8005a90 <HAL_DMA_Init>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <HAL_I2C_MspInit+0xee>
    {
      Error_Handler();
 8003716:	f7ff fe8b 	bl	8003430 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a23      	ldr	r2, [pc, #140]	@ (80037ac <HAL_I2C_MspInit+0x180>)
 800371e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003720:	4a22      	ldr	r2, [pc, #136]	@ (80037ac <HAL_I2C_MspInit+0x180>)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8003726:	4b23      	ldr	r3, [pc, #140]	@ (80037b4 <HAL_I2C_MspInit+0x188>)
 8003728:	4a23      	ldr	r2, [pc, #140]	@ (80037b8 <HAL_I2C_MspInit+0x18c>)
 800372a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_3;
 800372c:	4b21      	ldr	r3, [pc, #132]	@ (80037b4 <HAL_I2C_MspInit+0x188>)
 800372e:	2203      	movs	r2, #3
 8003730:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003732:	4b20      	ldr	r3, [pc, #128]	@ (80037b4 <HAL_I2C_MspInit+0x188>)
 8003734:	2210      	movs	r2, #16
 8003736:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003738:	4b1e      	ldr	r3, [pc, #120]	@ (80037b4 <HAL_I2C_MspInit+0x188>)
 800373a:	2200      	movs	r2, #0
 800373c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800373e:	4b1d      	ldr	r3, [pc, #116]	@ (80037b4 <HAL_I2C_MspInit+0x188>)
 8003740:	2280      	movs	r2, #128	@ 0x80
 8003742:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003744:	4b1b      	ldr	r3, [pc, #108]	@ (80037b4 <HAL_I2C_MspInit+0x188>)
 8003746:	2200      	movs	r2, #0
 8003748:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800374a:	4b1a      	ldr	r3, [pc, #104]	@ (80037b4 <HAL_I2C_MspInit+0x188>)
 800374c:	2200      	movs	r2, #0
 800374e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8003750:	4b18      	ldr	r3, [pc, #96]	@ (80037b4 <HAL_I2C_MspInit+0x188>)
 8003752:	2200      	movs	r2, #0
 8003754:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003756:	4b17      	ldr	r3, [pc, #92]	@ (80037b4 <HAL_I2C_MspInit+0x188>)
 8003758:	2200      	movs	r2, #0
 800375a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800375c:	4815      	ldr	r0, [pc, #84]	@ (80037b4 <HAL_I2C_MspInit+0x188>)
 800375e:	f002 f997 	bl	8005a90 <HAL_DMA_Init>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d001      	beq.n	800376c <HAL_I2C_MspInit+0x140>
    {
      Error_Handler();
 8003768:	f7ff fe62 	bl	8003430 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	4a11      	ldr	r2, [pc, #68]	@ (80037b4 <HAL_I2C_MspInit+0x188>)
 8003770:	639a      	str	r2, [r3, #56]	@ 0x38
 8003772:	4a10      	ldr	r2, [pc, #64]	@ (80037b4 <HAL_I2C_MspInit+0x188>)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003778:	2200      	movs	r2, #0
 800377a:	2100      	movs	r1, #0
 800377c:	201f      	movs	r0, #31
 800377e:	f002 f950 	bl	8005a22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003782:	201f      	movs	r0, #31
 8003784:	f002 f969 	bl	8005a5a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8003788:	2200      	movs	r2, #0
 800378a:	2100      	movs	r1, #0
 800378c:	2020      	movs	r0, #32
 800378e:	f002 f948 	bl	8005a22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003792:	2020      	movs	r0, #32
 8003794:	f002 f961 	bl	8005a5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003798:	bf00      	nop
 800379a:	37b0      	adds	r7, #176	@ 0xb0
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	40005400 	.word	0x40005400
 80037a4:	40021000 	.word	0x40021000
 80037a8:	48000400 	.word	0x48000400
 80037ac:	20000790 	.word	0x20000790
 80037b0:	40020080 	.word	0x40020080
 80037b4:	200007d8 	.word	0x200007d8
 80037b8:	4002006c 	.word	0x4002006c

080037bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003800 <HAL_TIM_Base_MspInit+0x44>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d113      	bne.n	80037f6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80037ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003804 <HAL_TIM_Base_MspInit+0x48>)
 80037d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037d2:	4a0c      	ldr	r2, [pc, #48]	@ (8003804 <HAL_TIM_Base_MspInit+0x48>)
 80037d4:	f043 0310 	orr.w	r3, r3, #16
 80037d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80037da:	4b0a      	ldr	r3, [pc, #40]	@ (8003804 <HAL_TIM_Base_MspInit+0x48>)
 80037dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037de:	f003 0310 	and.w	r3, r3, #16
 80037e2:	60fb      	str	r3, [r7, #12]
 80037e4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80037e6:	2200      	movs	r2, #0
 80037e8:	2100      	movs	r1, #0
 80037ea:	2036      	movs	r0, #54	@ 0x36
 80037ec:	f002 f919 	bl	8005a22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80037f0:	2036      	movs	r0, #54	@ 0x36
 80037f2:	f002 f932 	bl	8005a5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80037f6:	bf00      	nop
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	40001000 	.word	0x40001000
 8003804:	40021000 	.word	0x40021000

08003808 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b0b0      	sub	sp, #192	@ 0xc0
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003810:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003814:	2200      	movs	r2, #0
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	605a      	str	r2, [r3, #4]
 800381a:	609a      	str	r2, [r3, #8]
 800381c:	60da      	str	r2, [r3, #12]
 800381e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003820:	f107 0320 	add.w	r3, r7, #32
 8003824:	228c      	movs	r2, #140	@ 0x8c
 8003826:	2100      	movs	r1, #0
 8003828:	4618      	mov	r0, r3
 800382a:	f008 fb65 	bl	800bef8 <memset>
  if(huart->Instance==UART4)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a4d      	ldr	r2, [pc, #308]	@ (8003968 <HAL_UART_MspInit+0x160>)
 8003834:	4293      	cmp	r3, r2
 8003836:	f040 80a3 	bne.w	8003980 <HAL_UART_MspInit+0x178>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800383a:	2308      	movs	r3, #8
 800383c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800383e:	2300      	movs	r3, #0
 8003840:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003842:	f107 0320 	add.w	r3, r7, #32
 8003846:	4618      	mov	r0, r3
 8003848:	f006 f8da 	bl	8009a00 <HAL_RCCEx_PeriphCLKConfig>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003852:	f7ff fded 	bl	8003430 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003856:	4b45      	ldr	r3, [pc, #276]	@ (800396c <HAL_UART_MspInit+0x164>)
 8003858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800385a:	4a44      	ldr	r2, [pc, #272]	@ (800396c <HAL_UART_MspInit+0x164>)
 800385c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003860:	6593      	str	r3, [r2, #88]	@ 0x58
 8003862:	4b42      	ldr	r3, [pc, #264]	@ (800396c <HAL_UART_MspInit+0x164>)
 8003864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003866:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800386a:	61fb      	str	r3, [r7, #28]
 800386c:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800386e:	4b3f      	ldr	r3, [pc, #252]	@ (800396c <HAL_UART_MspInit+0x164>)
 8003870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003872:	4a3e      	ldr	r2, [pc, #248]	@ (800396c <HAL_UART_MspInit+0x164>)
 8003874:	f043 0301 	orr.w	r3, r3, #1
 8003878:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800387a:	4b3c      	ldr	r3, [pc, #240]	@ (800396c <HAL_UART_MspInit+0x164>)
 800387c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	61bb      	str	r3, [r7, #24]
 8003884:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003886:	2303      	movs	r3, #3
 8003888:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800388c:	2302      	movs	r3, #2
 800388e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003892:	2300      	movs	r3, #0
 8003894:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003898:	2303      	movs	r3, #3
 800389a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800389e:	2308      	movs	r3, #8
 80038a0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038a4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80038a8:	4619      	mov	r1, r3
 80038aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038ae:	f002 fb73 	bl	8005f98 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 80038b2:	4b2f      	ldr	r3, [pc, #188]	@ (8003970 <HAL_UART_MspInit+0x168>)
 80038b4:	4a2f      	ldr	r2, [pc, #188]	@ (8003974 <HAL_UART_MspInit+0x16c>)
 80038b6:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 80038b8:	4b2d      	ldr	r3, [pc, #180]	@ (8003970 <HAL_UART_MspInit+0x168>)
 80038ba:	2202      	movs	r2, #2
 80038bc:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80038be:	4b2c      	ldr	r3, [pc, #176]	@ (8003970 <HAL_UART_MspInit+0x168>)
 80038c0:	2200      	movs	r2, #0
 80038c2:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80038c4:	4b2a      	ldr	r3, [pc, #168]	@ (8003970 <HAL_UART_MspInit+0x168>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80038ca:	4b29      	ldr	r3, [pc, #164]	@ (8003970 <HAL_UART_MspInit+0x168>)
 80038cc:	2280      	movs	r2, #128	@ 0x80
 80038ce:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80038d0:	4b27      	ldr	r3, [pc, #156]	@ (8003970 <HAL_UART_MspInit+0x168>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80038d6:	4b26      	ldr	r3, [pc, #152]	@ (8003970 <HAL_UART_MspInit+0x168>)
 80038d8:	2200      	movs	r2, #0
 80038da:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 80038dc:	4b24      	ldr	r3, [pc, #144]	@ (8003970 <HAL_UART_MspInit+0x168>)
 80038de:	2200      	movs	r2, #0
 80038e0:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80038e2:	4b23      	ldr	r3, [pc, #140]	@ (8003970 <HAL_UART_MspInit+0x168>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80038e8:	4821      	ldr	r0, [pc, #132]	@ (8003970 <HAL_UART_MspInit+0x168>)
 80038ea:	f002 f8d1 	bl	8005a90 <HAL_DMA_Init>
 80038ee:	4603      	mov	r3, r0
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d001      	beq.n	80038f8 <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 80038f4:	f7ff fd9c 	bl	8003430 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a1d      	ldr	r2, [pc, #116]	@ (8003970 <HAL_UART_MspInit+0x168>)
 80038fc:	675a      	str	r2, [r3, #116]	@ 0x74
 80038fe:	4a1c      	ldr	r2, [pc, #112]	@ (8003970 <HAL_UART_MspInit+0x168>)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel3;
 8003904:	4b1c      	ldr	r3, [pc, #112]	@ (8003978 <HAL_UART_MspInit+0x170>)
 8003906:	4a1d      	ldr	r2, [pc, #116]	@ (800397c <HAL_UART_MspInit+0x174>)
 8003908:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_2;
 800390a:	4b1b      	ldr	r3, [pc, #108]	@ (8003978 <HAL_UART_MspInit+0x170>)
 800390c:	2202      	movs	r2, #2
 800390e:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003910:	4b19      	ldr	r3, [pc, #100]	@ (8003978 <HAL_UART_MspInit+0x170>)
 8003912:	2210      	movs	r2, #16
 8003914:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003916:	4b18      	ldr	r3, [pc, #96]	@ (8003978 <HAL_UART_MspInit+0x170>)
 8003918:	2200      	movs	r2, #0
 800391a:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800391c:	4b16      	ldr	r3, [pc, #88]	@ (8003978 <HAL_UART_MspInit+0x170>)
 800391e:	2280      	movs	r2, #128	@ 0x80
 8003920:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003922:	4b15      	ldr	r3, [pc, #84]	@ (8003978 <HAL_UART_MspInit+0x170>)
 8003924:	2200      	movs	r2, #0
 8003926:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003928:	4b13      	ldr	r3, [pc, #76]	@ (8003978 <HAL_UART_MspInit+0x170>)
 800392a:	2200      	movs	r2, #0
 800392c:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800392e:	4b12      	ldr	r3, [pc, #72]	@ (8003978 <HAL_UART_MspInit+0x170>)
 8003930:	2200      	movs	r2, #0
 8003932:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003934:	4b10      	ldr	r3, [pc, #64]	@ (8003978 <HAL_UART_MspInit+0x170>)
 8003936:	2200      	movs	r2, #0
 8003938:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800393a:	480f      	ldr	r0, [pc, #60]	@ (8003978 <HAL_UART_MspInit+0x170>)
 800393c:	f002 f8a8 	bl	8005a90 <HAL_DMA_Init>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d001      	beq.n	800394a <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 8003946:	f7ff fd73 	bl	8003430 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a0a      	ldr	r2, [pc, #40]	@ (8003978 <HAL_UART_MspInit+0x170>)
 800394e:	671a      	str	r2, [r3, #112]	@ 0x70
 8003950:	4a09      	ldr	r2, [pc, #36]	@ (8003978 <HAL_UART_MspInit+0x170>)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003956:	2200      	movs	r2, #0
 8003958:	2100      	movs	r1, #0
 800395a:	2034      	movs	r0, #52	@ 0x34
 800395c:	f002 f861 	bl	8005a22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003960:	2034      	movs	r0, #52	@ 0x34
 8003962:	f002 f87a 	bl	8005a5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8003966:	e0c9      	b.n	8003afc <HAL_UART_MspInit+0x2f4>
 8003968:	40004c00 	.word	0x40004c00
 800396c:	40021000 	.word	0x40021000
 8003970:	20000930 	.word	0x20000930
 8003974:	40020458 	.word	0x40020458
 8003978:	20000978 	.word	0x20000978
 800397c:	40020430 	.word	0x40020430
  else if(huart->Instance==UART5)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a5f      	ldr	r2, [pc, #380]	@ (8003b04 <HAL_UART_MspInit+0x2fc>)
 8003986:	4293      	cmp	r3, r2
 8003988:	f040 80b8 	bne.w	8003afc <HAL_UART_MspInit+0x2f4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 800398c:	2310      	movs	r3, #16
 800398e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_HSI;
 8003990:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003994:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003996:	f107 0320 	add.w	r3, r7, #32
 800399a:	4618      	mov	r0, r3
 800399c:	f006 f830 	bl	8009a00 <HAL_RCCEx_PeriphCLKConfig>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d001      	beq.n	80039aa <HAL_UART_MspInit+0x1a2>
      Error_Handler();
 80039a6:	f7ff fd43 	bl	8003430 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 80039aa:	4b57      	ldr	r3, [pc, #348]	@ (8003b08 <HAL_UART_MspInit+0x300>)
 80039ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ae:	4a56      	ldr	r2, [pc, #344]	@ (8003b08 <HAL_UART_MspInit+0x300>)
 80039b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80039b6:	4b54      	ldr	r3, [pc, #336]	@ (8003b08 <HAL_UART_MspInit+0x300>)
 80039b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039be:	617b      	str	r3, [r7, #20]
 80039c0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80039c2:	4b51      	ldr	r3, [pc, #324]	@ (8003b08 <HAL_UART_MspInit+0x300>)
 80039c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039c6:	4a50      	ldr	r2, [pc, #320]	@ (8003b08 <HAL_UART_MspInit+0x300>)
 80039c8:	f043 0304 	orr.w	r3, r3, #4
 80039cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039ce:	4b4e      	ldr	r3, [pc, #312]	@ (8003b08 <HAL_UART_MspInit+0x300>)
 80039d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039d2:	f003 0304 	and.w	r3, r3, #4
 80039d6:	613b      	str	r3, [r7, #16]
 80039d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80039da:	4b4b      	ldr	r3, [pc, #300]	@ (8003b08 <HAL_UART_MspInit+0x300>)
 80039dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039de:	4a4a      	ldr	r2, [pc, #296]	@ (8003b08 <HAL_UART_MspInit+0x300>)
 80039e0:	f043 0308 	orr.w	r3, r3, #8
 80039e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039e6:	4b48      	ldr	r3, [pc, #288]	@ (8003b08 <HAL_UART_MspInit+0x300>)
 80039e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039ea:	f003 0308 	and.w	r3, r3, #8
 80039ee:	60fb      	str	r3, [r7, #12]
 80039f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80039f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80039f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039fa:	2302      	movs	r3, #2
 80039fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a00:	2300      	movs	r3, #0
 8003a02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a06:	2303      	movs	r3, #3
 8003a08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003a0c:	2308      	movs	r3, #8
 8003a0e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a12:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003a16:	4619      	mov	r1, r3
 8003a18:	483c      	ldr	r0, [pc, #240]	@ (8003b0c <HAL_UART_MspInit+0x304>)
 8003a1a:	f002 fabd 	bl	8005f98 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003a1e:	2304      	movs	r3, #4
 8003a20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a24:	2302      	movs	r3, #2
 8003a26:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a30:	2303      	movs	r3, #3
 8003a32:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003a36:	2308      	movs	r3, #8
 8003a38:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a3c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003a40:	4619      	mov	r1, r3
 8003a42:	4833      	ldr	r0, [pc, #204]	@ (8003b10 <HAL_UART_MspInit+0x308>)
 8003a44:	f002 faa8 	bl	8005f98 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA2_Channel2;
 8003a48:	4b32      	ldr	r3, [pc, #200]	@ (8003b14 <HAL_UART_MspInit+0x30c>)
 8003a4a:	4a33      	ldr	r2, [pc, #204]	@ (8003b18 <HAL_UART_MspInit+0x310>)
 8003a4c:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_2;
 8003a4e:	4b31      	ldr	r3, [pc, #196]	@ (8003b14 <HAL_UART_MspInit+0x30c>)
 8003a50:	2202      	movs	r2, #2
 8003a52:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a54:	4b2f      	ldr	r3, [pc, #188]	@ (8003b14 <HAL_UART_MspInit+0x30c>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a5a:	4b2e      	ldr	r3, [pc, #184]	@ (8003b14 <HAL_UART_MspInit+0x30c>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003a60:	4b2c      	ldr	r3, [pc, #176]	@ (8003b14 <HAL_UART_MspInit+0x30c>)
 8003a62:	2280      	movs	r2, #128	@ 0x80
 8003a64:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a66:	4b2b      	ldr	r3, [pc, #172]	@ (8003b14 <HAL_UART_MspInit+0x30c>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a6c:	4b29      	ldr	r3, [pc, #164]	@ (8003b14 <HAL_UART_MspInit+0x30c>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 8003a72:	4b28      	ldr	r3, [pc, #160]	@ (8003b14 <HAL_UART_MspInit+0x30c>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003a78:	4b26      	ldr	r3, [pc, #152]	@ (8003b14 <HAL_UART_MspInit+0x30c>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8003a7e:	4825      	ldr	r0, [pc, #148]	@ (8003b14 <HAL_UART_MspInit+0x30c>)
 8003a80:	f002 f806 	bl	8005a90 <HAL_DMA_Init>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d001      	beq.n	8003a8e <HAL_UART_MspInit+0x286>
      Error_Handler();
 8003a8a:	f7ff fcd1 	bl	8003430 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	4a20      	ldr	r2, [pc, #128]	@ (8003b14 <HAL_UART_MspInit+0x30c>)
 8003a92:	675a      	str	r2, [r3, #116]	@ 0x74
 8003a94:	4a1f      	ldr	r2, [pc, #124]	@ (8003b14 <HAL_UART_MspInit+0x30c>)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_uart5_tx.Instance = DMA2_Channel1;
 8003a9a:	4b20      	ldr	r3, [pc, #128]	@ (8003b1c <HAL_UART_MspInit+0x314>)
 8003a9c:	4a20      	ldr	r2, [pc, #128]	@ (8003b20 <HAL_UART_MspInit+0x318>)
 8003a9e:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Request = DMA_REQUEST_2;
 8003aa0:	4b1e      	ldr	r3, [pc, #120]	@ (8003b1c <HAL_UART_MspInit+0x314>)
 8003aa2:	2202      	movs	r2, #2
 8003aa4:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003aa6:	4b1d      	ldr	r3, [pc, #116]	@ (8003b1c <HAL_UART_MspInit+0x314>)
 8003aa8:	2210      	movs	r2, #16
 8003aaa:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003aac:	4b1b      	ldr	r3, [pc, #108]	@ (8003b1c <HAL_UART_MspInit+0x314>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8003b1c <HAL_UART_MspInit+0x314>)
 8003ab4:	2280      	movs	r2, #128	@ 0x80
 8003ab6:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ab8:	4b18      	ldr	r3, [pc, #96]	@ (8003b1c <HAL_UART_MspInit+0x314>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003abe:	4b17      	ldr	r3, [pc, #92]	@ (8003b1c <HAL_UART_MspInit+0x314>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 8003ac4:	4b15      	ldr	r3, [pc, #84]	@ (8003b1c <HAL_UART_MspInit+0x314>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003aca:	4b14      	ldr	r3, [pc, #80]	@ (8003b1c <HAL_UART_MspInit+0x314>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8003ad0:	4812      	ldr	r0, [pc, #72]	@ (8003b1c <HAL_UART_MspInit+0x314>)
 8003ad2:	f001 ffdd 	bl	8005a90 <HAL_DMA_Init>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <HAL_UART_MspInit+0x2d8>
      Error_Handler();
 8003adc:	f7ff fca8 	bl	8003430 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a0e      	ldr	r2, [pc, #56]	@ (8003b1c <HAL_UART_MspInit+0x314>)
 8003ae4:	671a      	str	r2, [r3, #112]	@ 0x70
 8003ae6:	4a0d      	ldr	r2, [pc, #52]	@ (8003b1c <HAL_UART_MspInit+0x314>)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8003aec:	2200      	movs	r2, #0
 8003aee:	2100      	movs	r1, #0
 8003af0:	2035      	movs	r0, #53	@ 0x35
 8003af2:	f001 ff96 	bl	8005a22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8003af6:	2035      	movs	r0, #53	@ 0x35
 8003af8:	f001 ffaf 	bl	8005a5a <HAL_NVIC_EnableIRQ>
}
 8003afc:	bf00      	nop
 8003afe:	37c0      	adds	r7, #192	@ 0xc0
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	40005000 	.word	0x40005000
 8003b08:	40021000 	.word	0x40021000
 8003b0c:	48000800 	.word	0x48000800
 8003b10:	48000c00 	.word	0x48000c00
 8003b14:	200009c0 	.word	0x200009c0
 8003b18:	4002041c 	.word	0x4002041c
 8003b1c:	20000a08 	.word	0x20000a08
 8003b20:	40020408 	.word	0x40020408

08003b24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b24:	b480      	push	{r7}
 8003b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003b28:	bf00      	nop
 8003b2a:	e7fd      	b.n	8003b28 <NMI_Handler+0x4>

08003b2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b30:	bf00      	nop
 8003b32:	e7fd      	b.n	8003b30 <HardFault_Handler+0x4>

08003b34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b34:	b480      	push	{r7}
 8003b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b38:	bf00      	nop
 8003b3a:	e7fd      	b.n	8003b38 <MemManage_Handler+0x4>

08003b3c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b40:	bf00      	nop
 8003b42:	e7fd      	b.n	8003b40 <BusFault_Handler+0x4>

08003b44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b44:	b480      	push	{r7}
 8003b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b48:	bf00      	nop
 8003b4a:	e7fd      	b.n	8003b48 <UsageFault_Handler+0x4>

08003b4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003b50:	bf00      	nop
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr

08003b5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b5e:	bf00      	nop
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b6c:	bf00      	nop
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr

08003b76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b76:	b580      	push	{r7, lr}
 8003b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b7a:	f000 f993 	bl	8003ea4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b7e:	bf00      	nop
 8003b80:	bd80      	pop	{r7, pc}
	...

08003b84 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003b88:	4802      	ldr	r0, [pc, #8]	@ (8003b94 <DMA1_Channel1_IRQHandler+0x10>)
 8003b8a:	f002 f918 	bl	8005dbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003b8e:	bf00      	nop
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	200006f4 	.word	0x200006f4

08003b98 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003b9c:	4802      	ldr	r0, [pc, #8]	@ (8003ba8 <DMA1_Channel6_IRQHandler+0x10>)
 8003b9e:	f002 f90e 	bl	8005dbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8003ba2:	bf00      	nop
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	200007d8 	.word	0x200007d8

08003bac <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003bb0:	4802      	ldr	r0, [pc, #8]	@ (8003bbc <DMA1_Channel7_IRQHandler+0x10>)
 8003bb2:	f002 f904 	bl	8005dbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8003bb6:	bf00      	nop
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	20000790 	.word	0x20000790

08003bc0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003bc4:	4802      	ldr	r0, [pc, #8]	@ (8003bd0 <ADC1_2_IRQHandler+0x10>)
 8003bc6:	f000 fdeb 	bl	80047a0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8003bca:	bf00      	nop
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	2000068c 	.word	0x2000068c

08003bd4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003bd8:	4802      	ldr	r0, [pc, #8]	@ (8003be4 <I2C1_EV_IRQHandler+0x10>)
 8003bda:	f003 f86d 	bl	8006cb8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003bde:	bf00      	nop
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	2000073c 	.word	0x2000073c

08003be8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003bec:	4802      	ldr	r0, [pc, #8]	@ (8003bf8 <I2C1_ER_IRQHandler+0x10>)
 8003bee:	f003 f87d 	bl	8006cec <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003bf2:	bf00      	nop
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	2000073c 	.word	0x2000073c

08003bfc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003c00:	4802      	ldr	r0, [pc, #8]	@ (8003c0c <UART4_IRQHandler+0x10>)
 8003c02:	f006 ff93 	bl	800ab2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003c06:	bf00      	nop
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	20000820 	.word	0x20000820

08003c10 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8003c14:	4802      	ldr	r0, [pc, #8]	@ (8003c20 <UART5_IRQHandler+0x10>)
 8003c16:	f006 ff89 	bl	800ab2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8003c1a:	bf00      	nop
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	200008a8 	.word	0x200008a8

08003c24 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003c28:	4802      	ldr	r0, [pc, #8]	@ (8003c34 <TIM6_DAC_IRQHandler+0x10>)
 8003c2a:	f006 fc7b 	bl	800a524 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003c2e:	bf00      	nop
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	20000a50 	.word	0x20000a50

08003c38 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8003c3c:	4802      	ldr	r0, [pc, #8]	@ (8003c48 <DMA2_Channel1_IRQHandler+0x10>)
 8003c3e:	f002 f8be 	bl	8005dbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8003c42:	bf00      	nop
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	20000a08 	.word	0x20000a08

08003c4c <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8003c50:	4802      	ldr	r0, [pc, #8]	@ (8003c5c <DMA2_Channel2_IRQHandler+0x10>)
 8003c52:	f002 f8b4 	bl	8005dbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8003c56:	bf00      	nop
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	200009c0 	.word	0x200009c0

08003c60 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8003c64:	4802      	ldr	r0, [pc, #8]	@ (8003c70 <DMA2_Channel3_IRQHandler+0x10>)
 8003c66:	f002 f8aa 	bl	8005dbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8003c6a:	bf00      	nop
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	20000978 	.word	0x20000978

08003c74 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8003c78:	4802      	ldr	r0, [pc, #8]	@ (8003c84 <DMA2_Channel5_IRQHandler+0x10>)
 8003c7a:	f002 f8a0 	bl	8005dbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 8003c7e:	bf00      	nop
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	20000930 	.word	0x20000930

08003c88 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003c8c:	4b06      	ldr	r3, [pc, #24]	@ (8003ca8 <SystemInit+0x20>)
 8003c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c92:	4a05      	ldr	r2, [pc, #20]	@ (8003ca8 <SystemInit+0x20>)
 8003c94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003c9c:	bf00      	nop
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	e000ed00 	.word	0xe000ed00

08003cac <_Z8tcpInputv>:
uint32_t limitTcpSys	= 21600000/superloop;	// Limite para fijar datos system
bool flagSetSys;							// Indica que se debe enviar system

/*****	INPUT	*****/

void tcpInput(){
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
	//tcpData();
	//tcpSystem();
	//tcpGps();
	//tcpInLora();
}
 8003cb0:	bf00      	nop
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
	...

08003cbc <_Z41__static_initialization_and_destruction_0ii>:
		break;

	default:
		break;
	}
}
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d11f      	bne.n	8003d0c <_Z41__static_initialization_and_destruction_0ii+0x50>
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d11a      	bne.n	8003d0c <_Z41__static_initialization_and_destruction_0ii+0x50>
uint32_t limitGpsTcp = 43200000/superloop;// Tiempo que esta apagado GPS
 8003cd6:	4b10      	ldr	r3, [pc, #64]	@ (8003d18 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	461a      	mov	r2, r3
 8003cdc:	4b0f      	ldr	r3, [pc, #60]	@ (8003d1c <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8003cde:	fb93 f3f2 	sdiv	r3, r3, r2
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	4b0e      	ldr	r3, [pc, #56]	@ (8003d20 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8003ce6:	601a      	str	r2, [r3, #0]
uint32_t limitTcpData	= 120000/superloop;	// Limite para fijar datos
 8003ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8003d18 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	461a      	mov	r2, r3
 8003cee:	4b0d      	ldr	r3, [pc, #52]	@ (8003d24 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8003cf0:	fb93 f3f2 	sdiv	r3, r3, r2
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8003d28 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8003cf8:	601a      	str	r2, [r3, #0]
uint32_t limitTcpSys	= 21600000/superloop;	// Limite para fijar datos system
 8003cfa:	4b07      	ldr	r3, [pc, #28]	@ (8003d18 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	461a      	mov	r2, r3
 8003d00:	4b0a      	ldr	r3, [pc, #40]	@ (8003d2c <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8003d02:	fb93 f3f2 	sdiv	r3, r3, r2
 8003d06:	461a      	mov	r2, r3
 8003d08:	4b09      	ldr	r3, [pc, #36]	@ (8003d30 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8003d0a:	601a      	str	r2, [r3, #0]
}
 8003d0c:	bf00      	nop
 8003d0e:	370c      	adds	r7, #12
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr
 8003d18:	200003b7 	.word	0x200003b7
 8003d1c:	02932e00 	.word	0x02932e00
 8003d20:	200011a0 	.word	0x200011a0
 8003d24:	0001d4c0 	.word	0x0001d4c0
 8003d28:	200011a4 	.word	0x200011a4
 8003d2c:	01499700 	.word	0x01499700
 8003d30:	200011a8 	.word	0x200011a8

08003d34 <_GLOBAL__sub_I_stateGpsTcp>:
 8003d34:	b580      	push	{r7, lr}
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003d3c:	2001      	movs	r0, #1
 8003d3e:	f7ff ffbd 	bl	8003cbc <_Z41__static_initialization_and_destruction_0ii>
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <_Z9tcpOutputv>:
uint16_t countTcpLoraOut;							// Contador para esperar
const uint16_t limitTcpLoraOut	= 1000/superloop;	// Limite para enviar comando

/*****	OUTPUT	*****/

void tcpOutput(){
 8003d44:	b480      	push	{r7}
 8003d46:	af00      	add	r7, sp, #0
	//tcpOutLora();
}
 8003d48:	bf00      	nop
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
	...

08003d54 <_Z41__static_initialization_and_destruction_0ii>:
	default:
		stateTpcLoraOut	= 0;
		break;
	}

}
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d10e      	bne.n	8003d82 <_Z41__static_initialization_and_destruction_0ii+0x2e>
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d109      	bne.n	8003d82 <_Z41__static_initialization_and_destruction_0ii+0x2e>
const uint16_t limitTcpLoraOut	= 1000/superloop;	// Limite para enviar comando
 8003d6e:	4b08      	ldr	r3, [pc, #32]	@ (8003d90 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	461a      	mov	r2, r3
 8003d74:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003d78:	fb93 f3f2 	sdiv	r3, r3, r2
 8003d7c:	b29a      	uxth	r2, r3
 8003d7e:	4b05      	ldr	r3, [pc, #20]	@ (8003d94 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8003d80:	801a      	strh	r2, [r3, #0]
}
 8003d82:	bf00      	nop
 8003d84:	370c      	adds	r7, #12
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	200003b7 	.word	0x200003b7
 8003d94:	200011ac 	.word	0x200011ac

08003d98 <_GLOBAL__sub_I_loraTxCommand0>:
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003da0:	2001      	movs	r0, #1
 8003da2:	f7ff ffd7 	bl	8003d54 <_Z41__static_initialization_and_destruction_0ii>
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003da8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003de0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003dac:	f7ff ff6c 	bl	8003c88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003db0:	480c      	ldr	r0, [pc, #48]	@ (8003de4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003db2:	490d      	ldr	r1, [pc, #52]	@ (8003de8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003db4:	4a0d      	ldr	r2, [pc, #52]	@ (8003dec <LoopForever+0xe>)
  movs r3, #0
 8003db6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003db8:	e002      	b.n	8003dc0 <LoopCopyDataInit>

08003dba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003dba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003dbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003dbe:	3304      	adds	r3, #4

08003dc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003dc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003dc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003dc4:	d3f9      	bcc.n	8003dba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8003df0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003dc8:	4c0a      	ldr	r4, [pc, #40]	@ (8003df4 <LoopForever+0x16>)
  movs r3, #0
 8003dca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003dcc:	e001      	b.n	8003dd2 <LoopFillZerobss>

08003dce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003dce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003dd0:	3204      	adds	r2, #4

08003dd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003dd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003dd4:	d3fb      	bcc.n	8003dce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003dd6:	f008 f897 	bl	800bf08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003dda:	f7fe fe9b 	bl	8002b14 <main>

08003dde <LoopForever>:

LoopForever:
    b LoopForever
 8003dde:	e7fe      	b.n	8003dde <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003de0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8003de4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003de8:	200003c4 	.word	0x200003c4
  ldr r2, =_sidata
 8003dec:	0800c014 	.word	0x0800c014
  ldr r2, =_sbss
 8003df0:	200003c4 	.word	0x200003c4
  ldr r4, =_ebss
 8003df4:	200011b4 	.word	0x200011b4

08003df8 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003df8:	e7fe      	b.n	8003df8 <ADC3_IRQHandler>

08003dfa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003dfa:	b580      	push	{r7, lr}
 8003dfc:	b082      	sub	sp, #8
 8003dfe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003e00:	2300      	movs	r3, #0
 8003e02:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e04:	2003      	movs	r0, #3
 8003e06:	f001 fe01 	bl	8005a0c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003e0a:	200f      	movs	r0, #15
 8003e0c:	f000 f80e 	bl	8003e2c <HAL_InitTick>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d002      	beq.n	8003e1c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	71fb      	strb	r3, [r7, #7]
 8003e1a:	e001      	b.n	8003e20 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003e1c:	f7ff fb42 	bl	80034a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003e20:	79fb      	ldrb	r3, [r7, #7]
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3708      	adds	r7, #8
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
	...

08003e2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003e34:	2300      	movs	r3, #0
 8003e36:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003e38:	4b17      	ldr	r3, [pc, #92]	@ (8003e98 <HAL_InitTick+0x6c>)
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d023      	beq.n	8003e88 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003e40:	4b16      	ldr	r3, [pc, #88]	@ (8003e9c <HAL_InitTick+0x70>)
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	4b14      	ldr	r3, [pc, #80]	@ (8003e98 <HAL_InitTick+0x6c>)
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	4619      	mov	r1, r3
 8003e4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003e4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e56:	4618      	mov	r0, r3
 8003e58:	f001 fe0d 	bl	8005a76 <HAL_SYSTICK_Config>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d10f      	bne.n	8003e82 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2b0f      	cmp	r3, #15
 8003e66:	d809      	bhi.n	8003e7c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e68:	2200      	movs	r2, #0
 8003e6a:	6879      	ldr	r1, [r7, #4]
 8003e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e70:	f001 fdd7 	bl	8005a22 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003e74:	4a0a      	ldr	r2, [pc, #40]	@ (8003ea0 <HAL_InitTick+0x74>)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6013      	str	r3, [r2, #0]
 8003e7a:	e007      	b.n	8003e8c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	73fb      	strb	r3, [r7, #15]
 8003e80:	e004      	b.n	8003e8c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	73fb      	strb	r3, [r7, #15]
 8003e86:	e001      	b.n	8003e8c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3710      	adds	r7, #16
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	200003c0 	.word	0x200003c0
 8003e9c:	200003b8 	.word	0x200003b8
 8003ea0:	200003bc 	.word	0x200003bc

08003ea4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003ea8:	4b06      	ldr	r3, [pc, #24]	@ (8003ec4 <HAL_IncTick+0x20>)
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	461a      	mov	r2, r3
 8003eae:	4b06      	ldr	r3, [pc, #24]	@ (8003ec8 <HAL_IncTick+0x24>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	4a04      	ldr	r2, [pc, #16]	@ (8003ec8 <HAL_IncTick+0x24>)
 8003eb6:	6013      	str	r3, [r2, #0]
}
 8003eb8:	bf00      	nop
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	200003c0 	.word	0x200003c0
 8003ec8:	200011b0 	.word	0x200011b0

08003ecc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	af00      	add	r7, sp, #0
  return uwTick;
 8003ed0:	4b03      	ldr	r3, [pc, #12]	@ (8003ee0 <HAL_GetTick+0x14>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	200011b0 	.word	0x200011b0

08003ee4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003eec:	f7ff ffee 	bl	8003ecc <HAL_GetTick>
 8003ef0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003efc:	d005      	beq.n	8003f0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003efe:	4b0a      	ldr	r3, [pc, #40]	@ (8003f28 <HAL_Delay+0x44>)
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	461a      	mov	r2, r3
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	4413      	add	r3, r2
 8003f08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003f0a:	bf00      	nop
 8003f0c:	f7ff ffde 	bl	8003ecc <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d8f7      	bhi.n	8003f0c <HAL_Delay+0x28>
  {
  }
}
 8003f1c:	bf00      	nop
 8003f1e:	bf00      	nop
 8003f20:	3710      	adds	r7, #16
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	200003c0 	.word	0x200003c0

08003f2c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8003f30:	4b05      	ldr	r3, [pc, #20]	@ (8003f48 <HAL_SuspendTick+0x1c>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a04      	ldr	r2, [pc, #16]	@ (8003f48 <HAL_SuspendTick+0x1c>)
 8003f36:	f023 0302 	bic.w	r3, r3, #2
 8003f3a:	6013      	str	r3, [r2, #0]
}
 8003f3c:	bf00      	nop
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop
 8003f48:	e000e010 	.word	0xe000e010

08003f4c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8003f50:	4b05      	ldr	r3, [pc, #20]	@ (8003f68 <HAL_ResumeTick+0x1c>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a04      	ldr	r2, [pc, #16]	@ (8003f68 <HAL_ResumeTick+0x1c>)
 8003f56:	f043 0302 	orr.w	r3, r3, #2
 8003f5a:	6013      	str	r3, [r2, #0]
}
 8003f5c:	bf00      	nop
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr
 8003f66:	bf00      	nop
 8003f68:	e000e010 	.word	0xe000e010

08003f6c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	431a      	orrs	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	609a      	str	r2, [r3, #8]
}
 8003f86:	bf00      	nop
 8003f88:	370c      	adds	r7, #12
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr

08003f92 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003f92:	b480      	push	{r7}
 8003f94:	b083      	sub	sp, #12
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
 8003f9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	431a      	orrs	r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	609a      	str	r2, [r3, #8]
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b087      	sub	sp, #28
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	60b9      	str	r1, [r7, #8]
 8003fde:	607a      	str	r2, [r7, #4]
 8003fe0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	3360      	adds	r3, #96	@ 0x60
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	4413      	add	r3, r2
 8003fee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	4b08      	ldr	r3, [pc, #32]	@ (8004018 <LL_ADC_SetOffset+0x44>)
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003ffe:	683a      	ldr	r2, [r7, #0]
 8004000:	430a      	orrs	r2, r1
 8004002:	4313      	orrs	r3, r2
 8004004:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800400c:	bf00      	nop
 800400e:	371c      	adds	r7, #28
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr
 8004018:	03fff000 	.word	0x03fff000

0800401c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800401c:	b480      	push	{r7}
 800401e:	b085      	sub	sp, #20
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
 8004024:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	3360      	adds	r3, #96	@ 0x60
 800402a:	461a      	mov	r2, r3
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	4413      	add	r3, r2
 8004032:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800403c:	4618      	mov	r0, r3
 800403e:	3714      	adds	r7, #20
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004048:	b480      	push	{r7}
 800404a:	b087      	sub	sp, #28
 800404c:	af00      	add	r7, sp, #0
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	60b9      	str	r1, [r7, #8]
 8004052:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	3360      	adds	r3, #96	@ 0x60
 8004058:	461a      	mov	r2, r3
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	009b      	lsls	r3, r3, #2
 800405e:	4413      	add	r3, r2
 8004060:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	431a      	orrs	r2, r3
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004072:	bf00      	nop
 8004074:	371c      	adds	r7, #28
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr

0800407e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800407e:	b480      	push	{r7}
 8004080:	b083      	sub	sp, #12
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
 8004086:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	695b      	ldr	r3, [r3, #20]
 800408c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	431a      	orrs	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	615a      	str	r2, [r3, #20]
}
 8004098:	bf00      	nop
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d101      	bne.n	80040bc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80040b8:	2301      	movs	r3, #1
 80040ba:	e000      	b.n	80040be <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	370c      	adds	r7, #12
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr

080040ca <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80040ca:	b480      	push	{r7}
 80040cc:	b087      	sub	sp, #28
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	60f8      	str	r0, [r7, #12]
 80040d2:	60b9      	str	r1, [r7, #8]
 80040d4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	3330      	adds	r3, #48	@ 0x30
 80040da:	461a      	mov	r2, r3
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	0a1b      	lsrs	r3, r3, #8
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	f003 030c 	and.w	r3, r3, #12
 80040e6:	4413      	add	r3, r2
 80040e8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	f003 031f 	and.w	r3, r3, #31
 80040f4:	211f      	movs	r1, #31
 80040f6:	fa01 f303 	lsl.w	r3, r1, r3
 80040fa:	43db      	mvns	r3, r3
 80040fc:	401a      	ands	r2, r3
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	0e9b      	lsrs	r3, r3, #26
 8004102:	f003 011f 	and.w	r1, r3, #31
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	f003 031f 	and.w	r3, r3, #31
 800410c:	fa01 f303 	lsl.w	r3, r1, r3
 8004110:	431a      	orrs	r2, r3
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004116:	bf00      	nop
 8004118:	371c      	adds	r7, #28
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr

08004122 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004122:	b480      	push	{r7}
 8004124:	b083      	sub	sp, #12
 8004126:	af00      	add	r7, sp, #0
 8004128:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800412e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d101      	bne.n	800413a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8004136:	2301      	movs	r3, #1
 8004138:	e000      	b.n	800413c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800413a:	2300      	movs	r3, #0
}
 800413c:	4618      	mov	r0, r3
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004148:	b480      	push	{r7}
 800414a:	b087      	sub	sp, #28
 800414c:	af00      	add	r7, sp, #0
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	3314      	adds	r3, #20
 8004158:	461a      	mov	r2, r3
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	0e5b      	lsrs	r3, r3, #25
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	f003 0304 	and.w	r3, r3, #4
 8004164:	4413      	add	r3, r2
 8004166:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	0d1b      	lsrs	r3, r3, #20
 8004170:	f003 031f 	and.w	r3, r3, #31
 8004174:	2107      	movs	r1, #7
 8004176:	fa01 f303 	lsl.w	r3, r1, r3
 800417a:	43db      	mvns	r3, r3
 800417c:	401a      	ands	r2, r3
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	0d1b      	lsrs	r3, r3, #20
 8004182:	f003 031f 	and.w	r3, r3, #31
 8004186:	6879      	ldr	r1, [r7, #4]
 8004188:	fa01 f303 	lsl.w	r3, r1, r3
 800418c:	431a      	orrs	r2, r3
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004192:	bf00      	nop
 8004194:	371c      	adds	r7, #28
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
	...

080041a0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b085      	sub	sp, #20
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041b8:	43db      	mvns	r3, r3
 80041ba:	401a      	ands	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f003 0318 	and.w	r3, r3, #24
 80041c2:	4908      	ldr	r1, [pc, #32]	@ (80041e4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80041c4:	40d9      	lsrs	r1, r3
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	400b      	ands	r3, r1
 80041ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041ce:	431a      	orrs	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80041d6:	bf00      	nop
 80041d8:	3714      	adds	r7, #20
 80041da:	46bd      	mov	sp, r7
 80041dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e0:	4770      	bx	lr
 80041e2:	bf00      	nop
 80041e4:	0007ffff 	.word	0x0007ffff

080041e8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	f003 031f 	and.w	r3, r3, #31
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	370c      	adds	r7, #12
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8004214:	4618      	mov	r0, r3
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004230:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	6093      	str	r3, [r2, #8]
}
 8004238:	bf00      	nop
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr

08004244 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004254:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004258:	d101      	bne.n	800425e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800425a:	2301      	movs	r3, #1
 800425c:	e000      	b.n	8004260 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800425e:	2300      	movs	r3, #0
}
 8004260:	4618      	mov	r0, r3
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800427c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004280:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004288:	bf00      	nop
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042a8:	d101      	bne.n	80042ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80042aa:	2301      	movs	r3, #1
 80042ac:	e000      	b.n	80042b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80042ae:	2300      	movs	r3, #0
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	370c      	adds	r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80042cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80042d0:	f043 0201 	orr.w	r2, r3, #1
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80042d8:	bf00      	nop
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	f003 0301 	and.w	r3, r3, #1
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d101      	bne.n	80042fc <LL_ADC_IsEnabled+0x18>
 80042f8:	2301      	movs	r3, #1
 80042fa:	e000      	b.n	80042fe <LL_ADC_IsEnabled+0x1a>
 80042fc:	2300      	movs	r3, #0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr

0800430a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800430a:	b480      	push	{r7}
 800430c:	b083      	sub	sp, #12
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800431a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800431e:	f043 0204 	orr.w	r2, r3, #4
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004326:	bf00      	nop
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr

08004332 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004332:	b480      	push	{r7}
 8004334:	b083      	sub	sp, #12
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	f003 0304 	and.w	r3, r3, #4
 8004342:	2b04      	cmp	r3, #4
 8004344:	d101      	bne.n	800434a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004346:	2301      	movs	r3, #1
 8004348:	e000      	b.n	800434c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800434a:	2300      	movs	r3, #0
}
 800434c:	4618      	mov	r0, r3
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr

08004358 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f003 0308 	and.w	r3, r3, #8
 8004368:	2b08      	cmp	r3, #8
 800436a:	d101      	bne.n	8004370 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800436c:	2301      	movs	r3, #1
 800436e:	e000      	b.n	8004372 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	370c      	adds	r7, #12
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr
	...

08004380 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004380:	b590      	push	{r4, r7, lr}
 8004382:	b089      	sub	sp, #36	@ 0x24
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004388:	2300      	movs	r3, #0
 800438a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800438c:	2300      	movs	r3, #0
 800438e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d101      	bne.n	800439a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e133      	b.n	8004602 <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	691b      	ldr	r3, [r3, #16]
 800439e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d109      	bne.n	80043bc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f7ff f89f 	bl	80034ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4618      	mov	r0, r3
 80043c2:	f7ff ff3f 	bl	8004244 <LL_ADC_IsDeepPowerDownEnabled>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d004      	beq.n	80043d6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4618      	mov	r0, r3
 80043d2:	f7ff ff25 	bl	8004220 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4618      	mov	r0, r3
 80043dc:	f7ff ff5a 	bl	8004294 <LL_ADC_IsInternalRegulatorEnabled>
 80043e0:	4603      	mov	r3, r0
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d115      	bne.n	8004412 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4618      	mov	r0, r3
 80043ec:	f7ff ff3e 	bl	800426c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80043f0:	4b86      	ldr	r3, [pc, #536]	@ (800460c <HAL_ADC_Init+0x28c>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	099b      	lsrs	r3, r3, #6
 80043f6:	4a86      	ldr	r2, [pc, #536]	@ (8004610 <HAL_ADC_Init+0x290>)
 80043f8:	fba2 2303 	umull	r2, r3, r2, r3
 80043fc:	099b      	lsrs	r3, r3, #6
 80043fe:	3301      	adds	r3, #1
 8004400:	005b      	lsls	r3, r3, #1
 8004402:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004404:	e002      	b.n	800440c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	3b01      	subs	r3, #1
 800440a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d1f9      	bne.n	8004406 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4618      	mov	r0, r3
 8004418:	f7ff ff3c 	bl	8004294 <LL_ADC_IsInternalRegulatorEnabled>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d10d      	bne.n	800443e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004426:	f043 0210 	orr.w	r2, r3, #16
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004432:	f043 0201 	orr.w	r2, r3, #1
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4618      	mov	r0, r3
 8004444:	f7ff ff75 	bl	8004332 <LL_ADC_REG_IsConversionOngoing>
 8004448:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800444e:	f003 0310 	and.w	r3, r3, #16
 8004452:	2b00      	cmp	r3, #0
 8004454:	f040 80cc 	bne.w	80045f0 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	2b00      	cmp	r3, #0
 800445c:	f040 80c8 	bne.w	80045f0 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004464:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004468:	f043 0202 	orr.w	r2, r3, #2
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4618      	mov	r0, r3
 8004476:	f7ff ff35 	bl	80042e4 <LL_ADC_IsEnabled>
 800447a:	4603      	mov	r3, r0
 800447c:	2b00      	cmp	r3, #0
 800447e:	d115      	bne.n	80044ac <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004480:	4864      	ldr	r0, [pc, #400]	@ (8004614 <HAL_ADC_Init+0x294>)
 8004482:	f7ff ff2f 	bl	80042e4 <LL_ADC_IsEnabled>
 8004486:	4604      	mov	r4, r0
 8004488:	4863      	ldr	r0, [pc, #396]	@ (8004618 <HAL_ADC_Init+0x298>)
 800448a:	f7ff ff2b 	bl	80042e4 <LL_ADC_IsEnabled>
 800448e:	4603      	mov	r3, r0
 8004490:	431c      	orrs	r4, r3
 8004492:	4862      	ldr	r0, [pc, #392]	@ (800461c <HAL_ADC_Init+0x29c>)
 8004494:	f7ff ff26 	bl	80042e4 <LL_ADC_IsEnabled>
 8004498:	4603      	mov	r3, r0
 800449a:	4323      	orrs	r3, r4
 800449c:	2b00      	cmp	r3, #0
 800449e:	d105      	bne.n	80044ac <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	4619      	mov	r1, r3
 80044a6:	485e      	ldr	r0, [pc, #376]	@ (8004620 <HAL_ADC_Init+0x2a0>)
 80044a8:	f7ff fd60 	bl	8003f6c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	7e5b      	ldrb	r3, [r3, #25]
 80044b0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80044b6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80044bc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80044c2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044ca:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80044cc:	4313      	orrs	r3, r2
 80044ce:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d106      	bne.n	80044e8 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044de:	3b01      	subs	r3, #1
 80044e0:	045b      	lsls	r3, r3, #17
 80044e2:	69ba      	ldr	r2, [r7, #24]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d009      	beq.n	8004504 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80044fe:	69ba      	ldr	r2, [r7, #24]
 8004500:	4313      	orrs	r3, r2
 8004502:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68da      	ldr	r2, [r3, #12]
 800450a:	4b46      	ldr	r3, [pc, #280]	@ (8004624 <HAL_ADC_Init+0x2a4>)
 800450c:	4013      	ands	r3, r2
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	6812      	ldr	r2, [r2, #0]
 8004512:	69b9      	ldr	r1, [r7, #24]
 8004514:	430b      	orrs	r3, r1
 8004516:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4618      	mov	r0, r3
 800451e:	f7ff ff1b 	bl	8004358 <LL_ADC_INJ_IsConversionOngoing>
 8004522:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d140      	bne.n	80045ac <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d13d      	bne.n	80045ac <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	7e1b      	ldrb	r3, [r3, #24]
 8004538:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800453a:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004542:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004544:	4313      	orrs	r3, r2
 8004546:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004552:	f023 0306 	bic.w	r3, r3, #6
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	6812      	ldr	r2, [r2, #0]
 800455a:	69b9      	ldr	r1, [r7, #24]
 800455c:	430b      	orrs	r3, r1
 800455e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004566:	2b01      	cmp	r3, #1
 8004568:	d118      	bne.n	800459c <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004574:	f023 0304 	bic.w	r3, r3, #4
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004580:	4311      	orrs	r1, r2
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004586:	4311      	orrs	r1, r2
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800458c:	430a      	orrs	r2, r1
 800458e:	431a      	orrs	r2, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f042 0201 	orr.w	r2, r2, #1
 8004598:	611a      	str	r2, [r3, #16]
 800459a:	e007      	b.n	80045ac <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	691a      	ldr	r2, [r3, #16]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f022 0201 	bic.w	r2, r2, #1
 80045aa:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d10c      	bne.n	80045ce <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ba:	f023 010f 	bic.w	r1, r3, #15
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	69db      	ldr	r3, [r3, #28]
 80045c2:	1e5a      	subs	r2, r3, #1
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	430a      	orrs	r2, r1
 80045ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80045cc:	e007      	b.n	80045de <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f022 020f 	bic.w	r2, r2, #15
 80045dc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e2:	f023 0303 	bic.w	r3, r3, #3
 80045e6:	f043 0201 	orr.w	r2, r3, #1
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	659a      	str	r2, [r3, #88]	@ 0x58
 80045ee:	e007      	b.n	8004600 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045f4:	f043 0210 	orr.w	r2, r3, #16
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004600:	7ffb      	ldrb	r3, [r7, #31]
}
 8004602:	4618      	mov	r0, r3
 8004604:	3724      	adds	r7, #36	@ 0x24
 8004606:	46bd      	mov	sp, r7
 8004608:	bd90      	pop	{r4, r7, pc}
 800460a:	bf00      	nop
 800460c:	200003b8 	.word	0x200003b8
 8004610:	053e2d63 	.word	0x053e2d63
 8004614:	50040000 	.word	0x50040000
 8004618:	50040100 	.word	0x50040100
 800461c:	50040200 	.word	0x50040200
 8004620:	50040300 	.word	0x50040300
 8004624:	fff0c007 	.word	0xfff0c007

08004628 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b086      	sub	sp, #24
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004634:	4853      	ldr	r0, [pc, #332]	@ (8004784 <HAL_ADC_Start_DMA+0x15c>)
 8004636:	f7ff fdd7 	bl	80041e8 <LL_ADC_GetMultimode>
 800463a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4618      	mov	r0, r3
 8004642:	f7ff fe76 	bl	8004332 <LL_ADC_REG_IsConversionOngoing>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	f040 8093 	bne.w	8004774 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004654:	2b01      	cmp	r3, #1
 8004656:	d101      	bne.n	800465c <HAL_ADC_Start_DMA+0x34>
 8004658:	2302      	movs	r3, #2
 800465a:	e08e      	b.n	800477a <HAL_ADC_Start_DMA+0x152>
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a47      	ldr	r2, [pc, #284]	@ (8004788 <HAL_ADC_Start_DMA+0x160>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d008      	beq.n	8004680 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d005      	beq.n	8004680 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	2b05      	cmp	r3, #5
 8004678:	d002      	beq.n	8004680 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	2b09      	cmp	r3, #9
 800467e:	d172      	bne.n	8004766 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004680:	68f8      	ldr	r0, [r7, #12]
 8004682:	f000 fed1 	bl	8005428 <ADC_Enable>
 8004686:	4603      	mov	r3, r0
 8004688:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800468a:	7dfb      	ldrb	r3, [r7, #23]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d165      	bne.n	800475c <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004694:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004698:	f023 0301 	bic.w	r3, r3, #1
 800469c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a38      	ldr	r2, [pc, #224]	@ (800478c <HAL_ADC_Start_DMA+0x164>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d002      	beq.n	80046b4 <HAL_ADC_Start_DMA+0x8c>
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	e000      	b.n	80046b6 <HAL_ADC_Start_DMA+0x8e>
 80046b4:	4b36      	ldr	r3, [pc, #216]	@ (8004790 <HAL_ADC_Start_DMA+0x168>)
 80046b6:	68fa      	ldr	r2, [r7, #12]
 80046b8:	6812      	ldr	r2, [r2, #0]
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d002      	beq.n	80046c4 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d105      	bne.n	80046d0 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d006      	beq.n	80046ea <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046e0:	f023 0206 	bic.w	r2, r3, #6
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80046e8:	e002      	b.n	80046f0 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046f4:	4a27      	ldr	r2, [pc, #156]	@ (8004794 <HAL_ADC_Start_DMA+0x16c>)
 80046f6:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046fc:	4a26      	ldr	r2, [pc, #152]	@ (8004798 <HAL_ADC_Start_DMA+0x170>)
 80046fe:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004704:	4a25      	ldr	r2, [pc, #148]	@ (800479c <HAL_ADC_Start_DMA+0x174>)
 8004706:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	221c      	movs	r2, #28
 800470e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f042 0210 	orr.w	r2, r2, #16
 8004726:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68da      	ldr	r2, [r3, #12]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f042 0201 	orr.w	r2, r2, #1
 8004736:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	3340      	adds	r3, #64	@ 0x40
 8004742:	4619      	mov	r1, r3
 8004744:	68ba      	ldr	r2, [r7, #8]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f001 fa5a 	bl	8005c00 <HAL_DMA_Start_IT>
 800474c:	4603      	mov	r3, r0
 800474e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4618      	mov	r0, r3
 8004756:	f7ff fdd8 	bl	800430a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800475a:	e00d      	b.n	8004778 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      if (tmp_hal_status == HAL_OK)
 8004764:	e008      	b.n	8004778 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8004772:	e001      	b.n	8004778 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004774:	2302      	movs	r3, #2
 8004776:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004778:	7dfb      	ldrb	r3, [r7, #23]
}
 800477a:	4618      	mov	r0, r3
 800477c:	3718      	adds	r7, #24
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	50040300 	.word	0x50040300
 8004788:	50040200 	.word	0x50040200
 800478c:	50040100 	.word	0x50040100
 8004790:	50040000 	.word	0x50040000
 8004794:	08005535 	.word	0x08005535
 8004798:	0800560d 	.word	0x0800560d
 800479c:	08005629 	.word	0x08005629

080047a0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b08a      	sub	sp, #40	@ 0x28
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80047a8:	2300      	movs	r3, #0
 80047aa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80047bc:	4882      	ldr	r0, [pc, #520]	@ (80049c8 <HAL_ADC_IRQHandler+0x228>)
 80047be:	f7ff fd13 	bl	80041e8 <LL_ADC_GetMultimode>
 80047c2:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d017      	beq.n	80047fe <HAL_ADC_IRQHandler+0x5e>
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d012      	beq.n	80047fe <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047dc:	f003 0310 	and.w	r3, r3, #16
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d105      	bne.n	80047f0 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047e8:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f000 ff81 	bl	80056f8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2202      	movs	r2, #2
 80047fc:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	f003 0304 	and.w	r3, r3, #4
 8004804:	2b00      	cmp	r3, #0
 8004806:	d004      	beq.n	8004812 <HAL_ADC_IRQHandler+0x72>
 8004808:	69bb      	ldr	r3, [r7, #24]
 800480a:	f003 0304 	and.w	r3, r3, #4
 800480e:	2b00      	cmp	r3, #0
 8004810:	d10a      	bne.n	8004828 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 8083 	beq.w	8004924 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	f003 0308 	and.w	r3, r3, #8
 8004824:	2b00      	cmp	r3, #0
 8004826:	d07d      	beq.n	8004924 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800482c:	f003 0310 	and.w	r3, r3, #16
 8004830:	2b00      	cmp	r3, #0
 8004832:	d105      	bne.n	8004840 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004838:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4618      	mov	r0, r3
 8004846:	f7ff fc2d 	bl	80040a4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d062      	beq.n	8004916 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a5d      	ldr	r2, [pc, #372]	@ (80049cc <HAL_ADC_IRQHandler+0x22c>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d002      	beq.n	8004860 <HAL_ADC_IRQHandler+0xc0>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	e000      	b.n	8004862 <HAL_ADC_IRQHandler+0xc2>
 8004860:	4b5b      	ldr	r3, [pc, #364]	@ (80049d0 <HAL_ADC_IRQHandler+0x230>)
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	6812      	ldr	r2, [r2, #0]
 8004866:	4293      	cmp	r3, r2
 8004868:	d008      	beq.n	800487c <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d005      	beq.n	800487c <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	2b05      	cmp	r3, #5
 8004874:	d002      	beq.n	800487c <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	2b09      	cmp	r3, #9
 800487a:	d104      	bne.n	8004886 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	623b      	str	r3, [r7, #32]
 8004884:	e00c      	b.n	80048a0 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a50      	ldr	r2, [pc, #320]	@ (80049cc <HAL_ADC_IRQHandler+0x22c>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d002      	beq.n	8004896 <HAL_ADC_IRQHandler+0xf6>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	e000      	b.n	8004898 <HAL_ADC_IRQHandler+0xf8>
 8004896:	4b4e      	ldr	r3, [pc, #312]	@ (80049d0 <HAL_ADC_IRQHandler+0x230>)
 8004898:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80048a0:	6a3b      	ldr	r3, [r7, #32]
 80048a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d135      	bne.n	8004916 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0308 	and.w	r3, r3, #8
 80048b4:	2b08      	cmp	r3, #8
 80048b6:	d12e      	bne.n	8004916 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4618      	mov	r0, r3
 80048be:	f7ff fd38 	bl	8004332 <LL_ADC_REG_IsConversionOngoing>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d11a      	bne.n	80048fe <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	685a      	ldr	r2, [r3, #4]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f022 020c 	bic.w	r2, r2, #12
 80048d6:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d112      	bne.n	8004916 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f4:	f043 0201 	orr.w	r2, r3, #1
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	659a      	str	r2, [r3, #88]	@ 0x58
 80048fc:	e00b      	b.n	8004916 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004902:	f043 0210 	orr.w	r2, r3, #16
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800490e:	f043 0201 	orr.w	r2, r3, #1
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f7fe fd02 	bl	8003320 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	220c      	movs	r2, #12
 8004922:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	f003 0320 	and.w	r3, r3, #32
 800492a:	2b00      	cmp	r3, #0
 800492c:	d004      	beq.n	8004938 <HAL_ADC_IRQHandler+0x198>
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	f003 0320 	and.w	r3, r3, #32
 8004934:	2b00      	cmp	r3, #0
 8004936:	d10b      	bne.n	8004950 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800493e:	2b00      	cmp	r3, #0
 8004940:	f000 809f 	beq.w	8004a82 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800494a:	2b00      	cmp	r3, #0
 800494c:	f000 8099 	beq.w	8004a82 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004954:	f003 0310 	and.w	r3, r3, #16
 8004958:	2b00      	cmp	r3, #0
 800495a:	d105      	bne.n	8004968 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004960:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4618      	mov	r0, r3
 800496e:	f7ff fbd8 	bl	8004122 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004972:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4618      	mov	r0, r3
 800497a:	f7ff fb93 	bl	80040a4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800497e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a11      	ldr	r2, [pc, #68]	@ (80049cc <HAL_ADC_IRQHandler+0x22c>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d002      	beq.n	8004990 <HAL_ADC_IRQHandler+0x1f0>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	e000      	b.n	8004992 <HAL_ADC_IRQHandler+0x1f2>
 8004990:	4b0f      	ldr	r3, [pc, #60]	@ (80049d0 <HAL_ADC_IRQHandler+0x230>)
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	6812      	ldr	r2, [r2, #0]
 8004996:	4293      	cmp	r3, r2
 8004998:	d008      	beq.n	80049ac <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d005      	beq.n	80049ac <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	2b06      	cmp	r3, #6
 80049a4:	d002      	beq.n	80049ac <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	2b07      	cmp	r3, #7
 80049aa:	d104      	bne.n	80049b6 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	623b      	str	r3, [r7, #32]
 80049b4:	e013      	b.n	80049de <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a04      	ldr	r2, [pc, #16]	@ (80049cc <HAL_ADC_IRQHandler+0x22c>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d009      	beq.n	80049d4 <HAL_ADC_IRQHandler+0x234>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	e007      	b.n	80049d6 <HAL_ADC_IRQHandler+0x236>
 80049c6:	bf00      	nop
 80049c8:	50040300 	.word	0x50040300
 80049cc:	50040100 	.word	0x50040100
 80049d0:	50040000 	.word	0x50040000
 80049d4:	4b7d      	ldr	r3, [pc, #500]	@ (8004bcc <HAL_ADC_IRQHandler+0x42c>)
 80049d6:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d047      	beq.n	8004a74 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80049e4:	6a3b      	ldr	r3, [r7, #32]
 80049e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d007      	beq.n	80049fe <HAL_ADC_IRQHandler+0x25e>
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d03f      	beq.n	8004a74 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80049f4:	6a3b      	ldr	r3, [r7, #32]
 80049f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d13a      	bne.n	8004a74 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a08:	2b40      	cmp	r3, #64	@ 0x40
 8004a0a:	d133      	bne.n	8004a74 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004a0c:	6a3b      	ldr	r3, [r7, #32]
 8004a0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d12e      	bne.n	8004a74 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7ff fc9c 	bl	8004358 <LL_ADC_INJ_IsConversionOngoing>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d11a      	bne.n	8004a5c <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	685a      	ldr	r2, [r3, #4]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004a34:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a3a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d112      	bne.n	8004a74 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a52:	f043 0201 	orr.w	r2, r3, #1
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	659a      	str	r2, [r3, #88]	@ 0x58
 8004a5a:	e00b      	b.n	8004a74 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a60:	f043 0210 	orr.w	r2, r3, #16
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a6c:	f043 0201 	orr.w	r2, r3, #1
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f000 fe17 	bl	80056a8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2260      	movs	r2, #96	@ 0x60
 8004a80:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d011      	beq.n	8004ab0 <HAL_ADC_IRQHandler+0x310>
 8004a8c:	69bb      	ldr	r3, [r7, #24]
 8004a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d00c      	beq.n	8004ab0 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a9a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 f8a0 	bl	8004be8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2280      	movs	r2, #128	@ 0x80
 8004aae:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d012      	beq.n	8004ae0 <HAL_ADC_IRQHandler+0x340>
 8004aba:	69bb      	ldr	r3, [r7, #24]
 8004abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00d      	beq.n	8004ae0 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ac8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 fdfd 	bl	80056d0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ade:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d012      	beq.n	8004b10 <HAL_ADC_IRQHandler+0x370>
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00d      	beq.n	8004b10 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004af8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004b00:	6878      	ldr	r0, [r7, #4]
 8004b02:	f000 fdef 	bl	80056e4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b0e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	f003 0310 	and.w	r3, r3, #16
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d036      	beq.n	8004b88 <HAL_ADC_IRQHandler+0x3e8>
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	f003 0310 	and.w	r3, r3, #16
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d031      	beq.n	8004b88 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d102      	bne.n	8004b32 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b30:	e014      	b.n	8004b5c <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d008      	beq.n	8004b4a <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004b38:	4825      	ldr	r0, [pc, #148]	@ (8004bd0 <HAL_ADC_IRQHandler+0x430>)
 8004b3a:	f7ff fb63 	bl	8004204 <LL_ADC_GetMultiDMATransfer>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00b      	beq.n	8004b5c <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8004b44:	2301      	movs	r3, #1
 8004b46:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b48:	e008      	b.n	8004b5c <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68db      	ldr	r3, [r3, #12]
 8004b50:	f003 0301 	and.w	r3, r3, #1
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d001      	beq.n	8004b5c <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d10e      	bne.n	8004b80 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b66:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b72:	f043 0202 	orr.w	r2, r3, #2
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 f83e 	bl	8004bfc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2210      	movs	r2, #16
 8004b86:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d018      	beq.n	8004bc4 <HAL_ADC_IRQHandler+0x424>
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d013      	beq.n	8004bc4 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ba0:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bac:	f043 0208 	orr.w	r2, r3, #8
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004bbc:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f000 fd7c 	bl	80056bc <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004bc4:	bf00      	nop
 8004bc6:	3728      	adds	r7, #40	@ 0x28
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	50040000 	.word	0x50040000
 8004bd0:	50040300 	.word	0x50040300

08004bd4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b083      	sub	sp, #12
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004bdc:	bf00      	nop
 8004bde:	370c      	adds	r7, #12
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr

08004be8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b083      	sub	sp, #12
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004bf0:	bf00      	nop
 8004bf2:	370c      	adds	r7, #12
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfa:	4770      	bx	lr

08004bfc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b083      	sub	sp, #12
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004c04:	bf00      	nop
 8004c06:	370c      	adds	r7, #12
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0e:	4770      	bx	lr

08004c10 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b0b6      	sub	sp, #216	@ 0xd8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004c20:	2300      	movs	r3, #0
 8004c22:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d101      	bne.n	8004c32 <HAL_ADC_ConfigChannel+0x22>
 8004c2e:	2302      	movs	r3, #2
 8004c30:	e3e3      	b.n	80053fa <HAL_ADC_ConfigChannel+0x7ea>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2201      	movs	r2, #1
 8004c36:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f7ff fb77 	bl	8004332 <LL_ADC_REG_IsConversionOngoing>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	f040 83c4 	bne.w	80053d4 <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	2b05      	cmp	r3, #5
 8004c5a:	d824      	bhi.n	8004ca6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	3b02      	subs	r3, #2
 8004c62:	2b03      	cmp	r3, #3
 8004c64:	d81b      	bhi.n	8004c9e <HAL_ADC_ConfigChannel+0x8e>
 8004c66:	a201      	add	r2, pc, #4	@ (adr r2, 8004c6c <HAL_ADC_ConfigChannel+0x5c>)
 8004c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c6c:	08004c7d 	.word	0x08004c7d
 8004c70:	08004c85 	.word	0x08004c85
 8004c74:	08004c8d 	.word	0x08004c8d
 8004c78:	08004c95 	.word	0x08004c95
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8004c7c:	230c      	movs	r3, #12
 8004c7e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004c82:	e010      	b.n	8004ca6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8004c84:	2312      	movs	r3, #18
 8004c86:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004c8a:	e00c      	b.n	8004ca6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8004c8c:	2318      	movs	r3, #24
 8004c8e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004c92:	e008      	b.n	8004ca6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8004c94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004c98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004c9c:	e003      	b.n	8004ca6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8004c9e:	2306      	movs	r3, #6
 8004ca0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004ca4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6818      	ldr	r0, [r3, #0]
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	461a      	mov	r2, r3
 8004cb0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8004cb4:	f7ff fa09 	bl	80040ca <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7ff fb38 	bl	8004332 <LL_ADC_REG_IsConversionOngoing>
 8004cc2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7ff fb44 	bl	8004358 <LL_ADC_INJ_IsConversionOngoing>
 8004cd0:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004cd4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	f040 81bf 	bne.w	800505c <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004cde:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	f040 81ba 	bne.w	800505c <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004cf0:	d10f      	bne.n	8004d12 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6818      	ldr	r0, [r3, #0]
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	f7ff fa23 	bl	8004148 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f7ff f9b7 	bl	800407e <LL_ADC_SetSamplingTimeCommonConfig>
 8004d10:	e00e      	b.n	8004d30 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6818      	ldr	r0, [r3, #0]
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	6819      	ldr	r1, [r3, #0]
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	461a      	mov	r2, r3
 8004d20:	f7ff fa12 	bl	8004148 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2100      	movs	r1, #0
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7ff f9a7 	bl	800407e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	695a      	ldr	r2, [r3, #20]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	08db      	lsrs	r3, r3, #3
 8004d3c:	f003 0303 	and.w	r3, r3, #3
 8004d40:	005b      	lsls	r3, r3, #1
 8004d42:	fa02 f303 	lsl.w	r3, r2, r3
 8004d46:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	691b      	ldr	r3, [r3, #16]
 8004d4e:	2b04      	cmp	r3, #4
 8004d50:	d00a      	beq.n	8004d68 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6818      	ldr	r0, [r3, #0]
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	6919      	ldr	r1, [r3, #16]
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004d62:	f7ff f937 	bl	8003fd4 <LL_ADC_SetOffset>
 8004d66:	e179      	b.n	800505c <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2100      	movs	r1, #0
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7ff f954 	bl	800401c <LL_ADC_GetOffsetChannel>
 8004d74:	4603      	mov	r3, r0
 8004d76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d10a      	bne.n	8004d94 <HAL_ADC_ConfigChannel+0x184>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2100      	movs	r1, #0
 8004d84:	4618      	mov	r0, r3
 8004d86:	f7ff f949 	bl	800401c <LL_ADC_GetOffsetChannel>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	0e9b      	lsrs	r3, r3, #26
 8004d8e:	f003 021f 	and.w	r2, r3, #31
 8004d92:	e01e      	b.n	8004dd2 <HAL_ADC_ConfigChannel+0x1c2>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	2100      	movs	r1, #0
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f7ff f93e 	bl	800401c <LL_ADC_GetOffsetChannel>
 8004da0:	4603      	mov	r3, r0
 8004da2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004daa:	fa93 f3a3 	rbit	r3, r3
 8004dae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004db2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004db6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004dba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d101      	bne.n	8004dc6 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8004dc2:	2320      	movs	r3, #32
 8004dc4:	e004      	b.n	8004dd0 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8004dc6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004dca:	fab3 f383 	clz	r3, r3
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d105      	bne.n	8004dea <HAL_ADC_ConfigChannel+0x1da>
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	0e9b      	lsrs	r3, r3, #26
 8004de4:	f003 031f 	and.w	r3, r3, #31
 8004de8:	e018      	b.n	8004e1c <HAL_ADC_ConfigChannel+0x20c>
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004df2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004df6:	fa93 f3a3 	rbit	r3, r3
 8004dfa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004dfe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004e02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8004e06:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d101      	bne.n	8004e12 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8004e0e:	2320      	movs	r3, #32
 8004e10:	e004      	b.n	8004e1c <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8004e12:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004e16:	fab3 f383 	clz	r3, r3
 8004e1a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d106      	bne.n	8004e2e <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2200      	movs	r2, #0
 8004e26:	2100      	movs	r1, #0
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7ff f90d 	bl	8004048 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2101      	movs	r1, #1
 8004e34:	4618      	mov	r0, r3
 8004e36:	f7ff f8f1 	bl	800401c <LL_ADC_GetOffsetChannel>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d10a      	bne.n	8004e5a <HAL_ADC_ConfigChannel+0x24a>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2101      	movs	r1, #1
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7ff f8e6 	bl	800401c <LL_ADC_GetOffsetChannel>
 8004e50:	4603      	mov	r3, r0
 8004e52:	0e9b      	lsrs	r3, r3, #26
 8004e54:	f003 021f 	and.w	r2, r3, #31
 8004e58:	e01e      	b.n	8004e98 <HAL_ADC_ConfigChannel+0x288>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2101      	movs	r1, #1
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7ff f8db 	bl	800401c <LL_ADC_GetOffsetChannel>
 8004e66:	4603      	mov	r3, r0
 8004e68:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e6c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004e70:	fa93 f3a3 	rbit	r3, r3
 8004e74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004e78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004e7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004e80:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d101      	bne.n	8004e8c <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8004e88:	2320      	movs	r3, #32
 8004e8a:	e004      	b.n	8004e96 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8004e8c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004e90:	fab3 f383 	clz	r3, r3
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d105      	bne.n	8004eb0 <HAL_ADC_ConfigChannel+0x2a0>
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	0e9b      	lsrs	r3, r3, #26
 8004eaa:	f003 031f 	and.w	r3, r3, #31
 8004eae:	e018      	b.n	8004ee2 <HAL_ADC_ConfigChannel+0x2d2>
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ebc:	fa93 f3a3 	rbit	r3, r3
 8004ec0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004ec4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004ec8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004ecc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d101      	bne.n	8004ed8 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8004ed4:	2320      	movs	r3, #32
 8004ed6:	e004      	b.n	8004ee2 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8004ed8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004edc:	fab3 f383 	clz	r3, r3
 8004ee0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d106      	bne.n	8004ef4 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	2200      	movs	r2, #0
 8004eec:	2101      	movs	r1, #1
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f7ff f8aa 	bl	8004048 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2102      	movs	r1, #2
 8004efa:	4618      	mov	r0, r3
 8004efc:	f7ff f88e 	bl	800401c <LL_ADC_GetOffsetChannel>
 8004f00:	4603      	mov	r3, r0
 8004f02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d10a      	bne.n	8004f20 <HAL_ADC_ConfigChannel+0x310>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2102      	movs	r1, #2
 8004f10:	4618      	mov	r0, r3
 8004f12:	f7ff f883 	bl	800401c <LL_ADC_GetOffsetChannel>
 8004f16:	4603      	mov	r3, r0
 8004f18:	0e9b      	lsrs	r3, r3, #26
 8004f1a:	f003 021f 	and.w	r2, r3, #31
 8004f1e:	e01e      	b.n	8004f5e <HAL_ADC_ConfigChannel+0x34e>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2102      	movs	r1, #2
 8004f26:	4618      	mov	r0, r3
 8004f28:	f7ff f878 	bl	800401c <LL_ADC_GetOffsetChannel>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f32:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004f36:	fa93 f3a3 	rbit	r3, r3
 8004f3a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004f3e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004f42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004f46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8004f4e:	2320      	movs	r3, #32
 8004f50:	e004      	b.n	8004f5c <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8004f52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f56:	fab3 f383 	clz	r3, r3
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d105      	bne.n	8004f76 <HAL_ADC_ConfigChannel+0x366>
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	0e9b      	lsrs	r3, r3, #26
 8004f70:	f003 031f 	and.w	r3, r3, #31
 8004f74:	e014      	b.n	8004fa0 <HAL_ADC_ConfigChannel+0x390>
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f7c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004f7e:	fa93 f3a3 	rbit	r3, r3
 8004f82:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004f84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f86:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004f8a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d101      	bne.n	8004f96 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8004f92:	2320      	movs	r3, #32
 8004f94:	e004      	b.n	8004fa0 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8004f96:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004f9a:	fab3 f383 	clz	r3, r3
 8004f9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d106      	bne.n	8004fb2 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	2102      	movs	r1, #2
 8004fac:	4618      	mov	r0, r3
 8004fae:	f7ff f84b 	bl	8004048 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	2103      	movs	r1, #3
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f7ff f82f 	bl	800401c <LL_ADC_GetOffsetChannel>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d10a      	bne.n	8004fde <HAL_ADC_ConfigChannel+0x3ce>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2103      	movs	r1, #3
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f7ff f824 	bl	800401c <LL_ADC_GetOffsetChannel>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	0e9b      	lsrs	r3, r3, #26
 8004fd8:	f003 021f 	and.w	r2, r3, #31
 8004fdc:	e017      	b.n	800500e <HAL_ADC_ConfigChannel+0x3fe>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2103      	movs	r1, #3
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f7ff f819 	bl	800401c <LL_ADC_GetOffsetChannel>
 8004fea:	4603      	mov	r3, r0
 8004fec:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004ff0:	fa93 f3a3 	rbit	r3, r3
 8004ff4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004ff6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ff8:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004ffa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d101      	bne.n	8005004 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8005000:	2320      	movs	r3, #32
 8005002:	e003      	b.n	800500c <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8005004:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005006:	fab3 f383 	clz	r3, r3
 800500a:	b2db      	uxtb	r3, r3
 800500c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005016:	2b00      	cmp	r3, #0
 8005018:	d105      	bne.n	8005026 <HAL_ADC_ConfigChannel+0x416>
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	0e9b      	lsrs	r3, r3, #26
 8005020:	f003 031f 	and.w	r3, r3, #31
 8005024:	e011      	b.n	800504a <HAL_ADC_ConfigChannel+0x43a>
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800502c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800502e:	fa93 f3a3 	rbit	r3, r3
 8005032:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8005034:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005036:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8005038:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800503a:	2b00      	cmp	r3, #0
 800503c:	d101      	bne.n	8005042 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800503e:	2320      	movs	r3, #32
 8005040:	e003      	b.n	800504a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8005042:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005044:	fab3 f383 	clz	r3, r3
 8005048:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800504a:	429a      	cmp	r2, r3
 800504c:	d106      	bne.n	800505c <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	2200      	movs	r2, #0
 8005054:	2103      	movs	r1, #3
 8005056:	4618      	mov	r0, r3
 8005058:	f7fe fff6 	bl	8004048 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4618      	mov	r0, r3
 8005062:	f7ff f93f 	bl	80042e4 <LL_ADC_IsEnabled>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	f040 813f 	bne.w	80052ec <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6818      	ldr	r0, [r3, #0]
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	6819      	ldr	r1, [r3, #0]
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	461a      	mov	r2, r3
 800507c:	f7ff f890 	bl	80041a0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	4a8e      	ldr	r2, [pc, #568]	@ (80052c0 <HAL_ADC_ConfigChannel+0x6b0>)
 8005086:	4293      	cmp	r3, r2
 8005088:	f040 8130 	bne.w	80052ec <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005098:	2b00      	cmp	r3, #0
 800509a:	d10b      	bne.n	80050b4 <HAL_ADC_ConfigChannel+0x4a4>
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	0e9b      	lsrs	r3, r3, #26
 80050a2:	3301      	adds	r3, #1
 80050a4:	f003 031f 	and.w	r3, r3, #31
 80050a8:	2b09      	cmp	r3, #9
 80050aa:	bf94      	ite	ls
 80050ac:	2301      	movls	r3, #1
 80050ae:	2300      	movhi	r3, #0
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	e019      	b.n	80050e8 <HAL_ADC_ConfigChannel+0x4d8>
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80050bc:	fa93 f3a3 	rbit	r3, r3
 80050c0:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80050c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80050c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d101      	bne.n	80050d0 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80050cc:	2320      	movs	r3, #32
 80050ce:	e003      	b.n	80050d8 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80050d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80050d2:	fab3 f383 	clz	r3, r3
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	3301      	adds	r3, #1
 80050da:	f003 031f 	and.w	r3, r3, #31
 80050de:	2b09      	cmp	r3, #9
 80050e0:	bf94      	ite	ls
 80050e2:	2301      	movls	r3, #1
 80050e4:	2300      	movhi	r3, #0
 80050e6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d079      	beq.n	80051e0 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d107      	bne.n	8005108 <HAL_ADC_ConfigChannel+0x4f8>
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	0e9b      	lsrs	r3, r3, #26
 80050fe:	3301      	adds	r3, #1
 8005100:	069b      	lsls	r3, r3, #26
 8005102:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005106:	e015      	b.n	8005134 <HAL_ADC_ConfigChannel+0x524>
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800510e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005110:	fa93 f3a3 	rbit	r3, r3
 8005114:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8005116:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005118:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800511a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800511c:	2b00      	cmp	r3, #0
 800511e:	d101      	bne.n	8005124 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8005120:	2320      	movs	r3, #32
 8005122:	e003      	b.n	800512c <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8005124:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005126:	fab3 f383 	clz	r3, r3
 800512a:	b2db      	uxtb	r3, r3
 800512c:	3301      	adds	r3, #1
 800512e:	069b      	lsls	r3, r3, #26
 8005130:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800513c:	2b00      	cmp	r3, #0
 800513e:	d109      	bne.n	8005154 <HAL_ADC_ConfigChannel+0x544>
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	0e9b      	lsrs	r3, r3, #26
 8005146:	3301      	adds	r3, #1
 8005148:	f003 031f 	and.w	r3, r3, #31
 800514c:	2101      	movs	r1, #1
 800514e:	fa01 f303 	lsl.w	r3, r1, r3
 8005152:	e017      	b.n	8005184 <HAL_ADC_ConfigChannel+0x574>
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800515a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800515c:	fa93 f3a3 	rbit	r3, r3
 8005160:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8005162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005164:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8005166:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005168:	2b00      	cmp	r3, #0
 800516a:	d101      	bne.n	8005170 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 800516c:	2320      	movs	r3, #32
 800516e:	e003      	b.n	8005178 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8005170:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005172:	fab3 f383 	clz	r3, r3
 8005176:	b2db      	uxtb	r3, r3
 8005178:	3301      	adds	r3, #1
 800517a:	f003 031f 	and.w	r3, r3, #31
 800517e:	2101      	movs	r1, #1
 8005180:	fa01 f303 	lsl.w	r3, r1, r3
 8005184:	ea42 0103 	orr.w	r1, r2, r3
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005190:	2b00      	cmp	r3, #0
 8005192:	d10a      	bne.n	80051aa <HAL_ADC_ConfigChannel+0x59a>
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	0e9b      	lsrs	r3, r3, #26
 800519a:	3301      	adds	r3, #1
 800519c:	f003 021f 	and.w	r2, r3, #31
 80051a0:	4613      	mov	r3, r2
 80051a2:	005b      	lsls	r3, r3, #1
 80051a4:	4413      	add	r3, r2
 80051a6:	051b      	lsls	r3, r3, #20
 80051a8:	e018      	b.n	80051dc <HAL_ADC_ConfigChannel+0x5cc>
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051b2:	fa93 f3a3 	rbit	r3, r3
 80051b6:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80051b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80051bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d101      	bne.n	80051c6 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80051c2:	2320      	movs	r3, #32
 80051c4:	e003      	b.n	80051ce <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80051c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051c8:	fab3 f383 	clz	r3, r3
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	3301      	adds	r3, #1
 80051d0:	f003 021f 	and.w	r2, r3, #31
 80051d4:	4613      	mov	r3, r2
 80051d6:	005b      	lsls	r3, r3, #1
 80051d8:	4413      	add	r3, r2
 80051da:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051dc:	430b      	orrs	r3, r1
 80051de:	e080      	b.n	80052e2 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d107      	bne.n	80051fc <HAL_ADC_ConfigChannel+0x5ec>
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	0e9b      	lsrs	r3, r3, #26
 80051f2:	3301      	adds	r3, #1
 80051f4:	069b      	lsls	r3, r3, #26
 80051f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80051fa:	e015      	b.n	8005228 <HAL_ADC_ConfigChannel+0x618>
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005204:	fa93 f3a3 	rbit	r3, r3
 8005208:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800520a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800520c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800520e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005210:	2b00      	cmp	r3, #0
 8005212:	d101      	bne.n	8005218 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8005214:	2320      	movs	r3, #32
 8005216:	e003      	b.n	8005220 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8005218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800521a:	fab3 f383 	clz	r3, r3
 800521e:	b2db      	uxtb	r3, r3
 8005220:	3301      	adds	r3, #1
 8005222:	069b      	lsls	r3, r3, #26
 8005224:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005230:	2b00      	cmp	r3, #0
 8005232:	d109      	bne.n	8005248 <HAL_ADC_ConfigChannel+0x638>
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	0e9b      	lsrs	r3, r3, #26
 800523a:	3301      	adds	r3, #1
 800523c:	f003 031f 	and.w	r3, r3, #31
 8005240:	2101      	movs	r1, #1
 8005242:	fa01 f303 	lsl.w	r3, r1, r3
 8005246:	e017      	b.n	8005278 <HAL_ADC_ConfigChannel+0x668>
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800524e:	69fb      	ldr	r3, [r7, #28]
 8005250:	fa93 f3a3 	rbit	r3, r3
 8005254:	61bb      	str	r3, [r7, #24]
  return result;
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800525a:	6a3b      	ldr	r3, [r7, #32]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d101      	bne.n	8005264 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8005260:	2320      	movs	r3, #32
 8005262:	e003      	b.n	800526c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8005264:	6a3b      	ldr	r3, [r7, #32]
 8005266:	fab3 f383 	clz	r3, r3
 800526a:	b2db      	uxtb	r3, r3
 800526c:	3301      	adds	r3, #1
 800526e:	f003 031f 	and.w	r3, r3, #31
 8005272:	2101      	movs	r1, #1
 8005274:	fa01 f303 	lsl.w	r3, r1, r3
 8005278:	ea42 0103 	orr.w	r1, r2, r3
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005284:	2b00      	cmp	r3, #0
 8005286:	d10d      	bne.n	80052a4 <HAL_ADC_ConfigChannel+0x694>
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	0e9b      	lsrs	r3, r3, #26
 800528e:	3301      	adds	r3, #1
 8005290:	f003 021f 	and.w	r2, r3, #31
 8005294:	4613      	mov	r3, r2
 8005296:	005b      	lsls	r3, r3, #1
 8005298:	4413      	add	r3, r2
 800529a:	3b1e      	subs	r3, #30
 800529c:	051b      	lsls	r3, r3, #20
 800529e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80052a2:	e01d      	b.n	80052e0 <HAL_ADC_ConfigChannel+0x6d0>
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	fa93 f3a3 	rbit	r3, r3
 80052b0:	60fb      	str	r3, [r7, #12]
  return result;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d103      	bne.n	80052c4 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80052bc:	2320      	movs	r3, #32
 80052be:	e005      	b.n	80052cc <HAL_ADC_ConfigChannel+0x6bc>
 80052c0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	fab3 f383 	clz	r3, r3
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	3301      	adds	r3, #1
 80052ce:	f003 021f 	and.w	r2, r3, #31
 80052d2:	4613      	mov	r3, r2
 80052d4:	005b      	lsls	r3, r3, #1
 80052d6:	4413      	add	r3, r2
 80052d8:	3b1e      	subs	r3, #30
 80052da:	051b      	lsls	r3, r3, #20
 80052dc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80052e0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80052e2:	683a      	ldr	r2, [r7, #0]
 80052e4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80052e6:	4619      	mov	r1, r3
 80052e8:	f7fe ff2e 	bl	8004148 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	4b44      	ldr	r3, [pc, #272]	@ (8005404 <HAL_ADC_ConfigChannel+0x7f4>)
 80052f2:	4013      	ands	r3, r2
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d07a      	beq.n	80053ee <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80052f8:	4843      	ldr	r0, [pc, #268]	@ (8005408 <HAL_ADC_ConfigChannel+0x7f8>)
 80052fa:	f7fe fe5d 	bl	8003fb8 <LL_ADC_GetCommonPathInternalCh>
 80052fe:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a41      	ldr	r2, [pc, #260]	@ (800540c <HAL_ADC_ConfigChannel+0x7fc>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d12c      	bne.n	8005366 <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800530c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005310:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005314:	2b00      	cmp	r3, #0
 8005316:	d126      	bne.n	8005366 <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a3c      	ldr	r2, [pc, #240]	@ (8005410 <HAL_ADC_ConfigChannel+0x800>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d004      	beq.n	800532c <HAL_ADC_ConfigChannel+0x71c>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a3b      	ldr	r2, [pc, #236]	@ (8005414 <HAL_ADC_ConfigChannel+0x804>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d15d      	bne.n	80053e8 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800532c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005330:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005334:	4619      	mov	r1, r3
 8005336:	4834      	ldr	r0, [pc, #208]	@ (8005408 <HAL_ADC_ConfigChannel+0x7f8>)
 8005338:	f7fe fe2b 	bl	8003f92 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800533c:	4b36      	ldr	r3, [pc, #216]	@ (8005418 <HAL_ADC_ConfigChannel+0x808>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	099b      	lsrs	r3, r3, #6
 8005342:	4a36      	ldr	r2, [pc, #216]	@ (800541c <HAL_ADC_ConfigChannel+0x80c>)
 8005344:	fba2 2303 	umull	r2, r3, r2, r3
 8005348:	099b      	lsrs	r3, r3, #6
 800534a:	1c5a      	adds	r2, r3, #1
 800534c:	4613      	mov	r3, r2
 800534e:	005b      	lsls	r3, r3, #1
 8005350:	4413      	add	r3, r2
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005356:	e002      	b.n	800535e <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	3b01      	subs	r3, #1
 800535c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d1f9      	bne.n	8005358 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005364:	e040      	b.n	80053e8 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a2d      	ldr	r2, [pc, #180]	@ (8005420 <HAL_ADC_ConfigChannel+0x810>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d118      	bne.n	80053a2 <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005370:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005374:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005378:	2b00      	cmp	r3, #0
 800537a:	d112      	bne.n	80053a2 <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a23      	ldr	r2, [pc, #140]	@ (8005410 <HAL_ADC_ConfigChannel+0x800>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d004      	beq.n	8005390 <HAL_ADC_ConfigChannel+0x780>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a22      	ldr	r2, [pc, #136]	@ (8005414 <HAL_ADC_ConfigChannel+0x804>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d12d      	bne.n	80053ec <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005390:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005394:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005398:	4619      	mov	r1, r3
 800539a:	481b      	ldr	r0, [pc, #108]	@ (8005408 <HAL_ADC_ConfigChannel+0x7f8>)
 800539c:	f7fe fdf9 	bl	8003f92 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80053a0:	e024      	b.n	80053ec <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a1f      	ldr	r2, [pc, #124]	@ (8005424 <HAL_ADC_ConfigChannel+0x814>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d120      	bne.n	80053ee <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80053ac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80053b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d11a      	bne.n	80053ee <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a14      	ldr	r2, [pc, #80]	@ (8005410 <HAL_ADC_ConfigChannel+0x800>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d115      	bne.n	80053ee <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80053c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80053c6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80053ca:	4619      	mov	r1, r3
 80053cc:	480e      	ldr	r0, [pc, #56]	@ (8005408 <HAL_ADC_ConfigChannel+0x7f8>)
 80053ce:	f7fe fde0 	bl	8003f92 <LL_ADC_SetCommonPathInternalCh>
 80053d2:	e00c      	b.n	80053ee <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053d8:	f043 0220 	orr.w	r2, r3, #32
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80053e6:	e002      	b.n	80053ee <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80053e8:	bf00      	nop
 80053ea:	e000      	b.n	80053ee <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80053ec:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80053f6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	37d8      	adds	r7, #216	@ 0xd8
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	80080000 	.word	0x80080000
 8005408:	50040300 	.word	0x50040300
 800540c:	c7520000 	.word	0xc7520000
 8005410:	50040000 	.word	0x50040000
 8005414:	50040200 	.word	0x50040200
 8005418:	200003b8 	.word	0x200003b8
 800541c:	053e2d63 	.word	0x053e2d63
 8005420:	cb840000 	.word	0xcb840000
 8005424:	80000001 	.word	0x80000001

08005428 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005430:	2300      	movs	r3, #0
 8005432:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4618      	mov	r0, r3
 800543a:	f7fe ff53 	bl	80042e4 <LL_ADC_IsEnabled>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d169      	bne.n	8005518 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	689a      	ldr	r2, [r3, #8]
 800544a:	4b36      	ldr	r3, [pc, #216]	@ (8005524 <ADC_Enable+0xfc>)
 800544c:	4013      	ands	r3, r2
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00d      	beq.n	800546e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005456:	f043 0210 	orr.w	r2, r3, #16
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005462:	f043 0201 	orr.w	r2, r3, #1
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e055      	b.n	800551a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4618      	mov	r0, r3
 8005474:	f7fe ff22 	bl	80042bc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005478:	482b      	ldr	r0, [pc, #172]	@ (8005528 <ADC_Enable+0x100>)
 800547a:	f7fe fd9d 	bl	8003fb8 <LL_ADC_GetCommonPathInternalCh>
 800547e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005480:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005484:	2b00      	cmp	r3, #0
 8005486:	d013      	beq.n	80054b0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005488:	4b28      	ldr	r3, [pc, #160]	@ (800552c <ADC_Enable+0x104>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	099b      	lsrs	r3, r3, #6
 800548e:	4a28      	ldr	r2, [pc, #160]	@ (8005530 <ADC_Enable+0x108>)
 8005490:	fba2 2303 	umull	r2, r3, r2, r3
 8005494:	099b      	lsrs	r3, r3, #6
 8005496:	1c5a      	adds	r2, r3, #1
 8005498:	4613      	mov	r3, r2
 800549a:	005b      	lsls	r3, r3, #1
 800549c:	4413      	add	r3, r2
 800549e:	009b      	lsls	r3, r3, #2
 80054a0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80054a2:	e002      	b.n	80054aa <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	3b01      	subs	r3, #1
 80054a8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d1f9      	bne.n	80054a4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80054b0:	f7fe fd0c 	bl	8003ecc <HAL_GetTick>
 80054b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80054b6:	e028      	b.n	800550a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4618      	mov	r0, r3
 80054be:	f7fe ff11 	bl	80042e4 <LL_ADC_IsEnabled>
 80054c2:	4603      	mov	r3, r0
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d104      	bne.n	80054d2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4618      	mov	r0, r3
 80054ce:	f7fe fef5 	bl	80042bc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80054d2:	f7fe fcfb 	bl	8003ecc <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d914      	bls.n	800550a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 0301 	and.w	r3, r3, #1
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d00d      	beq.n	800550a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054f2:	f043 0210 	orr.w	r2, r3, #16
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054fe:	f043 0201 	orr.w	r2, r3, #1
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e007      	b.n	800551a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0301 	and.w	r3, r3, #1
 8005514:	2b01      	cmp	r3, #1
 8005516:	d1cf      	bne.n	80054b8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
 8005522:	bf00      	nop
 8005524:	8000003f 	.word	0x8000003f
 8005528:	50040300 	.word	0x50040300
 800552c:	200003b8 	.word	0x200003b8
 8005530:	053e2d63 	.word	0x053e2d63

08005534 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b084      	sub	sp, #16
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005540:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005546:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800554a:	2b00      	cmp	r3, #0
 800554c:	d14b      	bne.n	80055e6 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005552:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0308 	and.w	r3, r3, #8
 8005564:	2b00      	cmp	r3, #0
 8005566:	d021      	beq.n	80055ac <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4618      	mov	r0, r3
 800556e:	f7fe fd99 	bl	80040a4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d032      	beq.n	80055de <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005582:	2b00      	cmp	r3, #0
 8005584:	d12b      	bne.n	80055de <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800558a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005596:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d11f      	bne.n	80055de <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055a2:	f043 0201 	orr.w	r2, r3, #1
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	659a      	str	r2, [r3, #88]	@ 0x58
 80055aa:	e018      	b.n	80055de <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d111      	bne.n	80055de <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055be:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d105      	bne.n	80055de <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055d6:	f043 0201 	orr.w	r2, r3, #1
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f7fd fe9e 	bl	8003320 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80055e4:	e00e      	b.n	8005604 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ea:	f003 0310 	and.w	r3, r3, #16
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d003      	beq.n	80055fa <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80055f2:	68f8      	ldr	r0, [r7, #12]
 80055f4:	f7ff fb02 	bl	8004bfc <HAL_ADC_ErrorCallback>
}
 80055f8:	e004      	b.n	8005604 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	4798      	blx	r3
}
 8005604:	bf00      	nop
 8005606:	3710      	adds	r7, #16
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}

0800560c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b084      	sub	sp, #16
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005618:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800561a:	68f8      	ldr	r0, [r7, #12]
 800561c:	f7ff fada 	bl	8004bd4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005620:	bf00      	nop
 8005622:	3710      	adds	r7, #16
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}

08005628 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005634:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800563a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005646:	f043 0204 	orr.w	r2, r3, #4
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f7ff fad4 	bl	8004bfc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005654:	bf00      	nop
 8005656:	3710      	adds	r7, #16
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <LL_ADC_IsEnabled>:
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	f003 0301 	and.w	r3, r3, #1
 800566c:	2b01      	cmp	r3, #1
 800566e:	d101      	bne.n	8005674 <LL_ADC_IsEnabled+0x18>
 8005670:	2301      	movs	r3, #1
 8005672:	e000      	b.n	8005676 <LL_ADC_IsEnabled+0x1a>
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	370c      	adds	r7, #12
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr

08005682 <LL_ADC_REG_IsConversionOngoing>:
{
 8005682:	b480      	push	{r7}
 8005684:	b083      	sub	sp, #12
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	f003 0304 	and.w	r3, r3, #4
 8005692:	2b04      	cmp	r3, #4
 8005694:	d101      	bne.n	800569a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005696:	2301      	movs	r3, #1
 8005698:	e000      	b.n	800569c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800569a:	2300      	movs	r3, #0
}
 800569c:	4618      	mov	r0, r3
 800569e:	370c      	adds	r7, #12
 80056a0:	46bd      	mov	sp, r7
 80056a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a6:	4770      	bx	lr

080056a8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80056b0:	bf00      	nop
 80056b2:	370c      	adds	r7, #12
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr

080056bc <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80056bc:	b480      	push	{r7}
 80056be:	b083      	sub	sp, #12
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80056c4:	bf00      	nop
 80056c6:	370c      	adds	r7, #12
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr

080056d0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80056d8:	bf00      	nop
 80056da:	370c      	adds	r7, #12
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80056ec:	bf00      	nop
 80056ee:	370c      	adds	r7, #12
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr

080056f8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005700:	bf00      	nop
 8005702:	370c      	adds	r7, #12
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr

0800570c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800570c:	b590      	push	{r4, r7, lr}
 800570e:	b0a1      	sub	sp, #132	@ 0x84
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005716:	2300      	movs	r3, #0
 8005718:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005722:	2b01      	cmp	r3, #1
 8005724:	d101      	bne.n	800572a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005726:	2302      	movs	r3, #2
 8005728:	e093      	b.n	8005852 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2201      	movs	r2, #1
 800572e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005732:	2300      	movs	r3, #0
 8005734:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005736:	2300      	movs	r3, #0
 8005738:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a47      	ldr	r2, [pc, #284]	@ (800585c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d102      	bne.n	800574a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005744:	4b46      	ldr	r3, [pc, #280]	@ (8005860 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005746:	60fb      	str	r3, [r7, #12]
 8005748:	e001      	b.n	800574e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800574a:	2300      	movs	r3, #0
 800574c:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d10b      	bne.n	800576c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005758:	f043 0220 	orr.w	r2, r3, #32
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2200      	movs	r2, #0
 8005764:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e072      	b.n	8005852 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	4618      	mov	r0, r3
 8005770:	f7ff ff87 	bl	8005682 <LL_ADC_REG_IsConversionOngoing>
 8005774:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4618      	mov	r0, r3
 800577c:	f7ff ff81 	bl	8005682 <LL_ADC_REG_IsConversionOngoing>
 8005780:	4603      	mov	r3, r0
 8005782:	2b00      	cmp	r3, #0
 8005784:	d154      	bne.n	8005830 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005786:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005788:	2b00      	cmp	r3, #0
 800578a:	d151      	bne.n	8005830 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800578c:	4b35      	ldr	r3, [pc, #212]	@ (8005864 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800578e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d02c      	beq.n	80057f2 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005798:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	6859      	ldr	r1, [r3, #4]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80057aa:	035b      	lsls	r3, r3, #13
 80057ac:	430b      	orrs	r3, r1
 80057ae:	431a      	orrs	r2, r3
 80057b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057b2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80057b4:	4829      	ldr	r0, [pc, #164]	@ (800585c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80057b6:	f7ff ff51 	bl	800565c <LL_ADC_IsEnabled>
 80057ba:	4604      	mov	r4, r0
 80057bc:	4828      	ldr	r0, [pc, #160]	@ (8005860 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80057be:	f7ff ff4d 	bl	800565c <LL_ADC_IsEnabled>
 80057c2:	4603      	mov	r3, r0
 80057c4:	431c      	orrs	r4, r3
 80057c6:	4828      	ldr	r0, [pc, #160]	@ (8005868 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80057c8:	f7ff ff48 	bl	800565c <LL_ADC_IsEnabled>
 80057cc:	4603      	mov	r3, r0
 80057ce:	4323      	orrs	r3, r4
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d137      	bne.n	8005844 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80057d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80057dc:	f023 030f 	bic.w	r3, r3, #15
 80057e0:	683a      	ldr	r2, [r7, #0]
 80057e2:	6811      	ldr	r1, [r2, #0]
 80057e4:	683a      	ldr	r2, [r7, #0]
 80057e6:	6892      	ldr	r2, [r2, #8]
 80057e8:	430a      	orrs	r2, r1
 80057ea:	431a      	orrs	r2, r3
 80057ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057ee:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80057f0:	e028      	b.n	8005844 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80057f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80057fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057fc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80057fe:	4817      	ldr	r0, [pc, #92]	@ (800585c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005800:	f7ff ff2c 	bl	800565c <LL_ADC_IsEnabled>
 8005804:	4604      	mov	r4, r0
 8005806:	4816      	ldr	r0, [pc, #88]	@ (8005860 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005808:	f7ff ff28 	bl	800565c <LL_ADC_IsEnabled>
 800580c:	4603      	mov	r3, r0
 800580e:	431c      	orrs	r4, r3
 8005810:	4815      	ldr	r0, [pc, #84]	@ (8005868 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005812:	f7ff ff23 	bl	800565c <LL_ADC_IsEnabled>
 8005816:	4603      	mov	r3, r0
 8005818:	4323      	orrs	r3, r4
 800581a:	2b00      	cmp	r3, #0
 800581c:	d112      	bne.n	8005844 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800581e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005826:	f023 030f 	bic.w	r3, r3, #15
 800582a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800582c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800582e:	e009      	b.n	8005844 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005834:	f043 0220 	orr.w	r2, r3, #32
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005842:	e000      	b.n	8005846 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005844:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800584e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005852:	4618      	mov	r0, r3
 8005854:	3784      	adds	r7, #132	@ 0x84
 8005856:	46bd      	mov	sp, r7
 8005858:	bd90      	pop	{r4, r7, pc}
 800585a:	bf00      	nop
 800585c:	50040000 	.word	0x50040000
 8005860:	50040100 	.word	0x50040100
 8005864:	50040300 	.word	0x50040300
 8005868:	50040200 	.word	0x50040200

0800586c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800586c:	b480      	push	{r7}
 800586e:	b085      	sub	sp, #20
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f003 0307 	and.w	r3, r3, #7
 800587a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800587c:	4b0c      	ldr	r3, [pc, #48]	@ (80058b0 <__NVIC_SetPriorityGrouping+0x44>)
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005882:	68ba      	ldr	r2, [r7, #8]
 8005884:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005888:	4013      	ands	r3, r2
 800588a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005894:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005898:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800589c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800589e:	4a04      	ldr	r2, [pc, #16]	@ (80058b0 <__NVIC_SetPriorityGrouping+0x44>)
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	60d3      	str	r3, [r2, #12]
}
 80058a4:	bf00      	nop
 80058a6:	3714      	adds	r7, #20
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr
 80058b0:	e000ed00 	.word	0xe000ed00

080058b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80058b4:	b480      	push	{r7}
 80058b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80058b8:	4b04      	ldr	r3, [pc, #16]	@ (80058cc <__NVIC_GetPriorityGrouping+0x18>)
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	0a1b      	lsrs	r3, r3, #8
 80058be:	f003 0307 	and.w	r3, r3, #7
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr
 80058cc:	e000ed00 	.word	0xe000ed00

080058d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	4603      	mov	r3, r0
 80058d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	db0b      	blt.n	80058fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058e2:	79fb      	ldrb	r3, [r7, #7]
 80058e4:	f003 021f 	and.w	r2, r3, #31
 80058e8:	4907      	ldr	r1, [pc, #28]	@ (8005908 <__NVIC_EnableIRQ+0x38>)
 80058ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058ee:	095b      	lsrs	r3, r3, #5
 80058f0:	2001      	movs	r0, #1
 80058f2:	fa00 f202 	lsl.w	r2, r0, r2
 80058f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80058fa:	bf00      	nop
 80058fc:	370c      	adds	r7, #12
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr
 8005906:	bf00      	nop
 8005908:	e000e100 	.word	0xe000e100

0800590c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800590c:	b480      	push	{r7}
 800590e:	b083      	sub	sp, #12
 8005910:	af00      	add	r7, sp, #0
 8005912:	4603      	mov	r3, r0
 8005914:	6039      	str	r1, [r7, #0]
 8005916:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005918:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800591c:	2b00      	cmp	r3, #0
 800591e:	db0a      	blt.n	8005936 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	b2da      	uxtb	r2, r3
 8005924:	490c      	ldr	r1, [pc, #48]	@ (8005958 <__NVIC_SetPriority+0x4c>)
 8005926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800592a:	0112      	lsls	r2, r2, #4
 800592c:	b2d2      	uxtb	r2, r2
 800592e:	440b      	add	r3, r1
 8005930:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005934:	e00a      	b.n	800594c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	b2da      	uxtb	r2, r3
 800593a:	4908      	ldr	r1, [pc, #32]	@ (800595c <__NVIC_SetPriority+0x50>)
 800593c:	79fb      	ldrb	r3, [r7, #7]
 800593e:	f003 030f 	and.w	r3, r3, #15
 8005942:	3b04      	subs	r3, #4
 8005944:	0112      	lsls	r2, r2, #4
 8005946:	b2d2      	uxtb	r2, r2
 8005948:	440b      	add	r3, r1
 800594a:	761a      	strb	r2, [r3, #24]
}
 800594c:	bf00      	nop
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr
 8005958:	e000e100 	.word	0xe000e100
 800595c:	e000ed00 	.word	0xe000ed00

08005960 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005960:	b480      	push	{r7}
 8005962:	b089      	sub	sp, #36	@ 0x24
 8005964:	af00      	add	r7, sp, #0
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f003 0307 	and.w	r3, r3, #7
 8005972:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005974:	69fb      	ldr	r3, [r7, #28]
 8005976:	f1c3 0307 	rsb	r3, r3, #7
 800597a:	2b04      	cmp	r3, #4
 800597c:	bf28      	it	cs
 800597e:	2304      	movcs	r3, #4
 8005980:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	3304      	adds	r3, #4
 8005986:	2b06      	cmp	r3, #6
 8005988:	d902      	bls.n	8005990 <NVIC_EncodePriority+0x30>
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	3b03      	subs	r3, #3
 800598e:	e000      	b.n	8005992 <NVIC_EncodePriority+0x32>
 8005990:	2300      	movs	r3, #0
 8005992:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005994:	f04f 32ff 	mov.w	r2, #4294967295
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	fa02 f303 	lsl.w	r3, r2, r3
 800599e:	43da      	mvns	r2, r3
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	401a      	ands	r2, r3
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80059a8:	f04f 31ff 	mov.w	r1, #4294967295
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	fa01 f303 	lsl.w	r3, r1, r3
 80059b2:	43d9      	mvns	r1, r3
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80059b8:	4313      	orrs	r3, r2
         );
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3724      	adds	r7, #36	@ 0x24
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr
	...

080059c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b082      	sub	sp, #8
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	3b01      	subs	r3, #1
 80059d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80059d8:	d301      	bcc.n	80059de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80059da:	2301      	movs	r3, #1
 80059dc:	e00f      	b.n	80059fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80059de:	4a0a      	ldr	r2, [pc, #40]	@ (8005a08 <SysTick_Config+0x40>)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	3b01      	subs	r3, #1
 80059e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80059e6:	210f      	movs	r1, #15
 80059e8:	f04f 30ff 	mov.w	r0, #4294967295
 80059ec:	f7ff ff8e 	bl	800590c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059f0:	4b05      	ldr	r3, [pc, #20]	@ (8005a08 <SysTick_Config+0x40>)
 80059f2:	2200      	movs	r2, #0
 80059f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059f6:	4b04      	ldr	r3, [pc, #16]	@ (8005a08 <SysTick_Config+0x40>)
 80059f8:	2207      	movs	r2, #7
 80059fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3708      	adds	r7, #8
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	e000e010 	.word	0xe000e010

08005a0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b082      	sub	sp, #8
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f7ff ff29 	bl	800586c <__NVIC_SetPriorityGrouping>
}
 8005a1a:	bf00      	nop
 8005a1c:	3708      	adds	r7, #8
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b086      	sub	sp, #24
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	4603      	mov	r3, r0
 8005a2a:	60b9      	str	r1, [r7, #8]
 8005a2c:	607a      	str	r2, [r7, #4]
 8005a2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005a30:	2300      	movs	r3, #0
 8005a32:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005a34:	f7ff ff3e 	bl	80058b4 <__NVIC_GetPriorityGrouping>
 8005a38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	68b9      	ldr	r1, [r7, #8]
 8005a3e:	6978      	ldr	r0, [r7, #20]
 8005a40:	f7ff ff8e 	bl	8005960 <NVIC_EncodePriority>
 8005a44:	4602      	mov	r2, r0
 8005a46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a4a:	4611      	mov	r1, r2
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f7ff ff5d 	bl	800590c <__NVIC_SetPriority>
}
 8005a52:	bf00      	nop
 8005a54:	3718      	adds	r7, #24
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b082      	sub	sp, #8
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	4603      	mov	r3, r0
 8005a62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f7ff ff31 	bl	80058d0 <__NVIC_EnableIRQ>
}
 8005a6e:	bf00      	nop
 8005a70:	3708      	adds	r7, #8
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}

08005a76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a76:	b580      	push	{r7, lr}
 8005a78:	b082      	sub	sp, #8
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f7ff ffa2 	bl	80059c8 <SysTick_Config>
 8005a84:	4603      	mov	r3, r0
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3708      	adds	r7, #8
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
	...

08005a90 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b085      	sub	sp, #20
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d101      	bne.n	8005aa2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e098      	b.n	8005bd4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	4b4d      	ldr	r3, [pc, #308]	@ (8005be0 <HAL_DMA_Init+0x150>)
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d80f      	bhi.n	8005ace <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	4b4b      	ldr	r3, [pc, #300]	@ (8005be4 <HAL_DMA_Init+0x154>)
 8005ab6:	4413      	add	r3, r2
 8005ab8:	4a4b      	ldr	r2, [pc, #300]	@ (8005be8 <HAL_DMA_Init+0x158>)
 8005aba:	fba2 2303 	umull	r2, r3, r2, r3
 8005abe:	091b      	lsrs	r3, r3, #4
 8005ac0:	009a      	lsls	r2, r3, #2
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a48      	ldr	r2, [pc, #288]	@ (8005bec <HAL_DMA_Init+0x15c>)
 8005aca:	641a      	str	r2, [r3, #64]	@ 0x40
 8005acc:	e00e      	b.n	8005aec <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	4b46      	ldr	r3, [pc, #280]	@ (8005bf0 <HAL_DMA_Init+0x160>)
 8005ad6:	4413      	add	r3, r2
 8005ad8:	4a43      	ldr	r2, [pc, #268]	@ (8005be8 <HAL_DMA_Init+0x158>)
 8005ada:	fba2 2303 	umull	r2, r3, r2, r3
 8005ade:	091b      	lsrs	r3, r3, #4
 8005ae0:	009a      	lsls	r2, r3, #2
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a42      	ldr	r2, [pc, #264]	@ (8005bf4 <HAL_DMA_Init+0x164>)
 8005aea:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2202      	movs	r2, #2
 8005af0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005b02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b06:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005b10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	699b      	ldr	r3, [r3, #24]
 8005b22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a1b      	ldr	r3, [r3, #32]
 8005b2e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005b30:	68fa      	ldr	r2, [r7, #12]
 8005b32:	4313      	orrs	r3, r2
 8005b34:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b46:	d039      	beq.n	8005bbc <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b4c:	4a27      	ldr	r2, [pc, #156]	@ (8005bec <HAL_DMA_Init+0x15c>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d11a      	bne.n	8005b88 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005b52:	4b29      	ldr	r3, [pc, #164]	@ (8005bf8 <HAL_DMA_Init+0x168>)
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b5a:	f003 031c 	and.w	r3, r3, #28
 8005b5e:	210f      	movs	r1, #15
 8005b60:	fa01 f303 	lsl.w	r3, r1, r3
 8005b64:	43db      	mvns	r3, r3
 8005b66:	4924      	ldr	r1, [pc, #144]	@ (8005bf8 <HAL_DMA_Init+0x168>)
 8005b68:	4013      	ands	r3, r2
 8005b6a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005b6c:	4b22      	ldr	r3, [pc, #136]	@ (8005bf8 <HAL_DMA_Init+0x168>)
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6859      	ldr	r1, [r3, #4]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b78:	f003 031c 	and.w	r3, r3, #28
 8005b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8005b80:	491d      	ldr	r1, [pc, #116]	@ (8005bf8 <HAL_DMA_Init+0x168>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	600b      	str	r3, [r1, #0]
 8005b86:	e019      	b.n	8005bbc <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005b88:	4b1c      	ldr	r3, [pc, #112]	@ (8005bfc <HAL_DMA_Init+0x16c>)
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b90:	f003 031c 	and.w	r3, r3, #28
 8005b94:	210f      	movs	r1, #15
 8005b96:	fa01 f303 	lsl.w	r3, r1, r3
 8005b9a:	43db      	mvns	r3, r3
 8005b9c:	4917      	ldr	r1, [pc, #92]	@ (8005bfc <HAL_DMA_Init+0x16c>)
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005ba2:	4b16      	ldr	r3, [pc, #88]	@ (8005bfc <HAL_DMA_Init+0x16c>)
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6859      	ldr	r1, [r3, #4]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bae:	f003 031c 	and.w	r3, r3, #28
 8005bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8005bb6:	4911      	ldr	r1, [pc, #68]	@ (8005bfc <HAL_DMA_Init+0x16c>)
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005bd2:	2300      	movs	r3, #0
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3714      	adds	r7, #20
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr
 8005be0:	40020407 	.word	0x40020407
 8005be4:	bffdfff8 	.word	0xbffdfff8
 8005be8:	cccccccd 	.word	0xcccccccd
 8005bec:	40020000 	.word	0x40020000
 8005bf0:	bffdfbf8 	.word	0xbffdfbf8
 8005bf4:	40020400 	.word	0x40020400
 8005bf8:	400200a8 	.word	0x400200a8
 8005bfc:	400204a8 	.word	0x400204a8

08005c00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b086      	sub	sp, #24
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	60f8      	str	r0, [r7, #12]
 8005c08:	60b9      	str	r1, [r7, #8]
 8005c0a:	607a      	str	r2, [r7, #4]
 8005c0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d101      	bne.n	8005c20 <HAL_DMA_Start_IT+0x20>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	e04b      	b.n	8005cb8 <HAL_DMA_Start_IT+0xb8>
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d13a      	bne.n	8005caa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2202      	movs	r2, #2
 8005c38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f022 0201 	bic.w	r2, r2, #1
 8005c50:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	687a      	ldr	r2, [r7, #4]
 8005c56:	68b9      	ldr	r1, [r7, #8]
 8005c58:	68f8      	ldr	r0, [r7, #12]
 8005c5a:	f000 f96d 	bl	8005f38 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d008      	beq.n	8005c78 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f042 020e 	orr.w	r2, r2, #14
 8005c74:	601a      	str	r2, [r3, #0]
 8005c76:	e00f      	b.n	8005c98 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f022 0204 	bic.w	r2, r2, #4
 8005c86:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f042 020a 	orr.w	r2, r2, #10
 8005c96:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	681a      	ldr	r2, [r3, #0]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f042 0201 	orr.w	r2, r2, #1
 8005ca6:	601a      	str	r2, [r3, #0]
 8005ca8:	e005      	b.n	8005cb6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005cb2:	2302      	movs	r3, #2
 8005cb4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005cb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3718      	adds	r7, #24
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b085      	sub	sp, #20
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	2b02      	cmp	r3, #2
 8005cd6:	d008      	beq.n	8005cea <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2204      	movs	r2, #4
 8005cdc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e022      	b.n	8005d30 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f022 020e 	bic.w	r2, r2, #14
 8005cf8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f022 0201 	bic.w	r2, r2, #1
 8005d08:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d0e:	f003 021c 	and.w	r2, r3, #28
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d16:	2101      	movs	r1, #1
 8005d18:	fa01 f202 	lsl.w	r2, r1, r2
 8005d1c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8005d2e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3714      	adds	r7, #20
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d44:	2300      	movs	r3, #0
 8005d46:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	2b02      	cmp	r3, #2
 8005d52:	d005      	beq.n	8005d60 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2204      	movs	r2, #4
 8005d58:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	73fb      	strb	r3, [r7, #15]
 8005d5e:	e029      	b.n	8005db4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f022 020e 	bic.w	r2, r2, #14
 8005d6e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f022 0201 	bic.w	r2, r2, #1
 8005d7e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d84:	f003 021c 	and.w	r2, r3, #28
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d8c:	2101      	movs	r1, #1
 8005d8e:	fa01 f202 	lsl.w	r2, r1, r2
 8005d92:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d003      	beq.n	8005db4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	4798      	blx	r3
    }
  }
  return status;
 8005db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3710      	adds	r7, #16
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}

08005dbe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005dbe:	b580      	push	{r7, lr}
 8005dc0:	b084      	sub	sp, #16
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dda:	f003 031c 	and.w	r3, r3, #28
 8005dde:	2204      	movs	r2, #4
 8005de0:	409a      	lsls	r2, r3
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	4013      	ands	r3, r2
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d026      	beq.n	8005e38 <HAL_DMA_IRQHandler+0x7a>
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	f003 0304 	and.w	r3, r3, #4
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d021      	beq.n	8005e38 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 0320 	and.w	r3, r3, #32
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d107      	bne.n	8005e12 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f022 0204 	bic.w	r2, r2, #4
 8005e10:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e16:	f003 021c 	and.w	r2, r3, #28
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e1e:	2104      	movs	r1, #4
 8005e20:	fa01 f202 	lsl.w	r2, r1, r2
 8005e24:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d071      	beq.n	8005f12 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005e36:	e06c      	b.n	8005f12 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e3c:	f003 031c 	and.w	r3, r3, #28
 8005e40:	2202      	movs	r2, #2
 8005e42:	409a      	lsls	r2, r3
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	4013      	ands	r3, r2
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d02e      	beq.n	8005eaa <HAL_DMA_IRQHandler+0xec>
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	f003 0302 	and.w	r3, r3, #2
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d029      	beq.n	8005eaa <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 0320 	and.w	r3, r3, #32
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d10b      	bne.n	8005e7c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f022 020a 	bic.w	r2, r2, #10
 8005e72:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2201      	movs	r2, #1
 8005e78:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e80:	f003 021c 	and.w	r2, r3, #28
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e88:	2102      	movs	r1, #2
 8005e8a:	fa01 f202 	lsl.w	r2, r1, r2
 8005e8e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2200      	movs	r2, #0
 8005e94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d038      	beq.n	8005f12 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005ea8:	e033      	b.n	8005f12 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eae:	f003 031c 	and.w	r3, r3, #28
 8005eb2:	2208      	movs	r2, #8
 8005eb4:	409a      	lsls	r2, r3
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	4013      	ands	r3, r2
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d02a      	beq.n	8005f14 <HAL_DMA_IRQHandler+0x156>
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	f003 0308 	and.w	r3, r3, #8
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d025      	beq.n	8005f14 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f022 020e 	bic.w	r2, r2, #14
 8005ed6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005edc:	f003 021c 	and.w	r2, r3, #28
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ee4:	2101      	movs	r1, #1
 8005ee6:	fa01 f202 	lsl.w	r2, r1, r2
 8005eea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d004      	beq.n	8005f14 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005f12:	bf00      	nop
 8005f14:	bf00      	nop
}
 8005f16:	3710      	adds	r7, #16
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005f2a:	b2db      	uxtb	r3, r3
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	370c      	adds	r7, #12
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr

08005f38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b085      	sub	sp, #20
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	607a      	str	r2, [r7, #4]
 8005f44:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f4a:	f003 021c 	and.w	r2, r3, #28
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f52:	2101      	movs	r1, #1
 8005f54:	fa01 f202 	lsl.w	r2, r1, r2
 8005f58:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	683a      	ldr	r2, [r7, #0]
 8005f60:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	2b10      	cmp	r3, #16
 8005f68:	d108      	bne.n	8005f7c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	687a      	ldr	r2, [r7, #4]
 8005f70:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	68ba      	ldr	r2, [r7, #8]
 8005f78:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005f7a:	e007      	b.n	8005f8c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68ba      	ldr	r2, [r7, #8]
 8005f82:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	687a      	ldr	r2, [r7, #4]
 8005f8a:	60da      	str	r2, [r3, #12]
}
 8005f8c:	bf00      	nop
 8005f8e:	3714      	adds	r7, #20
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b087      	sub	sp, #28
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005fa6:	e166      	b.n	8006276 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	2101      	movs	r1, #1
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	f000 8158 	beq.w	8006270 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	f003 0303 	and.w	r3, r3, #3
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d005      	beq.n	8005fd8 <HAL_GPIO_Init+0x40>
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	f003 0303 	and.w	r3, r3, #3
 8005fd4:	2b02      	cmp	r3, #2
 8005fd6:	d130      	bne.n	800603a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	005b      	lsls	r3, r3, #1
 8005fe2:	2203      	movs	r2, #3
 8005fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe8:	43db      	mvns	r3, r3
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	4013      	ands	r3, r2
 8005fee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	68da      	ldr	r2, [r3, #12]
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	005b      	lsls	r3, r3, #1
 8005ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ffc:	693a      	ldr	r2, [r7, #16]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800600e:	2201      	movs	r2, #1
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	fa02 f303 	lsl.w	r3, r2, r3
 8006016:	43db      	mvns	r3, r3
 8006018:	693a      	ldr	r2, [r7, #16]
 800601a:	4013      	ands	r3, r2
 800601c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	091b      	lsrs	r3, r3, #4
 8006024:	f003 0201 	and.w	r2, r3, #1
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	fa02 f303 	lsl.w	r3, r2, r3
 800602e:	693a      	ldr	r2, [r7, #16]
 8006030:	4313      	orrs	r3, r2
 8006032:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	693a      	ldr	r2, [r7, #16]
 8006038:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	f003 0303 	and.w	r3, r3, #3
 8006042:	2b03      	cmp	r3, #3
 8006044:	d017      	beq.n	8006076 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	68db      	ldr	r3, [r3, #12]
 800604a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	005b      	lsls	r3, r3, #1
 8006050:	2203      	movs	r2, #3
 8006052:	fa02 f303 	lsl.w	r3, r2, r3
 8006056:	43db      	mvns	r3, r3
 8006058:	693a      	ldr	r2, [r7, #16]
 800605a:	4013      	ands	r3, r2
 800605c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	689a      	ldr	r2, [r3, #8]
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	005b      	lsls	r3, r3, #1
 8006066:	fa02 f303 	lsl.w	r3, r2, r3
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	4313      	orrs	r3, r2
 800606e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	693a      	ldr	r2, [r7, #16]
 8006074:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	f003 0303 	and.w	r3, r3, #3
 800607e:	2b02      	cmp	r3, #2
 8006080:	d123      	bne.n	80060ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	08da      	lsrs	r2, r3, #3
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	3208      	adds	r2, #8
 800608a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800608e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	f003 0307 	and.w	r3, r3, #7
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	220f      	movs	r2, #15
 800609a:	fa02 f303 	lsl.w	r3, r2, r3
 800609e:	43db      	mvns	r3, r3
 80060a0:	693a      	ldr	r2, [r7, #16]
 80060a2:	4013      	ands	r3, r2
 80060a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	691a      	ldr	r2, [r3, #16]
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	f003 0307 	and.w	r3, r3, #7
 80060b0:	009b      	lsls	r3, r3, #2
 80060b2:	fa02 f303 	lsl.w	r3, r2, r3
 80060b6:	693a      	ldr	r2, [r7, #16]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	08da      	lsrs	r2, r3, #3
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	3208      	adds	r2, #8
 80060c4:	6939      	ldr	r1, [r7, #16]
 80060c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	005b      	lsls	r3, r3, #1
 80060d4:	2203      	movs	r2, #3
 80060d6:	fa02 f303 	lsl.w	r3, r2, r3
 80060da:	43db      	mvns	r3, r3
 80060dc:	693a      	ldr	r2, [r7, #16]
 80060de:	4013      	ands	r3, r2
 80060e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	f003 0203 	and.w	r2, r3, #3
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	005b      	lsls	r3, r3, #1
 80060ee:	fa02 f303 	lsl.w	r3, r2, r3
 80060f2:	693a      	ldr	r2, [r7, #16]
 80060f4:	4313      	orrs	r3, r2
 80060f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	693a      	ldr	r2, [r7, #16]
 80060fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006106:	2b00      	cmp	r3, #0
 8006108:	f000 80b2 	beq.w	8006270 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800610c:	4b61      	ldr	r3, [pc, #388]	@ (8006294 <HAL_GPIO_Init+0x2fc>)
 800610e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006110:	4a60      	ldr	r2, [pc, #384]	@ (8006294 <HAL_GPIO_Init+0x2fc>)
 8006112:	f043 0301 	orr.w	r3, r3, #1
 8006116:	6613      	str	r3, [r2, #96]	@ 0x60
 8006118:	4b5e      	ldr	r3, [pc, #376]	@ (8006294 <HAL_GPIO_Init+0x2fc>)
 800611a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800611c:	f003 0301 	and.w	r3, r3, #1
 8006120:	60bb      	str	r3, [r7, #8]
 8006122:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006124:	4a5c      	ldr	r2, [pc, #368]	@ (8006298 <HAL_GPIO_Init+0x300>)
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	089b      	lsrs	r3, r3, #2
 800612a:	3302      	adds	r3, #2
 800612c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006130:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	f003 0303 	and.w	r3, r3, #3
 8006138:	009b      	lsls	r3, r3, #2
 800613a:	220f      	movs	r2, #15
 800613c:	fa02 f303 	lsl.w	r3, r2, r3
 8006140:	43db      	mvns	r3, r3
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	4013      	ands	r3, r2
 8006146:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800614e:	d02b      	beq.n	80061a8 <HAL_GPIO_Init+0x210>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a52      	ldr	r2, [pc, #328]	@ (800629c <HAL_GPIO_Init+0x304>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d025      	beq.n	80061a4 <HAL_GPIO_Init+0x20c>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	4a51      	ldr	r2, [pc, #324]	@ (80062a0 <HAL_GPIO_Init+0x308>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d01f      	beq.n	80061a0 <HAL_GPIO_Init+0x208>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a50      	ldr	r2, [pc, #320]	@ (80062a4 <HAL_GPIO_Init+0x30c>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d019      	beq.n	800619c <HAL_GPIO_Init+0x204>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	4a4f      	ldr	r2, [pc, #316]	@ (80062a8 <HAL_GPIO_Init+0x310>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d013      	beq.n	8006198 <HAL_GPIO_Init+0x200>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	4a4e      	ldr	r2, [pc, #312]	@ (80062ac <HAL_GPIO_Init+0x314>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d00d      	beq.n	8006194 <HAL_GPIO_Init+0x1fc>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4a4d      	ldr	r2, [pc, #308]	@ (80062b0 <HAL_GPIO_Init+0x318>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d007      	beq.n	8006190 <HAL_GPIO_Init+0x1f8>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4a4c      	ldr	r2, [pc, #304]	@ (80062b4 <HAL_GPIO_Init+0x31c>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d101      	bne.n	800618c <HAL_GPIO_Init+0x1f4>
 8006188:	2307      	movs	r3, #7
 800618a:	e00e      	b.n	80061aa <HAL_GPIO_Init+0x212>
 800618c:	2308      	movs	r3, #8
 800618e:	e00c      	b.n	80061aa <HAL_GPIO_Init+0x212>
 8006190:	2306      	movs	r3, #6
 8006192:	e00a      	b.n	80061aa <HAL_GPIO_Init+0x212>
 8006194:	2305      	movs	r3, #5
 8006196:	e008      	b.n	80061aa <HAL_GPIO_Init+0x212>
 8006198:	2304      	movs	r3, #4
 800619a:	e006      	b.n	80061aa <HAL_GPIO_Init+0x212>
 800619c:	2303      	movs	r3, #3
 800619e:	e004      	b.n	80061aa <HAL_GPIO_Init+0x212>
 80061a0:	2302      	movs	r3, #2
 80061a2:	e002      	b.n	80061aa <HAL_GPIO_Init+0x212>
 80061a4:	2301      	movs	r3, #1
 80061a6:	e000      	b.n	80061aa <HAL_GPIO_Init+0x212>
 80061a8:	2300      	movs	r3, #0
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	f002 0203 	and.w	r2, r2, #3
 80061b0:	0092      	lsls	r2, r2, #2
 80061b2:	4093      	lsls	r3, r2
 80061b4:	693a      	ldr	r2, [r7, #16]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80061ba:	4937      	ldr	r1, [pc, #220]	@ (8006298 <HAL_GPIO_Init+0x300>)
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	089b      	lsrs	r3, r3, #2
 80061c0:	3302      	adds	r3, #2
 80061c2:	693a      	ldr	r2, [r7, #16]
 80061c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80061c8:	4b3b      	ldr	r3, [pc, #236]	@ (80062b8 <HAL_GPIO_Init+0x320>)
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	43db      	mvns	r3, r3
 80061d2:	693a      	ldr	r2, [r7, #16]
 80061d4:	4013      	ands	r3, r2
 80061d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d003      	beq.n	80061ec <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80061e4:	693a      	ldr	r2, [r7, #16]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80061ec:	4a32      	ldr	r2, [pc, #200]	@ (80062b8 <HAL_GPIO_Init+0x320>)
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80061f2:	4b31      	ldr	r3, [pc, #196]	@ (80062b8 <HAL_GPIO_Init+0x320>)
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	43db      	mvns	r3, r3
 80061fc:	693a      	ldr	r2, [r7, #16]
 80061fe:	4013      	ands	r3, r2
 8006200:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800620a:	2b00      	cmp	r3, #0
 800620c:	d003      	beq.n	8006216 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	4313      	orrs	r3, r2
 8006214:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006216:	4a28      	ldr	r2, [pc, #160]	@ (80062b8 <HAL_GPIO_Init+0x320>)
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800621c:	4b26      	ldr	r3, [pc, #152]	@ (80062b8 <HAL_GPIO_Init+0x320>)
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	43db      	mvns	r3, r3
 8006226:	693a      	ldr	r2, [r7, #16]
 8006228:	4013      	ands	r3, r2
 800622a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006234:	2b00      	cmp	r3, #0
 8006236:	d003      	beq.n	8006240 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8006238:	693a      	ldr	r2, [r7, #16]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	4313      	orrs	r3, r2
 800623e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006240:	4a1d      	ldr	r2, [pc, #116]	@ (80062b8 <HAL_GPIO_Init+0x320>)
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006246:	4b1c      	ldr	r3, [pc, #112]	@ (80062b8 <HAL_GPIO_Init+0x320>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	43db      	mvns	r3, r3
 8006250:	693a      	ldr	r2, [r7, #16]
 8006252:	4013      	ands	r3, r2
 8006254:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8006262:	693a      	ldr	r2, [r7, #16]
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	4313      	orrs	r3, r2
 8006268:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800626a:	4a13      	ldr	r2, [pc, #76]	@ (80062b8 <HAL_GPIO_Init+0x320>)
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	3301      	adds	r3, #1
 8006274:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	fa22 f303 	lsr.w	r3, r2, r3
 8006280:	2b00      	cmp	r3, #0
 8006282:	f47f ae91 	bne.w	8005fa8 <HAL_GPIO_Init+0x10>
  }
}
 8006286:	bf00      	nop
 8006288:	bf00      	nop
 800628a:	371c      	adds	r7, #28
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr
 8006294:	40021000 	.word	0x40021000
 8006298:	40010000 	.word	0x40010000
 800629c:	48000400 	.word	0x48000400
 80062a0:	48000800 	.word	0x48000800
 80062a4:	48000c00 	.word	0x48000c00
 80062a8:	48001000 	.word	0x48001000
 80062ac:	48001400 	.word	0x48001400
 80062b0:	48001800 	.word	0x48001800
 80062b4:	48001c00 	.word	0x48001c00
 80062b8:	40010400 	.word	0x40010400

080062bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80062bc:	b480      	push	{r7}
 80062be:	b085      	sub	sp, #20
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
 80062c4:	460b      	mov	r3, r1
 80062c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	691a      	ldr	r2, [r3, #16]
 80062cc:	887b      	ldrh	r3, [r7, #2]
 80062ce:	4013      	ands	r3, r2
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d002      	beq.n	80062da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80062d4:	2301      	movs	r3, #1
 80062d6:	73fb      	strb	r3, [r7, #15]
 80062d8:	e001      	b.n	80062de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80062da:	2300      	movs	r3, #0
 80062dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80062de:	7bfb      	ldrb	r3, [r7, #15]
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3714      	adds	r7, #20
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	460b      	mov	r3, r1
 80062f6:	807b      	strh	r3, [r7, #2]
 80062f8:	4613      	mov	r3, r2
 80062fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80062fc:	787b      	ldrb	r3, [r7, #1]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d003      	beq.n	800630a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006302:	887a      	ldrh	r2, [r7, #2]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006308:	e002      	b.n	8006310 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800630a:	887a      	ldrh	r2, [r7, #2]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006310:	bf00      	nop
 8006312:	370c      	adds	r7, #12
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr

0800631c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d101      	bne.n	800632e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e08d      	b.n	800644a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006334:	b2db      	uxtb	r3, r3
 8006336:	2b00      	cmp	r3, #0
 8006338:	d106      	bne.n	8006348 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f7fd f972 	bl	800362c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2224      	movs	r2, #36	@ 0x24
 800634c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f022 0201 	bic.w	r2, r2, #1
 800635e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	685a      	ldr	r2, [r3, #4]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800636c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	689a      	ldr	r2, [r3, #8]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800637c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	2b01      	cmp	r3, #1
 8006384:	d107      	bne.n	8006396 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	689a      	ldr	r2, [r3, #8]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006392:	609a      	str	r2, [r3, #8]
 8006394:	e006      	b.n	80063a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	689a      	ldr	r2, [r3, #8]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80063a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d108      	bne.n	80063be <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	685a      	ldr	r2, [r3, #4]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80063ba:	605a      	str	r2, [r3, #4]
 80063bc:	e007      	b.n	80063ce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	685a      	ldr	r2, [r3, #4]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80063cc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	6812      	ldr	r2, [r2, #0]
 80063d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80063dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063e0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	68da      	ldr	r2, [r3, #12]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80063f0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	691a      	ldr	r2, [r3, #16]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	695b      	ldr	r3, [r3, #20]
 80063fa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	430a      	orrs	r2, r1
 800640a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	69d9      	ldr	r1, [r3, #28]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6a1a      	ldr	r2, [r3, #32]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	430a      	orrs	r2, r1
 800641a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f042 0201 	orr.w	r2, r2, #1
 800642a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2200      	movs	r2, #0
 8006430:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2220      	movs	r2, #32
 8006436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2200      	movs	r2, #0
 8006444:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	3708      	adds	r7, #8
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
	...

08006454 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b08a      	sub	sp, #40	@ 0x28
 8006458:	af02      	add	r7, sp, #8
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	607a      	str	r2, [r7, #4]
 800645e:	461a      	mov	r2, r3
 8006460:	460b      	mov	r3, r1
 8006462:	817b      	strh	r3, [r7, #10]
 8006464:	4613      	mov	r3, r2
 8006466:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8006468:	2300      	movs	r3, #0
 800646a:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006472:	b2db      	uxtb	r3, r3
 8006474:	2b20      	cmp	r3, #32
 8006476:	f040 80ef 	bne.w	8006658 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	699b      	ldr	r3, [r3, #24]
 8006480:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006484:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006488:	d101      	bne.n	800648e <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 800648a:	2302      	movs	r3, #2
 800648c:	e0e5      	b.n	800665a <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006494:	2b01      	cmp	r3, #1
 8006496:	d101      	bne.n	800649c <HAL_I2C_Master_Transmit_DMA+0x48>
 8006498:	2302      	movs	r3, #2
 800649a:	e0de      	b.n	800665a <HAL_I2C_Master_Transmit_DMA+0x206>
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2201      	movs	r2, #1
 80064a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2221      	movs	r2, #33	@ 0x21
 80064a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2210      	movs	r2, #16
 80064b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2200      	movs	r2, #0
 80064b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	893a      	ldrh	r2, [r7, #8]
 80064c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	4a66      	ldr	r2, [pc, #408]	@ (8006664 <HAL_I2C_Master_Transmit_DMA+0x210>)
 80064ca:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	4a66      	ldr	r2, [pc, #408]	@ (8006668 <HAL_I2C_Master_Transmit_DMA+0x214>)
 80064d0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064d6:	b29b      	uxth	r3, r3
 80064d8:	2bff      	cmp	r3, #255	@ 0xff
 80064da:	d906      	bls.n	80064ea <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	22ff      	movs	r2, #255	@ 0xff
 80064e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80064e2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80064e6:	61fb      	str	r3, [r7, #28]
 80064e8:	e007      	b.n	80064fa <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064ee:	b29a      	uxth	r2, r3
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80064f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80064f8:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d01a      	beq.n	8006538 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006506:	781a      	ldrb	r2, [r3, #0]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006512:	1c5a      	adds	r2, r3, #1
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800651c:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006522:	b29b      	uxth	r3, r3
 8006524:	3b01      	subs	r3, #1
 8006526:	b29a      	uxth	r2, r3
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006530:	3b01      	subs	r3, #1
 8006532:	b29a      	uxth	r2, r3
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800653c:	2b00      	cmp	r3, #0
 800653e:	d074      	beq.n	800662a <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006544:	2b00      	cmp	r3, #0
 8006546:	d022      	beq.n	800658e <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800654c:	4a47      	ldr	r2, [pc, #284]	@ (800666c <HAL_I2C_Master_Transmit_DMA+0x218>)
 800654e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006554:	4a46      	ldr	r2, [pc, #280]	@ (8006670 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8006556:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800655c:	2200      	movs	r2, #0
 800655e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006564:	2200      	movs	r2, #0
 8006566:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006570:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8006578:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800657e:	f7ff fb3f 	bl	8005c00 <HAL_DMA_Start_IT>
 8006582:	4603      	mov	r3, r0
 8006584:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8006586:	7dfb      	ldrb	r3, [r7, #23]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d13a      	bne.n	8006602 <HAL_I2C_Master_Transmit_DMA+0x1ae>
 800658c:	e013      	b.n	80065b6 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2220      	movs	r2, #32
 8006592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065a2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e051      	b.n	800665a <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	3301      	adds	r3, #1
 80065be:	b2da      	uxtb	r2, r3
 80065c0:	8979      	ldrh	r1, [r7, #10]
 80065c2:	4b2c      	ldr	r3, [pc, #176]	@ (8006674 <HAL_I2C_Master_Transmit_DMA+0x220>)
 80065c4:	9300      	str	r3, [sp, #0]
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	68f8      	ldr	r0, [r7, #12]
 80065ca:	f002 f8f9 	bl	80087c0 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065d2:	b29a      	uxth	r2, r3
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	b29a      	uxth	r2, r3
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80065e8:	2110      	movs	r1, #16
 80065ea:	68f8      	ldr	r0, [r7, #12]
 80065ec:	f002 f91a 	bl	8008824 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681a      	ldr	r2, [r3, #0]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80065fe:	601a      	str	r2, [r3, #0]
 8006600:	e028      	b.n	8006654 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2220      	movs	r2, #32
 8006606:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006616:	f043 0210 	orr.w	r2, r3, #16
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2200      	movs	r2, #0
 8006622:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	e017      	b.n	800665a <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	4a12      	ldr	r2, [pc, #72]	@ (8006678 <HAL_I2C_Master_Transmit_DMA+0x224>)
 800662e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8006630:	69bb      	ldr	r3, [r7, #24]
 8006632:	b2da      	uxtb	r2, r3
 8006634:	8979      	ldrh	r1, [r7, #10]
 8006636:	4b0f      	ldr	r3, [pc, #60]	@ (8006674 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8006638:	9300      	str	r3, [sp, #0]
 800663a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800663e:	68f8      	ldr	r0, [r7, #12]
 8006640:	f002 f8be 	bl	80087c0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2200      	movs	r2, #0
 8006648:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800664c:	2101      	movs	r1, #1
 800664e:	68f8      	ldr	r0, [r7, #12]
 8006650:	f002 f8e8 	bl	8008824 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8006654:	2300      	movs	r3, #0
 8006656:	e000      	b.n	800665a <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8006658:	2302      	movs	r3, #2
  }
}
 800665a:	4618      	mov	r0, r3
 800665c:	3720      	adds	r7, #32
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
 8006662:	bf00      	nop
 8006664:	ffff0000 	.word	0xffff0000
 8006668:	08007289 	.word	0x08007289
 800666c:	080082b7 	.word	0x080082b7
 8006670:	080083e3 	.word	0x080083e3
 8006674:	80002000 	.word	0x80002000
 8006678:	08006e4b 	.word	0x08006e4b

0800667c <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b088      	sub	sp, #32
 8006680:	af02      	add	r7, sp, #8
 8006682:	60f8      	str	r0, [r7, #12]
 8006684:	607a      	str	r2, [r7, #4]
 8006686:	461a      	mov	r2, r3
 8006688:	460b      	mov	r3, r1
 800668a:	817b      	strh	r3, [r7, #10]
 800668c:	4613      	mov	r3, r2
 800668e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006696:	b2db      	uxtb	r3, r3
 8006698:	2b20      	cmp	r3, #32
 800669a:	f040 80cd 	bne.w	8006838 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	699b      	ldr	r3, [r3, #24]
 80066a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80066a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066ac:	d101      	bne.n	80066b2 <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 80066ae:	2302      	movs	r3, #2
 80066b0:	e0c3      	b.n	800683a <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d101      	bne.n	80066c0 <HAL_I2C_Master_Receive_DMA+0x44>
 80066bc:	2302      	movs	r3, #2
 80066be:	e0bc      	b.n	800683a <HAL_I2C_Master_Receive_DMA+0x1be>
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2222      	movs	r2, #34	@ 0x22
 80066cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2210      	movs	r2, #16
 80066d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2200      	movs	r2, #0
 80066dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	893a      	ldrh	r2, [r7, #8]
 80066e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	4a55      	ldr	r2, [pc, #340]	@ (8006844 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 80066ee:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	4a55      	ldr	r2, [pc, #340]	@ (8006848 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 80066f4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	2bff      	cmp	r3, #255	@ 0xff
 80066fe:	d906      	bls.n	800670e <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	22ff      	movs	r2, #255	@ 0xff
 8006704:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006706:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800670a:	617b      	str	r3, [r7, #20]
 800670c:	e007      	b.n	800671e <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006712:	b29a      	uxth	r2, r3
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006718:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800671c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006722:	2b00      	cmp	r3, #0
 8006724:	d070      	beq.n	8006808 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800672a:	2b00      	cmp	r3, #0
 800672c:	d020      	beq.n	8006770 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006732:	4a46      	ldr	r2, [pc, #280]	@ (800684c <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8006734:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800673a:	4a45      	ldr	r2, [pc, #276]	@ (8006850 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 800673c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006742:	2200      	movs	r2, #0
 8006744:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800674a:	2200      	movs	r2, #0
 800674c:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	3324      	adds	r3, #36	@ 0x24
 8006758:	4619      	mov	r1, r3
 800675a:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8006760:	f7ff fa4e 	bl	8005c00 <HAL_DMA_Start_IT>
 8006764:	4603      	mov	r3, r0
 8006766:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8006768:	7cfb      	ldrb	r3, [r7, #19]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d138      	bne.n	80067e0 <HAL_I2C_Master_Receive_DMA+0x164>
 800676e:	e013      	b.n	8006798 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2220      	movs	r2, #32
 8006774:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006784:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2200      	movs	r2, #0
 8006790:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	e050      	b.n	800683a <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800679c:	b2da      	uxtb	r2, r3
 800679e:	8979      	ldrh	r1, [r7, #10]
 80067a0:	4b2c      	ldr	r3, [pc, #176]	@ (8006854 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 80067a2:	9300      	str	r3, [sp, #0]
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	68f8      	ldr	r0, [r7, #12]
 80067a8:	f002 f80a 	bl	80087c0 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067b0:	b29a      	uxth	r2, r3
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	b29a      	uxth	r2, r3
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2200      	movs	r2, #0
 80067c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80067c6:	2110      	movs	r1, #16
 80067c8:	68f8      	ldr	r0, [r7, #12]
 80067ca:	f002 f82b 	bl	8008824 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80067dc:	601a      	str	r2, [r3, #0]
 80067de:	e029      	b.n	8006834 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2220      	movs	r2, #32
 80067e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2200      	movs	r2, #0
 80067ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067f4:	f043 0210 	orr.w	r2, r3, #16
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2200      	movs	r2, #0
 8006800:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	e018      	b.n	800683a <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	4a13      	ldr	r2, [pc, #76]	@ (8006858 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 800680c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006812:	b2da      	uxtb	r2, r3
 8006814:	8979      	ldrh	r1, [r7, #10]
 8006816:	4b0f      	ldr	r3, [pc, #60]	@ (8006854 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8006818:	9300      	str	r3, [sp, #0]
 800681a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800681e:	68f8      	ldr	r0, [r7, #12]
 8006820:	f001 ffce 	bl	80087c0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	2200      	movs	r2, #0
 8006828:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800682c:	2102      	movs	r1, #2
 800682e:	68f8      	ldr	r0, [r7, #12]
 8006830:	f001 fff8 	bl	8008824 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8006834:	2300      	movs	r3, #0
 8006836:	e000      	b.n	800683a <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8006838:	2302      	movs	r3, #2
  }
}
 800683a:	4618      	mov	r0, r3
 800683c:	3718      	adds	r7, #24
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}
 8006842:	bf00      	nop
 8006844:	ffff0000 	.word	0xffff0000
 8006848:	08007289 	.word	0x08007289
 800684c:	0800834d 	.word	0x0800834d
 8006850:	080083e3 	.word	0x080083e3
 8006854:	80002400 	.word	0x80002400
 8006858:	08006e4b 	.word	0x08006e4b

0800685c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b088      	sub	sp, #32
 8006860:	af02      	add	r7, sp, #8
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	4608      	mov	r0, r1
 8006866:	4611      	mov	r1, r2
 8006868:	461a      	mov	r2, r3
 800686a:	4603      	mov	r3, r0
 800686c:	817b      	strh	r3, [r7, #10]
 800686e:	460b      	mov	r3, r1
 8006870:	813b      	strh	r3, [r7, #8]
 8006872:	4613      	mov	r3, r2
 8006874:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800687c:	b2db      	uxtb	r3, r3
 800687e:	2b20      	cmp	r3, #32
 8006880:	f040 80f9 	bne.w	8006a76 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006884:	6a3b      	ldr	r3, [r7, #32]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d002      	beq.n	8006890 <HAL_I2C_Mem_Write+0x34>
 800688a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800688c:	2b00      	cmp	r3, #0
 800688e:	d105      	bne.n	800689c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006896:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006898:	2301      	movs	r3, #1
 800689a:	e0ed      	b.n	8006a78 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068a2:	2b01      	cmp	r3, #1
 80068a4:	d101      	bne.n	80068aa <HAL_I2C_Mem_Write+0x4e>
 80068a6:	2302      	movs	r3, #2
 80068a8:	e0e6      	b.n	8006a78 <HAL_I2C_Mem_Write+0x21c>
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2201      	movs	r2, #1
 80068ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80068b2:	f7fd fb0b 	bl	8003ecc <HAL_GetTick>
 80068b6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	9300      	str	r3, [sp, #0]
 80068bc:	2319      	movs	r3, #25
 80068be:	2201      	movs	r2, #1
 80068c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80068c4:	68f8      	ldr	r0, [r7, #12]
 80068c6:	f001 fdc1 	bl	800844c <I2C_WaitOnFlagUntilTimeout>
 80068ca:	4603      	mov	r3, r0
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d001      	beq.n	80068d4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80068d0:	2301      	movs	r3, #1
 80068d2:	e0d1      	b.n	8006a78 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2221      	movs	r2, #33	@ 0x21
 80068d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2240      	movs	r2, #64	@ 0x40
 80068e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2200      	movs	r2, #0
 80068e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6a3a      	ldr	r2, [r7, #32]
 80068ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80068f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2200      	movs	r2, #0
 80068fa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80068fc:	88f8      	ldrh	r0, [r7, #6]
 80068fe:	893a      	ldrh	r2, [r7, #8]
 8006900:	8979      	ldrh	r1, [r7, #10]
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	9301      	str	r3, [sp, #4]
 8006906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	4603      	mov	r3, r0
 800690c:	68f8      	ldr	r0, [r7, #12]
 800690e:	f000 ffa3 	bl	8007858 <I2C_RequestMemoryWrite>
 8006912:	4603      	mov	r3, r0
 8006914:	2b00      	cmp	r3, #0
 8006916:	d005      	beq.n	8006924 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2200      	movs	r2, #0
 800691c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	e0a9      	b.n	8006a78 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006928:	b29b      	uxth	r3, r3
 800692a:	2bff      	cmp	r3, #255	@ 0xff
 800692c:	d90e      	bls.n	800694c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	22ff      	movs	r2, #255	@ 0xff
 8006932:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006938:	b2da      	uxtb	r2, r3
 800693a:	8979      	ldrh	r1, [r7, #10]
 800693c:	2300      	movs	r3, #0
 800693e:	9300      	str	r3, [sp, #0]
 8006940:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006944:	68f8      	ldr	r0, [r7, #12]
 8006946:	f001 ff3b 	bl	80087c0 <I2C_TransferConfig>
 800694a:	e00f      	b.n	800696c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006950:	b29a      	uxth	r2, r3
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800695a:	b2da      	uxtb	r2, r3
 800695c:	8979      	ldrh	r1, [r7, #10]
 800695e:	2300      	movs	r3, #0
 8006960:	9300      	str	r3, [sp, #0]
 8006962:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006966:	68f8      	ldr	r0, [r7, #12]
 8006968:	f001 ff2a 	bl	80087c0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800696c:	697a      	ldr	r2, [r7, #20]
 800696e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006970:	68f8      	ldr	r0, [r7, #12]
 8006972:	f001 fdba 	bl	80084ea <I2C_WaitOnTXISFlagUntilTimeout>
 8006976:	4603      	mov	r3, r0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d001      	beq.n	8006980 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	e07b      	b.n	8006a78 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006984:	781a      	ldrb	r2, [r3, #0]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006990:	1c5a      	adds	r2, r3, #1
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800699a:	b29b      	uxth	r3, r3
 800699c:	3b01      	subs	r3, #1
 800699e:	b29a      	uxth	r2, r3
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069a8:	3b01      	subs	r3, #1
 80069aa:	b29a      	uxth	r2, r3
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d034      	beq.n	8006a24 <HAL_I2C_Mem_Write+0x1c8>
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d130      	bne.n	8006a24 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	9300      	str	r3, [sp, #0]
 80069c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c8:	2200      	movs	r2, #0
 80069ca:	2180      	movs	r1, #128	@ 0x80
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f001 fd3d 	bl	800844c <I2C_WaitOnFlagUntilTimeout>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d001      	beq.n	80069dc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80069d8:	2301      	movs	r3, #1
 80069da:	e04d      	b.n	8006a78 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	2bff      	cmp	r3, #255	@ 0xff
 80069e4:	d90e      	bls.n	8006a04 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	22ff      	movs	r2, #255	@ 0xff
 80069ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069f0:	b2da      	uxtb	r2, r3
 80069f2:	8979      	ldrh	r1, [r7, #10]
 80069f4:	2300      	movs	r3, #0
 80069f6:	9300      	str	r3, [sp, #0]
 80069f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80069fc:	68f8      	ldr	r0, [r7, #12]
 80069fe:	f001 fedf 	bl	80087c0 <I2C_TransferConfig>
 8006a02:	e00f      	b.n	8006a24 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a08:	b29a      	uxth	r2, r3
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a12:	b2da      	uxtb	r2, r3
 8006a14:	8979      	ldrh	r1, [r7, #10]
 8006a16:	2300      	movs	r3, #0
 8006a18:	9300      	str	r3, [sp, #0]
 8006a1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006a1e:	68f8      	ldr	r0, [r7, #12]
 8006a20:	f001 fece 	bl	80087c0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d19e      	bne.n	800696c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a2e:	697a      	ldr	r2, [r7, #20]
 8006a30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a32:	68f8      	ldr	r0, [r7, #12]
 8006a34:	f001 fda0 	bl	8008578 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d001      	beq.n	8006a42 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e01a      	b.n	8006a78 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	2220      	movs	r2, #32
 8006a48:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	6859      	ldr	r1, [r3, #4]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681a      	ldr	r2, [r3, #0]
 8006a54:	4b0a      	ldr	r3, [pc, #40]	@ (8006a80 <HAL_I2C_Mem_Write+0x224>)
 8006a56:	400b      	ands	r3, r1
 8006a58:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2220      	movs	r2, #32
 8006a5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2200      	movs	r2, #0
 8006a66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006a72:	2300      	movs	r3, #0
 8006a74:	e000      	b.n	8006a78 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006a76:	2302      	movs	r3, #2
  }
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3718      	adds	r7, #24
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}
 8006a80:	fe00e800 	.word	0xfe00e800

08006a84 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b088      	sub	sp, #32
 8006a88:	af02      	add	r7, sp, #8
 8006a8a:	60f8      	str	r0, [r7, #12]
 8006a8c:	4608      	mov	r0, r1
 8006a8e:	4611      	mov	r1, r2
 8006a90:	461a      	mov	r2, r3
 8006a92:	4603      	mov	r3, r0
 8006a94:	817b      	strh	r3, [r7, #10]
 8006a96:	460b      	mov	r3, r1
 8006a98:	813b      	strh	r3, [r7, #8]
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	2b20      	cmp	r3, #32
 8006aa8:	f040 80fd 	bne.w	8006ca6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006aac:	6a3b      	ldr	r3, [r7, #32]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d002      	beq.n	8006ab8 <HAL_I2C_Mem_Read+0x34>
 8006ab2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d105      	bne.n	8006ac4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006abe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e0f1      	b.n	8006ca8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006aca:	2b01      	cmp	r3, #1
 8006acc:	d101      	bne.n	8006ad2 <HAL_I2C_Mem_Read+0x4e>
 8006ace:	2302      	movs	r3, #2
 8006ad0:	e0ea      	b.n	8006ca8 <HAL_I2C_Mem_Read+0x224>
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006ada:	f7fd f9f7 	bl	8003ecc <HAL_GetTick>
 8006ade:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	9300      	str	r3, [sp, #0]
 8006ae4:	2319      	movs	r3, #25
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006aec:	68f8      	ldr	r0, [r7, #12]
 8006aee:	f001 fcad 	bl	800844c <I2C_WaitOnFlagUntilTimeout>
 8006af2:	4603      	mov	r3, r0
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d001      	beq.n	8006afc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	e0d5      	b.n	8006ca8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2222      	movs	r2, #34	@ 0x22
 8006b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2240      	movs	r2, #64	@ 0x40
 8006b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	6a3a      	ldr	r2, [r7, #32]
 8006b16:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006b1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2200      	movs	r2, #0
 8006b22:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006b24:	88f8      	ldrh	r0, [r7, #6]
 8006b26:	893a      	ldrh	r2, [r7, #8]
 8006b28:	8979      	ldrh	r1, [r7, #10]
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	9301      	str	r3, [sp, #4]
 8006b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b30:	9300      	str	r3, [sp, #0]
 8006b32:	4603      	mov	r3, r0
 8006b34:	68f8      	ldr	r0, [r7, #12]
 8006b36:	f000 fee3 	bl	8007900 <I2C_RequestMemoryRead>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d005      	beq.n	8006b4c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2200      	movs	r2, #0
 8006b44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e0ad      	b.n	8006ca8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	2bff      	cmp	r3, #255	@ 0xff
 8006b54:	d90e      	bls.n	8006b74 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	22ff      	movs	r2, #255	@ 0xff
 8006b5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b60:	b2da      	uxtb	r2, r3
 8006b62:	8979      	ldrh	r1, [r7, #10]
 8006b64:	4b52      	ldr	r3, [pc, #328]	@ (8006cb0 <HAL_I2C_Mem_Read+0x22c>)
 8006b66:	9300      	str	r3, [sp, #0]
 8006b68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006b6c:	68f8      	ldr	r0, [r7, #12]
 8006b6e:	f001 fe27 	bl	80087c0 <I2C_TransferConfig>
 8006b72:	e00f      	b.n	8006b94 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b78:	b29a      	uxth	r2, r3
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b82:	b2da      	uxtb	r2, r3
 8006b84:	8979      	ldrh	r1, [r7, #10]
 8006b86:	4b4a      	ldr	r3, [pc, #296]	@ (8006cb0 <HAL_I2C_Mem_Read+0x22c>)
 8006b88:	9300      	str	r3, [sp, #0]
 8006b8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006b8e:	68f8      	ldr	r0, [r7, #12]
 8006b90:	f001 fe16 	bl	80087c0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	9300      	str	r3, [sp, #0]
 8006b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	2104      	movs	r1, #4
 8006b9e:	68f8      	ldr	r0, [r7, #12]
 8006ba0:	f001 fc54 	bl	800844c <I2C_WaitOnFlagUntilTimeout>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d001      	beq.n	8006bae <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	e07c      	b.n	8006ca8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb8:	b2d2      	uxtb	r2, r2
 8006bba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bc0:	1c5a      	adds	r2, r3, #1
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bca:	3b01      	subs	r3, #1
 8006bcc:	b29a      	uxth	r2, r3
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	3b01      	subs	r3, #1
 8006bda:	b29a      	uxth	r2, r3
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d034      	beq.n	8006c54 <HAL_I2C_Mem_Read+0x1d0>
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d130      	bne.n	8006c54 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	9300      	str	r3, [sp, #0]
 8006bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	2180      	movs	r1, #128	@ 0x80
 8006bfc:	68f8      	ldr	r0, [r7, #12]
 8006bfe:	f001 fc25 	bl	800844c <I2C_WaitOnFlagUntilTimeout>
 8006c02:	4603      	mov	r3, r0
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d001      	beq.n	8006c0c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	e04d      	b.n	8006ca8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	2bff      	cmp	r3, #255	@ 0xff
 8006c14:	d90e      	bls.n	8006c34 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	22ff      	movs	r2, #255	@ 0xff
 8006c1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c20:	b2da      	uxtb	r2, r3
 8006c22:	8979      	ldrh	r1, [r7, #10]
 8006c24:	2300      	movs	r3, #0
 8006c26:	9300      	str	r3, [sp, #0]
 8006c28:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f001 fdc7 	bl	80087c0 <I2C_TransferConfig>
 8006c32:	e00f      	b.n	8006c54 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c38:	b29a      	uxth	r2, r3
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c42:	b2da      	uxtb	r2, r3
 8006c44:	8979      	ldrh	r1, [r7, #10]
 8006c46:	2300      	movs	r3, #0
 8006c48:	9300      	str	r3, [sp, #0]
 8006c4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006c4e:	68f8      	ldr	r0, [r7, #12]
 8006c50:	f001 fdb6 	bl	80087c0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c58:	b29b      	uxth	r3, r3
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d19a      	bne.n	8006b94 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c5e:	697a      	ldr	r2, [r7, #20]
 8006c60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c62:	68f8      	ldr	r0, [r7, #12]
 8006c64:	f001 fc88 	bl	8008578 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d001      	beq.n	8006c72 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e01a      	b.n	8006ca8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2220      	movs	r2, #32
 8006c78:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	6859      	ldr	r1, [r3, #4]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	4b0b      	ldr	r3, [pc, #44]	@ (8006cb4 <HAL_I2C_Mem_Read+0x230>)
 8006c86:	400b      	ands	r3, r1
 8006c88:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2220      	movs	r2, #32
 8006c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	e000      	b.n	8006ca8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006ca6:	2302      	movs	r3, #2
  }
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3718      	adds	r7, #24
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}
 8006cb0:	80002400 	.word	0x80002400
 8006cb4:	fe00e800 	.word	0xfe00e800

08006cb8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	699b      	ldr	r3, [r3, #24]
 8006cc6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d005      	beq.n	8006ce4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cdc:	68ba      	ldr	r2, [r7, #8]
 8006cde:	68f9      	ldr	r1, [r7, #12]
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	4798      	blx	r3
  }
}
 8006ce4:	bf00      	nop
 8006ce6:	3710      	adds	r7, #16
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}

08006cec <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b086      	sub	sp, #24
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	699b      	ldr	r3, [r3, #24]
 8006cfa:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d00f      	beq.n	8006d2e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d00a      	beq.n	8006d2e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d1c:	f043 0201 	orr.w	r2, r3, #1
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006d2c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d00f      	beq.n	8006d58 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d00a      	beq.n	8006d58 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d46:	f043 0208 	orr.w	r2, r3, #8
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006d56:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00f      	beq.n	8006d82 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d00a      	beq.n	8006d82 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d70:	f043 0202 	orr.w	r2, r3, #2
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d80:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d86:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f003 030b 	and.w	r3, r3, #11
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d003      	beq.n	8006d9a <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8006d92:	68f9      	ldr	r1, [r7, #12]
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f001 f953 	bl	8008040 <I2C_ITError>
  }
}
 8006d9a:	bf00      	nop
 8006d9c:	3718      	adds	r7, #24
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}

08006da2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006da2:	b480      	push	{r7}
 8006da4:	b083      	sub	sp, #12
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006daa:	bf00      	nop
 8006dac:	370c      	adds	r7, #12
 8006dae:	46bd      	mov	sp, r7
 8006db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db4:	4770      	bx	lr

08006db6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006db6:	b480      	push	{r7}
 8006db8:	b083      	sub	sp, #12
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006dbe:	bf00      	nop
 8006dc0:	370c      	adds	r7, #12
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr

08006dca <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006dca:	b480      	push	{r7}
 8006dcc:	b083      	sub	sp, #12
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	6078      	str	r0, [r7, #4]
 8006dd2:	460b      	mov	r3, r1
 8006dd4:	70fb      	strb	r3, [r7, #3]
 8006dd6:	4613      	mov	r3, r2
 8006dd8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006dda:	bf00      	nop
 8006ddc:	370c      	adds	r7, #12
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr

08006de6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006de6:	b480      	push	{r7}
 8006de8:	b083      	sub	sp, #12
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8006dee:	bf00      	nop
 8006df0:	370c      	adds	r7, #12
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr

08006dfa <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006dfa:	b480      	push	{r7}
 8006dfc:	b083      	sub	sp, #12
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006e02:	bf00      	nop
 8006e04:	370c      	adds	r7, #12
 8006e06:	46bd      	mov	sp, r7
 8006e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0c:	4770      	bx	lr

08006e0e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006e0e:	b480      	push	{r7}
 8006e10:	b083      	sub	sp, #12
 8006e12:	af00      	add	r7, sp, #0
 8006e14:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006e16:	bf00      	nop
 8006e18:	370c      	adds	r7, #12
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e20:	4770      	bx	lr

08006e22 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006e22:	b480      	push	{r7}
 8006e24:	b083      	sub	sp, #12
 8006e26:	af00      	add	r7, sp, #0
 8006e28:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006e2a:	bf00      	nop
 8006e2c:	370c      	adds	r7, #12
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e34:	4770      	bx	lr

08006e36 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006e36:	b480      	push	{r7}
 8006e38:	b083      	sub	sp, #12
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006e3e:	bf00      	nop
 8006e40:	370c      	adds	r7, #12
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr

08006e4a <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8006e4a:	b580      	push	{r7, lr}
 8006e4c:	b088      	sub	sp, #32
 8006e4e:	af02      	add	r7, sp, #8
 8006e50:	60f8      	str	r0, [r7, #12]
 8006e52:	60b9      	str	r1, [r7, #8]
 8006e54:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d101      	bne.n	8006e68 <I2C_Master_ISR_IT+0x1e>
 8006e64:	2302      	movs	r3, #2
 8006e66:	e113      	b.n	8007090 <I2C_Master_ISR_IT+0x246>
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	f003 0310 	and.w	r3, r3, #16
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d012      	beq.n	8006ea0 <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d00d      	beq.n	8006ea0 <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	2210      	movs	r2, #16
 8006e8a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e90:	f043 0204 	orr.w	r2, r3, #4
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006e98:	68f8      	ldr	r0, [r7, #12]
 8006e9a:	f001 f9e8 	bl	800826e <I2C_Flush_TXDR>
 8006e9e:	e0e4      	b.n	800706a <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	f003 0304 	and.w	r3, r3, #4
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d022      	beq.n	8006ef0 <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d01d      	beq.n	8006ef0 <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	f023 0304 	bic.w	r3, r3, #4
 8006eba:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ec6:	b2d2      	uxtb	r2, r2
 8006ec8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ece:	1c5a      	adds	r2, r3, #1
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ed8:	3b01      	subs	r3, #1
 8006eda:	b29a      	uxth	r2, r3
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	3b01      	subs	r3, #1
 8006ee8:	b29a      	uxth	r2, r3
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006eee:	e0bc      	b.n	800706a <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d128      	bne.n	8006f4c <I2C_Master_ISR_IT+0x102>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d023      	beq.n	8006f4c <I2C_Master_ISR_IT+0x102>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f003 0302 	and.w	r3, r3, #2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d01e      	beq.n	8006f4c <I2C_Master_ISR_IT+0x102>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f12:	b29b      	uxth	r3, r3
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	f000 80a8 	beq.w	800706a <I2C_Master_ISR_IT+0x220>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f1e:	781a      	ldrb	r2, [r3, #0]
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f2a:	1c5a      	adds	r2, r3, #1
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f34:	3b01      	subs	r3, #1
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	3b01      	subs	r3, #1
 8006f44:	b29a      	uxth	r2, r3
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8006f4a:	e08e      	b.n	800706a <I2C_Master_ISR_IT+0x220>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d05c      	beq.n	8007010 <I2C_Master_ISR_IT+0x1c6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d057      	beq.n	8007010 <I2C_Master_ISR_IT+0x1c6>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d040      	beq.n	8006fec <I2C_Master_ISR_IT+0x1a2>
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d13c      	bne.n	8006fec <I2C_Master_ISR_IT+0x1a2>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f7e:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	2bff      	cmp	r3, #255	@ 0xff
 8006f88:	d90e      	bls.n	8006fa8 <I2C_Master_ISR_IT+0x15e>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	22ff      	movs	r2, #255	@ 0xff
 8006f8e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f94:	b2da      	uxtb	r2, r3
 8006f96:	8a79      	ldrh	r1, [r7, #18]
 8006f98:	2300      	movs	r3, #0
 8006f9a:	9300      	str	r3, [sp, #0]
 8006f9c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006fa0:	68f8      	ldr	r0, [r7, #12]
 8006fa2:	f001 fc0d 	bl	80087c0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006fa6:	e032      	b.n	800700e <I2C_Master_ISR_IT+0x1c4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fac:	b29a      	uxth	r2, r3
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006fba:	d00b      	beq.n	8006fd4 <I2C_Master_ISR_IT+0x18a>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fc0:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8006fc6:	8a79      	ldrh	r1, [r7, #18]
 8006fc8:	2000      	movs	r0, #0
 8006fca:	9000      	str	r0, [sp, #0]
 8006fcc:	68f8      	ldr	r0, [r7, #12]
 8006fce:	f001 fbf7 	bl	80087c0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006fd2:	e01c      	b.n	800700e <I2C_Master_ISR_IT+0x1c4>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fd8:	b2da      	uxtb	r2, r3
 8006fda:	8a79      	ldrh	r1, [r7, #18]
 8006fdc:	2300      	movs	r3, #0
 8006fde:	9300      	str	r3, [sp, #0]
 8006fe0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006fe4:	68f8      	ldr	r0, [r7, #12]
 8006fe6:	f001 fbeb 	bl	80087c0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006fea:	e010      	b.n	800700e <I2C_Master_ISR_IT+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ff6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ffa:	d003      	beq.n	8007004 <I2C_Master_ISR_IT+0x1ba>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8006ffc:	68f8      	ldr	r0, [r7, #12]
 8006ffe:	f000 fd57 	bl	8007ab0 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007002:	e032      	b.n	800706a <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007004:	2140      	movs	r1, #64	@ 0x40
 8007006:	68f8      	ldr	r0, [r7, #12]
 8007008:	f001 f81a 	bl	8008040 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800700c:	e02d      	b.n	800706a <I2C_Master_ISR_IT+0x220>
 800700e:	e02c      	b.n	800706a <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007016:	2b00      	cmp	r3, #0
 8007018:	d027      	beq.n	800706a <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8007020:	2b00      	cmp	r3, #0
 8007022:	d022      	beq.n	800706a <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007028:	b29b      	uxth	r3, r3
 800702a:	2b00      	cmp	r3, #0
 800702c:	d119      	bne.n	8007062 <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	685b      	ldr	r3, [r3, #4]
 8007034:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007038:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800703c:	d015      	beq.n	800706a <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007042:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007046:	d108      	bne.n	800705a <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	685a      	ldr	r2, [r3, #4]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007056:	605a      	str	r2, [r3, #4]
 8007058:	e007      	b.n	800706a <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800705a:	68f8      	ldr	r0, [r7, #12]
 800705c:	f000 fd28 	bl	8007ab0 <I2C_ITMasterSeqCplt>
 8007060:	e003      	b.n	800706a <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007062:	2140      	movs	r1, #64	@ 0x40
 8007064:	68f8      	ldr	r0, [r7, #12]
 8007066:	f000 ffeb 	bl	8008040 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	f003 0320 	and.w	r3, r3, #32
 8007070:	2b00      	cmp	r3, #0
 8007072:	d008      	beq.n	8007086 <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800707a:	2b00      	cmp	r3, #0
 800707c:	d003      	beq.n	8007086 <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800707e:	6979      	ldr	r1, [r7, #20]
 8007080:	68f8      	ldr	r0, [r7, #12]
 8007082:	f000 fdaf 	bl	8007be4 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2200      	movs	r2, #0
 800708a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800708e:	2300      	movs	r3, #0
}
 8007090:	4618      	mov	r0, r3
 8007092:	3718      	adds	r7, #24
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}

08007098 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b086      	sub	sp, #24
 800709c:	af00      	add	r7, sp, #0
 800709e:	60f8      	str	r0, [r7, #12]
 80070a0:	60b9      	str	r1, [r7, #8]
 80070a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d101      	bne.n	80070bc <I2C_Slave_ISR_IT+0x24>
 80070b8:	2302      	movs	r3, #2
 80070ba:	e0e1      	b.n	8007280 <I2C_Slave_ISR_IT+0x1e8>
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2201      	movs	r2, #1
 80070c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	f003 0320 	and.w	r3, r3, #32
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d008      	beq.n	80070e0 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d003      	beq.n	80070e0 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80070d8:	6939      	ldr	r1, [r7, #16]
 80070da:	68f8      	ldr	r0, [r7, #12]
 80070dc:	f000 fe4a 	bl	8007d74 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	f003 0310 	and.w	r3, r3, #16
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d04b      	beq.n	8007182 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d046      	beq.n	8007182 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d128      	bne.n	8007150 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007104:	b2db      	uxtb	r3, r3
 8007106:	2b28      	cmp	r3, #40	@ 0x28
 8007108:	d108      	bne.n	800711c <I2C_Slave_ISR_IT+0x84>
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007110:	d104      	bne.n	800711c <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007112:	6939      	ldr	r1, [r7, #16]
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	f000 ff3f 	bl	8007f98 <I2C_ITListenCplt>
 800711a:	e031      	b.n	8007180 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007122:	b2db      	uxtb	r3, r3
 8007124:	2b29      	cmp	r3, #41	@ 0x29
 8007126:	d10e      	bne.n	8007146 <I2C_Slave_ISR_IT+0xae>
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800712e:	d00a      	beq.n	8007146 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2210      	movs	r2, #16
 8007136:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8007138:	68f8      	ldr	r0, [r7, #12]
 800713a:	f001 f898 	bl	800826e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800713e:	68f8      	ldr	r0, [r7, #12]
 8007140:	f000 fcf3 	bl	8007b2a <I2C_ITSlaveSeqCplt>
 8007144:	e01c      	b.n	8007180 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	2210      	movs	r2, #16
 800714c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800714e:	e08f      	b.n	8007270 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	2210      	movs	r2, #16
 8007156:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800715c:	f043 0204 	orr.w	r2, r3, #4
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d003      	beq.n	8007172 <I2C_Slave_ISR_IT+0xda>
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007170:	d17e      	bne.n	8007270 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007176:	4619      	mov	r1, r3
 8007178:	68f8      	ldr	r0, [r7, #12]
 800717a:	f000 ff61 	bl	8008040 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800717e:	e077      	b.n	8007270 <I2C_Slave_ISR_IT+0x1d8>
 8007180:	e076      	b.n	8007270 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	f003 0304 	and.w	r3, r3, #4
 8007188:	2b00      	cmp	r3, #0
 800718a:	d02f      	beq.n	80071ec <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007192:	2b00      	cmp	r3, #0
 8007194:	d02a      	beq.n	80071ec <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800719a:	b29b      	uxth	r3, r3
 800719c:	2b00      	cmp	r3, #0
 800719e:	d018      	beq.n	80071d2 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071aa:	b2d2      	uxtb	r2, r2
 80071ac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071b2:	1c5a      	adds	r2, r3, #1
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071bc:	3b01      	subs	r3, #1
 80071be:	b29a      	uxth	r2, r3
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071c8:	b29b      	uxth	r3, r3
 80071ca:	3b01      	subs	r3, #1
 80071cc:	b29a      	uxth	r2, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d14b      	bne.n	8007274 <I2C_Slave_ISR_IT+0x1dc>
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80071e2:	d047      	beq.n	8007274 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80071e4:	68f8      	ldr	r0, [r7, #12]
 80071e6:	f000 fca0 	bl	8007b2a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80071ea:	e043      	b.n	8007274 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	f003 0308 	and.w	r3, r3, #8
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d009      	beq.n	800720a <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d004      	beq.n	800720a <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007200:	6939      	ldr	r1, [r7, #16]
 8007202:	68f8      	ldr	r0, [r7, #12]
 8007204:	f000 fbd0 	bl	80079a8 <I2C_ITAddrCplt>
 8007208:	e035      	b.n	8007276 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	f003 0302 	and.w	r3, r3, #2
 8007210:	2b00      	cmp	r3, #0
 8007212:	d030      	beq.n	8007276 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800721a:	2b00      	cmp	r3, #0
 800721c:	d02b      	beq.n	8007276 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007222:	b29b      	uxth	r3, r3
 8007224:	2b00      	cmp	r3, #0
 8007226:	d018      	beq.n	800725a <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800722c:	781a      	ldrb	r2, [r3, #0]
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007238:	1c5a      	adds	r2, r3, #1
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007242:	b29b      	uxth	r3, r3
 8007244:	3b01      	subs	r3, #1
 8007246:	b29a      	uxth	r2, r3
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007250:	3b01      	subs	r3, #1
 8007252:	b29a      	uxth	r2, r3
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007258:	e00d      	b.n	8007276 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007260:	d002      	beq.n	8007268 <I2C_Slave_ISR_IT+0x1d0>
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d106      	bne.n	8007276 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007268:	68f8      	ldr	r0, [r7, #12]
 800726a:	f000 fc5e 	bl	8007b2a <I2C_ITSlaveSeqCplt>
 800726e:	e002      	b.n	8007276 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8007270:	bf00      	nop
 8007272:	e000      	b.n	8007276 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8007274:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2200      	movs	r2, #0
 800727a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800727e:	2300      	movs	r3, #0
}
 8007280:	4618      	mov	r0, r3
 8007282:	3718      	adds	r7, #24
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b088      	sub	sp, #32
 800728c:	af02      	add	r7, sp, #8
 800728e:	60f8      	str	r0, [r7, #12]
 8007290:	60b9      	str	r1, [r7, #8]
 8007292:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800729a:	2b01      	cmp	r3, #1
 800729c:	d101      	bne.n	80072a2 <I2C_Master_ISR_DMA+0x1a>
 800729e:	2302      	movs	r3, #2
 80072a0:	e0d9      	b.n	8007456 <I2C_Master_ISR_DMA+0x1ce>
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2201      	movs	r2, #1
 80072a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	f003 0310 	and.w	r3, r3, #16
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d016      	beq.n	80072e2 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d011      	beq.n	80072e2 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	2210      	movs	r2, #16
 80072c4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072ca:	f043 0204 	orr.w	r2, r3, #4
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80072d2:	2120      	movs	r1, #32
 80072d4:	68f8      	ldr	r0, [r7, #12]
 80072d6:	f001 faa5 	bl	8008824 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80072da:	68f8      	ldr	r0, [r7, #12]
 80072dc:	f000 ffc7 	bl	800826e <I2C_Flush_TXDR>
 80072e0:	e0b4      	b.n	800744c <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d071      	beq.n	80073d0 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d06c      	beq.n	80073d0 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007304:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800730a:	b29b      	uxth	r3, r3
 800730c:	2b00      	cmp	r3, #0
 800730e:	d04e      	beq.n	80073ae <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	b29b      	uxth	r3, r3
 8007318:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800731c:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007322:	b29b      	uxth	r3, r3
 8007324:	2bff      	cmp	r3, #255	@ 0xff
 8007326:	d906      	bls.n	8007336 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	22ff      	movs	r2, #255	@ 0xff
 800732c:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 800732e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007332:	617b      	str	r3, [r7, #20]
 8007334:	e010      	b.n	8007358 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800733a:	b29a      	uxth	r2, r3
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007344:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007348:	d003      	beq.n	8007352 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800734e:	617b      	str	r3, [r7, #20]
 8007350:	e002      	b.n	8007358 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8007352:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007356:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800735c:	b2da      	uxtb	r2, r3
 800735e:	8a79      	ldrh	r1, [r7, #18]
 8007360:	2300      	movs	r3, #0
 8007362:	9300      	str	r3, [sp, #0]
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	68f8      	ldr	r0, [r7, #12]
 8007368:	f001 fa2a 	bl	80087c0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007370:	b29a      	uxth	r2, r3
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007376:	1ad3      	subs	r3, r2, r3
 8007378:	b29a      	uxth	r2, r3
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007384:	b2db      	uxtb	r3, r3
 8007386:	2b22      	cmp	r3, #34	@ 0x22
 8007388:	d108      	bne.n	800739c <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681a      	ldr	r2, [r3, #0]
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007398:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800739a:	e057      	b.n	800744c <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80073aa:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80073ac:	e04e      	b.n	800744c <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80073bc:	d003      	beq.n	80073c6 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80073be:	68f8      	ldr	r0, [r7, #12]
 80073c0:	f000 fb76 	bl	8007ab0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80073c4:	e042      	b.n	800744c <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80073c6:	2140      	movs	r1, #64	@ 0x40
 80073c8:	68f8      	ldr	r0, [r7, #12]
 80073ca:	f000 fe39 	bl	8008040 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80073ce:	e03d      	b.n	800744c <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d028      	beq.n	800742c <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d023      	beq.n	800742c <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d119      	bne.n	8007422 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80073fc:	d025      	beq.n	800744a <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007402:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007406:	d108      	bne.n	800741a <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	685a      	ldr	r2, [r3, #4]
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007416:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8007418:	e017      	b.n	800744a <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800741a:	68f8      	ldr	r0, [r7, #12]
 800741c:	f000 fb48 	bl	8007ab0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8007420:	e013      	b.n	800744a <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007422:	2140      	movs	r1, #64	@ 0x40
 8007424:	68f8      	ldr	r0, [r7, #12]
 8007426:	f000 fe0b 	bl	8008040 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800742a:	e00e      	b.n	800744a <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	f003 0320 	and.w	r3, r3, #32
 8007432:	2b00      	cmp	r3, #0
 8007434:	d00a      	beq.n	800744c <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800743c:	2b00      	cmp	r3, #0
 800743e:	d005      	beq.n	800744c <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8007440:	68b9      	ldr	r1, [r7, #8]
 8007442:	68f8      	ldr	r0, [r7, #12]
 8007444:	f000 fbce 	bl	8007be4 <I2C_ITMasterCplt>
 8007448:	e000      	b.n	800744c <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 800744a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2200      	movs	r2, #0
 8007450:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007454:	2300      	movs	r3, #0
}
 8007456:	4618      	mov	r0, r3
 8007458:	3718      	adds	r7, #24
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}
	...

08007460 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b088      	sub	sp, #32
 8007464:	af02      	add	r7, sp, #8
 8007466:	60f8      	str	r0, [r7, #12]
 8007468:	60b9      	str	r1, [r7, #8]
 800746a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800746c:	4b8d      	ldr	r3, [pc, #564]	@ (80076a4 <I2C_Mem_ISR_DMA+0x244>)
 800746e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007476:	2b01      	cmp	r3, #1
 8007478:	d101      	bne.n	800747e <I2C_Mem_ISR_DMA+0x1e>
 800747a:	2302      	movs	r3, #2
 800747c:	e10e      	b.n	800769c <I2C_Mem_ISR_DMA+0x23c>
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2201      	movs	r2, #1
 8007482:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	f003 0310 	and.w	r3, r3, #16
 800748c:	2b00      	cmp	r3, #0
 800748e:	d016      	beq.n	80074be <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007496:	2b00      	cmp	r3, #0
 8007498:	d011      	beq.n	80074be <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	2210      	movs	r2, #16
 80074a0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074a6:	f043 0204 	orr.w	r2, r3, #4
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80074ae:	2120      	movs	r1, #32
 80074b0:	68f8      	ldr	r0, [r7, #12]
 80074b2:	f001 f9b7 	bl	8008824 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80074b6:	68f8      	ldr	r0, [r7, #12]
 80074b8:	f000 fed9 	bl	800826e <I2C_Flush_TXDR>
 80074bc:	e0e9      	b.n	8007692 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	f003 0302 	and.w	r3, r3, #2
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d00e      	beq.n	80074e6 <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d009      	beq.n	80074e6 <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	68fa      	ldr	r2, [r7, #12]
 80074d8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80074da:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f04f 32ff 	mov.w	r2, #4294967295
 80074e2:	651a      	str	r2, [r3, #80]	@ 0x50
 80074e4:	e0d5      	b.n	8007692 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d05f      	beq.n	80075b0 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d05a      	beq.n	80075b0 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80074fa:	2101      	movs	r1, #1
 80074fc:	68f8      	ldr	r0, [r7, #12]
 80074fe:	f001 fa15 	bl	800892c <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007502:	2110      	movs	r1, #16
 8007504:	68f8      	ldr	r0, [r7, #12]
 8007506:	f001 f98d 	bl	8008824 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800750e:	b29b      	uxth	r3, r3
 8007510:	2b00      	cmp	r3, #0
 8007512:	d048      	beq.n	80075a6 <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007518:	b29b      	uxth	r3, r3
 800751a:	2bff      	cmp	r3, #255	@ 0xff
 800751c:	d910      	bls.n	8007540 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	22ff      	movs	r2, #255	@ 0xff
 8007522:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007528:	b299      	uxth	r1, r3
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800752e:	b2da      	uxtb	r2, r3
 8007530:	2300      	movs	r3, #0
 8007532:	9300      	str	r3, [sp, #0]
 8007534:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007538:	68f8      	ldr	r0, [r7, #12]
 800753a:	f001 f941 	bl	80087c0 <I2C_TransferConfig>
 800753e:	e011      	b.n	8007564 <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007544:	b29a      	uxth	r2, r3
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800754e:	b299      	uxth	r1, r3
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007554:	b2da      	uxtb	r2, r3
 8007556:	2300      	movs	r3, #0
 8007558:	9300      	str	r3, [sp, #0]
 800755a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800755e:	68f8      	ldr	r0, [r7, #12]
 8007560:	f001 f92e 	bl	80087c0 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007568:	b29a      	uxth	r2, r3
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800756e:	1ad3      	subs	r3, r2, r3
 8007570:	b29a      	uxth	r2, r3
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800757c:	b2db      	uxtb	r3, r3
 800757e:	2b22      	cmp	r3, #34	@ 0x22
 8007580:	d108      	bne.n	8007594 <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	681a      	ldr	r2, [r3, #0]
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007590:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007592:	e07e      	b.n	8007692 <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80075a2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80075a4:	e075      	b.n	8007692 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80075a6:	2140      	movs	r1, #64	@ 0x40
 80075a8:	68f8      	ldr	r0, [r7, #12]
 80075aa:	f000 fd49 	bl	8008040 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80075ae:	e070      	b.n	8007692 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d05d      	beq.n	8007676 <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d058      	beq.n	8007676 <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80075c4:	2101      	movs	r1, #1
 80075c6:	68f8      	ldr	r0, [r7, #12]
 80075c8:	f001 f9b0 	bl	800892c <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80075cc:	2110      	movs	r1, #16
 80075ce:	68f8      	ldr	r0, [r7, #12]
 80075d0:	f001 f928 	bl	8008824 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075da:	b2db      	uxtb	r3, r3
 80075dc:	2b22      	cmp	r3, #34	@ 0x22
 80075de:	d101      	bne.n	80075e4 <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 80075e0:	4b31      	ldr	r3, [pc, #196]	@ (80076a8 <I2C_Mem_ISR_DMA+0x248>)
 80075e2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	2bff      	cmp	r3, #255	@ 0xff
 80075ec:	d910      	bls.n	8007610 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	22ff      	movs	r2, #255	@ 0xff
 80075f2:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075f8:	b299      	uxth	r1, r3
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075fe:	b2da      	uxtb	r2, r3
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	9300      	str	r3, [sp, #0]
 8007604:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007608:	68f8      	ldr	r0, [r7, #12]
 800760a:	f001 f8d9 	bl	80087c0 <I2C_TransferConfig>
 800760e:	e011      	b.n	8007634 <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007614:	b29a      	uxth	r2, r3
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800761e:	b299      	uxth	r1, r3
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007624:	b2da      	uxtb	r2, r3
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	9300      	str	r3, [sp, #0]
 800762a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800762e:	68f8      	ldr	r0, [r7, #12]
 8007630:	f001 f8c6 	bl	80087c0 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007638:	b29a      	uxth	r2, r3
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800763e:	1ad3      	subs	r3, r2, r3
 8007640:	b29a      	uxth	r2, r3
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800764c:	b2db      	uxtb	r3, r3
 800764e:	2b22      	cmp	r3, #34	@ 0x22
 8007650:	d108      	bne.n	8007664 <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007660:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007662:	e016      	b.n	8007692 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007672:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007674:	e00d      	b.n	8007692 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	f003 0320 	and.w	r3, r3, #32
 800767c:	2b00      	cmp	r3, #0
 800767e:	d008      	beq.n	8007692 <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007686:	2b00      	cmp	r3, #0
 8007688:	d003      	beq.n	8007692 <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800768a:	68b9      	ldr	r1, [r7, #8]
 800768c:	68f8      	ldr	r0, [r7, #12]
 800768e:	f000 faa9 	bl	8007be4 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	2200      	movs	r2, #0
 8007696:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800769a:	2300      	movs	r3, #0
}
 800769c:	4618      	mov	r0, r3
 800769e:	3718      	adds	r7, #24
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}
 80076a4:	80002000 	.word	0x80002000
 80076a8:	80002400 	.word	0x80002400

080076ac <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b088      	sub	sp, #32
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076bc:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80076be:	2300      	movs	r3, #0
 80076c0:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d101      	bne.n	80076d0 <I2C_Slave_ISR_DMA+0x24>
 80076cc:	2302      	movs	r3, #2
 80076ce:	e0bf      	b.n	8007850 <I2C_Slave_ISR_DMA+0x1a4>
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	f003 0320 	and.w	r3, r3, #32
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d008      	beq.n	80076f4 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d003      	beq.n	80076f4 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80076ec:	68b9      	ldr	r1, [r7, #8]
 80076ee:	68f8      	ldr	r0, [r7, #12]
 80076f0:	f000 fb40 	bl	8007d74 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	f003 0310 	and.w	r3, r3, #16
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	f000 8095 	beq.w	800782a <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007706:	2b00      	cmp	r3, #0
 8007708:	f000 808f 	beq.w	800782a <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007712:	2b00      	cmp	r3, #0
 8007714:	d104      	bne.n	8007720 <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800771c:	2b00      	cmp	r3, #0
 800771e:	d07d      	beq.n	800781c <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007724:	2b00      	cmp	r3, #0
 8007726:	d00c      	beq.n	8007742 <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800772e:	2b00      	cmp	r3, #0
 8007730:	d007      	beq.n	8007742 <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d101      	bne.n	8007742 <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 800773e:	2301      	movs	r3, #1
 8007740:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00c      	beq.n	8007764 <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007750:	2b00      	cmp	r3, #0
 8007752:	d007      	beq.n	8007764 <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d101      	bne.n	8007764 <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 8007760:	2301      	movs	r3, #1
 8007762:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8007764:	69fb      	ldr	r3, [r7, #28]
 8007766:	2b01      	cmp	r3, #1
 8007768:	d128      	bne.n	80077bc <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007770:	b2db      	uxtb	r3, r3
 8007772:	2b28      	cmp	r3, #40	@ 0x28
 8007774:	d108      	bne.n	8007788 <I2C_Slave_ISR_DMA+0xdc>
 8007776:	69bb      	ldr	r3, [r7, #24]
 8007778:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800777c:	d104      	bne.n	8007788 <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800777e:	68b9      	ldr	r1, [r7, #8]
 8007780:	68f8      	ldr	r0, [r7, #12]
 8007782:	f000 fc09 	bl	8007f98 <I2C_ITListenCplt>
 8007786:	e048      	b.n	800781a <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800778e:	b2db      	uxtb	r3, r3
 8007790:	2b29      	cmp	r3, #41	@ 0x29
 8007792:	d10e      	bne.n	80077b2 <I2C_Slave_ISR_DMA+0x106>
 8007794:	69bb      	ldr	r3, [r7, #24]
 8007796:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800779a:	d00a      	beq.n	80077b2 <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	2210      	movs	r2, #16
 80077a2:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80077a4:	68f8      	ldr	r0, [r7, #12]
 80077a6:	f000 fd62 	bl	800826e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80077aa:	68f8      	ldr	r0, [r7, #12]
 80077ac:	f000 f9bd 	bl	8007b2a <I2C_ITSlaveSeqCplt>
 80077b0:	e033      	b.n	800781a <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	2210      	movs	r2, #16
 80077b8:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80077ba:	e034      	b.n	8007826 <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	2210      	movs	r2, #16
 80077c2:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077c8:	f043 0204 	orr.w	r2, r3, #4
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077d6:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d003      	beq.n	80077e6 <I2C_Slave_ISR_DMA+0x13a>
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80077e4:	d11f      	bne.n	8007826 <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80077e6:	7dfb      	ldrb	r3, [r7, #23]
 80077e8:	2b21      	cmp	r3, #33	@ 0x21
 80077ea:	d002      	beq.n	80077f2 <I2C_Slave_ISR_DMA+0x146>
 80077ec:	7dfb      	ldrb	r3, [r7, #23]
 80077ee:	2b29      	cmp	r3, #41	@ 0x29
 80077f0:	d103      	bne.n	80077fa <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2221      	movs	r2, #33	@ 0x21
 80077f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80077f8:	e008      	b.n	800780c <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80077fa:	7dfb      	ldrb	r3, [r7, #23]
 80077fc:	2b22      	cmp	r3, #34	@ 0x22
 80077fe:	d002      	beq.n	8007806 <I2C_Slave_ISR_DMA+0x15a>
 8007800:	7dfb      	ldrb	r3, [r7, #23]
 8007802:	2b2a      	cmp	r3, #42	@ 0x2a
 8007804:	d102      	bne.n	800780c <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2222      	movs	r2, #34	@ 0x22
 800780a:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007810:	4619      	mov	r1, r3
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f000 fc14 	bl	8008040 <I2C_ITError>
      if (treatdmanack == 1U)
 8007818:	e005      	b.n	8007826 <I2C_Slave_ISR_DMA+0x17a>
 800781a:	e004      	b.n	8007826 <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	2210      	movs	r2, #16
 8007822:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007824:	e00f      	b.n	8007846 <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 8007826:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007828:	e00d      	b.n	8007846 <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	f003 0308 	and.w	r3, r3, #8
 8007830:	2b00      	cmp	r3, #0
 8007832:	d008      	beq.n	8007846 <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800783a:	2b00      	cmp	r3, #0
 800783c:	d003      	beq.n	8007846 <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800783e:	68b9      	ldr	r1, [r7, #8]
 8007840:	68f8      	ldr	r0, [r7, #12]
 8007842:	f000 f8b1 	bl	80079a8 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2200      	movs	r2, #0
 800784a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800784e:	2300      	movs	r3, #0
}
 8007850:	4618      	mov	r0, r3
 8007852:	3720      	adds	r7, #32
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}

08007858 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b086      	sub	sp, #24
 800785c:	af02      	add	r7, sp, #8
 800785e:	60f8      	str	r0, [r7, #12]
 8007860:	4608      	mov	r0, r1
 8007862:	4611      	mov	r1, r2
 8007864:	461a      	mov	r2, r3
 8007866:	4603      	mov	r3, r0
 8007868:	817b      	strh	r3, [r7, #10]
 800786a:	460b      	mov	r3, r1
 800786c:	813b      	strh	r3, [r7, #8]
 800786e:	4613      	mov	r3, r2
 8007870:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007872:	88fb      	ldrh	r3, [r7, #6]
 8007874:	b2da      	uxtb	r2, r3
 8007876:	8979      	ldrh	r1, [r7, #10]
 8007878:	4b20      	ldr	r3, [pc, #128]	@ (80078fc <I2C_RequestMemoryWrite+0xa4>)
 800787a:	9300      	str	r3, [sp, #0]
 800787c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007880:	68f8      	ldr	r0, [r7, #12]
 8007882:	f000 ff9d 	bl	80087c0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007886:	69fa      	ldr	r2, [r7, #28]
 8007888:	69b9      	ldr	r1, [r7, #24]
 800788a:	68f8      	ldr	r0, [r7, #12]
 800788c:	f000 fe2d 	bl	80084ea <I2C_WaitOnTXISFlagUntilTimeout>
 8007890:	4603      	mov	r3, r0
 8007892:	2b00      	cmp	r3, #0
 8007894:	d001      	beq.n	800789a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	e02c      	b.n	80078f4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800789a:	88fb      	ldrh	r3, [r7, #6]
 800789c:	2b01      	cmp	r3, #1
 800789e:	d105      	bne.n	80078ac <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80078a0:	893b      	ldrh	r3, [r7, #8]
 80078a2:	b2da      	uxtb	r2, r3
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	629a      	str	r2, [r3, #40]	@ 0x28
 80078aa:	e015      	b.n	80078d8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80078ac:	893b      	ldrh	r3, [r7, #8]
 80078ae:	0a1b      	lsrs	r3, r3, #8
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	b2da      	uxtb	r2, r3
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078ba:	69fa      	ldr	r2, [r7, #28]
 80078bc:	69b9      	ldr	r1, [r7, #24]
 80078be:	68f8      	ldr	r0, [r7, #12]
 80078c0:	f000 fe13 	bl	80084ea <I2C_WaitOnTXISFlagUntilTimeout>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d001      	beq.n	80078ce <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	e012      	b.n	80078f4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80078ce:	893b      	ldrh	r3, [r7, #8]
 80078d0:	b2da      	uxtb	r2, r3
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80078d8:	69fb      	ldr	r3, [r7, #28]
 80078da:	9300      	str	r3, [sp, #0]
 80078dc:	69bb      	ldr	r3, [r7, #24]
 80078de:	2200      	movs	r2, #0
 80078e0:	2180      	movs	r1, #128	@ 0x80
 80078e2:	68f8      	ldr	r0, [r7, #12]
 80078e4:	f000 fdb2 	bl	800844c <I2C_WaitOnFlagUntilTimeout>
 80078e8:	4603      	mov	r3, r0
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d001      	beq.n	80078f2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80078ee:	2301      	movs	r3, #1
 80078f0:	e000      	b.n	80078f4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80078f2:	2300      	movs	r3, #0
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3710      	adds	r7, #16
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}
 80078fc:	80002000 	.word	0x80002000

08007900 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b086      	sub	sp, #24
 8007904:	af02      	add	r7, sp, #8
 8007906:	60f8      	str	r0, [r7, #12]
 8007908:	4608      	mov	r0, r1
 800790a:	4611      	mov	r1, r2
 800790c:	461a      	mov	r2, r3
 800790e:	4603      	mov	r3, r0
 8007910:	817b      	strh	r3, [r7, #10]
 8007912:	460b      	mov	r3, r1
 8007914:	813b      	strh	r3, [r7, #8]
 8007916:	4613      	mov	r3, r2
 8007918:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800791a:	88fb      	ldrh	r3, [r7, #6]
 800791c:	b2da      	uxtb	r2, r3
 800791e:	8979      	ldrh	r1, [r7, #10]
 8007920:	4b20      	ldr	r3, [pc, #128]	@ (80079a4 <I2C_RequestMemoryRead+0xa4>)
 8007922:	9300      	str	r3, [sp, #0]
 8007924:	2300      	movs	r3, #0
 8007926:	68f8      	ldr	r0, [r7, #12]
 8007928:	f000 ff4a 	bl	80087c0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800792c:	69fa      	ldr	r2, [r7, #28]
 800792e:	69b9      	ldr	r1, [r7, #24]
 8007930:	68f8      	ldr	r0, [r7, #12]
 8007932:	f000 fdda 	bl	80084ea <I2C_WaitOnTXISFlagUntilTimeout>
 8007936:	4603      	mov	r3, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	d001      	beq.n	8007940 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	e02c      	b.n	800799a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007940:	88fb      	ldrh	r3, [r7, #6]
 8007942:	2b01      	cmp	r3, #1
 8007944:	d105      	bne.n	8007952 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007946:	893b      	ldrh	r3, [r7, #8]
 8007948:	b2da      	uxtb	r2, r3
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007950:	e015      	b.n	800797e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007952:	893b      	ldrh	r3, [r7, #8]
 8007954:	0a1b      	lsrs	r3, r3, #8
 8007956:	b29b      	uxth	r3, r3
 8007958:	b2da      	uxtb	r2, r3
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007960:	69fa      	ldr	r2, [r7, #28]
 8007962:	69b9      	ldr	r1, [r7, #24]
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f000 fdc0 	bl	80084ea <I2C_WaitOnTXISFlagUntilTimeout>
 800796a:	4603      	mov	r3, r0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d001      	beq.n	8007974 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007970:	2301      	movs	r3, #1
 8007972:	e012      	b.n	800799a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007974:	893b      	ldrh	r3, [r7, #8]
 8007976:	b2da      	uxtb	r2, r3
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800797e:	69fb      	ldr	r3, [r7, #28]
 8007980:	9300      	str	r3, [sp, #0]
 8007982:	69bb      	ldr	r3, [r7, #24]
 8007984:	2200      	movs	r2, #0
 8007986:	2140      	movs	r1, #64	@ 0x40
 8007988:	68f8      	ldr	r0, [r7, #12]
 800798a:	f000 fd5f 	bl	800844c <I2C_WaitOnFlagUntilTimeout>
 800798e:	4603      	mov	r3, r0
 8007990:	2b00      	cmp	r3, #0
 8007992:	d001      	beq.n	8007998 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007994:	2301      	movs	r3, #1
 8007996:	e000      	b.n	800799a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007998:	2300      	movs	r3, #0
}
 800799a:	4618      	mov	r0, r3
 800799c:	3710      	adds	r7, #16
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	bf00      	nop
 80079a4:	80002000 	.word	0x80002000

080079a8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b084      	sub	sp, #16
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079b8:	b2db      	uxtb	r3, r3
 80079ba:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80079be:	2b28      	cmp	r3, #40	@ 0x28
 80079c0:	d16a      	bne.n	8007a98 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	699b      	ldr	r3, [r3, #24]
 80079c8:	0c1b      	lsrs	r3, r3, #16
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	f003 0301 	and.w	r3, r3, #1
 80079d0:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	699b      	ldr	r3, [r3, #24]
 80079d8:	0c1b      	lsrs	r3, r3, #16
 80079da:	b29b      	uxth	r3, r3
 80079dc:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80079e0:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	b29b      	uxth	r3, r3
 80079ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079ee:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	68db      	ldr	r3, [r3, #12]
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80079fc:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	68db      	ldr	r3, [r3, #12]
 8007a02:	2b02      	cmp	r3, #2
 8007a04:	d138      	bne.n	8007a78 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8007a06:	897b      	ldrh	r3, [r7, #10]
 8007a08:	09db      	lsrs	r3, r3, #7
 8007a0a:	b29a      	uxth	r2, r3
 8007a0c:	89bb      	ldrh	r3, [r7, #12]
 8007a0e:	4053      	eors	r3, r2
 8007a10:	b29b      	uxth	r3, r3
 8007a12:	f003 0306 	and.w	r3, r3, #6
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d11c      	bne.n	8007a54 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8007a1a:	897b      	ldrh	r3, [r7, #10]
 8007a1c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a22:	1c5a      	adds	r2, r3, #1
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a2c:	2b02      	cmp	r3, #2
 8007a2e:	d13b      	bne.n	8007aa8 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	2208      	movs	r2, #8
 8007a3c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2200      	movs	r2, #0
 8007a42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007a46:	89ba      	ldrh	r2, [r7, #12]
 8007a48:	7bfb      	ldrb	r3, [r7, #15]
 8007a4a:	4619      	mov	r1, r3
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f7ff f9bc 	bl	8006dca <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007a52:	e029      	b.n	8007aa8 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8007a54:	893b      	ldrh	r3, [r7, #8]
 8007a56:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007a58:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f000 ff65 	bl	800892c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007a6a:	89ba      	ldrh	r2, [r7, #12]
 8007a6c:	7bfb      	ldrb	r3, [r7, #15]
 8007a6e:	4619      	mov	r1, r3
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f7ff f9aa 	bl	8006dca <HAL_I2C_AddrCallback>
}
 8007a76:	e017      	b.n	8007aa8 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007a78:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f000 ff55 	bl	800892c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2200      	movs	r2, #0
 8007a86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007a8a:	89ba      	ldrh	r2, [r7, #12]
 8007a8c:	7bfb      	ldrb	r3, [r7, #15]
 8007a8e:	4619      	mov	r1, r3
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	f7ff f99a 	bl	8006dca <HAL_I2C_AddrCallback>
}
 8007a96:	e007      	b.n	8007aa8 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	2208      	movs	r2, #8
 8007a9e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8007aa8:	bf00      	nop
 8007aaa:	3710      	adds	r7, #16
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}

08007ab0 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b082      	sub	sp, #8
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	2b21      	cmp	r3, #33	@ 0x21
 8007aca:	d115      	bne.n	8007af8 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2220      	movs	r2, #32
 8007ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2211      	movs	r2, #17
 8007ad8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2200      	movs	r2, #0
 8007ade:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007ae0:	2101      	movs	r1, #1
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f000 ff22 	bl	800892c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2200      	movs	r2, #0
 8007aec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	f7fb fc83 	bl	80033fc <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007af6:	e014      	b.n	8007b22 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2220      	movs	r2, #32
 8007afc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2212      	movs	r2, #18
 8007b04:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007b0c:	2102      	movs	r1, #2
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f000 ff0c 	bl	800892c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2200      	movs	r2, #0
 8007b18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f7fb fc7d 	bl	800341c <HAL_I2C_MasterRxCpltCallback>
}
 8007b22:	bf00      	nop
 8007b24:	3708      	adds	r7, #8
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}

08007b2a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007b2a:	b580      	push	{r7, lr}
 8007b2c:	b084      	sub	sp, #16
 8007b2e:	af00      	add	r7, sp, #0
 8007b30:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d008      	beq.n	8007b5e <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	681a      	ldr	r2, [r3, #0]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007b5a:	601a      	str	r2, [r3, #0]
 8007b5c:	e00c      	b.n	8007b78 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d007      	beq.n	8007b78 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	681a      	ldr	r2, [r3, #0]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007b76:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	2b29      	cmp	r3, #41	@ 0x29
 8007b82:	d112      	bne.n	8007baa <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2228      	movs	r2, #40	@ 0x28
 8007b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2221      	movs	r2, #33	@ 0x21
 8007b90:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007b92:	2101      	movs	r1, #1
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 fec9 	bl	800892c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f7ff f8fd 	bl	8006da2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007ba8:	e017      	b.n	8007bda <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007bb0:	b2db      	uxtb	r3, r3
 8007bb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8007bb4:	d111      	bne.n	8007bda <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2228      	movs	r2, #40	@ 0x28
 8007bba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2222      	movs	r2, #34	@ 0x22
 8007bc2:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007bc4:	2102      	movs	r1, #2
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f000 feb0 	bl	800892c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f7ff f8ee 	bl	8006db6 <HAL_I2C_SlaveRxCpltCallback>
}
 8007bda:	bf00      	nop
 8007bdc:	3710      	adds	r7, #16
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}
	...

08007be4 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b086      	sub	sp, #24
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	2220      	movs	r2, #32
 8007bf8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	2b21      	cmp	r3, #33	@ 0x21
 8007c04:	d107      	bne.n	8007c16 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007c06:	2101      	movs	r1, #1
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f000 fe8f 	bl	800892c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2211      	movs	r2, #17
 8007c12:	631a      	str	r2, [r3, #48]	@ 0x30
 8007c14:	e00c      	b.n	8007c30 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c1c:	b2db      	uxtb	r3, r3
 8007c1e:	2b22      	cmp	r3, #34	@ 0x22
 8007c20:	d106      	bne.n	8007c30 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007c22:	2102      	movs	r1, #2
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f000 fe81 	bl	800892c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2212      	movs	r2, #18
 8007c2e:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	6859      	ldr	r1, [r3, #4]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	4b4c      	ldr	r3, [pc, #304]	@ (8007d6c <I2C_ITMasterCplt+0x188>)
 8007c3c:	400b      	ands	r3, r1
 8007c3e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	4a49      	ldr	r2, [pc, #292]	@ (8007d70 <I2C_ITMasterCplt+0x18c>)
 8007c4a:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	f003 0310 	and.w	r3, r3, #16
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d009      	beq.n	8007c6a <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2210      	movs	r2, #16
 8007c5c:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c62:	f043 0204 	orr.w	r2, r3, #4
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c70:	b2db      	uxtb	r3, r3
 8007c72:	2b60      	cmp	r3, #96	@ 0x60
 8007c74:	d10a      	bne.n	8007c8c <I2C_ITMasterCplt+0xa8>
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	f003 0304 	and.w	r3, r3, #4
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d005      	beq.n	8007c8c <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8007c8a:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f000 faee 	bl	800826e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c96:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c9e:	b2db      	uxtb	r3, r3
 8007ca0:	2b60      	cmp	r3, #96	@ 0x60
 8007ca2:	d002      	beq.n	8007caa <I2C_ITMasterCplt+0xc6>
 8007ca4:	693b      	ldr	r3, [r7, #16]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d006      	beq.n	8007cb8 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cae:	4619      	mov	r1, r3
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f000 f9c5 	bl	8008040 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007cb6:	e054      	b.n	8007d62 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	2b21      	cmp	r3, #33	@ 0x21
 8007cc2:	d124      	bne.n	8007d0e <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2220      	movs	r2, #32
 8007cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007cd8:	b2db      	uxtb	r3, r3
 8007cda:	2b40      	cmp	r3, #64	@ 0x40
 8007cdc:	d10b      	bne.n	8007cf6 <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f7ff f883 	bl	8006dfa <HAL_I2C_MemTxCpltCallback>
}
 8007cf4:	e035      	b.n	8007d62 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2200      	movs	r2, #0
 8007d02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f7fb fb78 	bl	80033fc <HAL_I2C_MasterTxCpltCallback>
}
 8007d0c:	e029      	b.n	8007d62 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d14:	b2db      	uxtb	r3, r3
 8007d16:	2b22      	cmp	r3, #34	@ 0x22
 8007d18:	d123      	bne.n	8007d62 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2220      	movs	r2, #32
 8007d1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2200      	movs	r2, #0
 8007d26:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	2b40      	cmp	r3, #64	@ 0x40
 8007d32:	d10b      	bne.n	8007d4c <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2200      	movs	r2, #0
 8007d38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f7ff f862 	bl	8006e0e <HAL_I2C_MemRxCpltCallback>
}
 8007d4a:	e00a      	b.n	8007d62 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f7fb fb5d 	bl	800341c <HAL_I2C_MasterRxCpltCallback>
}
 8007d62:	bf00      	nop
 8007d64:	3718      	adds	r7, #24
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}
 8007d6a:	bf00      	nop
 8007d6c:	fe00e800 	.word	0xfe00e800
 8007d70:	ffff0000 	.word	0xffff0000

08007d74 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b086      	sub	sp, #24
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d90:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	2220      	movs	r2, #32
 8007d98:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007d9a:	7bfb      	ldrb	r3, [r7, #15]
 8007d9c:	2b21      	cmp	r3, #33	@ 0x21
 8007d9e:	d002      	beq.n	8007da6 <I2C_ITSlaveCplt+0x32>
 8007da0:	7bfb      	ldrb	r3, [r7, #15]
 8007da2:	2b29      	cmp	r3, #41	@ 0x29
 8007da4:	d108      	bne.n	8007db8 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8007da6:	f248 0101 	movw	r1, #32769	@ 0x8001
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f000 fdbe 	bl	800892c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2221      	movs	r2, #33	@ 0x21
 8007db4:	631a      	str	r2, [r3, #48]	@ 0x30
 8007db6:	e019      	b.n	8007dec <I2C_ITSlaveCplt+0x78>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007db8:	7bfb      	ldrb	r3, [r7, #15]
 8007dba:	2b22      	cmp	r3, #34	@ 0x22
 8007dbc:	d002      	beq.n	8007dc4 <I2C_ITSlaveCplt+0x50>
 8007dbe:	7bfb      	ldrb	r3, [r7, #15]
 8007dc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007dc2:	d108      	bne.n	8007dd6 <I2C_ITSlaveCplt+0x62>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8007dc4:	f248 0102 	movw	r1, #32770	@ 0x8002
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	f000 fdaf 	bl	800892c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2222      	movs	r2, #34	@ 0x22
 8007dd2:	631a      	str	r2, [r3, #48]	@ 0x30
 8007dd4:	e00a      	b.n	8007dec <I2C_ITSlaveCplt+0x78>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8007dd6:	7bfb      	ldrb	r3, [r7, #15]
 8007dd8:	2b28      	cmp	r3, #40	@ 0x28
 8007dda:	d107      	bne.n	8007dec <I2C_ITSlaveCplt+0x78>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8007ddc:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f000 fda3 	bl	800892c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2200      	movs	r2, #0
 8007dea:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	685a      	ldr	r2, [r3, #4]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007dfa:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	6859      	ldr	r1, [r3, #4]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681a      	ldr	r2, [r3, #0]
 8007e06:	4b62      	ldr	r3, [pc, #392]	@ (8007f90 <I2C_ITSlaveCplt+0x21c>)
 8007e08:	400b      	ands	r3, r1
 8007e0a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f000 fa2e 	bl	800826e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d013      	beq.n	8007e44 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007e2a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d01f      	beq.n	8007e74 <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	b29a      	uxth	r2, r3
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007e42:	e017      	b.n	8007e74 <I2C_ITSlaveCplt+0x100>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d012      	beq.n	8007e74 <I2C_ITSlaveCplt+0x100>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	681a      	ldr	r2, [r3, #0]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007e5c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d006      	beq.n	8007e74 <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	b29a      	uxth	r2, r3
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	f003 0304 	and.w	r3, r3, #4
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d020      	beq.n	8007ec0 <I2C_ITSlaveCplt+0x14c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	f023 0304 	bic.w	r3, r3, #4
 8007e84:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e90:	b2d2      	uxtb	r2, r2
 8007e92:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e98:	1c5a      	adds	r2, r3, #1
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d00c      	beq.n	8007ec0 <I2C_ITSlaveCplt+0x14c>
    {
      hi2c->XferSize--;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007eaa:	3b01      	subs	r3, #1
 8007eac:	b29a      	uxth	r2, r3
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	3b01      	subs	r3, #1
 8007eba:	b29a      	uxth	r2, r3
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d005      	beq.n	8007ed6 <I2C_ITSlaveCplt+0x162>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ece:	f043 0204 	orr.w	r2, r3, #4
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d010      	beq.n	8007f0e <I2C_ITSlaveCplt+0x19a>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ef0:	4619      	mov	r1, r3
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f000 f8a4 	bl	8008040 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007efe:	b2db      	uxtb	r3, r3
 8007f00:	2b28      	cmp	r3, #40	@ 0x28
 8007f02:	d141      	bne.n	8007f88 <I2C_ITSlaveCplt+0x214>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8007f04:	6979      	ldr	r1, [r7, #20]
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f000 f846 	bl	8007f98 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007f0c:	e03c      	b.n	8007f88 <I2C_ITSlaveCplt+0x214>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f12:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007f16:	d014      	beq.n	8007f42 <I2C_ITSlaveCplt+0x1ce>
    I2C_ITSlaveSeqCplt(hi2c);
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f7ff fe06 	bl	8007b2a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	4a1c      	ldr	r2, [pc, #112]	@ (8007f94 <I2C_ITSlaveCplt+0x220>)
 8007f22:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2220      	movs	r2, #32
 8007f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2200      	movs	r2, #0
 8007f36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f7fe ff53 	bl	8006de6 <HAL_I2C_ListenCpltCallback>
}
 8007f40:	e022      	b.n	8007f88 <I2C_ITSlaveCplt+0x214>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	2b22      	cmp	r3, #34	@ 0x22
 8007f4c:	d10e      	bne.n	8007f6c <I2C_ITSlaveCplt+0x1f8>
    hi2c->State = HAL_I2C_STATE_READY;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2220      	movs	r2, #32
 8007f52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f7fe ff26 	bl	8006db6 <HAL_I2C_SlaveRxCpltCallback>
}
 8007f6a:	e00d      	b.n	8007f88 <I2C_ITSlaveCplt+0x214>
    hi2c->State = HAL_I2C_STATE_READY;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2220      	movs	r2, #32
 8007f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2200      	movs	r2, #0
 8007f78:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f7fe ff0d 	bl	8006da2 <HAL_I2C_SlaveTxCpltCallback>
}
 8007f88:	bf00      	nop
 8007f8a:	3718      	adds	r7, #24
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}
 8007f90:	fe00e800 	.word	0xfe00e800
 8007f94:	ffff0000 	.word	0xffff0000

08007f98 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b082      	sub	sp, #8
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
 8007fa0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	4a25      	ldr	r2, [pc, #148]	@ (800803c <I2C_ITListenCplt+0xa4>)
 8007fa6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2200      	movs	r2, #0
 8007fac:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2220      	movs	r2, #32
 8007fb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	f003 0304 	and.w	r3, r3, #4
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d022      	beq.n	8008014 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fd8:	b2d2      	uxtb	r2, r2
 8007fda:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fe0:	1c5a      	adds	r2, r3, #1
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d012      	beq.n	8008014 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ff2:	3b01      	subs	r3, #1
 8007ff4:	b29a      	uxth	r2, r3
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ffe:	b29b      	uxth	r3, r3
 8008000:	3b01      	subs	r3, #1
 8008002:	b29a      	uxth	r2, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800800c:	f043 0204 	orr.w	r2, r3, #4
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008014:	f248 0103 	movw	r1, #32771	@ 0x8003
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f000 fc87 	bl	800892c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	2210      	movs	r2, #16
 8008024:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2200      	movs	r2, #0
 800802a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f7fe fed9 	bl	8006de6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8008034:	bf00      	nop
 8008036:	3708      	adds	r7, #8
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}
 800803c:	ffff0000 	.word	0xffff0000

08008040 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b084      	sub	sp, #16
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
 8008048:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008050:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	4a6d      	ldr	r2, [pc, #436]	@ (8008214 <I2C_ITError+0x1d4>)
 800805e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2200      	movs	r2, #0
 8008064:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	431a      	orrs	r2, r3
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8008072:	7bfb      	ldrb	r3, [r7, #15]
 8008074:	2b28      	cmp	r3, #40	@ 0x28
 8008076:	d005      	beq.n	8008084 <I2C_ITError+0x44>
 8008078:	7bfb      	ldrb	r3, [r7, #15]
 800807a:	2b29      	cmp	r3, #41	@ 0x29
 800807c:	d002      	beq.n	8008084 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800807e:	7bfb      	ldrb	r3, [r7, #15]
 8008080:	2b2a      	cmp	r3, #42	@ 0x2a
 8008082:	d10b      	bne.n	800809c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008084:	2103      	movs	r1, #3
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 fc50 	bl	800892c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2228      	movs	r2, #40	@ 0x28
 8008090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	4a60      	ldr	r2, [pc, #384]	@ (8008218 <I2C_ITError+0x1d8>)
 8008098:	635a      	str	r2, [r3, #52]	@ 0x34
 800809a:	e030      	b.n	80080fe <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800809c:	f248 0103 	movw	r1, #32771	@ 0x8003
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f000 fc43 	bl	800892c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f000 f8e1 	bl	800826e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080b2:	b2db      	uxtb	r3, r3
 80080b4:	2b60      	cmp	r3, #96	@ 0x60
 80080b6:	d01f      	beq.n	80080f8 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2220      	movs	r2, #32
 80080bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	699b      	ldr	r3, [r3, #24]
 80080c6:	f003 0320 	and.w	r3, r3, #32
 80080ca:	2b20      	cmp	r3, #32
 80080cc:	d114      	bne.n	80080f8 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	699b      	ldr	r3, [r3, #24]
 80080d4:	f003 0310 	and.w	r3, r3, #16
 80080d8:	2b10      	cmp	r3, #16
 80080da:	d109      	bne.n	80080f0 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	2210      	movs	r2, #16
 80080e2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080e8:	f043 0204 	orr.w	r2, r3, #4
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	2220      	movs	r2, #32
 80080f6:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2200      	movs	r2, #0
 80080fc:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008102:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008108:	2b00      	cmp	r3, #0
 800810a:	d039      	beq.n	8008180 <I2C_ITError+0x140>
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	2b11      	cmp	r3, #17
 8008110:	d002      	beq.n	8008118 <I2C_ITError+0xd8>
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	2b21      	cmp	r3, #33	@ 0x21
 8008116:	d133      	bne.n	8008180 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008122:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008126:	d107      	bne.n	8008138 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	681a      	ldr	r2, [r3, #0]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008136:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800813c:	4618      	mov	r0, r3
 800813e:	f7fd feed 	bl	8005f1c <HAL_DMA_GetState>
 8008142:	4603      	mov	r3, r0
 8008144:	2b01      	cmp	r3, #1
 8008146:	d017      	beq.n	8008178 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800814c:	4a33      	ldr	r2, [pc, #204]	@ (800821c <I2C_ITError+0x1dc>)
 800814e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2200      	movs	r2, #0
 8008154:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800815c:	4618      	mov	r0, r3
 800815e:	f7fd fded 	bl	8005d3c <HAL_DMA_Abort_IT>
 8008162:	4603      	mov	r3, r0
 8008164:	2b00      	cmp	r3, #0
 8008166:	d04d      	beq.n	8008204 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800816c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008172:	4610      	mov	r0, r2
 8008174:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008176:	e045      	b.n	8008204 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f000 f851 	bl	8008220 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800817e:	e041      	b.n	8008204 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008184:	2b00      	cmp	r3, #0
 8008186:	d039      	beq.n	80081fc <I2C_ITError+0x1bc>
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	2b12      	cmp	r3, #18
 800818c:	d002      	beq.n	8008194 <I2C_ITError+0x154>
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	2b22      	cmp	r3, #34	@ 0x22
 8008192:	d133      	bne.n	80081fc <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800819e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081a2:	d107      	bne.n	80081b4 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80081b2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081b8:	4618      	mov	r0, r3
 80081ba:	f7fd feaf 	bl	8005f1c <HAL_DMA_GetState>
 80081be:	4603      	mov	r3, r0
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d017      	beq.n	80081f4 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081c8:	4a14      	ldr	r2, [pc, #80]	@ (800821c <I2C_ITError+0x1dc>)
 80081ca:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2200      	movs	r2, #0
 80081d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081d8:	4618      	mov	r0, r3
 80081da:	f7fd fdaf 	bl	8005d3c <HAL_DMA_Abort_IT>
 80081de:	4603      	mov	r3, r0
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d011      	beq.n	8008208 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081ea:	687a      	ldr	r2, [r7, #4]
 80081ec:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80081ee:	4610      	mov	r0, r2
 80081f0:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80081f2:	e009      	b.n	8008208 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f000 f813 	bl	8008220 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80081fa:	e005      	b.n	8008208 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 f80f 	bl	8008220 <I2C_TreatErrorCallback>
  }
}
 8008202:	e002      	b.n	800820a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008204:	bf00      	nop
 8008206:	e000      	b.n	800820a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008208:	bf00      	nop
}
 800820a:	bf00      	nop
 800820c:	3710      	adds	r7, #16
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
 8008212:	bf00      	nop
 8008214:	ffff0000 	.word	0xffff0000
 8008218:	08007099 	.word	0x08007099
 800821c:	08008411 	.word	0x08008411

08008220 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b082      	sub	sp, #8
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800822e:	b2db      	uxtb	r3, r3
 8008230:	2b60      	cmp	r3, #96	@ 0x60
 8008232:	d10e      	bne.n	8008252 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2220      	movs	r2, #32
 8008238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2200      	movs	r2, #0
 8008240:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2200      	movs	r2, #0
 8008246:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f7fe fdf3 	bl	8006e36 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008250:	e009      	b.n	8008266 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2200      	movs	r2, #0
 8008256:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f7fe fdde 	bl	8006e22 <HAL_I2C_ErrorCallback>
}
 8008266:	bf00      	nop
 8008268:	3708      	adds	r7, #8
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}

0800826e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800826e:	b480      	push	{r7}
 8008270:	b083      	sub	sp, #12
 8008272:	af00      	add	r7, sp, #0
 8008274:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	699b      	ldr	r3, [r3, #24]
 800827c:	f003 0302 	and.w	r3, r3, #2
 8008280:	2b02      	cmp	r3, #2
 8008282:	d103      	bne.n	800828c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	2200      	movs	r2, #0
 800828a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	699b      	ldr	r3, [r3, #24]
 8008292:	f003 0301 	and.w	r3, r3, #1
 8008296:	2b01      	cmp	r3, #1
 8008298:	d007      	beq.n	80082aa <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	699a      	ldr	r2, [r3, #24]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f042 0201 	orr.w	r2, r2, #1
 80082a8:	619a      	str	r2, [r3, #24]
  }
}
 80082aa:	bf00      	nop
 80082ac:	370c      	adds	r7, #12
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr

080082b6 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80082b6:	b580      	push	{r7, lr}
 80082b8:	b084      	sub	sp, #16
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082c2:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	681a      	ldr	r2, [r3, #0]
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80082d2:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082d8:	b29b      	uxth	r3, r3
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d104      	bne.n	80082e8 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80082de:	2120      	movs	r1, #32
 80082e0:	68f8      	ldr	r0, [r7, #12]
 80082e2:	f000 fa9f 	bl	8008824 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80082e6:	e02d      	b.n	8008344 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082ec:	68fa      	ldr	r2, [r7, #12]
 80082ee:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80082f0:	441a      	add	r2, r3
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082fa:	b29b      	uxth	r3, r3
 80082fc:	2bff      	cmp	r3, #255	@ 0xff
 80082fe:	d903      	bls.n	8008308 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	22ff      	movs	r2, #255	@ 0xff
 8008304:	851a      	strh	r2, [r3, #40]	@ 0x28
 8008306:	e004      	b.n	8008312 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800830c:	b29a      	uxth	r2, r3
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800831a:	4619      	mov	r1, r3
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	3328      	adds	r3, #40	@ 0x28
 8008322:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8008328:	f7fd fc6a 	bl	8005c00 <HAL_DMA_Start_IT>
 800832c:	4603      	mov	r3, r0
 800832e:	2b00      	cmp	r3, #0
 8008330:	d004      	beq.n	800833c <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8008332:	2110      	movs	r1, #16
 8008334:	68f8      	ldr	r0, [r7, #12]
 8008336:	f7ff fe83 	bl	8008040 <I2C_ITError>
}
 800833a:	e003      	b.n	8008344 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800833c:	2140      	movs	r1, #64	@ 0x40
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	f000 fa70 	bl	8008824 <I2C_Enable_IRQ>
}
 8008344:	bf00      	nop
 8008346:	3710      	adds	r7, #16
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}

0800834c <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b084      	sub	sp, #16
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008358:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008368:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800836e:	b29b      	uxth	r3, r3
 8008370:	2b00      	cmp	r3, #0
 8008372:	d104      	bne.n	800837e <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008374:	2120      	movs	r1, #32
 8008376:	68f8      	ldr	r0, [r7, #12]
 8008378:	f000 fa54 	bl	8008824 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800837c:	e02d      	b.n	80083da <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008382:	68fa      	ldr	r2, [r7, #12]
 8008384:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8008386:	441a      	add	r2, r3
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008390:	b29b      	uxth	r3, r3
 8008392:	2bff      	cmp	r3, #255	@ 0xff
 8008394:	d903      	bls.n	800839e <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	22ff      	movs	r2, #255	@ 0xff
 800839a:	851a      	strh	r2, [r3, #40]	@ 0x28
 800839c:	e004      	b.n	80083a8 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083a2:	b29a      	uxth	r2, r3
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	3324      	adds	r3, #36	@ 0x24
 80083b2:	4619      	mov	r1, r3
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083b8:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80083be:	f7fd fc1f 	bl	8005c00 <HAL_DMA_Start_IT>
 80083c2:	4603      	mov	r3, r0
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d004      	beq.n	80083d2 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80083c8:	2110      	movs	r1, #16
 80083ca:	68f8      	ldr	r0, [r7, #12]
 80083cc:	f7ff fe38 	bl	8008040 <I2C_ITError>
}
 80083d0:	e003      	b.n	80083da <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80083d2:	2140      	movs	r1, #64	@ 0x40
 80083d4:	68f8      	ldr	r0, [r7, #12]
 80083d6:	f000 fa25 	bl	8008824 <I2C_Enable_IRQ>
}
 80083da:	bf00      	nop
 80083dc:	3710      	adds	r7, #16
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}

080083e2 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80083e2:	b580      	push	{r7, lr}
 80083e4:	b084      	sub	sp, #16
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083ee:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	685a      	ldr	r2, [r3, #4]
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80083fe:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8008400:	2110      	movs	r1, #16
 8008402:	68f8      	ldr	r0, [r7, #12]
 8008404:	f7ff fe1c 	bl	8008040 <I2C_ITError>
}
 8008408:	bf00      	nop
 800840a:	3710      	adds	r7, #16
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}

08008410 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b084      	sub	sp, #16
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800841c:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008422:	2b00      	cmp	r3, #0
 8008424:	d003      	beq.n	800842e <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800842a:	2200      	movs	r2, #0
 800842c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008432:	2b00      	cmp	r3, #0
 8008434:	d003      	beq.n	800843e <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800843a:	2200      	movs	r2, #0
 800843c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800843e:	68f8      	ldr	r0, [r7, #12]
 8008440:	f7ff feee 	bl	8008220 <I2C_TreatErrorCallback>
}
 8008444:	bf00      	nop
 8008446:	3710      	adds	r7, #16
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}

0800844c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b084      	sub	sp, #16
 8008450:	af00      	add	r7, sp, #0
 8008452:	60f8      	str	r0, [r7, #12]
 8008454:	60b9      	str	r1, [r7, #8]
 8008456:	603b      	str	r3, [r7, #0]
 8008458:	4613      	mov	r3, r2
 800845a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800845c:	e031      	b.n	80084c2 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008464:	d02d      	beq.n	80084c2 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008466:	f7fb fd31 	bl	8003ecc <HAL_GetTick>
 800846a:	4602      	mov	r2, r0
 800846c:	69bb      	ldr	r3, [r7, #24]
 800846e:	1ad3      	subs	r3, r2, r3
 8008470:	683a      	ldr	r2, [r7, #0]
 8008472:	429a      	cmp	r2, r3
 8008474:	d302      	bcc.n	800847c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d122      	bne.n	80084c2 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	699a      	ldr	r2, [r3, #24]
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	4013      	ands	r3, r2
 8008486:	68ba      	ldr	r2, [r7, #8]
 8008488:	429a      	cmp	r2, r3
 800848a:	bf0c      	ite	eq
 800848c:	2301      	moveq	r3, #1
 800848e:	2300      	movne	r3, #0
 8008490:	b2db      	uxtb	r3, r3
 8008492:	461a      	mov	r2, r3
 8008494:	79fb      	ldrb	r3, [r7, #7]
 8008496:	429a      	cmp	r2, r3
 8008498:	d113      	bne.n	80084c2 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800849e:	f043 0220 	orr.w	r2, r3, #32
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2220      	movs	r2, #32
 80084aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	2200      	movs	r2, #0
 80084b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	2200      	movs	r2, #0
 80084ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80084be:	2301      	movs	r3, #1
 80084c0:	e00f      	b.n	80084e2 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	699a      	ldr	r2, [r3, #24]
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	4013      	ands	r3, r2
 80084cc:	68ba      	ldr	r2, [r7, #8]
 80084ce:	429a      	cmp	r2, r3
 80084d0:	bf0c      	ite	eq
 80084d2:	2301      	moveq	r3, #1
 80084d4:	2300      	movne	r3, #0
 80084d6:	b2db      	uxtb	r3, r3
 80084d8:	461a      	mov	r2, r3
 80084da:	79fb      	ldrb	r3, [r7, #7]
 80084dc:	429a      	cmp	r2, r3
 80084de:	d0be      	beq.n	800845e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80084e0:	2300      	movs	r3, #0
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	3710      	adds	r7, #16
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}

080084ea <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80084ea:	b580      	push	{r7, lr}
 80084ec:	b084      	sub	sp, #16
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	60f8      	str	r0, [r7, #12]
 80084f2:	60b9      	str	r1, [r7, #8]
 80084f4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80084f6:	e033      	b.n	8008560 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80084f8:	687a      	ldr	r2, [r7, #4]
 80084fa:	68b9      	ldr	r1, [r7, #8]
 80084fc:	68f8      	ldr	r0, [r7, #12]
 80084fe:	f000 f87f 	bl	8008600 <I2C_IsErrorOccurred>
 8008502:	4603      	mov	r3, r0
 8008504:	2b00      	cmp	r3, #0
 8008506:	d001      	beq.n	800850c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008508:	2301      	movs	r3, #1
 800850a:	e031      	b.n	8008570 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008512:	d025      	beq.n	8008560 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008514:	f7fb fcda 	bl	8003ecc <HAL_GetTick>
 8008518:	4602      	mov	r2, r0
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	1ad3      	subs	r3, r2, r3
 800851e:	68ba      	ldr	r2, [r7, #8]
 8008520:	429a      	cmp	r2, r3
 8008522:	d302      	bcc.n	800852a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d11a      	bne.n	8008560 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	699b      	ldr	r3, [r3, #24]
 8008530:	f003 0302 	and.w	r3, r3, #2
 8008534:	2b02      	cmp	r3, #2
 8008536:	d013      	beq.n	8008560 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800853c:	f043 0220 	orr.w	r2, r3, #32
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	2220      	movs	r2, #32
 8008548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	2200      	movs	r2, #0
 8008550:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2200      	movs	r2, #0
 8008558:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800855c:	2301      	movs	r3, #1
 800855e:	e007      	b.n	8008570 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	699b      	ldr	r3, [r3, #24]
 8008566:	f003 0302 	and.w	r3, r3, #2
 800856a:	2b02      	cmp	r3, #2
 800856c:	d1c4      	bne.n	80084f8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800856e:	2300      	movs	r3, #0
}
 8008570:	4618      	mov	r0, r3
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b084      	sub	sp, #16
 800857c:	af00      	add	r7, sp, #0
 800857e:	60f8      	str	r0, [r7, #12]
 8008580:	60b9      	str	r1, [r7, #8]
 8008582:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008584:	e02f      	b.n	80085e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008586:	687a      	ldr	r2, [r7, #4]
 8008588:	68b9      	ldr	r1, [r7, #8]
 800858a:	68f8      	ldr	r0, [r7, #12]
 800858c:	f000 f838 	bl	8008600 <I2C_IsErrorOccurred>
 8008590:	4603      	mov	r3, r0
 8008592:	2b00      	cmp	r3, #0
 8008594:	d001      	beq.n	800859a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008596:	2301      	movs	r3, #1
 8008598:	e02d      	b.n	80085f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800859a:	f7fb fc97 	bl	8003ecc <HAL_GetTick>
 800859e:	4602      	mov	r2, r0
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	1ad3      	subs	r3, r2, r3
 80085a4:	68ba      	ldr	r2, [r7, #8]
 80085a6:	429a      	cmp	r2, r3
 80085a8:	d302      	bcc.n	80085b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d11a      	bne.n	80085e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	699b      	ldr	r3, [r3, #24]
 80085b6:	f003 0320 	and.w	r3, r3, #32
 80085ba:	2b20      	cmp	r3, #32
 80085bc:	d013      	beq.n	80085e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085c2:	f043 0220 	orr.w	r2, r3, #32
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	2220      	movs	r2, #32
 80085ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	2200      	movs	r2, #0
 80085d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2200      	movs	r2, #0
 80085de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80085e2:	2301      	movs	r3, #1
 80085e4:	e007      	b.n	80085f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	699b      	ldr	r3, [r3, #24]
 80085ec:	f003 0320 	and.w	r3, r3, #32
 80085f0:	2b20      	cmp	r3, #32
 80085f2:	d1c8      	bne.n	8008586 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80085f4:	2300      	movs	r3, #0
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3710      	adds	r7, #16
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bd80      	pop	{r7, pc}
	...

08008600 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b08a      	sub	sp, #40	@ 0x28
 8008604:	af00      	add	r7, sp, #0
 8008606:	60f8      	str	r0, [r7, #12]
 8008608:	60b9      	str	r1, [r7, #8]
 800860a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800860c:	2300      	movs	r3, #0
 800860e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	699b      	ldr	r3, [r3, #24]
 8008618:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800861a:	2300      	movs	r3, #0
 800861c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008622:	69bb      	ldr	r3, [r7, #24]
 8008624:	f003 0310 	and.w	r3, r3, #16
 8008628:	2b00      	cmp	r3, #0
 800862a:	d068      	beq.n	80086fe <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	2210      	movs	r2, #16
 8008632:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008634:	e049      	b.n	80086ca <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800863c:	d045      	beq.n	80086ca <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800863e:	f7fb fc45 	bl	8003ecc <HAL_GetTick>
 8008642:	4602      	mov	r2, r0
 8008644:	69fb      	ldr	r3, [r7, #28]
 8008646:	1ad3      	subs	r3, r2, r3
 8008648:	68ba      	ldr	r2, [r7, #8]
 800864a:	429a      	cmp	r2, r3
 800864c:	d302      	bcc.n	8008654 <I2C_IsErrorOccurred+0x54>
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d13a      	bne.n	80086ca <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	685b      	ldr	r3, [r3, #4]
 800865a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800865e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008666:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	699b      	ldr	r3, [r3, #24]
 800866e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008672:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008676:	d121      	bne.n	80086bc <I2C_IsErrorOccurred+0xbc>
 8008678:	697b      	ldr	r3, [r7, #20]
 800867a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800867e:	d01d      	beq.n	80086bc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008680:	7cfb      	ldrb	r3, [r7, #19]
 8008682:	2b20      	cmp	r3, #32
 8008684:	d01a      	beq.n	80086bc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	685a      	ldr	r2, [r3, #4]
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008694:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008696:	f7fb fc19 	bl	8003ecc <HAL_GetTick>
 800869a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800869c:	e00e      	b.n	80086bc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800869e:	f7fb fc15 	bl	8003ecc <HAL_GetTick>
 80086a2:	4602      	mov	r2, r0
 80086a4:	69fb      	ldr	r3, [r7, #28]
 80086a6:	1ad3      	subs	r3, r2, r3
 80086a8:	2b19      	cmp	r3, #25
 80086aa:	d907      	bls.n	80086bc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80086ac:	6a3b      	ldr	r3, [r7, #32]
 80086ae:	f043 0320 	orr.w	r3, r3, #32
 80086b2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80086b4:	2301      	movs	r3, #1
 80086b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80086ba:	e006      	b.n	80086ca <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	699b      	ldr	r3, [r3, #24]
 80086c2:	f003 0320 	and.w	r3, r3, #32
 80086c6:	2b20      	cmp	r3, #32
 80086c8:	d1e9      	bne.n	800869e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	699b      	ldr	r3, [r3, #24]
 80086d0:	f003 0320 	and.w	r3, r3, #32
 80086d4:	2b20      	cmp	r3, #32
 80086d6:	d003      	beq.n	80086e0 <I2C_IsErrorOccurred+0xe0>
 80086d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d0aa      	beq.n	8008636 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80086e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d103      	bne.n	80086f0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	2220      	movs	r2, #32
 80086ee:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80086f0:	6a3b      	ldr	r3, [r7, #32]
 80086f2:	f043 0304 	orr.w	r3, r3, #4
 80086f6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80086f8:	2301      	movs	r3, #1
 80086fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	699b      	ldr	r3, [r3, #24]
 8008704:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008706:	69bb      	ldr	r3, [r7, #24]
 8008708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800870c:	2b00      	cmp	r3, #0
 800870e:	d00b      	beq.n	8008728 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008710:	6a3b      	ldr	r3, [r7, #32]
 8008712:	f043 0301 	orr.w	r3, r3, #1
 8008716:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008720:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008722:	2301      	movs	r3, #1
 8008724:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008728:	69bb      	ldr	r3, [r7, #24]
 800872a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800872e:	2b00      	cmp	r3, #0
 8008730:	d00b      	beq.n	800874a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008732:	6a3b      	ldr	r3, [r7, #32]
 8008734:	f043 0308 	orr.w	r3, r3, #8
 8008738:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008742:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008744:	2301      	movs	r3, #1
 8008746:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800874a:	69bb      	ldr	r3, [r7, #24]
 800874c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008750:	2b00      	cmp	r3, #0
 8008752:	d00b      	beq.n	800876c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008754:	6a3b      	ldr	r3, [r7, #32]
 8008756:	f043 0302 	orr.w	r3, r3, #2
 800875a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008764:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800876c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008770:	2b00      	cmp	r3, #0
 8008772:	d01c      	beq.n	80087ae <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008774:	68f8      	ldr	r0, [r7, #12]
 8008776:	f7ff fd7a 	bl	800826e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	6859      	ldr	r1, [r3, #4]
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	4b0d      	ldr	r3, [pc, #52]	@ (80087bc <I2C_IsErrorOccurred+0x1bc>)
 8008786:	400b      	ands	r3, r1
 8008788:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800878e:	6a3b      	ldr	r3, [r7, #32]
 8008790:	431a      	orrs	r2, r3
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2220      	movs	r2, #32
 800879a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2200      	movs	r2, #0
 80087a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2200      	movs	r2, #0
 80087aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80087ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80087b2:	4618      	mov	r0, r3
 80087b4:	3728      	adds	r7, #40	@ 0x28
 80087b6:	46bd      	mov	sp, r7
 80087b8:	bd80      	pop	{r7, pc}
 80087ba:	bf00      	nop
 80087bc:	fe00e800 	.word	0xfe00e800

080087c0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80087c0:	b480      	push	{r7}
 80087c2:	b087      	sub	sp, #28
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	60f8      	str	r0, [r7, #12]
 80087c8:	607b      	str	r3, [r7, #4]
 80087ca:	460b      	mov	r3, r1
 80087cc:	817b      	strh	r3, [r7, #10]
 80087ce:	4613      	mov	r3, r2
 80087d0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80087d2:	897b      	ldrh	r3, [r7, #10]
 80087d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80087d8:	7a7b      	ldrb	r3, [r7, #9]
 80087da:	041b      	lsls	r3, r3, #16
 80087dc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80087e0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80087e6:	6a3b      	ldr	r3, [r7, #32]
 80087e8:	4313      	orrs	r3, r2
 80087ea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80087ee:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	685a      	ldr	r2, [r3, #4]
 80087f6:	6a3b      	ldr	r3, [r7, #32]
 80087f8:	0d5b      	lsrs	r3, r3, #21
 80087fa:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80087fe:	4b08      	ldr	r3, [pc, #32]	@ (8008820 <I2C_TransferConfig+0x60>)
 8008800:	430b      	orrs	r3, r1
 8008802:	43db      	mvns	r3, r3
 8008804:	ea02 0103 	and.w	r1, r2, r3
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	697a      	ldr	r2, [r7, #20]
 800880e:	430a      	orrs	r2, r1
 8008810:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008812:	bf00      	nop
 8008814:	371c      	adds	r7, #28
 8008816:	46bd      	mov	sp, r7
 8008818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881c:	4770      	bx	lr
 800881e:	bf00      	nop
 8008820:	03ff63ff 	.word	0x03ff63ff

08008824 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008824:	b480      	push	{r7}
 8008826:	b085      	sub	sp, #20
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
 800882c:	460b      	mov	r3, r1
 800882e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008830:	2300      	movs	r3, #0
 8008832:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008838:	4a39      	ldr	r2, [pc, #228]	@ (8008920 <I2C_Enable_IRQ+0xfc>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d032      	beq.n	80088a4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8008842:	4a38      	ldr	r2, [pc, #224]	@ (8008924 <I2C_Enable_IRQ+0x100>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d02d      	beq.n	80088a4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800884c:	4a36      	ldr	r2, [pc, #216]	@ (8008928 <I2C_Enable_IRQ+0x104>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d028      	beq.n	80088a4 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008852:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008856:	2b00      	cmp	r3, #0
 8008858:	da03      	bge.n	8008862 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8008860:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008862:	887b      	ldrh	r3, [r7, #2]
 8008864:	f003 0301 	and.w	r3, r3, #1
 8008868:	2b00      	cmp	r3, #0
 800886a:	d003      	beq.n	8008874 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8008872:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008874:	887b      	ldrh	r3, [r7, #2]
 8008876:	f003 0302 	and.w	r3, r3, #2
 800887a:	2b00      	cmp	r3, #0
 800887c:	d003      	beq.n	8008886 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8008884:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008886:	887b      	ldrh	r3, [r7, #2]
 8008888:	2b10      	cmp	r3, #16
 800888a:	d103      	bne.n	8008894 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8008892:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008894:	887b      	ldrh	r3, [r7, #2]
 8008896:	2b20      	cmp	r3, #32
 8008898:	d133      	bne.n	8008902 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	f043 0320 	orr.w	r3, r3, #32
 80088a0:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80088a2:	e02e      	b.n	8008902 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80088a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	da03      	bge.n	80088b4 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80088b2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80088b4:	887b      	ldrh	r3, [r7, #2]
 80088b6:	f003 0301 	and.w	r3, r3, #1
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d003      	beq.n	80088c6 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 80088c4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80088c6:	887b      	ldrh	r3, [r7, #2]
 80088c8:	f003 0302 	and.w	r3, r3, #2
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d003      	beq.n	80088d8 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80088d6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80088d8:	887b      	ldrh	r3, [r7, #2]
 80088da:	2b10      	cmp	r3, #16
 80088dc:	d103      	bne.n	80088e6 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80088e4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80088e6:	887b      	ldrh	r3, [r7, #2]
 80088e8:	2b20      	cmp	r3, #32
 80088ea:	d103      	bne.n	80088f4 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80088f2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80088f4:	887b      	ldrh	r3, [r7, #2]
 80088f6:	2b40      	cmp	r3, #64	@ 0x40
 80088f8:	d103      	bne.n	8008902 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008900:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	6819      	ldr	r1, [r3, #0]
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	68fa      	ldr	r2, [r7, #12]
 800890e:	430a      	orrs	r2, r1
 8008910:	601a      	str	r2, [r3, #0]
}
 8008912:	bf00      	nop
 8008914:	3714      	adds	r7, #20
 8008916:	46bd      	mov	sp, r7
 8008918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891c:	4770      	bx	lr
 800891e:	bf00      	nop
 8008920:	08007289 	.word	0x08007289
 8008924:	080076ad 	.word	0x080076ad
 8008928:	08007461 	.word	0x08007461

0800892c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800892c:	b480      	push	{r7}
 800892e:	b085      	sub	sp, #20
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
 8008934:	460b      	mov	r3, r1
 8008936:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008938:	2300      	movs	r3, #0
 800893a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800893c:	887b      	ldrh	r3, [r7, #2]
 800893e:	f003 0301 	and.w	r3, r3, #1
 8008942:	2b00      	cmp	r3, #0
 8008944:	d00f      	beq.n	8008966 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800894c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008954:	b2db      	uxtb	r3, r3
 8008956:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800895a:	2b28      	cmp	r3, #40	@ 0x28
 800895c:	d003      	beq.n	8008966 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008964:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008966:	887b      	ldrh	r3, [r7, #2]
 8008968:	f003 0302 	and.w	r3, r3, #2
 800896c:	2b00      	cmp	r3, #0
 800896e:	d00f      	beq.n	8008990 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8008976:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800897e:	b2db      	uxtb	r3, r3
 8008980:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008984:	2b28      	cmp	r3, #40	@ 0x28
 8008986:	d003      	beq.n	8008990 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800898e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008990:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008994:	2b00      	cmp	r3, #0
 8008996:	da03      	bge.n	80089a0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800899e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80089a0:	887b      	ldrh	r3, [r7, #2]
 80089a2:	2b10      	cmp	r3, #16
 80089a4:	d103      	bne.n	80089ae <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80089ac:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80089ae:	887b      	ldrh	r3, [r7, #2]
 80089b0:	2b20      	cmp	r3, #32
 80089b2:	d103      	bne.n	80089bc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	f043 0320 	orr.w	r3, r3, #32
 80089ba:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80089bc:	887b      	ldrh	r3, [r7, #2]
 80089be:	2b40      	cmp	r3, #64	@ 0x40
 80089c0:	d103      	bne.n	80089ca <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089c8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	6819      	ldr	r1, [r3, #0]
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	43da      	mvns	r2, r3
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	400a      	ands	r2, r1
 80089da:	601a      	str	r2, [r3, #0]
}
 80089dc:	bf00      	nop
 80089de:	3714      	adds	r7, #20
 80089e0:	46bd      	mov	sp, r7
 80089e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e6:	4770      	bx	lr

080089e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b083      	sub	sp, #12
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
 80089f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089f8:	b2db      	uxtb	r3, r3
 80089fa:	2b20      	cmp	r3, #32
 80089fc:	d138      	bne.n	8008a70 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008a04:	2b01      	cmp	r3, #1
 8008a06:	d101      	bne.n	8008a0c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008a08:	2302      	movs	r3, #2
 8008a0a:	e032      	b.n	8008a72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2201      	movs	r2, #1
 8008a10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2224      	movs	r2, #36	@ 0x24
 8008a18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	681a      	ldr	r2, [r3, #0]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f022 0201 	bic.w	r2, r2, #1
 8008a2a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	681a      	ldr	r2, [r3, #0]
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008a3a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	6819      	ldr	r1, [r3, #0]
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	683a      	ldr	r2, [r7, #0]
 8008a48:	430a      	orrs	r2, r1
 8008a4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	681a      	ldr	r2, [r3, #0]
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f042 0201 	orr.w	r2, r2, #1
 8008a5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2220      	movs	r2, #32
 8008a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2200      	movs	r2, #0
 8008a68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	e000      	b.n	8008a72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008a70:	2302      	movs	r3, #2
  }
}
 8008a72:	4618      	mov	r0, r3
 8008a74:	370c      	adds	r7, #12
 8008a76:	46bd      	mov	sp, r7
 8008a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7c:	4770      	bx	lr

08008a7e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008a7e:	b480      	push	{r7}
 8008a80:	b085      	sub	sp, #20
 8008a82:	af00      	add	r7, sp, #0
 8008a84:	6078      	str	r0, [r7, #4]
 8008a86:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a8e:	b2db      	uxtb	r3, r3
 8008a90:	2b20      	cmp	r3, #32
 8008a92:	d139      	bne.n	8008b08 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008a9a:	2b01      	cmp	r3, #1
 8008a9c:	d101      	bne.n	8008aa2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008a9e:	2302      	movs	r3, #2
 8008aa0:	e033      	b.n	8008b0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2224      	movs	r2, #36	@ 0x24
 8008aae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f022 0201 	bic.w	r2, r2, #1
 8008ac0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008ad0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	021b      	lsls	r3, r3, #8
 8008ad6:	68fa      	ldr	r2, [r7, #12]
 8008ad8:	4313      	orrs	r3, r2
 8008ada:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	68fa      	ldr	r2, [r7, #12]
 8008ae2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	681a      	ldr	r2, [r3, #0]
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f042 0201 	orr.w	r2, r2, #1
 8008af2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2220      	movs	r2, #32
 8008af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2200      	movs	r2, #0
 8008b00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008b04:	2300      	movs	r3, #0
 8008b06:	e000      	b.n	8008b0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008b08:	2302      	movs	r3, #2
  }
}
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	3714      	adds	r7, #20
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b14:	4770      	bx	lr

08008b16 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8008b16:	b580      	push	{r7, lr}
 8008b18:	b084      	sub	sp, #16
 8008b1a:	af00      	add	r7, sp, #0
 8008b1c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d101      	bne.n	8008b28 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8008b24:	2301      	movs	r3, #1
 8008b26:	e038      	b.n	8008b9a <HAL_IWDG_Init+0x84>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8008b30:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f245 5255 	movw	r2, #21845	@ 0x5555
 8008b3a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	687a      	ldr	r2, [r7, #4]
 8008b42:	6852      	ldr	r2, [r2, #4]
 8008b44:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	687a      	ldr	r2, [r7, #4]
 8008b4c:	6892      	ldr	r2, [r2, #8]
 8008b4e:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8008b50:	f7fb f9bc 	bl	8003ecc <HAL_GetTick>
 8008b54:	60f8      	str	r0, [r7, #12]

   /* Wait for register to be updated */
  while(hiwdg->Instance->SR != RESET)
 8008b56:	e008      	b.n	8008b6a <HAL_IWDG_Init+0x54>
  {
    if((HAL_GetTick() - tickstart ) > HAL_IWDG_DEFAULT_TIMEOUT)
 8008b58:	f7fb f9b8 	bl	8003ecc <HAL_GetTick>
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	1ad3      	subs	r3, r2, r3
 8008b62:	2b30      	cmp	r3, #48	@ 0x30
 8008b64:	d901      	bls.n	8008b6a <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8008b66:	2303      	movs	r3, #3
 8008b68:	e017      	b.n	8008b9a <HAL_IWDG_Init+0x84>
  while(hiwdg->Instance->SR != RESET)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	68db      	ldr	r3, [r3, #12]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d1f1      	bne.n	8008b58 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if(hiwdg->Instance->WINR != hiwdg->Init.Window)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	691a      	ldr	r2, [r3, #16]
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	68db      	ldr	r3, [r3, #12]
 8008b7e:	429a      	cmp	r2, r3
 8008b80:	d005      	beq.n	8008b8e <HAL_IWDG_Init+0x78>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	687a      	ldr	r2, [r7, #4]
 8008b88:	68d2      	ldr	r2, [r2, #12]
 8008b8a:	611a      	str	r2, [r3, #16]
 8008b8c:	e004      	b.n	8008b98 <HAL_IWDG_Init+0x82>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8008b96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008b98:	2300      	movs	r3, #0
}
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	3710      	adds	r7, #16
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}

08008ba2 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8008ba2:	b480      	push	{r7}
 8008ba4:	b083      	sub	sp, #12
 8008ba6:	af00      	add	r7, sp, #0
 8008ba8:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8008bb2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008bb4:	2300      	movs	r3, #0
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	370c      	adds	r7, #12
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc0:	4770      	bx	lr
	...

08008bc4 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b082      	sub	sp, #8
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
 8008bcc:	460b      	mov	r3, r1
 8008bce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d10c      	bne.n	8008bf0 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8008bd6:	4b13      	ldr	r3, [pc, #76]	@ (8008c24 <HAL_PWR_EnterSLEEPMode+0x60>)
 8008bd8:	695b      	ldr	r3, [r3, #20]
 8008bda:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008bde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008be2:	d10e      	bne.n	8008c02 <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8008be4:	f000 f896 	bl	8008d14 <HAL_PWREx_DisableLowPowerRunMode>
 8008be8:	4603      	mov	r3, r0
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d009      	beq.n	8008c02 <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 8008bee:	e016      	b.n	8008c1e <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8008bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8008c24 <HAL_PWR_EnterSLEEPMode+0x60>)
 8008bf2:	695b      	ldr	r3, [r3, #20]
 8008bf4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008bf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bfc:	d001      	beq.n	8008c02 <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8008bfe:	f000 f879 	bl	8008cf4 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8008c02:	4b09      	ldr	r3, [pc, #36]	@ (8008c28 <HAL_PWR_EnterSLEEPMode+0x64>)
 8008c04:	691b      	ldr	r3, [r3, #16]
 8008c06:	4a08      	ldr	r2, [pc, #32]	@ (8008c28 <HAL_PWR_EnterSLEEPMode+0x64>)
 8008c08:	f023 0304 	bic.w	r3, r3, #4
 8008c0c:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8008c0e:	78fb      	ldrb	r3, [r7, #3]
 8008c10:	2b01      	cmp	r3, #1
 8008c12:	d101      	bne.n	8008c18 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8008c14:	bf30      	wfi
 8008c16:	e002      	b.n	8008c1e <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8008c18:	bf40      	sev
    __WFE();
 8008c1a:	bf20      	wfe
    __WFE();
 8008c1c:	bf20      	wfe
  }

}
 8008c1e:	3708      	adds	r7, #8
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}
 8008c24:	40007000 	.word	0x40007000
 8008c28:	e000ed00 	.word	0xe000ed00

08008c2c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8008c30:	4b04      	ldr	r3, [pc, #16]	@ (8008c44 <HAL_PWREx_GetVoltageRange+0x18>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c40:	4770      	bx	lr
 8008c42:	bf00      	nop
 8008c44:	40007000 	.word	0x40007000

08008c48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b085      	sub	sp, #20
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c56:	d130      	bne.n	8008cba <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8008c58:	4b23      	ldr	r3, [pc, #140]	@ (8008ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008c60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c64:	d038      	beq.n	8008cd8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008c66:	4b20      	ldr	r3, [pc, #128]	@ (8008ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008c6e:	4a1e      	ldr	r2, [pc, #120]	@ (8008ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008c70:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008c74:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008c76:	4b1d      	ldr	r3, [pc, #116]	@ (8008cec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	2232      	movs	r2, #50	@ 0x32
 8008c7c:	fb02 f303 	mul.w	r3, r2, r3
 8008c80:	4a1b      	ldr	r2, [pc, #108]	@ (8008cf0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8008c82:	fba2 2303 	umull	r2, r3, r2, r3
 8008c86:	0c9b      	lsrs	r3, r3, #18
 8008c88:	3301      	adds	r3, #1
 8008c8a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008c8c:	e002      	b.n	8008c94 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	3b01      	subs	r3, #1
 8008c92:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008c94:	4b14      	ldr	r3, [pc, #80]	@ (8008ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008c96:	695b      	ldr	r3, [r3, #20]
 8008c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ca0:	d102      	bne.n	8008ca8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d1f2      	bne.n	8008c8e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8008ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008caa:	695b      	ldr	r3, [r3, #20]
 8008cac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008cb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cb4:	d110      	bne.n	8008cd8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8008cb6:	2303      	movs	r3, #3
 8008cb8:	e00f      	b.n	8008cda <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8008cba:	4b0b      	ldr	r3, [pc, #44]	@ (8008ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008cc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cc6:	d007      	beq.n	8008cd8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008cc8:	4b07      	ldr	r3, [pc, #28]	@ (8008ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008cd0:	4a05      	ldr	r2, [pc, #20]	@ (8008ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008cd2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008cd6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8008cd8:	2300      	movs	r3, #0
}
 8008cda:	4618      	mov	r0, r3
 8008cdc:	3714      	adds	r7, #20
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce4:	4770      	bx	lr
 8008ce6:	bf00      	nop
 8008ce8:	40007000 	.word	0x40007000
 8008cec:	200003b8 	.word	0x200003b8
 8008cf0:	431bde83 	.word	0x431bde83

08008cf4 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8008cf8:	4b05      	ldr	r3, [pc, #20]	@ (8008d10 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4a04      	ldr	r2, [pc, #16]	@ (8008d10 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8008cfe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008d02:	6013      	str	r3, [r2, #0]
}
 8008d04:	bf00      	nop
 8008d06:	46bd      	mov	sp, r7
 8008d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0c:	4770      	bx	lr
 8008d0e:	bf00      	nop
 8008d10:	40007000 	.word	0x40007000

08008d14 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8008d14:	b480      	push	{r7}
 8008d16:	b083      	sub	sp, #12
 8008d18:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8008d1a:	4b17      	ldr	r3, [pc, #92]	@ (8008d78 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	4a16      	ldr	r2, [pc, #88]	@ (8008d78 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8008d20:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008d24:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008d26:	4b15      	ldr	r3, [pc, #84]	@ (8008d7c <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	2232      	movs	r2, #50	@ 0x32
 8008d2c:	fb02 f303 	mul.w	r3, r2, r3
 8008d30:	4a13      	ldr	r2, [pc, #76]	@ (8008d80 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8008d32:	fba2 2303 	umull	r2, r3, r2, r3
 8008d36:	0c9b      	lsrs	r3, r3, #18
 8008d38:	3301      	adds	r3, #1
 8008d3a:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8008d3c:	e002      	b.n	8008d44 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	3b01      	subs	r3, #1
 8008d42:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8008d44:	4b0c      	ldr	r3, [pc, #48]	@ (8008d78 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8008d46:	695b      	ldr	r3, [r3, #20]
 8008d48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d50:	d102      	bne.n	8008d58 <HAL_PWREx_DisableLowPowerRunMode+0x44>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d1f2      	bne.n	8008d3e <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8008d58:	4b07      	ldr	r3, [pc, #28]	@ (8008d78 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8008d5a:	695b      	ldr	r3, [r3, #20]
 8008d5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d64:	d101      	bne.n	8008d6a <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 8008d66:	2303      	movs	r3, #3
 8008d68:	e000      	b.n	8008d6c <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 8008d6a:	2300      	movs	r3, #0
}
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	370c      	adds	r7, #12
 8008d70:	46bd      	mov	sp, r7
 8008d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d76:	4770      	bx	lr
 8008d78:	40007000 	.word	0x40007000
 8008d7c:	200003b8 	.word	0x200003b8
 8008d80:	431bde83 	.word	0x431bde83

08008d84 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b088      	sub	sp, #32
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d102      	bne.n	8008d98 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008d92:	2301      	movs	r3, #1
 8008d94:	f000 bc08 	b.w	80095a8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008d98:	4b96      	ldr	r3, [pc, #600]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008d9a:	689b      	ldr	r3, [r3, #8]
 8008d9c:	f003 030c 	and.w	r3, r3, #12
 8008da0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008da2:	4b94      	ldr	r3, [pc, #592]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008da4:	68db      	ldr	r3, [r3, #12]
 8008da6:	f003 0303 	and.w	r3, r3, #3
 8008daa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f003 0310 	and.w	r3, r3, #16
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	f000 80e4 	beq.w	8008f82 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008dba:	69bb      	ldr	r3, [r7, #24]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d007      	beq.n	8008dd0 <HAL_RCC_OscConfig+0x4c>
 8008dc0:	69bb      	ldr	r3, [r7, #24]
 8008dc2:	2b0c      	cmp	r3, #12
 8008dc4:	f040 808b 	bne.w	8008ede <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	2b01      	cmp	r3, #1
 8008dcc:	f040 8087 	bne.w	8008ede <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008dd0:	4b88      	ldr	r3, [pc, #544]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f003 0302 	and.w	r3, r3, #2
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d005      	beq.n	8008de8 <HAL_RCC_OscConfig+0x64>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	699b      	ldr	r3, [r3, #24]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d101      	bne.n	8008de8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8008de4:	2301      	movs	r3, #1
 8008de6:	e3df      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6a1a      	ldr	r2, [r3, #32]
 8008dec:	4b81      	ldr	r3, [pc, #516]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f003 0308 	and.w	r3, r3, #8
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d004      	beq.n	8008e02 <HAL_RCC_OscConfig+0x7e>
 8008df8:	4b7e      	ldr	r3, [pc, #504]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008e00:	e005      	b.n	8008e0e <HAL_RCC_OscConfig+0x8a>
 8008e02:	4b7c      	ldr	r3, [pc, #496]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008e04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008e08:	091b      	lsrs	r3, r3, #4
 8008e0a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d223      	bcs.n	8008e5a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6a1b      	ldr	r3, [r3, #32]
 8008e16:	4618      	mov	r0, r3
 8008e18:	f000 fd92 	bl	8009940 <RCC_SetFlashLatencyFromMSIRange>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d001      	beq.n	8008e26 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8008e22:	2301      	movs	r3, #1
 8008e24:	e3c0      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008e26:	4b73      	ldr	r3, [pc, #460]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	4a72      	ldr	r2, [pc, #456]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008e2c:	f043 0308 	orr.w	r3, r3, #8
 8008e30:	6013      	str	r3, [r2, #0]
 8008e32:	4b70      	ldr	r3, [pc, #448]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6a1b      	ldr	r3, [r3, #32]
 8008e3e:	496d      	ldr	r1, [pc, #436]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008e40:	4313      	orrs	r3, r2
 8008e42:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008e44:	4b6b      	ldr	r3, [pc, #428]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	69db      	ldr	r3, [r3, #28]
 8008e50:	021b      	lsls	r3, r3, #8
 8008e52:	4968      	ldr	r1, [pc, #416]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008e54:	4313      	orrs	r3, r2
 8008e56:	604b      	str	r3, [r1, #4]
 8008e58:	e025      	b.n	8008ea6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008e5a:	4b66      	ldr	r3, [pc, #408]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a65      	ldr	r2, [pc, #404]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008e60:	f043 0308 	orr.w	r3, r3, #8
 8008e64:	6013      	str	r3, [r2, #0]
 8008e66:	4b63      	ldr	r3, [pc, #396]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6a1b      	ldr	r3, [r3, #32]
 8008e72:	4960      	ldr	r1, [pc, #384]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008e74:	4313      	orrs	r3, r2
 8008e76:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008e78:	4b5e      	ldr	r3, [pc, #376]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	69db      	ldr	r3, [r3, #28]
 8008e84:	021b      	lsls	r3, r3, #8
 8008e86:	495b      	ldr	r1, [pc, #364]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008e88:	4313      	orrs	r3, r2
 8008e8a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008e8c:	69bb      	ldr	r3, [r7, #24]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d109      	bne.n	8008ea6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6a1b      	ldr	r3, [r3, #32]
 8008e96:	4618      	mov	r0, r3
 8008e98:	f000 fd52 	bl	8009940 <RCC_SetFlashLatencyFromMSIRange>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d001      	beq.n	8008ea6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	e380      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008ea6:	f000 fc87 	bl	80097b8 <HAL_RCC_GetSysClockFreq>
 8008eaa:	4602      	mov	r2, r0
 8008eac:	4b51      	ldr	r3, [pc, #324]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008eae:	689b      	ldr	r3, [r3, #8]
 8008eb0:	091b      	lsrs	r3, r3, #4
 8008eb2:	f003 030f 	and.w	r3, r3, #15
 8008eb6:	4950      	ldr	r1, [pc, #320]	@ (8008ff8 <HAL_RCC_OscConfig+0x274>)
 8008eb8:	5ccb      	ldrb	r3, [r1, r3]
 8008eba:	f003 031f 	and.w	r3, r3, #31
 8008ebe:	fa22 f303 	lsr.w	r3, r2, r3
 8008ec2:	4a4e      	ldr	r2, [pc, #312]	@ (8008ffc <HAL_RCC_OscConfig+0x278>)
 8008ec4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8008ec6:	4b4e      	ldr	r3, [pc, #312]	@ (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f7fa ffae 	bl	8003e2c <HAL_InitTick>
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8008ed4:	7bfb      	ldrb	r3, [r7, #15]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d052      	beq.n	8008f80 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8008eda:	7bfb      	ldrb	r3, [r7, #15]
 8008edc:	e364      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	699b      	ldr	r3, [r3, #24]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d032      	beq.n	8008f4c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008ee6:	4b43      	ldr	r3, [pc, #268]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	4a42      	ldr	r2, [pc, #264]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008eec:	f043 0301 	orr.w	r3, r3, #1
 8008ef0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008ef2:	f7fa ffeb 	bl	8003ecc <HAL_GetTick>
 8008ef6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008ef8:	e008      	b.n	8008f0c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008efa:	f7fa ffe7 	bl	8003ecc <HAL_GetTick>
 8008efe:	4602      	mov	r2, r0
 8008f00:	693b      	ldr	r3, [r7, #16]
 8008f02:	1ad3      	subs	r3, r2, r3
 8008f04:	2b02      	cmp	r3, #2
 8008f06:	d901      	bls.n	8008f0c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8008f08:	2303      	movs	r3, #3
 8008f0a:	e34d      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008f0c:	4b39      	ldr	r3, [pc, #228]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f003 0302 	and.w	r3, r3, #2
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d0f0      	beq.n	8008efa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008f18:	4b36      	ldr	r3, [pc, #216]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4a35      	ldr	r2, [pc, #212]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008f1e:	f043 0308 	orr.w	r3, r3, #8
 8008f22:	6013      	str	r3, [r2, #0]
 8008f24:	4b33      	ldr	r3, [pc, #204]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6a1b      	ldr	r3, [r3, #32]
 8008f30:	4930      	ldr	r1, [pc, #192]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008f32:	4313      	orrs	r3, r2
 8008f34:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008f36:	4b2f      	ldr	r3, [pc, #188]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008f38:	685b      	ldr	r3, [r3, #4]
 8008f3a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	69db      	ldr	r3, [r3, #28]
 8008f42:	021b      	lsls	r3, r3, #8
 8008f44:	492b      	ldr	r1, [pc, #172]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008f46:	4313      	orrs	r3, r2
 8008f48:	604b      	str	r3, [r1, #4]
 8008f4a:	e01a      	b.n	8008f82 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008f4c:	4b29      	ldr	r3, [pc, #164]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4a28      	ldr	r2, [pc, #160]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008f52:	f023 0301 	bic.w	r3, r3, #1
 8008f56:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008f58:	f7fa ffb8 	bl	8003ecc <HAL_GetTick>
 8008f5c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008f5e:	e008      	b.n	8008f72 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008f60:	f7fa ffb4 	bl	8003ecc <HAL_GetTick>
 8008f64:	4602      	mov	r2, r0
 8008f66:	693b      	ldr	r3, [r7, #16]
 8008f68:	1ad3      	subs	r3, r2, r3
 8008f6a:	2b02      	cmp	r3, #2
 8008f6c:	d901      	bls.n	8008f72 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8008f6e:	2303      	movs	r3, #3
 8008f70:	e31a      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008f72:	4b20      	ldr	r3, [pc, #128]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f003 0302 	and.w	r3, r3, #2
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d1f0      	bne.n	8008f60 <HAL_RCC_OscConfig+0x1dc>
 8008f7e:	e000      	b.n	8008f82 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008f80:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f003 0301 	and.w	r3, r3, #1
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d073      	beq.n	8009076 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008f8e:	69bb      	ldr	r3, [r7, #24]
 8008f90:	2b08      	cmp	r3, #8
 8008f92:	d005      	beq.n	8008fa0 <HAL_RCC_OscConfig+0x21c>
 8008f94:	69bb      	ldr	r3, [r7, #24]
 8008f96:	2b0c      	cmp	r3, #12
 8008f98:	d10e      	bne.n	8008fb8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	2b03      	cmp	r3, #3
 8008f9e:	d10b      	bne.n	8008fb8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008fa0:	4b14      	ldr	r3, [pc, #80]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d063      	beq.n	8009074 <HAL_RCC_OscConfig+0x2f0>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d15f      	bne.n	8009074 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	e2f7      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	685b      	ldr	r3, [r3, #4]
 8008fbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008fc0:	d106      	bne.n	8008fd0 <HAL_RCC_OscConfig+0x24c>
 8008fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	4a0b      	ldr	r2, [pc, #44]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fcc:	6013      	str	r3, [r2, #0]
 8008fce:	e025      	b.n	800901c <HAL_RCC_OscConfig+0x298>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008fd8:	d114      	bne.n	8009004 <HAL_RCC_OscConfig+0x280>
 8008fda:	4b06      	ldr	r3, [pc, #24]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	4a05      	ldr	r2, [pc, #20]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008fe0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008fe4:	6013      	str	r3, [r2, #0]
 8008fe6:	4b03      	ldr	r3, [pc, #12]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a02      	ldr	r2, [pc, #8]	@ (8008ff4 <HAL_RCC_OscConfig+0x270>)
 8008fec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ff0:	6013      	str	r3, [r2, #0]
 8008ff2:	e013      	b.n	800901c <HAL_RCC_OscConfig+0x298>
 8008ff4:	40021000 	.word	0x40021000
 8008ff8:	0800bfa0 	.word	0x0800bfa0
 8008ffc:	200003b8 	.word	0x200003b8
 8009000:	200003bc 	.word	0x200003bc
 8009004:	4ba0      	ldr	r3, [pc, #640]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4a9f      	ldr	r2, [pc, #636]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 800900a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800900e:	6013      	str	r3, [r2, #0]
 8009010:	4b9d      	ldr	r3, [pc, #628]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4a9c      	ldr	r2, [pc, #624]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 8009016:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800901a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d013      	beq.n	800904c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009024:	f7fa ff52 	bl	8003ecc <HAL_GetTick>
 8009028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800902a:	e008      	b.n	800903e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800902c:	f7fa ff4e 	bl	8003ecc <HAL_GetTick>
 8009030:	4602      	mov	r2, r0
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	1ad3      	subs	r3, r2, r3
 8009036:	2b64      	cmp	r3, #100	@ 0x64
 8009038:	d901      	bls.n	800903e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800903a:	2303      	movs	r3, #3
 800903c:	e2b4      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800903e:	4b92      	ldr	r3, [pc, #584]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009046:	2b00      	cmp	r3, #0
 8009048:	d0f0      	beq.n	800902c <HAL_RCC_OscConfig+0x2a8>
 800904a:	e014      	b.n	8009076 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800904c:	f7fa ff3e 	bl	8003ecc <HAL_GetTick>
 8009050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009052:	e008      	b.n	8009066 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009054:	f7fa ff3a 	bl	8003ecc <HAL_GetTick>
 8009058:	4602      	mov	r2, r0
 800905a:	693b      	ldr	r3, [r7, #16]
 800905c:	1ad3      	subs	r3, r2, r3
 800905e:	2b64      	cmp	r3, #100	@ 0x64
 8009060:	d901      	bls.n	8009066 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8009062:	2303      	movs	r3, #3
 8009064:	e2a0      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009066:	4b88      	ldr	r3, [pc, #544]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800906e:	2b00      	cmp	r3, #0
 8009070:	d1f0      	bne.n	8009054 <HAL_RCC_OscConfig+0x2d0>
 8009072:	e000      	b.n	8009076 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009074:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f003 0302 	and.w	r3, r3, #2
 800907e:	2b00      	cmp	r3, #0
 8009080:	d060      	beq.n	8009144 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8009082:	69bb      	ldr	r3, [r7, #24]
 8009084:	2b04      	cmp	r3, #4
 8009086:	d005      	beq.n	8009094 <HAL_RCC_OscConfig+0x310>
 8009088:	69bb      	ldr	r3, [r7, #24]
 800908a:	2b0c      	cmp	r3, #12
 800908c:	d119      	bne.n	80090c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800908e:	697b      	ldr	r3, [r7, #20]
 8009090:	2b02      	cmp	r3, #2
 8009092:	d116      	bne.n	80090c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009094:	4b7c      	ldr	r3, [pc, #496]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800909c:	2b00      	cmp	r3, #0
 800909e:	d005      	beq.n	80090ac <HAL_RCC_OscConfig+0x328>
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	68db      	ldr	r3, [r3, #12]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d101      	bne.n	80090ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80090a8:	2301      	movs	r3, #1
 80090aa:	e27d      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090ac:	4b76      	ldr	r3, [pc, #472]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 80090ae:	685b      	ldr	r3, [r3, #4]
 80090b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	691b      	ldr	r3, [r3, #16]
 80090b8:	061b      	lsls	r3, r3, #24
 80090ba:	4973      	ldr	r1, [pc, #460]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 80090bc:	4313      	orrs	r3, r2
 80090be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80090c0:	e040      	b.n	8009144 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	68db      	ldr	r3, [r3, #12]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d023      	beq.n	8009112 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80090ca:	4b6f      	ldr	r3, [pc, #444]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	4a6e      	ldr	r2, [pc, #440]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 80090d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80090d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090d6:	f7fa fef9 	bl	8003ecc <HAL_GetTick>
 80090da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80090dc:	e008      	b.n	80090f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80090de:	f7fa fef5 	bl	8003ecc <HAL_GetTick>
 80090e2:	4602      	mov	r2, r0
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	1ad3      	subs	r3, r2, r3
 80090e8:	2b02      	cmp	r3, #2
 80090ea:	d901      	bls.n	80090f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80090ec:	2303      	movs	r3, #3
 80090ee:	e25b      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80090f0:	4b65      	ldr	r3, [pc, #404]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d0f0      	beq.n	80090de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090fc:	4b62      	ldr	r3, [pc, #392]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 80090fe:	685b      	ldr	r3, [r3, #4]
 8009100:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	691b      	ldr	r3, [r3, #16]
 8009108:	061b      	lsls	r3, r3, #24
 800910a:	495f      	ldr	r1, [pc, #380]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 800910c:	4313      	orrs	r3, r2
 800910e:	604b      	str	r3, [r1, #4]
 8009110:	e018      	b.n	8009144 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009112:	4b5d      	ldr	r3, [pc, #372]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	4a5c      	ldr	r2, [pc, #368]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 8009118:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800911c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800911e:	f7fa fed5 	bl	8003ecc <HAL_GetTick>
 8009122:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009124:	e008      	b.n	8009138 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009126:	f7fa fed1 	bl	8003ecc <HAL_GetTick>
 800912a:	4602      	mov	r2, r0
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	1ad3      	subs	r3, r2, r3
 8009130:	2b02      	cmp	r3, #2
 8009132:	d901      	bls.n	8009138 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8009134:	2303      	movs	r3, #3
 8009136:	e237      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009138:	4b53      	ldr	r3, [pc, #332]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009140:	2b00      	cmp	r3, #0
 8009142:	d1f0      	bne.n	8009126 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f003 0308 	and.w	r3, r3, #8
 800914c:	2b00      	cmp	r3, #0
 800914e:	d03c      	beq.n	80091ca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	695b      	ldr	r3, [r3, #20]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d01c      	beq.n	8009192 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009158:	4b4b      	ldr	r3, [pc, #300]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 800915a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800915e:	4a4a      	ldr	r2, [pc, #296]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 8009160:	f043 0301 	orr.w	r3, r3, #1
 8009164:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009168:	f7fa feb0 	bl	8003ecc <HAL_GetTick>
 800916c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800916e:	e008      	b.n	8009182 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009170:	f7fa feac 	bl	8003ecc <HAL_GetTick>
 8009174:	4602      	mov	r2, r0
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	1ad3      	subs	r3, r2, r3
 800917a:	2b02      	cmp	r3, #2
 800917c:	d901      	bls.n	8009182 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800917e:	2303      	movs	r3, #3
 8009180:	e212      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009182:	4b41      	ldr	r3, [pc, #260]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 8009184:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009188:	f003 0302 	and.w	r3, r3, #2
 800918c:	2b00      	cmp	r3, #0
 800918e:	d0ef      	beq.n	8009170 <HAL_RCC_OscConfig+0x3ec>
 8009190:	e01b      	b.n	80091ca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009192:	4b3d      	ldr	r3, [pc, #244]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 8009194:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009198:	4a3b      	ldr	r2, [pc, #236]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 800919a:	f023 0301 	bic.w	r3, r3, #1
 800919e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091a2:	f7fa fe93 	bl	8003ecc <HAL_GetTick>
 80091a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80091a8:	e008      	b.n	80091bc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80091aa:	f7fa fe8f 	bl	8003ecc <HAL_GetTick>
 80091ae:	4602      	mov	r2, r0
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	1ad3      	subs	r3, r2, r3
 80091b4:	2b02      	cmp	r3, #2
 80091b6:	d901      	bls.n	80091bc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80091b8:	2303      	movs	r3, #3
 80091ba:	e1f5      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80091bc:	4b32      	ldr	r3, [pc, #200]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 80091be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80091c2:	f003 0302 	and.w	r3, r3, #2
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d1ef      	bne.n	80091aa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f003 0304 	and.w	r3, r3, #4
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	f000 80a6 	beq.w	8009324 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80091d8:	2300      	movs	r3, #0
 80091da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80091dc:	4b2a      	ldr	r3, [pc, #168]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 80091de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d10d      	bne.n	8009204 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80091e8:	4b27      	ldr	r3, [pc, #156]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 80091ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091ec:	4a26      	ldr	r2, [pc, #152]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 80091ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80091f4:	4b24      	ldr	r3, [pc, #144]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 80091f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80091fc:	60bb      	str	r3, [r7, #8]
 80091fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009200:	2301      	movs	r3, #1
 8009202:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009204:	4b21      	ldr	r3, [pc, #132]	@ (800928c <HAL_RCC_OscConfig+0x508>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800920c:	2b00      	cmp	r3, #0
 800920e:	d118      	bne.n	8009242 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009210:	4b1e      	ldr	r3, [pc, #120]	@ (800928c <HAL_RCC_OscConfig+0x508>)
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4a1d      	ldr	r2, [pc, #116]	@ (800928c <HAL_RCC_OscConfig+0x508>)
 8009216:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800921a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800921c:	f7fa fe56 	bl	8003ecc <HAL_GetTick>
 8009220:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009222:	e008      	b.n	8009236 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009224:	f7fa fe52 	bl	8003ecc <HAL_GetTick>
 8009228:	4602      	mov	r2, r0
 800922a:	693b      	ldr	r3, [r7, #16]
 800922c:	1ad3      	subs	r3, r2, r3
 800922e:	2b02      	cmp	r3, #2
 8009230:	d901      	bls.n	8009236 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8009232:	2303      	movs	r3, #3
 8009234:	e1b8      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009236:	4b15      	ldr	r3, [pc, #84]	@ (800928c <HAL_RCC_OscConfig+0x508>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800923e:	2b00      	cmp	r3, #0
 8009240:	d0f0      	beq.n	8009224 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	2b01      	cmp	r3, #1
 8009248:	d108      	bne.n	800925c <HAL_RCC_OscConfig+0x4d8>
 800924a:	4b0f      	ldr	r3, [pc, #60]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 800924c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009250:	4a0d      	ldr	r2, [pc, #52]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 8009252:	f043 0301 	orr.w	r3, r3, #1
 8009256:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800925a:	e029      	b.n	80092b0 <HAL_RCC_OscConfig+0x52c>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	2b05      	cmp	r3, #5
 8009262:	d115      	bne.n	8009290 <HAL_RCC_OscConfig+0x50c>
 8009264:	4b08      	ldr	r3, [pc, #32]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 8009266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800926a:	4a07      	ldr	r2, [pc, #28]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 800926c:	f043 0304 	orr.w	r3, r3, #4
 8009270:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009274:	4b04      	ldr	r3, [pc, #16]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 8009276:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800927a:	4a03      	ldr	r2, [pc, #12]	@ (8009288 <HAL_RCC_OscConfig+0x504>)
 800927c:	f043 0301 	orr.w	r3, r3, #1
 8009280:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009284:	e014      	b.n	80092b0 <HAL_RCC_OscConfig+0x52c>
 8009286:	bf00      	nop
 8009288:	40021000 	.word	0x40021000
 800928c:	40007000 	.word	0x40007000
 8009290:	4b9d      	ldr	r3, [pc, #628]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 8009292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009296:	4a9c      	ldr	r2, [pc, #624]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 8009298:	f023 0301 	bic.w	r3, r3, #1
 800929c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80092a0:	4b99      	ldr	r3, [pc, #612]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 80092a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092a6:	4a98      	ldr	r2, [pc, #608]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 80092a8:	f023 0304 	bic.w	r3, r3, #4
 80092ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	689b      	ldr	r3, [r3, #8]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d016      	beq.n	80092e6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092b8:	f7fa fe08 	bl	8003ecc <HAL_GetTick>
 80092bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80092be:	e00a      	b.n	80092d6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092c0:	f7fa fe04 	bl	8003ecc <HAL_GetTick>
 80092c4:	4602      	mov	r2, r0
 80092c6:	693b      	ldr	r3, [r7, #16]
 80092c8:	1ad3      	subs	r3, r2, r3
 80092ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d901      	bls.n	80092d6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80092d2:	2303      	movs	r3, #3
 80092d4:	e168      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80092d6:	4b8c      	ldr	r3, [pc, #560]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 80092d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092dc:	f003 0302 	and.w	r3, r3, #2
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d0ed      	beq.n	80092c0 <HAL_RCC_OscConfig+0x53c>
 80092e4:	e015      	b.n	8009312 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092e6:	f7fa fdf1 	bl	8003ecc <HAL_GetTick>
 80092ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80092ec:	e00a      	b.n	8009304 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092ee:	f7fa fded 	bl	8003ecc <HAL_GetTick>
 80092f2:	4602      	mov	r2, r0
 80092f4:	693b      	ldr	r3, [r7, #16]
 80092f6:	1ad3      	subs	r3, r2, r3
 80092f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d901      	bls.n	8009304 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8009300:	2303      	movs	r3, #3
 8009302:	e151      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009304:	4b80      	ldr	r3, [pc, #512]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 8009306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800930a:	f003 0302 	and.w	r3, r3, #2
 800930e:	2b00      	cmp	r3, #0
 8009310:	d1ed      	bne.n	80092ee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009312:	7ffb      	ldrb	r3, [r7, #31]
 8009314:	2b01      	cmp	r3, #1
 8009316:	d105      	bne.n	8009324 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009318:	4b7b      	ldr	r3, [pc, #492]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 800931a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800931c:	4a7a      	ldr	r2, [pc, #488]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 800931e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009322:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f003 0320 	and.w	r3, r3, #32
 800932c:	2b00      	cmp	r3, #0
 800932e:	d03c      	beq.n	80093aa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009334:	2b00      	cmp	r3, #0
 8009336:	d01c      	beq.n	8009372 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009338:	4b73      	ldr	r3, [pc, #460]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 800933a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800933e:	4a72      	ldr	r2, [pc, #456]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 8009340:	f043 0301 	orr.w	r3, r3, #1
 8009344:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009348:	f7fa fdc0 	bl	8003ecc <HAL_GetTick>
 800934c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800934e:	e008      	b.n	8009362 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009350:	f7fa fdbc 	bl	8003ecc <HAL_GetTick>
 8009354:	4602      	mov	r2, r0
 8009356:	693b      	ldr	r3, [r7, #16]
 8009358:	1ad3      	subs	r3, r2, r3
 800935a:	2b02      	cmp	r3, #2
 800935c:	d901      	bls.n	8009362 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800935e:	2303      	movs	r3, #3
 8009360:	e122      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009362:	4b69      	ldr	r3, [pc, #420]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 8009364:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009368:	f003 0302 	and.w	r3, r3, #2
 800936c:	2b00      	cmp	r3, #0
 800936e:	d0ef      	beq.n	8009350 <HAL_RCC_OscConfig+0x5cc>
 8009370:	e01b      	b.n	80093aa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009372:	4b65      	ldr	r3, [pc, #404]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 8009374:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009378:	4a63      	ldr	r2, [pc, #396]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 800937a:	f023 0301 	bic.w	r3, r3, #1
 800937e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009382:	f7fa fda3 	bl	8003ecc <HAL_GetTick>
 8009386:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009388:	e008      	b.n	800939c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800938a:	f7fa fd9f 	bl	8003ecc <HAL_GetTick>
 800938e:	4602      	mov	r2, r0
 8009390:	693b      	ldr	r3, [r7, #16]
 8009392:	1ad3      	subs	r3, r2, r3
 8009394:	2b02      	cmp	r3, #2
 8009396:	d901      	bls.n	800939c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8009398:	2303      	movs	r3, #3
 800939a:	e105      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800939c:	4b5a      	ldr	r3, [pc, #360]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 800939e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80093a2:	f003 0302 	and.w	r3, r3, #2
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d1ef      	bne.n	800938a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	f000 80f9 	beq.w	80095a6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093b8:	2b02      	cmp	r3, #2
 80093ba:	f040 80cf 	bne.w	800955c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80093be:	4b52      	ldr	r3, [pc, #328]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 80093c0:	68db      	ldr	r3, [r3, #12]
 80093c2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	f003 0203 	and.w	r2, r3, #3
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093ce:	429a      	cmp	r2, r3
 80093d0:	d12c      	bne.n	800942c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093dc:	3b01      	subs	r3, #1
 80093de:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80093e0:	429a      	cmp	r2, r3
 80093e2:	d123      	bne.n	800942c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093ee:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80093f0:	429a      	cmp	r2, r3
 80093f2:	d11b      	bne.n	800942c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80093f4:	697b      	ldr	r3, [r7, #20]
 80093f6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093fe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009400:	429a      	cmp	r2, r3
 8009402:	d113      	bne.n	800942c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009404:	697b      	ldr	r3, [r7, #20]
 8009406:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800940e:	085b      	lsrs	r3, r3, #1
 8009410:	3b01      	subs	r3, #1
 8009412:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009414:	429a      	cmp	r2, r3
 8009416:	d109      	bne.n	800942c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009418:	697b      	ldr	r3, [r7, #20]
 800941a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009422:	085b      	lsrs	r3, r3, #1
 8009424:	3b01      	subs	r3, #1
 8009426:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009428:	429a      	cmp	r2, r3
 800942a:	d071      	beq.n	8009510 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800942c:	69bb      	ldr	r3, [r7, #24]
 800942e:	2b0c      	cmp	r3, #12
 8009430:	d068      	beq.n	8009504 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009432:	4b35      	ldr	r3, [pc, #212]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800943a:	2b00      	cmp	r3, #0
 800943c:	d105      	bne.n	800944a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800943e:	4b32      	ldr	r3, [pc, #200]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009446:	2b00      	cmp	r3, #0
 8009448:	d001      	beq.n	800944e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800944a:	2301      	movs	r3, #1
 800944c:	e0ac      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800944e:	4b2e      	ldr	r3, [pc, #184]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4a2d      	ldr	r2, [pc, #180]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 8009454:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009458:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800945a:	f7fa fd37 	bl	8003ecc <HAL_GetTick>
 800945e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009460:	e008      	b.n	8009474 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009462:	f7fa fd33 	bl	8003ecc <HAL_GetTick>
 8009466:	4602      	mov	r2, r0
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	1ad3      	subs	r3, r2, r3
 800946c:	2b02      	cmp	r3, #2
 800946e:	d901      	bls.n	8009474 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8009470:	2303      	movs	r3, #3
 8009472:	e099      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009474:	4b24      	ldr	r3, [pc, #144]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800947c:	2b00      	cmp	r3, #0
 800947e:	d1f0      	bne.n	8009462 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009480:	4b21      	ldr	r3, [pc, #132]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 8009482:	68da      	ldr	r2, [r3, #12]
 8009484:	4b21      	ldr	r3, [pc, #132]	@ (800950c <HAL_RCC_OscConfig+0x788>)
 8009486:	4013      	ands	r3, r2
 8009488:	687a      	ldr	r2, [r7, #4]
 800948a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800948c:	687a      	ldr	r2, [r7, #4]
 800948e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009490:	3a01      	subs	r2, #1
 8009492:	0112      	lsls	r2, r2, #4
 8009494:	4311      	orrs	r1, r2
 8009496:	687a      	ldr	r2, [r7, #4]
 8009498:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800949a:	0212      	lsls	r2, r2, #8
 800949c:	4311      	orrs	r1, r2
 800949e:	687a      	ldr	r2, [r7, #4]
 80094a0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80094a2:	0852      	lsrs	r2, r2, #1
 80094a4:	3a01      	subs	r2, #1
 80094a6:	0552      	lsls	r2, r2, #21
 80094a8:	4311      	orrs	r1, r2
 80094aa:	687a      	ldr	r2, [r7, #4]
 80094ac:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80094ae:	0852      	lsrs	r2, r2, #1
 80094b0:	3a01      	subs	r2, #1
 80094b2:	0652      	lsls	r2, r2, #25
 80094b4:	4311      	orrs	r1, r2
 80094b6:	687a      	ldr	r2, [r7, #4]
 80094b8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80094ba:	06d2      	lsls	r2, r2, #27
 80094bc:	430a      	orrs	r2, r1
 80094be:	4912      	ldr	r1, [pc, #72]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 80094c0:	4313      	orrs	r3, r2
 80094c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80094c4:	4b10      	ldr	r3, [pc, #64]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a0f      	ldr	r2, [pc, #60]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 80094ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80094ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80094d0:	4b0d      	ldr	r3, [pc, #52]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 80094d2:	68db      	ldr	r3, [r3, #12]
 80094d4:	4a0c      	ldr	r2, [pc, #48]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 80094d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80094da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80094dc:	f7fa fcf6 	bl	8003ecc <HAL_GetTick>
 80094e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80094e2:	e008      	b.n	80094f6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80094e4:	f7fa fcf2 	bl	8003ecc <HAL_GetTick>
 80094e8:	4602      	mov	r2, r0
 80094ea:	693b      	ldr	r3, [r7, #16]
 80094ec:	1ad3      	subs	r3, r2, r3
 80094ee:	2b02      	cmp	r3, #2
 80094f0:	d901      	bls.n	80094f6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80094f2:	2303      	movs	r3, #3
 80094f4:	e058      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80094f6:	4b04      	ldr	r3, [pc, #16]	@ (8009508 <HAL_RCC_OscConfig+0x784>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d0f0      	beq.n	80094e4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009502:	e050      	b.n	80095a6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009504:	2301      	movs	r3, #1
 8009506:	e04f      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
 8009508:	40021000 	.word	0x40021000
 800950c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009510:	4b27      	ldr	r3, [pc, #156]	@ (80095b0 <HAL_RCC_OscConfig+0x82c>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009518:	2b00      	cmp	r3, #0
 800951a:	d144      	bne.n	80095a6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800951c:	4b24      	ldr	r3, [pc, #144]	@ (80095b0 <HAL_RCC_OscConfig+0x82c>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	4a23      	ldr	r2, [pc, #140]	@ (80095b0 <HAL_RCC_OscConfig+0x82c>)
 8009522:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009526:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009528:	4b21      	ldr	r3, [pc, #132]	@ (80095b0 <HAL_RCC_OscConfig+0x82c>)
 800952a:	68db      	ldr	r3, [r3, #12]
 800952c:	4a20      	ldr	r2, [pc, #128]	@ (80095b0 <HAL_RCC_OscConfig+0x82c>)
 800952e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009532:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009534:	f7fa fcca 	bl	8003ecc <HAL_GetTick>
 8009538:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800953a:	e008      	b.n	800954e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800953c:	f7fa fcc6 	bl	8003ecc <HAL_GetTick>
 8009540:	4602      	mov	r2, r0
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	1ad3      	subs	r3, r2, r3
 8009546:	2b02      	cmp	r3, #2
 8009548:	d901      	bls.n	800954e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800954a:	2303      	movs	r3, #3
 800954c:	e02c      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800954e:	4b18      	ldr	r3, [pc, #96]	@ (80095b0 <HAL_RCC_OscConfig+0x82c>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009556:	2b00      	cmp	r3, #0
 8009558:	d0f0      	beq.n	800953c <HAL_RCC_OscConfig+0x7b8>
 800955a:	e024      	b.n	80095a6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800955c:	69bb      	ldr	r3, [r7, #24]
 800955e:	2b0c      	cmp	r3, #12
 8009560:	d01f      	beq.n	80095a2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009562:	4b13      	ldr	r3, [pc, #76]	@ (80095b0 <HAL_RCC_OscConfig+0x82c>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	4a12      	ldr	r2, [pc, #72]	@ (80095b0 <HAL_RCC_OscConfig+0x82c>)
 8009568:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800956c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800956e:	f7fa fcad 	bl	8003ecc <HAL_GetTick>
 8009572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009574:	e008      	b.n	8009588 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009576:	f7fa fca9 	bl	8003ecc <HAL_GetTick>
 800957a:	4602      	mov	r2, r0
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	1ad3      	subs	r3, r2, r3
 8009580:	2b02      	cmp	r3, #2
 8009582:	d901      	bls.n	8009588 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8009584:	2303      	movs	r3, #3
 8009586:	e00f      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009588:	4b09      	ldr	r3, [pc, #36]	@ (80095b0 <HAL_RCC_OscConfig+0x82c>)
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009590:	2b00      	cmp	r3, #0
 8009592:	d1f0      	bne.n	8009576 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8009594:	4b06      	ldr	r3, [pc, #24]	@ (80095b0 <HAL_RCC_OscConfig+0x82c>)
 8009596:	68da      	ldr	r2, [r3, #12]
 8009598:	4905      	ldr	r1, [pc, #20]	@ (80095b0 <HAL_RCC_OscConfig+0x82c>)
 800959a:	4b06      	ldr	r3, [pc, #24]	@ (80095b4 <HAL_RCC_OscConfig+0x830>)
 800959c:	4013      	ands	r3, r2
 800959e:	60cb      	str	r3, [r1, #12]
 80095a0:	e001      	b.n	80095a6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80095a2:	2301      	movs	r3, #1
 80095a4:	e000      	b.n	80095a8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80095a6:	2300      	movs	r3, #0
}
 80095a8:	4618      	mov	r0, r3
 80095aa:	3720      	adds	r7, #32
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}
 80095b0:	40021000 	.word	0x40021000
 80095b4:	feeefffc 	.word	0xfeeefffc

080095b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b084      	sub	sp, #16
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
 80095c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d101      	bne.n	80095cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80095c8:	2301      	movs	r3, #1
 80095ca:	e0e7      	b.n	800979c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80095cc:	4b75      	ldr	r3, [pc, #468]	@ (80097a4 <HAL_RCC_ClockConfig+0x1ec>)
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f003 0307 	and.w	r3, r3, #7
 80095d4:	683a      	ldr	r2, [r7, #0]
 80095d6:	429a      	cmp	r2, r3
 80095d8:	d910      	bls.n	80095fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095da:	4b72      	ldr	r3, [pc, #456]	@ (80097a4 <HAL_RCC_ClockConfig+0x1ec>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f023 0207 	bic.w	r2, r3, #7
 80095e2:	4970      	ldr	r1, [pc, #448]	@ (80097a4 <HAL_RCC_ClockConfig+0x1ec>)
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	4313      	orrs	r3, r2
 80095e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80095ea:	4b6e      	ldr	r3, [pc, #440]	@ (80097a4 <HAL_RCC_ClockConfig+0x1ec>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f003 0307 	and.w	r3, r3, #7
 80095f2:	683a      	ldr	r2, [r7, #0]
 80095f4:	429a      	cmp	r2, r3
 80095f6:	d001      	beq.n	80095fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80095f8:	2301      	movs	r3, #1
 80095fa:	e0cf      	b.n	800979c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f003 0302 	and.w	r3, r3, #2
 8009604:	2b00      	cmp	r3, #0
 8009606:	d010      	beq.n	800962a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	689a      	ldr	r2, [r3, #8]
 800960c:	4b66      	ldr	r3, [pc, #408]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 800960e:	689b      	ldr	r3, [r3, #8]
 8009610:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009614:	429a      	cmp	r2, r3
 8009616:	d908      	bls.n	800962a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009618:	4b63      	ldr	r3, [pc, #396]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 800961a:	689b      	ldr	r3, [r3, #8]
 800961c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	689b      	ldr	r3, [r3, #8]
 8009624:	4960      	ldr	r1, [pc, #384]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 8009626:	4313      	orrs	r3, r2
 8009628:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f003 0301 	and.w	r3, r3, #1
 8009632:	2b00      	cmp	r3, #0
 8009634:	d04c      	beq.n	80096d0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	685b      	ldr	r3, [r3, #4]
 800963a:	2b03      	cmp	r3, #3
 800963c:	d107      	bne.n	800964e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800963e:	4b5a      	ldr	r3, [pc, #360]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009646:	2b00      	cmp	r3, #0
 8009648:	d121      	bne.n	800968e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800964a:	2301      	movs	r3, #1
 800964c:	e0a6      	b.n	800979c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	2b02      	cmp	r3, #2
 8009654:	d107      	bne.n	8009666 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009656:	4b54      	ldr	r3, [pc, #336]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800965e:	2b00      	cmp	r3, #0
 8009660:	d115      	bne.n	800968e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8009662:	2301      	movs	r3, #1
 8009664:	e09a      	b.n	800979c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	685b      	ldr	r3, [r3, #4]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d107      	bne.n	800967e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800966e:	4b4e      	ldr	r3, [pc, #312]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f003 0302 	and.w	r3, r3, #2
 8009676:	2b00      	cmp	r3, #0
 8009678:	d109      	bne.n	800968e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800967a:	2301      	movs	r3, #1
 800967c:	e08e      	b.n	800979c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800967e:	4b4a      	ldr	r3, [pc, #296]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009686:	2b00      	cmp	r3, #0
 8009688:	d101      	bne.n	800968e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800968a:	2301      	movs	r3, #1
 800968c:	e086      	b.n	800979c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800968e:	4b46      	ldr	r3, [pc, #280]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 8009690:	689b      	ldr	r3, [r3, #8]
 8009692:	f023 0203 	bic.w	r2, r3, #3
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	685b      	ldr	r3, [r3, #4]
 800969a:	4943      	ldr	r1, [pc, #268]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 800969c:	4313      	orrs	r3, r2
 800969e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80096a0:	f7fa fc14 	bl	8003ecc <HAL_GetTick>
 80096a4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80096a6:	e00a      	b.n	80096be <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80096a8:	f7fa fc10 	bl	8003ecc <HAL_GetTick>
 80096ac:	4602      	mov	r2, r0
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	1ad3      	subs	r3, r2, r3
 80096b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80096b6:	4293      	cmp	r3, r2
 80096b8:	d901      	bls.n	80096be <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80096ba:	2303      	movs	r3, #3
 80096bc:	e06e      	b.n	800979c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80096be:	4b3a      	ldr	r3, [pc, #232]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 80096c0:	689b      	ldr	r3, [r3, #8]
 80096c2:	f003 020c 	and.w	r2, r3, #12
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	685b      	ldr	r3, [r3, #4]
 80096ca:	009b      	lsls	r3, r3, #2
 80096cc:	429a      	cmp	r2, r3
 80096ce:	d1eb      	bne.n	80096a8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f003 0302 	and.w	r3, r3, #2
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d010      	beq.n	80096fe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	689a      	ldr	r2, [r3, #8]
 80096e0:	4b31      	ldr	r3, [pc, #196]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 80096e2:	689b      	ldr	r3, [r3, #8]
 80096e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80096e8:	429a      	cmp	r2, r3
 80096ea:	d208      	bcs.n	80096fe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80096ec:	4b2e      	ldr	r3, [pc, #184]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 80096ee:	689b      	ldr	r3, [r3, #8]
 80096f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	689b      	ldr	r3, [r3, #8]
 80096f8:	492b      	ldr	r1, [pc, #172]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 80096fa:	4313      	orrs	r3, r2
 80096fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80096fe:	4b29      	ldr	r3, [pc, #164]	@ (80097a4 <HAL_RCC_ClockConfig+0x1ec>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	f003 0307 	and.w	r3, r3, #7
 8009706:	683a      	ldr	r2, [r7, #0]
 8009708:	429a      	cmp	r2, r3
 800970a:	d210      	bcs.n	800972e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800970c:	4b25      	ldr	r3, [pc, #148]	@ (80097a4 <HAL_RCC_ClockConfig+0x1ec>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f023 0207 	bic.w	r2, r3, #7
 8009714:	4923      	ldr	r1, [pc, #140]	@ (80097a4 <HAL_RCC_ClockConfig+0x1ec>)
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	4313      	orrs	r3, r2
 800971a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800971c:	4b21      	ldr	r3, [pc, #132]	@ (80097a4 <HAL_RCC_ClockConfig+0x1ec>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f003 0307 	and.w	r3, r3, #7
 8009724:	683a      	ldr	r2, [r7, #0]
 8009726:	429a      	cmp	r2, r3
 8009728:	d001      	beq.n	800972e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800972a:	2301      	movs	r3, #1
 800972c:	e036      	b.n	800979c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f003 0304 	and.w	r3, r3, #4
 8009736:	2b00      	cmp	r3, #0
 8009738:	d008      	beq.n	800974c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800973a:	4b1b      	ldr	r3, [pc, #108]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 800973c:	689b      	ldr	r3, [r3, #8]
 800973e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	68db      	ldr	r3, [r3, #12]
 8009746:	4918      	ldr	r1, [pc, #96]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 8009748:	4313      	orrs	r3, r2
 800974a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f003 0308 	and.w	r3, r3, #8
 8009754:	2b00      	cmp	r3, #0
 8009756:	d009      	beq.n	800976c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009758:	4b13      	ldr	r3, [pc, #76]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 800975a:	689b      	ldr	r3, [r3, #8]
 800975c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	691b      	ldr	r3, [r3, #16]
 8009764:	00db      	lsls	r3, r3, #3
 8009766:	4910      	ldr	r1, [pc, #64]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 8009768:	4313      	orrs	r3, r2
 800976a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800976c:	f000 f824 	bl	80097b8 <HAL_RCC_GetSysClockFreq>
 8009770:	4602      	mov	r2, r0
 8009772:	4b0d      	ldr	r3, [pc, #52]	@ (80097a8 <HAL_RCC_ClockConfig+0x1f0>)
 8009774:	689b      	ldr	r3, [r3, #8]
 8009776:	091b      	lsrs	r3, r3, #4
 8009778:	f003 030f 	and.w	r3, r3, #15
 800977c:	490b      	ldr	r1, [pc, #44]	@ (80097ac <HAL_RCC_ClockConfig+0x1f4>)
 800977e:	5ccb      	ldrb	r3, [r1, r3]
 8009780:	f003 031f 	and.w	r3, r3, #31
 8009784:	fa22 f303 	lsr.w	r3, r2, r3
 8009788:	4a09      	ldr	r2, [pc, #36]	@ (80097b0 <HAL_RCC_ClockConfig+0x1f8>)
 800978a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800978c:	4b09      	ldr	r3, [pc, #36]	@ (80097b4 <HAL_RCC_ClockConfig+0x1fc>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	4618      	mov	r0, r3
 8009792:	f7fa fb4b 	bl	8003e2c <HAL_InitTick>
 8009796:	4603      	mov	r3, r0
 8009798:	72fb      	strb	r3, [r7, #11]

  return status;
 800979a:	7afb      	ldrb	r3, [r7, #11]
}
 800979c:	4618      	mov	r0, r3
 800979e:	3710      	adds	r7, #16
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}
 80097a4:	40022000 	.word	0x40022000
 80097a8:	40021000 	.word	0x40021000
 80097ac:	0800bfa0 	.word	0x0800bfa0
 80097b0:	200003b8 	.word	0x200003b8
 80097b4:	200003bc 	.word	0x200003bc

080097b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80097b8:	b480      	push	{r7}
 80097ba:	b089      	sub	sp, #36	@ 0x24
 80097bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80097be:	2300      	movs	r3, #0
 80097c0:	61fb      	str	r3, [r7, #28]
 80097c2:	2300      	movs	r3, #0
 80097c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80097c6:	4b3e      	ldr	r3, [pc, #248]	@ (80098c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80097c8:	689b      	ldr	r3, [r3, #8]
 80097ca:	f003 030c 	and.w	r3, r3, #12
 80097ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80097d0:	4b3b      	ldr	r3, [pc, #236]	@ (80098c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80097d2:	68db      	ldr	r3, [r3, #12]
 80097d4:	f003 0303 	and.w	r3, r3, #3
 80097d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80097da:	693b      	ldr	r3, [r7, #16]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d005      	beq.n	80097ec <HAL_RCC_GetSysClockFreq+0x34>
 80097e0:	693b      	ldr	r3, [r7, #16]
 80097e2:	2b0c      	cmp	r3, #12
 80097e4:	d121      	bne.n	800982a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	d11e      	bne.n	800982a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80097ec:	4b34      	ldr	r3, [pc, #208]	@ (80098c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f003 0308 	and.w	r3, r3, #8
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d107      	bne.n	8009808 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80097f8:	4b31      	ldr	r3, [pc, #196]	@ (80098c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80097fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80097fe:	0a1b      	lsrs	r3, r3, #8
 8009800:	f003 030f 	and.w	r3, r3, #15
 8009804:	61fb      	str	r3, [r7, #28]
 8009806:	e005      	b.n	8009814 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8009808:	4b2d      	ldr	r3, [pc, #180]	@ (80098c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	091b      	lsrs	r3, r3, #4
 800980e:	f003 030f 	and.w	r3, r3, #15
 8009812:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8009814:	4a2b      	ldr	r2, [pc, #172]	@ (80098c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8009816:	69fb      	ldr	r3, [r7, #28]
 8009818:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800981c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d10d      	bne.n	8009840 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009824:	69fb      	ldr	r3, [r7, #28]
 8009826:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009828:	e00a      	b.n	8009840 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	2b04      	cmp	r3, #4
 800982e:	d102      	bne.n	8009836 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009830:	4b25      	ldr	r3, [pc, #148]	@ (80098c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8009832:	61bb      	str	r3, [r7, #24]
 8009834:	e004      	b.n	8009840 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	2b08      	cmp	r3, #8
 800983a:	d101      	bne.n	8009840 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800983c:	4b23      	ldr	r3, [pc, #140]	@ (80098cc <HAL_RCC_GetSysClockFreq+0x114>)
 800983e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	2b0c      	cmp	r3, #12
 8009844:	d134      	bne.n	80098b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009846:	4b1e      	ldr	r3, [pc, #120]	@ (80098c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8009848:	68db      	ldr	r3, [r3, #12]
 800984a:	f003 0303 	and.w	r3, r3, #3
 800984e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	2b02      	cmp	r3, #2
 8009854:	d003      	beq.n	800985e <HAL_RCC_GetSysClockFreq+0xa6>
 8009856:	68bb      	ldr	r3, [r7, #8]
 8009858:	2b03      	cmp	r3, #3
 800985a:	d003      	beq.n	8009864 <HAL_RCC_GetSysClockFreq+0xac>
 800985c:	e005      	b.n	800986a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800985e:	4b1a      	ldr	r3, [pc, #104]	@ (80098c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8009860:	617b      	str	r3, [r7, #20]
      break;
 8009862:	e005      	b.n	8009870 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8009864:	4b19      	ldr	r3, [pc, #100]	@ (80098cc <HAL_RCC_GetSysClockFreq+0x114>)
 8009866:	617b      	str	r3, [r7, #20]
      break;
 8009868:	e002      	b.n	8009870 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800986a:	69fb      	ldr	r3, [r7, #28]
 800986c:	617b      	str	r3, [r7, #20]
      break;
 800986e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009870:	4b13      	ldr	r3, [pc, #76]	@ (80098c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8009872:	68db      	ldr	r3, [r3, #12]
 8009874:	091b      	lsrs	r3, r3, #4
 8009876:	f003 0307 	and.w	r3, r3, #7
 800987a:	3301      	adds	r3, #1
 800987c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800987e:	4b10      	ldr	r3, [pc, #64]	@ (80098c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8009880:	68db      	ldr	r3, [r3, #12]
 8009882:	0a1b      	lsrs	r3, r3, #8
 8009884:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009888:	697a      	ldr	r2, [r7, #20]
 800988a:	fb03 f202 	mul.w	r2, r3, r2
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	fbb2 f3f3 	udiv	r3, r2, r3
 8009894:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009896:	4b0a      	ldr	r3, [pc, #40]	@ (80098c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8009898:	68db      	ldr	r3, [r3, #12]
 800989a:	0e5b      	lsrs	r3, r3, #25
 800989c:	f003 0303 	and.w	r3, r3, #3
 80098a0:	3301      	adds	r3, #1
 80098a2:	005b      	lsls	r3, r3, #1
 80098a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80098a6:	697a      	ldr	r2, [r7, #20]
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80098ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80098b0:	69bb      	ldr	r3, [r7, #24]
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3724      	adds	r7, #36	@ 0x24
 80098b6:	46bd      	mov	sp, r7
 80098b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098bc:	4770      	bx	lr
 80098be:	bf00      	nop
 80098c0:	40021000 	.word	0x40021000
 80098c4:	0800bfb8 	.word	0x0800bfb8
 80098c8:	00f42400 	.word	0x00f42400
 80098cc:	007a1200 	.word	0x007a1200

080098d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80098d0:	b480      	push	{r7}
 80098d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80098d4:	4b03      	ldr	r3, [pc, #12]	@ (80098e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80098d6:	681b      	ldr	r3, [r3, #0]
}
 80098d8:	4618      	mov	r0, r3
 80098da:	46bd      	mov	sp, r7
 80098dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e0:	4770      	bx	lr
 80098e2:	bf00      	nop
 80098e4:	200003b8 	.word	0x200003b8

080098e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80098ec:	f7ff fff0 	bl	80098d0 <HAL_RCC_GetHCLKFreq>
 80098f0:	4602      	mov	r2, r0
 80098f2:	4b06      	ldr	r3, [pc, #24]	@ (800990c <HAL_RCC_GetPCLK1Freq+0x24>)
 80098f4:	689b      	ldr	r3, [r3, #8]
 80098f6:	0a1b      	lsrs	r3, r3, #8
 80098f8:	f003 0307 	and.w	r3, r3, #7
 80098fc:	4904      	ldr	r1, [pc, #16]	@ (8009910 <HAL_RCC_GetPCLK1Freq+0x28>)
 80098fe:	5ccb      	ldrb	r3, [r1, r3]
 8009900:	f003 031f 	and.w	r3, r3, #31
 8009904:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009908:	4618      	mov	r0, r3
 800990a:	bd80      	pop	{r7, pc}
 800990c:	40021000 	.word	0x40021000
 8009910:	0800bfb0 	.word	0x0800bfb0

08009914 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009918:	f7ff ffda 	bl	80098d0 <HAL_RCC_GetHCLKFreq>
 800991c:	4602      	mov	r2, r0
 800991e:	4b06      	ldr	r3, [pc, #24]	@ (8009938 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009920:	689b      	ldr	r3, [r3, #8]
 8009922:	0adb      	lsrs	r3, r3, #11
 8009924:	f003 0307 	and.w	r3, r3, #7
 8009928:	4904      	ldr	r1, [pc, #16]	@ (800993c <HAL_RCC_GetPCLK2Freq+0x28>)
 800992a:	5ccb      	ldrb	r3, [r1, r3]
 800992c:	f003 031f 	and.w	r3, r3, #31
 8009930:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009934:	4618      	mov	r0, r3
 8009936:	bd80      	pop	{r7, pc}
 8009938:	40021000 	.word	0x40021000
 800993c:	0800bfb0 	.word	0x0800bfb0

08009940 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b086      	sub	sp, #24
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8009948:	2300      	movs	r3, #0
 800994a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800994c:	4b2a      	ldr	r3, [pc, #168]	@ (80099f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800994e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009950:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009954:	2b00      	cmp	r3, #0
 8009956:	d003      	beq.n	8009960 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8009958:	f7ff f968 	bl	8008c2c <HAL_PWREx_GetVoltageRange>
 800995c:	6178      	str	r0, [r7, #20]
 800995e:	e014      	b.n	800998a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009960:	4b25      	ldr	r3, [pc, #148]	@ (80099f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009964:	4a24      	ldr	r2, [pc, #144]	@ (80099f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009966:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800996a:	6593      	str	r3, [r2, #88]	@ 0x58
 800996c:	4b22      	ldr	r3, [pc, #136]	@ (80099f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800996e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009970:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009974:	60fb      	str	r3, [r7, #12]
 8009976:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009978:	f7ff f958 	bl	8008c2c <HAL_PWREx_GetVoltageRange>
 800997c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800997e:	4b1e      	ldr	r3, [pc, #120]	@ (80099f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009982:	4a1d      	ldr	r2, [pc, #116]	@ (80099f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009984:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009988:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009990:	d10b      	bne.n	80099aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2b80      	cmp	r3, #128	@ 0x80
 8009996:	d919      	bls.n	80099cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2ba0      	cmp	r3, #160	@ 0xa0
 800999c:	d902      	bls.n	80099a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800999e:	2302      	movs	r3, #2
 80099a0:	613b      	str	r3, [r7, #16]
 80099a2:	e013      	b.n	80099cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80099a4:	2301      	movs	r3, #1
 80099a6:	613b      	str	r3, [r7, #16]
 80099a8:	e010      	b.n	80099cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2b80      	cmp	r3, #128	@ 0x80
 80099ae:	d902      	bls.n	80099b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80099b0:	2303      	movs	r3, #3
 80099b2:	613b      	str	r3, [r7, #16]
 80099b4:	e00a      	b.n	80099cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2b80      	cmp	r3, #128	@ 0x80
 80099ba:	d102      	bne.n	80099c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80099bc:	2302      	movs	r3, #2
 80099be:	613b      	str	r3, [r7, #16]
 80099c0:	e004      	b.n	80099cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2b70      	cmp	r3, #112	@ 0x70
 80099c6:	d101      	bne.n	80099cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80099c8:	2301      	movs	r3, #1
 80099ca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80099cc:	4b0b      	ldr	r3, [pc, #44]	@ (80099fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	f023 0207 	bic.w	r2, r3, #7
 80099d4:	4909      	ldr	r1, [pc, #36]	@ (80099fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80099d6:	693b      	ldr	r3, [r7, #16]
 80099d8:	4313      	orrs	r3, r2
 80099da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80099dc:	4b07      	ldr	r3, [pc, #28]	@ (80099fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f003 0307 	and.w	r3, r3, #7
 80099e4:	693a      	ldr	r2, [r7, #16]
 80099e6:	429a      	cmp	r2, r3
 80099e8:	d001      	beq.n	80099ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80099ea:	2301      	movs	r3, #1
 80099ec:	e000      	b.n	80099f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80099ee:	2300      	movs	r3, #0
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	3718      	adds	r7, #24
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd80      	pop	{r7, pc}
 80099f8:	40021000 	.word	0x40021000
 80099fc:	40022000 	.word	0x40022000

08009a00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b086      	sub	sp, #24
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009a08:	2300      	movs	r3, #0
 8009a0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d041      	beq.n	8009aa0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009a20:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009a24:	d02a      	beq.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8009a26:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009a2a:	d824      	bhi.n	8009a76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009a2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009a30:	d008      	beq.n	8009a44 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8009a32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009a36:	d81e      	bhi.n	8009a76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d00a      	beq.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8009a3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009a40:	d010      	beq.n	8009a64 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009a42:	e018      	b.n	8009a76 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009a44:	4b86      	ldr	r3, [pc, #536]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009a46:	68db      	ldr	r3, [r3, #12]
 8009a48:	4a85      	ldr	r2, [pc, #532]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009a4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a4e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009a50:	e015      	b.n	8009a7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	3304      	adds	r3, #4
 8009a56:	2100      	movs	r1, #0
 8009a58:	4618      	mov	r0, r3
 8009a5a:	f000 facd 	bl	8009ff8 <RCCEx_PLLSAI1_Config>
 8009a5e:	4603      	mov	r3, r0
 8009a60:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009a62:	e00c      	b.n	8009a7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	3320      	adds	r3, #32
 8009a68:	2100      	movs	r1, #0
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	f000 fbb6 	bl	800a1dc <RCCEx_PLLSAI2_Config>
 8009a70:	4603      	mov	r3, r0
 8009a72:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009a74:	e003      	b.n	8009a7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009a76:	2301      	movs	r3, #1
 8009a78:	74fb      	strb	r3, [r7, #19]
      break;
 8009a7a:	e000      	b.n	8009a7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8009a7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009a7e:	7cfb      	ldrb	r3, [r7, #19]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d10b      	bne.n	8009a9c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009a84:	4b76      	ldr	r3, [pc, #472]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a8a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009a92:	4973      	ldr	r1, [pc, #460]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009a94:	4313      	orrs	r3, r2
 8009a96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8009a9a:	e001      	b.n	8009aa0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a9c:	7cfb      	ldrb	r3, [r7, #19]
 8009a9e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d041      	beq.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ab0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009ab4:	d02a      	beq.n	8009b0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8009ab6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009aba:	d824      	bhi.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8009abc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009ac0:	d008      	beq.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009ac2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009ac6:	d81e      	bhi.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d00a      	beq.n	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8009acc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009ad0:	d010      	beq.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8009ad2:	e018      	b.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009ad4:	4b62      	ldr	r3, [pc, #392]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009ad6:	68db      	ldr	r3, [r3, #12]
 8009ad8:	4a61      	ldr	r2, [pc, #388]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009ada:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009ade:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009ae0:	e015      	b.n	8009b0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	3304      	adds	r3, #4
 8009ae6:	2100      	movs	r1, #0
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f000 fa85 	bl	8009ff8 <RCCEx_PLLSAI1_Config>
 8009aee:	4603      	mov	r3, r0
 8009af0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009af2:	e00c      	b.n	8009b0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	3320      	adds	r3, #32
 8009af8:	2100      	movs	r1, #0
 8009afa:	4618      	mov	r0, r3
 8009afc:	f000 fb6e 	bl	800a1dc <RCCEx_PLLSAI2_Config>
 8009b00:	4603      	mov	r3, r0
 8009b02:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009b04:	e003      	b.n	8009b0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009b06:	2301      	movs	r3, #1
 8009b08:	74fb      	strb	r3, [r7, #19]
      break;
 8009b0a:	e000      	b.n	8009b0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8009b0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009b0e:	7cfb      	ldrb	r3, [r7, #19]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d10b      	bne.n	8009b2c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009b14:	4b52      	ldr	r3, [pc, #328]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b1a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b22:	494f      	ldr	r1, [pc, #316]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009b24:	4313      	orrs	r3, r2
 8009b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8009b2a:	e001      	b.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b2c:	7cfb      	ldrb	r3, [r7, #19]
 8009b2e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	f000 80a0 	beq.w	8009c7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009b3e:	2300      	movs	r3, #0
 8009b40:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009b42:	4b47      	ldr	r3, [pc, #284]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d101      	bne.n	8009b52 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8009b4e:	2301      	movs	r3, #1
 8009b50:	e000      	b.n	8009b54 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8009b52:	2300      	movs	r3, #0
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d00d      	beq.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009b58:	4b41      	ldr	r3, [pc, #260]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b5c:	4a40      	ldr	r2, [pc, #256]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009b5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009b62:	6593      	str	r3, [r2, #88]	@ 0x58
 8009b64:	4b3e      	ldr	r3, [pc, #248]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009b6c:	60bb      	str	r3, [r7, #8]
 8009b6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009b70:	2301      	movs	r3, #1
 8009b72:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009b74:	4b3b      	ldr	r3, [pc, #236]	@ (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	4a3a      	ldr	r2, [pc, #232]	@ (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8009b7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009b7e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009b80:	f7fa f9a4 	bl	8003ecc <HAL_GetTick>
 8009b84:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009b86:	e009      	b.n	8009b9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009b88:	f7fa f9a0 	bl	8003ecc <HAL_GetTick>
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	2b02      	cmp	r3, #2
 8009b94:	d902      	bls.n	8009b9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8009b96:	2303      	movs	r3, #3
 8009b98:	74fb      	strb	r3, [r7, #19]
        break;
 8009b9a:	e005      	b.n	8009ba8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009b9c:	4b31      	ldr	r3, [pc, #196]	@ (8009c64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d0ef      	beq.n	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8009ba8:	7cfb      	ldrb	r3, [r7, #19]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d15c      	bne.n	8009c68 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009bae:	4b2c      	ldr	r3, [pc, #176]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009bb8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009bba:	697b      	ldr	r3, [r7, #20]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d01f      	beq.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bc6:	697a      	ldr	r2, [r7, #20]
 8009bc8:	429a      	cmp	r2, r3
 8009bca:	d019      	beq.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009bcc:	4b24      	ldr	r3, [pc, #144]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009bd6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009bd8:	4b21      	ldr	r3, [pc, #132]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bde:	4a20      	ldr	r2, [pc, #128]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009be0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009be4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009be8:	4b1d      	ldr	r3, [pc, #116]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bee:	4a1c      	ldr	r2, [pc, #112]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009bf0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009bf4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009bf8:	4a19      	ldr	r2, [pc, #100]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009bfa:	697b      	ldr	r3, [r7, #20]
 8009bfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009c00:	697b      	ldr	r3, [r7, #20]
 8009c02:	f003 0301 	and.w	r3, r3, #1
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d016      	beq.n	8009c38 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c0a:	f7fa f95f 	bl	8003ecc <HAL_GetTick>
 8009c0e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009c10:	e00b      	b.n	8009c2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009c12:	f7fa f95b 	bl	8003ecc <HAL_GetTick>
 8009c16:	4602      	mov	r2, r0
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	1ad3      	subs	r3, r2, r3
 8009c1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d902      	bls.n	8009c2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8009c24:	2303      	movs	r3, #3
 8009c26:	74fb      	strb	r3, [r7, #19]
            break;
 8009c28:	e006      	b.n	8009c38 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c30:	f003 0302 	and.w	r3, r3, #2
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d0ec      	beq.n	8009c12 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8009c38:	7cfb      	ldrb	r3, [r7, #19]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d10c      	bne.n	8009c58 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009c3e:	4b08      	ldr	r3, [pc, #32]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c4e:	4904      	ldr	r1, [pc, #16]	@ (8009c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009c50:	4313      	orrs	r3, r2
 8009c52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009c56:	e009      	b.n	8009c6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009c58:	7cfb      	ldrb	r3, [r7, #19]
 8009c5a:	74bb      	strb	r3, [r7, #18]
 8009c5c:	e006      	b.n	8009c6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8009c5e:	bf00      	nop
 8009c60:	40021000 	.word	0x40021000
 8009c64:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c68:	7cfb      	ldrb	r3, [r7, #19]
 8009c6a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009c6c:	7c7b      	ldrb	r3, [r7, #17]
 8009c6e:	2b01      	cmp	r3, #1
 8009c70:	d105      	bne.n	8009c7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009c72:	4ba6      	ldr	r3, [pc, #664]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c76:	4aa5      	ldr	r2, [pc, #660]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009c78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009c7c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	f003 0301 	and.w	r3, r3, #1
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d00a      	beq.n	8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009c8a:	4ba0      	ldr	r3, [pc, #640]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c90:	f023 0203 	bic.w	r2, r3, #3
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c98:	499c      	ldr	r1, [pc, #624]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009c9a:	4313      	orrs	r3, r2
 8009c9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	f003 0302 	and.w	r3, r3, #2
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d00a      	beq.n	8009cc2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009cac:	4b97      	ldr	r3, [pc, #604]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cb2:	f023 020c 	bic.w	r2, r3, #12
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cba:	4994      	ldr	r1, [pc, #592]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009cbc:	4313      	orrs	r3, r2
 8009cbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f003 0304 	and.w	r3, r3, #4
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d00a      	beq.n	8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009cce:	4b8f      	ldr	r3, [pc, #572]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cd4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cdc:	498b      	ldr	r1, [pc, #556]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	f003 0308 	and.w	r3, r3, #8
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d00a      	beq.n	8009d06 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009cf0:	4b86      	ldr	r3, [pc, #536]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cf6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cfe:	4983      	ldr	r1, [pc, #524]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009d00:	4313      	orrs	r3, r2
 8009d02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	f003 0310 	and.w	r3, r3, #16
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d00a      	beq.n	8009d28 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009d12:	4b7e      	ldr	r3, [pc, #504]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d20:	497a      	ldr	r1, [pc, #488]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009d22:	4313      	orrs	r3, r2
 8009d24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f003 0320 	and.w	r3, r3, #32
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d00a      	beq.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009d34:	4b75      	ldr	r3, [pc, #468]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d3a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d42:	4972      	ldr	r1, [pc, #456]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009d44:	4313      	orrs	r3, r2
 8009d46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d00a      	beq.n	8009d6c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009d56:	4b6d      	ldr	r3, [pc, #436]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d5c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d64:	4969      	ldr	r1, [pc, #420]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009d66:	4313      	orrs	r3, r2
 8009d68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d00a      	beq.n	8009d8e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009d78:	4b64      	ldr	r3, [pc, #400]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009d86:	4961      	ldr	r1, [pc, #388]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009d88:	4313      	orrs	r3, r2
 8009d8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d00a      	beq.n	8009db0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009d9a:	4b5c      	ldr	r3, [pc, #368]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009da0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009da8:	4958      	ldr	r1, [pc, #352]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009daa:	4313      	orrs	r3, r2
 8009dac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d00a      	beq.n	8009dd2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009dbc:	4b53      	ldr	r3, [pc, #332]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009dc2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dca:	4950      	ldr	r1, [pc, #320]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009dcc:	4313      	orrs	r3, r2
 8009dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d00a      	beq.n	8009df4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009dde:	4b4b      	ldr	r3, [pc, #300]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009de4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dec:	4947      	ldr	r1, [pc, #284]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009dee:	4313      	orrs	r3, r2
 8009df0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d00a      	beq.n	8009e16 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009e00:	4b42      	ldr	r3, [pc, #264]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009e02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009e06:	f023 0203 	bic.w	r2, r3, #3
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e0e:	493f      	ldr	r1, [pc, #252]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009e10:	4313      	orrs	r3, r2
 8009e12:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d028      	beq.n	8009e74 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009e22:	4b3a      	ldr	r3, [pc, #232]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e28:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e30:	4936      	ldr	r1, [pc, #216]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009e32:	4313      	orrs	r3, r2
 8009e34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e40:	d106      	bne.n	8009e50 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009e42:	4b32      	ldr	r3, [pc, #200]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009e44:	68db      	ldr	r3, [r3, #12]
 8009e46:	4a31      	ldr	r2, [pc, #196]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009e48:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009e4c:	60d3      	str	r3, [r2, #12]
 8009e4e:	e011      	b.n	8009e74 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e54:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009e58:	d10c      	bne.n	8009e74 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	3304      	adds	r3, #4
 8009e5e:	2101      	movs	r1, #1
 8009e60:	4618      	mov	r0, r3
 8009e62:	f000 f8c9 	bl	8009ff8 <RCCEx_PLLSAI1_Config>
 8009e66:	4603      	mov	r3, r0
 8009e68:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8009e6a:	7cfb      	ldrb	r3, [r7, #19]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d001      	beq.n	8009e74 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8009e70:	7cfb      	ldrb	r3, [r7, #19]
 8009e72:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d028      	beq.n	8009ed2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009e80:	4b22      	ldr	r3, [pc, #136]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e86:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e8e:	491f      	ldr	r1, [pc, #124]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009e90:	4313      	orrs	r3, r2
 8009e92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e9e:	d106      	bne.n	8009eae <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009ea0:	4b1a      	ldr	r3, [pc, #104]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009ea2:	68db      	ldr	r3, [r3, #12]
 8009ea4:	4a19      	ldr	r2, [pc, #100]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009ea6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009eaa:	60d3      	str	r3, [r2, #12]
 8009eac:	e011      	b.n	8009ed2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009eb2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009eb6:	d10c      	bne.n	8009ed2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	3304      	adds	r3, #4
 8009ebc:	2101      	movs	r1, #1
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	f000 f89a 	bl	8009ff8 <RCCEx_PLLSAI1_Config>
 8009ec4:	4603      	mov	r3, r0
 8009ec6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009ec8:	7cfb      	ldrb	r3, [r7, #19]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d001      	beq.n	8009ed2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8009ece:	7cfb      	ldrb	r3, [r7, #19]
 8009ed0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d02a      	beq.n	8009f34 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009ede:	4b0b      	ldr	r3, [pc, #44]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ee4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009eec:	4907      	ldr	r1, [pc, #28]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009eee:	4313      	orrs	r3, r2
 8009ef0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009ef8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009efc:	d108      	bne.n	8009f10 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009efe:	4b03      	ldr	r3, [pc, #12]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009f00:	68db      	ldr	r3, [r3, #12]
 8009f02:	4a02      	ldr	r2, [pc, #8]	@ (8009f0c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009f04:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009f08:	60d3      	str	r3, [r2, #12]
 8009f0a:	e013      	b.n	8009f34 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8009f0c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009f14:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009f18:	d10c      	bne.n	8009f34 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	3304      	adds	r3, #4
 8009f1e:	2101      	movs	r1, #1
 8009f20:	4618      	mov	r0, r3
 8009f22:	f000 f869 	bl	8009ff8 <RCCEx_PLLSAI1_Config>
 8009f26:	4603      	mov	r3, r0
 8009f28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009f2a:	7cfb      	ldrb	r3, [r7, #19]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d001      	beq.n	8009f34 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8009f30:	7cfb      	ldrb	r3, [r7, #19]
 8009f32:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d02f      	beq.n	8009fa0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009f40:	4b2c      	ldr	r3, [pc, #176]	@ (8009ff4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8009f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f46:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009f4e:	4929      	ldr	r1, [pc, #164]	@ (8009ff4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8009f50:	4313      	orrs	r3, r2
 8009f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009f5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009f5e:	d10d      	bne.n	8009f7c <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	3304      	adds	r3, #4
 8009f64:	2102      	movs	r1, #2
 8009f66:	4618      	mov	r0, r3
 8009f68:	f000 f846 	bl	8009ff8 <RCCEx_PLLSAI1_Config>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009f70:	7cfb      	ldrb	r3, [r7, #19]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d014      	beq.n	8009fa0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8009f76:	7cfb      	ldrb	r3, [r7, #19]
 8009f78:	74bb      	strb	r3, [r7, #18]
 8009f7a:	e011      	b.n	8009fa0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009f80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f84:	d10c      	bne.n	8009fa0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	3320      	adds	r3, #32
 8009f8a:	2102      	movs	r1, #2
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	f000 f925 	bl	800a1dc <RCCEx_PLLSAI2_Config>
 8009f92:	4603      	mov	r3, r0
 8009f94:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009f96:	7cfb      	ldrb	r3, [r7, #19]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d001      	beq.n	8009fa0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8009f9c:	7cfb      	ldrb	r3, [r7, #19]
 8009f9e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d00b      	beq.n	8009fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009fac:	4b11      	ldr	r3, [pc, #68]	@ (8009ff4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8009fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fb2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fbc:	490d      	ldr	r1, [pc, #52]	@ (8009ff4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8009fbe:	4313      	orrs	r3, r2
 8009fc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d00b      	beq.n	8009fe8 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009fd0:	4b08      	ldr	r3, [pc, #32]	@ (8009ff4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8009fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fd6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009fe0:	4904      	ldr	r1, [pc, #16]	@ (8009ff4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8009fe2:	4313      	orrs	r3, r2
 8009fe4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8009fe8:	7cbb      	ldrb	r3, [r7, #18]
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3718      	adds	r7, #24
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}
 8009ff2:	bf00      	nop
 8009ff4:	40021000 	.word	0x40021000

08009ff8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b084      	sub	sp, #16
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
 800a000:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a002:	2300      	movs	r3, #0
 800a004:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a006:	4b74      	ldr	r3, [pc, #464]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a008:	68db      	ldr	r3, [r3, #12]
 800a00a:	f003 0303 	and.w	r3, r3, #3
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d018      	beq.n	800a044 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a012:	4b71      	ldr	r3, [pc, #452]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a014:	68db      	ldr	r3, [r3, #12]
 800a016:	f003 0203 	and.w	r2, r3, #3
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	429a      	cmp	r2, r3
 800a020:	d10d      	bne.n	800a03e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
       ||
 800a026:	2b00      	cmp	r3, #0
 800a028:	d009      	beq.n	800a03e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a02a:	4b6b      	ldr	r3, [pc, #428]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a02c:	68db      	ldr	r3, [r3, #12]
 800a02e:	091b      	lsrs	r3, r3, #4
 800a030:	f003 0307 	and.w	r3, r3, #7
 800a034:	1c5a      	adds	r2, r3, #1
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	685b      	ldr	r3, [r3, #4]
       ||
 800a03a:	429a      	cmp	r2, r3
 800a03c:	d047      	beq.n	800a0ce <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800a03e:	2301      	movs	r3, #1
 800a040:	73fb      	strb	r3, [r7, #15]
 800a042:	e044      	b.n	800a0ce <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	2b03      	cmp	r3, #3
 800a04a:	d018      	beq.n	800a07e <RCCEx_PLLSAI1_Config+0x86>
 800a04c:	2b03      	cmp	r3, #3
 800a04e:	d825      	bhi.n	800a09c <RCCEx_PLLSAI1_Config+0xa4>
 800a050:	2b01      	cmp	r3, #1
 800a052:	d002      	beq.n	800a05a <RCCEx_PLLSAI1_Config+0x62>
 800a054:	2b02      	cmp	r3, #2
 800a056:	d009      	beq.n	800a06c <RCCEx_PLLSAI1_Config+0x74>
 800a058:	e020      	b.n	800a09c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a05a:	4b5f      	ldr	r3, [pc, #380]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f003 0302 	and.w	r3, r3, #2
 800a062:	2b00      	cmp	r3, #0
 800a064:	d11d      	bne.n	800a0a2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800a066:	2301      	movs	r3, #1
 800a068:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a06a:	e01a      	b.n	800a0a2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a06c:	4b5a      	ldr	r3, [pc, #360]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a074:	2b00      	cmp	r3, #0
 800a076:	d116      	bne.n	800a0a6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800a078:	2301      	movs	r3, #1
 800a07a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a07c:	e013      	b.n	800a0a6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a07e:	4b56      	ldr	r3, [pc, #344]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a086:	2b00      	cmp	r3, #0
 800a088:	d10f      	bne.n	800a0aa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a08a:	4b53      	ldr	r3, [pc, #332]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a092:	2b00      	cmp	r3, #0
 800a094:	d109      	bne.n	800a0aa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800a096:	2301      	movs	r3, #1
 800a098:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a09a:	e006      	b.n	800a0aa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800a09c:	2301      	movs	r3, #1
 800a09e:	73fb      	strb	r3, [r7, #15]
      break;
 800a0a0:	e004      	b.n	800a0ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a0a2:	bf00      	nop
 800a0a4:	e002      	b.n	800a0ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a0a6:	bf00      	nop
 800a0a8:	e000      	b.n	800a0ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a0aa:	bf00      	nop
    }

    if(status == HAL_OK)
 800a0ac:	7bfb      	ldrb	r3, [r7, #15]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d10d      	bne.n	800a0ce <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a0b2:	4b49      	ldr	r3, [pc, #292]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a0b4:	68db      	ldr	r3, [r3, #12]
 800a0b6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6819      	ldr	r1, [r3, #0]
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	685b      	ldr	r3, [r3, #4]
 800a0c2:	3b01      	subs	r3, #1
 800a0c4:	011b      	lsls	r3, r3, #4
 800a0c6:	430b      	orrs	r3, r1
 800a0c8:	4943      	ldr	r1, [pc, #268]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a0ca:	4313      	orrs	r3, r2
 800a0cc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a0ce:	7bfb      	ldrb	r3, [r7, #15]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d17c      	bne.n	800a1ce <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a0d4:	4b40      	ldr	r3, [pc, #256]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	4a3f      	ldr	r2, [pc, #252]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a0da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a0de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a0e0:	f7f9 fef4 	bl	8003ecc <HAL_GetTick>
 800a0e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a0e6:	e009      	b.n	800a0fc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a0e8:	f7f9 fef0 	bl	8003ecc <HAL_GetTick>
 800a0ec:	4602      	mov	r2, r0
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	1ad3      	subs	r3, r2, r3
 800a0f2:	2b02      	cmp	r3, #2
 800a0f4:	d902      	bls.n	800a0fc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800a0f6:	2303      	movs	r3, #3
 800a0f8:	73fb      	strb	r3, [r7, #15]
        break;
 800a0fa:	e005      	b.n	800a108 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a0fc:	4b36      	ldr	r3, [pc, #216]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a104:	2b00      	cmp	r3, #0
 800a106:	d1ef      	bne.n	800a0e8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800a108:	7bfb      	ldrb	r3, [r7, #15]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d15f      	bne.n	800a1ce <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d110      	bne.n	800a136 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a114:	4b30      	ldr	r3, [pc, #192]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a116:	691b      	ldr	r3, [r3, #16]
 800a118:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800a11c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a120:	687a      	ldr	r2, [r7, #4]
 800a122:	6892      	ldr	r2, [r2, #8]
 800a124:	0211      	lsls	r1, r2, #8
 800a126:	687a      	ldr	r2, [r7, #4]
 800a128:	68d2      	ldr	r2, [r2, #12]
 800a12a:	06d2      	lsls	r2, r2, #27
 800a12c:	430a      	orrs	r2, r1
 800a12e:	492a      	ldr	r1, [pc, #168]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a130:	4313      	orrs	r3, r2
 800a132:	610b      	str	r3, [r1, #16]
 800a134:	e027      	b.n	800a186 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	2b01      	cmp	r3, #1
 800a13a:	d112      	bne.n	800a162 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a13c:	4b26      	ldr	r3, [pc, #152]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a13e:	691b      	ldr	r3, [r3, #16]
 800a140:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800a144:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a148:	687a      	ldr	r2, [r7, #4]
 800a14a:	6892      	ldr	r2, [r2, #8]
 800a14c:	0211      	lsls	r1, r2, #8
 800a14e:	687a      	ldr	r2, [r7, #4]
 800a150:	6912      	ldr	r2, [r2, #16]
 800a152:	0852      	lsrs	r2, r2, #1
 800a154:	3a01      	subs	r2, #1
 800a156:	0552      	lsls	r2, r2, #21
 800a158:	430a      	orrs	r2, r1
 800a15a:	491f      	ldr	r1, [pc, #124]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a15c:	4313      	orrs	r3, r2
 800a15e:	610b      	str	r3, [r1, #16]
 800a160:	e011      	b.n	800a186 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a162:	4b1d      	ldr	r3, [pc, #116]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a164:	691b      	ldr	r3, [r3, #16]
 800a166:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800a16a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a16e:	687a      	ldr	r2, [r7, #4]
 800a170:	6892      	ldr	r2, [r2, #8]
 800a172:	0211      	lsls	r1, r2, #8
 800a174:	687a      	ldr	r2, [r7, #4]
 800a176:	6952      	ldr	r2, [r2, #20]
 800a178:	0852      	lsrs	r2, r2, #1
 800a17a:	3a01      	subs	r2, #1
 800a17c:	0652      	lsls	r2, r2, #25
 800a17e:	430a      	orrs	r2, r1
 800a180:	4915      	ldr	r1, [pc, #84]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a182:	4313      	orrs	r3, r2
 800a184:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800a186:	4b14      	ldr	r3, [pc, #80]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	4a13      	ldr	r2, [pc, #76]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a18c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a190:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a192:	f7f9 fe9b 	bl	8003ecc <HAL_GetTick>
 800a196:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a198:	e009      	b.n	800a1ae <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a19a:	f7f9 fe97 	bl	8003ecc <HAL_GetTick>
 800a19e:	4602      	mov	r2, r0
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	1ad3      	subs	r3, r2, r3
 800a1a4:	2b02      	cmp	r3, #2
 800a1a6:	d902      	bls.n	800a1ae <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800a1a8:	2303      	movs	r3, #3
 800a1aa:	73fb      	strb	r3, [r7, #15]
          break;
 800a1ac:	e005      	b.n	800a1ba <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a1ae:	4b0a      	ldr	r3, [pc, #40]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d0ef      	beq.n	800a19a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800a1ba:	7bfb      	ldrb	r3, [r7, #15]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d106      	bne.n	800a1ce <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800a1c0:	4b05      	ldr	r3, [pc, #20]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a1c2:	691a      	ldr	r2, [r3, #16]
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	699b      	ldr	r3, [r3, #24]
 800a1c8:	4903      	ldr	r1, [pc, #12]	@ (800a1d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a1ca:	4313      	orrs	r3, r2
 800a1cc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800a1ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	3710      	adds	r7, #16
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bd80      	pop	{r7, pc}
 800a1d8:	40021000 	.word	0x40021000

0800a1dc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b084      	sub	sp, #16
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a1ea:	4b69      	ldr	r3, [pc, #420]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a1ec:	68db      	ldr	r3, [r3, #12]
 800a1ee:	f003 0303 	and.w	r3, r3, #3
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d018      	beq.n	800a228 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800a1f6:	4b66      	ldr	r3, [pc, #408]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a1f8:	68db      	ldr	r3, [r3, #12]
 800a1fa:	f003 0203 	and.w	r2, r3, #3
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	429a      	cmp	r2, r3
 800a204:	d10d      	bne.n	800a222 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
       ||
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d009      	beq.n	800a222 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800a20e:	4b60      	ldr	r3, [pc, #384]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a210:	68db      	ldr	r3, [r3, #12]
 800a212:	091b      	lsrs	r3, r3, #4
 800a214:	f003 0307 	and.w	r3, r3, #7
 800a218:	1c5a      	adds	r2, r3, #1
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	685b      	ldr	r3, [r3, #4]
       ||
 800a21e:	429a      	cmp	r2, r3
 800a220:	d047      	beq.n	800a2b2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800a222:	2301      	movs	r3, #1
 800a224:	73fb      	strb	r3, [r7, #15]
 800a226:	e044      	b.n	800a2b2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	2b03      	cmp	r3, #3
 800a22e:	d018      	beq.n	800a262 <RCCEx_PLLSAI2_Config+0x86>
 800a230:	2b03      	cmp	r3, #3
 800a232:	d825      	bhi.n	800a280 <RCCEx_PLLSAI2_Config+0xa4>
 800a234:	2b01      	cmp	r3, #1
 800a236:	d002      	beq.n	800a23e <RCCEx_PLLSAI2_Config+0x62>
 800a238:	2b02      	cmp	r3, #2
 800a23a:	d009      	beq.n	800a250 <RCCEx_PLLSAI2_Config+0x74>
 800a23c:	e020      	b.n	800a280 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a23e:	4b54      	ldr	r3, [pc, #336]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f003 0302 	and.w	r3, r3, #2
 800a246:	2b00      	cmp	r3, #0
 800a248:	d11d      	bne.n	800a286 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a24e:	e01a      	b.n	800a286 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a250:	4b4f      	ldr	r3, [pc, #316]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d116      	bne.n	800a28a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800a25c:	2301      	movs	r3, #1
 800a25e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a260:	e013      	b.n	800a28a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a262:	4b4b      	ldr	r3, [pc, #300]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d10f      	bne.n	800a28e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a26e:	4b48      	ldr	r3, [pc, #288]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a276:	2b00      	cmp	r3, #0
 800a278:	d109      	bne.n	800a28e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800a27a:	2301      	movs	r3, #1
 800a27c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a27e:	e006      	b.n	800a28e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800a280:	2301      	movs	r3, #1
 800a282:	73fb      	strb	r3, [r7, #15]
      break;
 800a284:	e004      	b.n	800a290 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800a286:	bf00      	nop
 800a288:	e002      	b.n	800a290 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800a28a:	bf00      	nop
 800a28c:	e000      	b.n	800a290 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800a28e:	bf00      	nop
    }

    if(status == HAL_OK)
 800a290:	7bfb      	ldrb	r3, [r7, #15]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d10d      	bne.n	800a2b2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a296:	4b3e      	ldr	r3, [pc, #248]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a298:	68db      	ldr	r3, [r3, #12]
 800a29a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	6819      	ldr	r1, [r3, #0]
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	685b      	ldr	r3, [r3, #4]
 800a2a6:	3b01      	subs	r3, #1
 800a2a8:	011b      	lsls	r3, r3, #4
 800a2aa:	430b      	orrs	r3, r1
 800a2ac:	4938      	ldr	r1, [pc, #224]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a2ae:	4313      	orrs	r3, r2
 800a2b0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a2b2:	7bfb      	ldrb	r3, [r7, #15]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d166      	bne.n	800a386 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800a2b8:	4b35      	ldr	r3, [pc, #212]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	4a34      	ldr	r2, [pc, #208]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a2be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a2c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a2c4:	f7f9 fe02 	bl	8003ecc <HAL_GetTick>
 800a2c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a2ca:	e009      	b.n	800a2e0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800a2cc:	f7f9 fdfe 	bl	8003ecc <HAL_GetTick>
 800a2d0:	4602      	mov	r2, r0
 800a2d2:	68bb      	ldr	r3, [r7, #8]
 800a2d4:	1ad3      	subs	r3, r2, r3
 800a2d6:	2b02      	cmp	r3, #2
 800a2d8:	d902      	bls.n	800a2e0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800a2da:	2303      	movs	r3, #3
 800a2dc:	73fb      	strb	r3, [r7, #15]
        break;
 800a2de:	e005      	b.n	800a2ec <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a2e0:	4b2b      	ldr	r3, [pc, #172]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d1ef      	bne.n	800a2cc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800a2ec:	7bfb      	ldrb	r3, [r7, #15]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d149      	bne.n	800a386 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d110      	bne.n	800a31a <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800a2f8:	4b25      	ldr	r3, [pc, #148]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a2fa:	695b      	ldr	r3, [r3, #20]
 800a2fc:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800a300:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a304:	687a      	ldr	r2, [r7, #4]
 800a306:	6892      	ldr	r2, [r2, #8]
 800a308:	0211      	lsls	r1, r2, #8
 800a30a:	687a      	ldr	r2, [r7, #4]
 800a30c:	68d2      	ldr	r2, [r2, #12]
 800a30e:	06d2      	lsls	r2, r2, #27
 800a310:	430a      	orrs	r2, r1
 800a312:	491f      	ldr	r1, [pc, #124]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a314:	4313      	orrs	r3, r2
 800a316:	614b      	str	r3, [r1, #20]
 800a318:	e011      	b.n	800a33e <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800a31a:	4b1d      	ldr	r3, [pc, #116]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a31c:	695b      	ldr	r3, [r3, #20]
 800a31e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800a322:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a326:	687a      	ldr	r2, [r7, #4]
 800a328:	6892      	ldr	r2, [r2, #8]
 800a32a:	0211      	lsls	r1, r2, #8
 800a32c:	687a      	ldr	r2, [r7, #4]
 800a32e:	6912      	ldr	r2, [r2, #16]
 800a330:	0852      	lsrs	r2, r2, #1
 800a332:	3a01      	subs	r2, #1
 800a334:	0652      	lsls	r2, r2, #25
 800a336:	430a      	orrs	r2, r1
 800a338:	4915      	ldr	r1, [pc, #84]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a33a:	4313      	orrs	r3, r2
 800a33c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800a33e:	4b14      	ldr	r3, [pc, #80]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	4a13      	ldr	r2, [pc, #76]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a348:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a34a:	f7f9 fdbf 	bl	8003ecc <HAL_GetTick>
 800a34e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800a350:	e009      	b.n	800a366 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800a352:	f7f9 fdbb 	bl	8003ecc <HAL_GetTick>
 800a356:	4602      	mov	r2, r0
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	1ad3      	subs	r3, r2, r3
 800a35c:	2b02      	cmp	r3, #2
 800a35e:	d902      	bls.n	800a366 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800a360:	2303      	movs	r3, #3
 800a362:	73fb      	strb	r3, [r7, #15]
          break;
 800a364:	e005      	b.n	800a372 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800a366:	4b0a      	ldr	r3, [pc, #40]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d0ef      	beq.n	800a352 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800a372:	7bfb      	ldrb	r3, [r7, #15]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d106      	bne.n	800a386 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800a378:	4b05      	ldr	r3, [pc, #20]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a37a:	695a      	ldr	r2, [r3, #20]
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	695b      	ldr	r3, [r3, #20]
 800a380:	4903      	ldr	r1, [pc, #12]	@ (800a390 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a382:	4313      	orrs	r3, r2
 800a384:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800a386:	7bfb      	ldrb	r3, [r7, #15]
}
 800a388:	4618      	mov	r0, r3
 800a38a:	3710      	adds	r7, #16
 800a38c:	46bd      	mov	sp, r7
 800a38e:	bd80      	pop	{r7, pc}
 800a390:	40021000 	.word	0x40021000

0800a394 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b082      	sub	sp, #8
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d101      	bne.n	800a3a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	e049      	b.n	800a43a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a3ac:	b2db      	uxtb	r3, r3
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d106      	bne.n	800a3c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a3ba:	6878      	ldr	r0, [r7, #4]
 800a3bc:	f7f9 f9fe 	bl	80037bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2202      	movs	r2, #2
 800a3c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681a      	ldr	r2, [r3, #0]
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	3304      	adds	r3, #4
 800a3d0:	4619      	mov	r1, r3
 800a3d2:	4610      	mov	r0, r2
 800a3d4:	f000 f9d0 	bl	800a778 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2201      	movs	r2, #1
 800a3dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2201      	movs	r2, #1
 800a3e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2201      	movs	r2, #1
 800a3ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2201      	movs	r2, #1
 800a3f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2201      	movs	r2, #1
 800a3fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2201      	movs	r2, #1
 800a404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2201      	movs	r2, #1
 800a40c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2201      	movs	r2, #1
 800a414:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2201      	movs	r2, #1
 800a41c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2201      	movs	r2, #1
 800a424:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2201      	movs	r2, #1
 800a42c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2201      	movs	r2, #1
 800a434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a438:	2300      	movs	r3, #0
}
 800a43a:	4618      	mov	r0, r3
 800a43c:	3708      	adds	r7, #8
 800a43e:	46bd      	mov	sp, r7
 800a440:	bd80      	pop	{r7, pc}
	...

0800a444 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a444:	b480      	push	{r7}
 800a446:	b085      	sub	sp, #20
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a452:	b2db      	uxtb	r3, r3
 800a454:	2b01      	cmp	r3, #1
 800a456:	d001      	beq.n	800a45c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a458:	2301      	movs	r3, #1
 800a45a:	e04f      	b.n	800a4fc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2202      	movs	r2, #2
 800a460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	68da      	ldr	r2, [r3, #12]
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	f042 0201 	orr.w	r2, r2, #1
 800a472:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	4a23      	ldr	r2, [pc, #140]	@ (800a508 <HAL_TIM_Base_Start_IT+0xc4>)
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d01d      	beq.n	800a4ba <HAL_TIM_Base_Start_IT+0x76>
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a486:	d018      	beq.n	800a4ba <HAL_TIM_Base_Start_IT+0x76>
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	4a1f      	ldr	r2, [pc, #124]	@ (800a50c <HAL_TIM_Base_Start_IT+0xc8>)
 800a48e:	4293      	cmp	r3, r2
 800a490:	d013      	beq.n	800a4ba <HAL_TIM_Base_Start_IT+0x76>
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	4a1e      	ldr	r2, [pc, #120]	@ (800a510 <HAL_TIM_Base_Start_IT+0xcc>)
 800a498:	4293      	cmp	r3, r2
 800a49a:	d00e      	beq.n	800a4ba <HAL_TIM_Base_Start_IT+0x76>
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	4a1c      	ldr	r2, [pc, #112]	@ (800a514 <HAL_TIM_Base_Start_IT+0xd0>)
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d009      	beq.n	800a4ba <HAL_TIM_Base_Start_IT+0x76>
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	4a1b      	ldr	r2, [pc, #108]	@ (800a518 <HAL_TIM_Base_Start_IT+0xd4>)
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	d004      	beq.n	800a4ba <HAL_TIM_Base_Start_IT+0x76>
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	4a19      	ldr	r2, [pc, #100]	@ (800a51c <HAL_TIM_Base_Start_IT+0xd8>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d115      	bne.n	800a4e6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	689a      	ldr	r2, [r3, #8]
 800a4c0:	4b17      	ldr	r3, [pc, #92]	@ (800a520 <HAL_TIM_Base_Start_IT+0xdc>)
 800a4c2:	4013      	ands	r3, r2
 800a4c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	2b06      	cmp	r3, #6
 800a4ca:	d015      	beq.n	800a4f8 <HAL_TIM_Base_Start_IT+0xb4>
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4d2:	d011      	beq.n	800a4f8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	681a      	ldr	r2, [r3, #0]
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	f042 0201 	orr.w	r2, r2, #1
 800a4e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4e4:	e008      	b.n	800a4f8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	681a      	ldr	r2, [r3, #0]
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	f042 0201 	orr.w	r2, r2, #1
 800a4f4:	601a      	str	r2, [r3, #0]
 800a4f6:	e000      	b.n	800a4fa <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4f8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a4fa:	2300      	movs	r3, #0
}
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	3714      	adds	r7, #20
 800a500:	46bd      	mov	sp, r7
 800a502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a506:	4770      	bx	lr
 800a508:	40012c00 	.word	0x40012c00
 800a50c:	40000400 	.word	0x40000400
 800a510:	40000800 	.word	0x40000800
 800a514:	40000c00 	.word	0x40000c00
 800a518:	40013400 	.word	0x40013400
 800a51c:	40014000 	.word	0x40014000
 800a520:	00010007 	.word	0x00010007

0800a524 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b084      	sub	sp, #16
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	68db      	ldr	r3, [r3, #12]
 800a532:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	691b      	ldr	r3, [r3, #16]
 800a53a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	f003 0302 	and.w	r3, r3, #2
 800a542:	2b00      	cmp	r3, #0
 800a544:	d020      	beq.n	800a588 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	f003 0302 	and.w	r3, r3, #2
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d01b      	beq.n	800a588 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f06f 0202 	mvn.w	r2, #2
 800a558:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	2201      	movs	r2, #1
 800a55e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	699b      	ldr	r3, [r3, #24]
 800a566:	f003 0303 	and.w	r3, r3, #3
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d003      	beq.n	800a576 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	f000 f8e4 	bl	800a73c <HAL_TIM_IC_CaptureCallback>
 800a574:	e005      	b.n	800a582 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a576:	6878      	ldr	r0, [r7, #4]
 800a578:	f000 f8d6 	bl	800a728 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f000 f8e7 	bl	800a750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2200      	movs	r2, #0
 800a586:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a588:	68bb      	ldr	r3, [r7, #8]
 800a58a:	f003 0304 	and.w	r3, r3, #4
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d020      	beq.n	800a5d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	f003 0304 	and.w	r3, r3, #4
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d01b      	beq.n	800a5d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	f06f 0204 	mvn.w	r2, #4
 800a5a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	2202      	movs	r2, #2
 800a5aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	699b      	ldr	r3, [r3, #24]
 800a5b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d003      	beq.n	800a5c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	f000 f8be 	bl	800a73c <HAL_TIM_IC_CaptureCallback>
 800a5c0:	e005      	b.n	800a5ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f000 f8b0 	bl	800a728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f000 f8c1 	bl	800a750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a5d4:	68bb      	ldr	r3, [r7, #8]
 800a5d6:	f003 0308 	and.w	r3, r3, #8
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d020      	beq.n	800a620 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	f003 0308 	and.w	r3, r3, #8
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d01b      	beq.n	800a620 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	f06f 0208 	mvn.w	r2, #8
 800a5f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2204      	movs	r2, #4
 800a5f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	69db      	ldr	r3, [r3, #28]
 800a5fe:	f003 0303 	and.w	r3, r3, #3
 800a602:	2b00      	cmp	r3, #0
 800a604:	d003      	beq.n	800a60e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f000 f898 	bl	800a73c <HAL_TIM_IC_CaptureCallback>
 800a60c:	e005      	b.n	800a61a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f000 f88a 	bl	800a728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f000 f89b 	bl	800a750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	2200      	movs	r2, #0
 800a61e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	f003 0310 	and.w	r3, r3, #16
 800a626:	2b00      	cmp	r3, #0
 800a628:	d020      	beq.n	800a66c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	f003 0310 	and.w	r3, r3, #16
 800a630:	2b00      	cmp	r3, #0
 800a632:	d01b      	beq.n	800a66c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f06f 0210 	mvn.w	r2, #16
 800a63c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	2208      	movs	r2, #8
 800a642:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	69db      	ldr	r3, [r3, #28]
 800a64a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d003      	beq.n	800a65a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f000 f872 	bl	800a73c <HAL_TIM_IC_CaptureCallback>
 800a658:	e005      	b.n	800a666 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f000 f864 	bl	800a728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f000 f875 	bl	800a750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2200      	movs	r2, #0
 800a66a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a66c:	68bb      	ldr	r3, [r7, #8]
 800a66e:	f003 0301 	and.w	r3, r3, #1
 800a672:	2b00      	cmp	r3, #0
 800a674:	d00c      	beq.n	800a690 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	f003 0301 	and.w	r3, r3, #1
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d007      	beq.n	800a690 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f06f 0201 	mvn.w	r2, #1
 800a688:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a68a:	6878      	ldr	r0, [r7, #4]
 800a68c:	f7f8 fea0 	bl	80033d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a696:	2b00      	cmp	r3, #0
 800a698:	d00c      	beq.n	800a6b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d007      	beq.n	800a6b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800a6ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a6ae:	6878      	ldr	r0, [r7, #4]
 800a6b0:	f000 f98e 	bl	800a9d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d00c      	beq.n	800a6d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d007      	beq.n	800a6d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a6d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	f000 f986 	bl	800a9e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d00c      	beq.n	800a6fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d007      	beq.n	800a6fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a6f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f000 f834 	bl	800a764 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	f003 0320 	and.w	r3, r3, #32
 800a702:	2b00      	cmp	r3, #0
 800a704:	d00c      	beq.n	800a720 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	f003 0320 	and.w	r3, r3, #32
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d007      	beq.n	800a720 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	f06f 0220 	mvn.w	r2, #32
 800a718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a71a:	6878      	ldr	r0, [r7, #4]
 800a71c:	f000 f94e 	bl	800a9bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a720:	bf00      	nop
 800a722:	3710      	adds	r7, #16
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}

0800a728 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a728:	b480      	push	{r7}
 800a72a:	b083      	sub	sp, #12
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a730:	bf00      	nop
 800a732:	370c      	adds	r7, #12
 800a734:	46bd      	mov	sp, r7
 800a736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73a:	4770      	bx	lr

0800a73c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a73c:	b480      	push	{r7}
 800a73e:	b083      	sub	sp, #12
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a744:	bf00      	nop
 800a746:	370c      	adds	r7, #12
 800a748:	46bd      	mov	sp, r7
 800a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74e:	4770      	bx	lr

0800a750 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a750:	b480      	push	{r7}
 800a752:	b083      	sub	sp, #12
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a758:	bf00      	nop
 800a75a:	370c      	adds	r7, #12
 800a75c:	46bd      	mov	sp, r7
 800a75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a762:	4770      	bx	lr

0800a764 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a764:	b480      	push	{r7}
 800a766:	b083      	sub	sp, #12
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a76c:	bf00      	nop
 800a76e:	370c      	adds	r7, #12
 800a770:	46bd      	mov	sp, r7
 800a772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a776:	4770      	bx	lr

0800a778 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a778:	b480      	push	{r7}
 800a77a:	b085      	sub	sp, #20
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	4a40      	ldr	r2, [pc, #256]	@ (800a88c <TIM_Base_SetConfig+0x114>)
 800a78c:	4293      	cmp	r3, r2
 800a78e:	d013      	beq.n	800a7b8 <TIM_Base_SetConfig+0x40>
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a796:	d00f      	beq.n	800a7b8 <TIM_Base_SetConfig+0x40>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	4a3d      	ldr	r2, [pc, #244]	@ (800a890 <TIM_Base_SetConfig+0x118>)
 800a79c:	4293      	cmp	r3, r2
 800a79e:	d00b      	beq.n	800a7b8 <TIM_Base_SetConfig+0x40>
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	4a3c      	ldr	r2, [pc, #240]	@ (800a894 <TIM_Base_SetConfig+0x11c>)
 800a7a4:	4293      	cmp	r3, r2
 800a7a6:	d007      	beq.n	800a7b8 <TIM_Base_SetConfig+0x40>
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	4a3b      	ldr	r2, [pc, #236]	@ (800a898 <TIM_Base_SetConfig+0x120>)
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	d003      	beq.n	800a7b8 <TIM_Base_SetConfig+0x40>
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	4a3a      	ldr	r2, [pc, #232]	@ (800a89c <TIM_Base_SetConfig+0x124>)
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	d108      	bne.n	800a7ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	685b      	ldr	r3, [r3, #4]
 800a7c4:	68fa      	ldr	r2, [r7, #12]
 800a7c6:	4313      	orrs	r3, r2
 800a7c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	4a2f      	ldr	r2, [pc, #188]	@ (800a88c <TIM_Base_SetConfig+0x114>)
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d01f      	beq.n	800a812 <TIM_Base_SetConfig+0x9a>
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7d8:	d01b      	beq.n	800a812 <TIM_Base_SetConfig+0x9a>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	4a2c      	ldr	r2, [pc, #176]	@ (800a890 <TIM_Base_SetConfig+0x118>)
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	d017      	beq.n	800a812 <TIM_Base_SetConfig+0x9a>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	4a2b      	ldr	r2, [pc, #172]	@ (800a894 <TIM_Base_SetConfig+0x11c>)
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	d013      	beq.n	800a812 <TIM_Base_SetConfig+0x9a>
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	4a2a      	ldr	r2, [pc, #168]	@ (800a898 <TIM_Base_SetConfig+0x120>)
 800a7ee:	4293      	cmp	r3, r2
 800a7f0:	d00f      	beq.n	800a812 <TIM_Base_SetConfig+0x9a>
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	4a29      	ldr	r2, [pc, #164]	@ (800a89c <TIM_Base_SetConfig+0x124>)
 800a7f6:	4293      	cmp	r3, r2
 800a7f8:	d00b      	beq.n	800a812 <TIM_Base_SetConfig+0x9a>
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	4a28      	ldr	r2, [pc, #160]	@ (800a8a0 <TIM_Base_SetConfig+0x128>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d007      	beq.n	800a812 <TIM_Base_SetConfig+0x9a>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	4a27      	ldr	r2, [pc, #156]	@ (800a8a4 <TIM_Base_SetConfig+0x12c>)
 800a806:	4293      	cmp	r3, r2
 800a808:	d003      	beq.n	800a812 <TIM_Base_SetConfig+0x9a>
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	4a26      	ldr	r2, [pc, #152]	@ (800a8a8 <TIM_Base_SetConfig+0x130>)
 800a80e:	4293      	cmp	r3, r2
 800a810:	d108      	bne.n	800a824 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a818:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	68db      	ldr	r3, [r3, #12]
 800a81e:	68fa      	ldr	r2, [r7, #12]
 800a820:	4313      	orrs	r3, r2
 800a822:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	695b      	ldr	r3, [r3, #20]
 800a82e:	4313      	orrs	r3, r2
 800a830:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	68fa      	ldr	r2, [r7, #12]
 800a836:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	689a      	ldr	r2, [r3, #8]
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	681a      	ldr	r2, [r3, #0]
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	4a10      	ldr	r2, [pc, #64]	@ (800a88c <TIM_Base_SetConfig+0x114>)
 800a84c:	4293      	cmp	r3, r2
 800a84e:	d00f      	beq.n	800a870 <TIM_Base_SetConfig+0xf8>
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	4a12      	ldr	r2, [pc, #72]	@ (800a89c <TIM_Base_SetConfig+0x124>)
 800a854:	4293      	cmp	r3, r2
 800a856:	d00b      	beq.n	800a870 <TIM_Base_SetConfig+0xf8>
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	4a11      	ldr	r2, [pc, #68]	@ (800a8a0 <TIM_Base_SetConfig+0x128>)
 800a85c:	4293      	cmp	r3, r2
 800a85e:	d007      	beq.n	800a870 <TIM_Base_SetConfig+0xf8>
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	4a10      	ldr	r2, [pc, #64]	@ (800a8a4 <TIM_Base_SetConfig+0x12c>)
 800a864:	4293      	cmp	r3, r2
 800a866:	d003      	beq.n	800a870 <TIM_Base_SetConfig+0xf8>
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	4a0f      	ldr	r2, [pc, #60]	@ (800a8a8 <TIM_Base_SetConfig+0x130>)
 800a86c:	4293      	cmp	r3, r2
 800a86e:	d103      	bne.n	800a878 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a870:	683b      	ldr	r3, [r7, #0]
 800a872:	691a      	ldr	r2, [r3, #16]
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2201      	movs	r2, #1
 800a87c:	615a      	str	r2, [r3, #20]
}
 800a87e:	bf00      	nop
 800a880:	3714      	adds	r7, #20
 800a882:	46bd      	mov	sp, r7
 800a884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a888:	4770      	bx	lr
 800a88a:	bf00      	nop
 800a88c:	40012c00 	.word	0x40012c00
 800a890:	40000400 	.word	0x40000400
 800a894:	40000800 	.word	0x40000800
 800a898:	40000c00 	.word	0x40000c00
 800a89c:	40013400 	.word	0x40013400
 800a8a0:	40014000 	.word	0x40014000
 800a8a4:	40014400 	.word	0x40014400
 800a8a8:	40014800 	.word	0x40014800

0800a8ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b085      	sub	sp, #20
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
 800a8b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a8bc:	2b01      	cmp	r3, #1
 800a8be:	d101      	bne.n	800a8c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a8c0:	2302      	movs	r3, #2
 800a8c2:	e068      	b.n	800a996 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2201      	movs	r2, #1
 800a8c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2202      	movs	r2, #2
 800a8d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	685b      	ldr	r3, [r3, #4]
 800a8da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	689b      	ldr	r3, [r3, #8]
 800a8e2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	4a2e      	ldr	r2, [pc, #184]	@ (800a9a4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a8ea:	4293      	cmp	r3, r2
 800a8ec:	d004      	beq.n	800a8f8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	4a2d      	ldr	r2, [pc, #180]	@ (800a9a8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a8f4:	4293      	cmp	r3, r2
 800a8f6:	d108      	bne.n	800a90a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a8fe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a900:	683b      	ldr	r3, [r7, #0]
 800a902:	685b      	ldr	r3, [r3, #4]
 800a904:	68fa      	ldr	r2, [r7, #12]
 800a906:	4313      	orrs	r3, r2
 800a908:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a910:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	68fa      	ldr	r2, [r7, #12]
 800a918:	4313      	orrs	r3, r2
 800a91a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	68fa      	ldr	r2, [r7, #12]
 800a922:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	4a1e      	ldr	r2, [pc, #120]	@ (800a9a4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a92a:	4293      	cmp	r3, r2
 800a92c:	d01d      	beq.n	800a96a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a936:	d018      	beq.n	800a96a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	4a1b      	ldr	r2, [pc, #108]	@ (800a9ac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a93e:	4293      	cmp	r3, r2
 800a940:	d013      	beq.n	800a96a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	4a1a      	ldr	r2, [pc, #104]	@ (800a9b0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a948:	4293      	cmp	r3, r2
 800a94a:	d00e      	beq.n	800a96a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	4a18      	ldr	r2, [pc, #96]	@ (800a9b4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a952:	4293      	cmp	r3, r2
 800a954:	d009      	beq.n	800a96a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	4a13      	ldr	r2, [pc, #76]	@ (800a9a8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a95c:	4293      	cmp	r3, r2
 800a95e:	d004      	beq.n	800a96a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	4a14      	ldr	r2, [pc, #80]	@ (800a9b8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a966:	4293      	cmp	r3, r2
 800a968:	d10c      	bne.n	800a984 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a970:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a972:	683b      	ldr	r3, [r7, #0]
 800a974:	689b      	ldr	r3, [r3, #8]
 800a976:	68ba      	ldr	r2, [r7, #8]
 800a978:	4313      	orrs	r3, r2
 800a97a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	68ba      	ldr	r2, [r7, #8]
 800a982:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2201      	movs	r2, #1
 800a988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2200      	movs	r2, #0
 800a990:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a994:	2300      	movs	r3, #0
}
 800a996:	4618      	mov	r0, r3
 800a998:	3714      	adds	r7, #20
 800a99a:	46bd      	mov	sp, r7
 800a99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a0:	4770      	bx	lr
 800a9a2:	bf00      	nop
 800a9a4:	40012c00 	.word	0x40012c00
 800a9a8:	40013400 	.word	0x40013400
 800a9ac:	40000400 	.word	0x40000400
 800a9b0:	40000800 	.word	0x40000800
 800a9b4:	40000c00 	.word	0x40000c00
 800a9b8:	40014000 	.word	0x40014000

0800a9bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a9bc:	b480      	push	{r7}
 800a9be:	b083      	sub	sp, #12
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a9c4:	bf00      	nop
 800a9c6:	370c      	adds	r7, #12
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ce:	4770      	bx	lr

0800a9d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a9d0:	b480      	push	{r7}
 800a9d2:	b083      	sub	sp, #12
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a9d8:	bf00      	nop
 800a9da:	370c      	adds	r7, #12
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e2:	4770      	bx	lr

0800a9e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	b083      	sub	sp, #12
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a9ec:	bf00      	nop
 800a9ee:	370c      	adds	r7, #12
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f6:	4770      	bx	lr

0800a9f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b082      	sub	sp, #8
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d101      	bne.n	800aa0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aa06:	2301      	movs	r3, #1
 800aa08:	e040      	b.n	800aa8c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d106      	bne.n	800aa20 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	2200      	movs	r2, #0
 800aa16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aa1a:	6878      	ldr	r0, [r7, #4]
 800aa1c:	f7f8 fef4 	bl	8003808 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2224      	movs	r2, #36	@ 0x24
 800aa24:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	681a      	ldr	r2, [r3, #0]
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	f022 0201 	bic.w	r2, r2, #1
 800aa34:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d002      	beq.n	800aa44 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 fe40 	bl	800b6c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800aa44:	6878      	ldr	r0, [r7, #4]
 800aa46:	f000 fb85 	bl	800b154 <UART_SetConfig>
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	2b01      	cmp	r3, #1
 800aa4e:	d101      	bne.n	800aa54 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800aa50:	2301      	movs	r3, #1
 800aa52:	e01b      	b.n	800aa8c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	685a      	ldr	r2, [r3, #4]
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800aa62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	689a      	ldr	r2, [r3, #8]
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800aa72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	681a      	ldr	r2, [r3, #0]
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	f042 0201 	orr.w	r2, r2, #1
 800aa82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800aa84:	6878      	ldr	r0, [r7, #4]
 800aa86:	f000 febf 	bl	800b808 <UART_CheckIdleState>
 800aa8a:	4603      	mov	r3, r0
}
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	3708      	adds	r7, #8
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}

0800aa94 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b08a      	sub	sp, #40	@ 0x28
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	60f8      	str	r0, [r7, #12]
 800aa9c:	60b9      	str	r1, [r7, #8]
 800aa9e:	4613      	mov	r3, r2
 800aaa0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aaa8:	2b20      	cmp	r3, #32
 800aaaa:	d137      	bne.n	800ab1c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d002      	beq.n	800aab8 <HAL_UART_Receive_DMA+0x24>
 800aab2:	88fb      	ldrh	r3, [r7, #6]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d101      	bne.n	800aabc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800aab8:	2301      	movs	r3, #1
 800aaba:	e030      	b.n	800ab1e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	2200      	movs	r2, #0
 800aac0:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	4a18      	ldr	r2, [pc, #96]	@ (800ab28 <HAL_UART_Receive_DMA+0x94>)
 800aac8:	4293      	cmp	r3, r2
 800aaca:	d01f      	beq.n	800ab0c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	685b      	ldr	r3, [r3, #4]
 800aad2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d018      	beq.n	800ab0c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aae0:	697b      	ldr	r3, [r7, #20]
 800aae2:	e853 3f00 	ldrex	r3, [r3]
 800aae6:	613b      	str	r3, [r7, #16]
   return(result);
 800aae8:	693b      	ldr	r3, [r7, #16]
 800aaea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800aaee:	627b      	str	r3, [r7, #36]	@ 0x24
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	461a      	mov	r2, r3
 800aaf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaf8:	623b      	str	r3, [r7, #32]
 800aafa:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aafc:	69f9      	ldr	r1, [r7, #28]
 800aafe:	6a3a      	ldr	r2, [r7, #32]
 800ab00:	e841 2300 	strex	r3, r2, [r1]
 800ab04:	61bb      	str	r3, [r7, #24]
   return(result);
 800ab06:	69bb      	ldr	r3, [r7, #24]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d1e6      	bne.n	800aada <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800ab0c:	88fb      	ldrh	r3, [r7, #6]
 800ab0e:	461a      	mov	r2, r3
 800ab10:	68b9      	ldr	r1, [r7, #8]
 800ab12:	68f8      	ldr	r0, [r7, #12]
 800ab14:	f000 ff88 	bl	800ba28 <UART_Start_Receive_DMA>
 800ab18:	4603      	mov	r3, r0
 800ab1a:	e000      	b.n	800ab1e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ab1c:	2302      	movs	r3, #2
  }
}
 800ab1e:	4618      	mov	r0, r3
 800ab20:	3728      	adds	r7, #40	@ 0x28
 800ab22:	46bd      	mov	sp, r7
 800ab24:	bd80      	pop	{r7, pc}
 800ab26:	bf00      	nop
 800ab28:	40008000 	.word	0x40008000

0800ab2c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b0ba      	sub	sp, #232	@ 0xe8
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	69db      	ldr	r3, [r3, #28]
 800ab3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	689b      	ldr	r3, [r3, #8]
 800ab4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ab52:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ab56:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ab5a:	4013      	ands	r3, r2
 800ab5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800ab60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d115      	bne.n	800ab94 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800ab68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab6c:	f003 0320 	and.w	r3, r3, #32
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d00f      	beq.n	800ab94 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ab74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab78:	f003 0320 	and.w	r3, r3, #32
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d009      	beq.n	800ab94 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	f000 82ae 	beq.w	800b0e6 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ab8e:	6878      	ldr	r0, [r7, #4]
 800ab90:	4798      	blx	r3
      }
      return;
 800ab92:	e2a8      	b.n	800b0e6 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800ab94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	f000 8117 	beq.w	800adcc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800ab9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aba2:	f003 0301 	and.w	r3, r3, #1
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d106      	bne.n	800abb8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800abaa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800abae:	4b85      	ldr	r3, [pc, #532]	@ (800adc4 <HAL_UART_IRQHandler+0x298>)
 800abb0:	4013      	ands	r3, r2
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	f000 810a 	beq.w	800adcc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800abb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abbc:	f003 0301 	and.w	r3, r3, #1
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d011      	beq.n	800abe8 <HAL_UART_IRQHandler+0xbc>
 800abc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800abc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d00b      	beq.n	800abe8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	2201      	movs	r2, #1
 800abd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800abde:	f043 0201 	orr.w	r2, r3, #1
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800abe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abec:	f003 0302 	and.w	r3, r3, #2
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d011      	beq.n	800ac18 <HAL_UART_IRQHandler+0xec>
 800abf4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800abf8:	f003 0301 	and.w	r3, r3, #1
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d00b      	beq.n	800ac18 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	2202      	movs	r2, #2
 800ac06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac0e:	f043 0204 	orr.w	r2, r3, #4
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ac18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac1c:	f003 0304 	and.w	r3, r3, #4
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d011      	beq.n	800ac48 <HAL_UART_IRQHandler+0x11c>
 800ac24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac28:	f003 0301 	and.w	r3, r3, #1
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d00b      	beq.n	800ac48 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	2204      	movs	r2, #4
 800ac36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac3e:	f043 0202 	orr.w	r2, r3, #2
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ac48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac4c:	f003 0308 	and.w	r3, r3, #8
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d017      	beq.n	800ac84 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800ac54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac58:	f003 0320 	and.w	r3, r3, #32
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d105      	bne.n	800ac6c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800ac60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac64:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d00b      	beq.n	800ac84 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	2208      	movs	r2, #8
 800ac72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac7a:	f043 0208 	orr.w	r2, r3, #8
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ac84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d012      	beq.n	800acb6 <HAL_UART_IRQHandler+0x18a>
 800ac90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac94:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d00c      	beq.n	800acb6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aca4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800acac:	f043 0220 	orr.w	r2, r3, #32
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	f000 8214 	beq.w	800b0ea <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800acc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800acc6:	f003 0320 	and.w	r3, r3, #32
 800acca:	2b00      	cmp	r3, #0
 800accc:	d00d      	beq.n	800acea <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800acce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800acd2:	f003 0320 	and.w	r3, r3, #32
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d007      	beq.n	800acea <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d003      	beq.n	800acea <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ace6:	6878      	ldr	r0, [r7, #4]
 800ace8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800acf0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	689b      	ldr	r3, [r3, #8]
 800acfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acfe:	2b40      	cmp	r3, #64	@ 0x40
 800ad00:	d005      	beq.n	800ad0e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ad02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ad06:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d04f      	beq.n	800adae <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ad0e:	6878      	ldr	r0, [r7, #4]
 800ad10:	f000 ff50 	bl	800bbb4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	689b      	ldr	r3, [r3, #8]
 800ad1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad1e:	2b40      	cmp	r3, #64	@ 0x40
 800ad20:	d141      	bne.n	800ada6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	3308      	adds	r3, #8
 800ad28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ad30:	e853 3f00 	ldrex	r3, [r3]
 800ad34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ad38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ad3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ad40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	3308      	adds	r3, #8
 800ad4a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ad4e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ad52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad56:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ad5a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ad5e:	e841 2300 	strex	r3, r2, [r1]
 800ad62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ad66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d1d9      	bne.n	800ad22 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d013      	beq.n	800ad9e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad7a:	4a13      	ldr	r2, [pc, #76]	@ (800adc8 <HAL_UART_IRQHandler+0x29c>)
 800ad7c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad82:	4618      	mov	r0, r3
 800ad84:	f7fa ffda 	bl	8005d3c <HAL_DMA_Abort_IT>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d017      	beq.n	800adbe <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad94:	687a      	ldr	r2, [r7, #4]
 800ad96:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800ad98:	4610      	mov	r0, r2
 800ad9a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad9c:	e00f      	b.n	800adbe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ad9e:	6878      	ldr	r0, [r7, #4]
 800ada0:	f000 f9c2 	bl	800b128 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ada4:	e00b      	b.n	800adbe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ada6:	6878      	ldr	r0, [r7, #4]
 800ada8:	f000 f9be 	bl	800b128 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adac:	e007      	b.n	800adbe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f000 f9ba 	bl	800b128 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	2200      	movs	r2, #0
 800adb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800adbc:	e195      	b.n	800b0ea <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adbe:	bf00      	nop
    return;
 800adc0:	e193      	b.n	800b0ea <HAL_UART_IRQHandler+0x5be>
 800adc2:	bf00      	nop
 800adc4:	04000120 	.word	0x04000120
 800adc8:	0800be65 	.word	0x0800be65

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800add0:	2b01      	cmp	r3, #1
 800add2:	f040 814e 	bne.w	800b072 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800add6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adda:	f003 0310 	and.w	r3, r3, #16
 800adde:	2b00      	cmp	r3, #0
 800ade0:	f000 8147 	beq.w	800b072 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ade4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ade8:	f003 0310 	and.w	r3, r3, #16
 800adec:	2b00      	cmp	r3, #0
 800adee:	f000 8140 	beq.w	800b072 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	2210      	movs	r2, #16
 800adf8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	689b      	ldr	r3, [r3, #8]
 800ae00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae04:	2b40      	cmp	r3, #64	@ 0x40
 800ae06:	f040 80b8 	bne.w	800af7a <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	685b      	ldr	r3, [r3, #4]
 800ae12:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ae16:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	f000 8167 	beq.w	800b0ee <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ae26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ae2a:	429a      	cmp	r2, r3
 800ae2c:	f080 815f 	bcs.w	800b0ee <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ae36:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	f003 0320 	and.w	r3, r3, #32
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	f040 8086 	bne.w	800af58 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ae58:	e853 3f00 	ldrex	r3, [r3]
 800ae5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ae60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ae64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ae68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	461a      	mov	r2, r3
 800ae72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ae76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ae7a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ae82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ae86:	e841 2300 	strex	r3, r2, [r1]
 800ae8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ae8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d1da      	bne.n	800ae4c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	3308      	adds	r3, #8
 800ae9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aea0:	e853 3f00 	ldrex	r3, [r3]
 800aea4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800aea6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aea8:	f023 0301 	bic.w	r3, r3, #1
 800aeac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	3308      	adds	r3, #8
 800aeb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800aeba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800aebe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aec0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800aec2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800aec6:	e841 2300 	strex	r3, r2, [r1]
 800aeca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800aecc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d1e1      	bne.n	800ae96 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	3308      	adds	r3, #8
 800aed8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aedc:	e853 3f00 	ldrex	r3, [r3]
 800aee0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800aee2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aee4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aee8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	3308      	adds	r3, #8
 800aef2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800aef6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800aef8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aefa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800aefc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800aefe:	e841 2300 	strex	r3, r2, [r1]
 800af02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800af04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800af06:	2b00      	cmp	r3, #0
 800af08:	d1e3      	bne.n	800aed2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	2220      	movs	r2, #32
 800af0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	2200      	movs	r2, #0
 800af16:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af20:	e853 3f00 	ldrex	r3, [r3]
 800af24:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800af26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af28:	f023 0310 	bic.w	r3, r3, #16
 800af2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	461a      	mov	r2, r3
 800af36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800af3c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af3e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800af40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800af42:	e841 2300 	strex	r3, r2, [r1]
 800af46:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800af48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d1e4      	bne.n	800af18 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800af52:	4618      	mov	r0, r3
 800af54:	f7fa feb4 	bl	8005cc0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2202      	movs	r2, #2
 800af5c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800af6a:	b29b      	uxth	r3, r3
 800af6c:	1ad3      	subs	r3, r2, r3
 800af6e:	b29b      	uxth	r3, r3
 800af70:	4619      	mov	r1, r3
 800af72:	6878      	ldr	r0, [r7, #4]
 800af74:	f000 f8e2 	bl	800b13c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800af78:	e0b9      	b.n	800b0ee <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800af86:	b29b      	uxth	r3, r3
 800af88:	1ad3      	subs	r3, r2, r3
 800af8a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800af94:	b29b      	uxth	r3, r3
 800af96:	2b00      	cmp	r3, #0
 800af98:	f000 80ab 	beq.w	800b0f2 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 800af9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	f000 80a6 	beq.w	800b0f2 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afae:	e853 3f00 	ldrex	r3, [r3]
 800afb2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800afb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afb6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800afba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	461a      	mov	r2, r3
 800afc4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800afc8:	647b      	str	r3, [r7, #68]	@ 0x44
 800afca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afcc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800afce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800afd0:	e841 2300 	strex	r3, r2, [r1]
 800afd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800afd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d1e4      	bne.n	800afa6 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	3308      	adds	r3, #8
 800afe2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afe6:	e853 3f00 	ldrex	r3, [r3]
 800afea:	623b      	str	r3, [r7, #32]
   return(result);
 800afec:	6a3b      	ldr	r3, [r7, #32]
 800afee:	f023 0301 	bic.w	r3, r3, #1
 800aff2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	3308      	adds	r3, #8
 800affc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b000:	633a      	str	r2, [r7, #48]	@ 0x30
 800b002:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b004:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b006:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b008:	e841 2300 	strex	r3, r2, [r1]
 800b00c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b00e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b010:	2b00      	cmp	r3, #0
 800b012:	d1e3      	bne.n	800afdc <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	2220      	movs	r2, #32
 800b018:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	2200      	movs	r2, #0
 800b020:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	2200      	movs	r2, #0
 800b026:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b02e:	693b      	ldr	r3, [r7, #16]
 800b030:	e853 3f00 	ldrex	r3, [r3]
 800b034:	60fb      	str	r3, [r7, #12]
   return(result);
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	f023 0310 	bic.w	r3, r3, #16
 800b03c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	461a      	mov	r2, r3
 800b046:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b04a:	61fb      	str	r3, [r7, #28]
 800b04c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b04e:	69b9      	ldr	r1, [r7, #24]
 800b050:	69fa      	ldr	r2, [r7, #28]
 800b052:	e841 2300 	strex	r3, r2, [r1]
 800b056:	617b      	str	r3, [r7, #20]
   return(result);
 800b058:	697b      	ldr	r3, [r7, #20]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d1e4      	bne.n	800b028 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	2202      	movs	r2, #2
 800b062:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b064:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b068:	4619      	mov	r1, r3
 800b06a:	6878      	ldr	r0, [r7, #4]
 800b06c:	f000 f866 	bl	800b13c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b070:	e03f      	b.n	800b0f2 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b072:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b076:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d00e      	beq.n	800b09c <HAL_UART_IRQHandler+0x570>
 800b07e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b082:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b086:	2b00      	cmp	r3, #0
 800b088:	d008      	beq.n	800b09c <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b092:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b094:	6878      	ldr	r0, [r7, #4]
 800b096:	f000 ff25 	bl	800bee4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b09a:	e02d      	b.n	800b0f8 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800b09c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b0a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d00e      	beq.n	800b0c6 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800b0a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b0ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d008      	beq.n	800b0c6 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d01c      	beq.n	800b0f6 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b0c0:	6878      	ldr	r0, [r7, #4]
 800b0c2:	4798      	blx	r3
    }
    return;
 800b0c4:	e017      	b.n	800b0f6 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b0c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b0ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d012      	beq.n	800b0f8 <HAL_UART_IRQHandler+0x5cc>
 800b0d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b0d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d00c      	beq.n	800b0f8 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800b0de:	6878      	ldr	r0, [r7, #4]
 800b0e0:	f000 fed6 	bl	800be90 <UART_EndTransmit_IT>
    return;
 800b0e4:	e008      	b.n	800b0f8 <HAL_UART_IRQHandler+0x5cc>
      return;
 800b0e6:	bf00      	nop
 800b0e8:	e006      	b.n	800b0f8 <HAL_UART_IRQHandler+0x5cc>
    return;
 800b0ea:	bf00      	nop
 800b0ec:	e004      	b.n	800b0f8 <HAL_UART_IRQHandler+0x5cc>
      return;
 800b0ee:	bf00      	nop
 800b0f0:	e002      	b.n	800b0f8 <HAL_UART_IRQHandler+0x5cc>
      return;
 800b0f2:	bf00      	nop
 800b0f4:	e000      	b.n	800b0f8 <HAL_UART_IRQHandler+0x5cc>
    return;
 800b0f6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800b0f8:	37e8      	adds	r7, #232	@ 0xe8
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	bd80      	pop	{r7, pc}
 800b0fe:	bf00      	nop

0800b100 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b100:	b480      	push	{r7}
 800b102:	b083      	sub	sp, #12
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b108:	bf00      	nop
 800b10a:	370c      	adds	r7, #12
 800b10c:	46bd      	mov	sp, r7
 800b10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b112:	4770      	bx	lr

0800b114 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b114:	b480      	push	{r7}
 800b116:	b083      	sub	sp, #12
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800b11c:	bf00      	nop
 800b11e:	370c      	adds	r7, #12
 800b120:	46bd      	mov	sp, r7
 800b122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b126:	4770      	bx	lr

0800b128 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b128:	b480      	push	{r7}
 800b12a:	b083      	sub	sp, #12
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b130:	bf00      	nop
 800b132:	370c      	adds	r7, #12
 800b134:	46bd      	mov	sp, r7
 800b136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13a:	4770      	bx	lr

0800b13c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b13c:	b480      	push	{r7}
 800b13e:	b083      	sub	sp, #12
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
 800b144:	460b      	mov	r3, r1
 800b146:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b148:	bf00      	nop
 800b14a:	370c      	adds	r7, #12
 800b14c:	46bd      	mov	sp, r7
 800b14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b152:	4770      	bx	lr

0800b154 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b154:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b158:	b08a      	sub	sp, #40	@ 0x28
 800b15a:	af00      	add	r7, sp, #0
 800b15c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b15e:	2300      	movs	r3, #0
 800b160:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	689a      	ldr	r2, [r3, #8]
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	691b      	ldr	r3, [r3, #16]
 800b16c:	431a      	orrs	r2, r3
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	695b      	ldr	r3, [r3, #20]
 800b172:	431a      	orrs	r2, r3
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	69db      	ldr	r3, [r3, #28]
 800b178:	4313      	orrs	r3, r2
 800b17a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	681a      	ldr	r2, [r3, #0]
 800b182:	4ba4      	ldr	r3, [pc, #656]	@ (800b414 <UART_SetConfig+0x2c0>)
 800b184:	4013      	ands	r3, r2
 800b186:	68fa      	ldr	r2, [r7, #12]
 800b188:	6812      	ldr	r2, [r2, #0]
 800b18a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b18c:	430b      	orrs	r3, r1
 800b18e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	685b      	ldr	r3, [r3, #4]
 800b196:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	68da      	ldr	r2, [r3, #12]
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	430a      	orrs	r2, r1
 800b1a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	699b      	ldr	r3, [r3, #24]
 800b1aa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	4a99      	ldr	r2, [pc, #612]	@ (800b418 <UART_SetConfig+0x2c4>)
 800b1b2:	4293      	cmp	r3, r2
 800b1b4:	d004      	beq.n	800b1c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	6a1b      	ldr	r3, [r3, #32]
 800b1ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1bc:	4313      	orrs	r3, r2
 800b1be:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	689b      	ldr	r3, [r3, #8]
 800b1c6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1d0:	430a      	orrs	r2, r1
 800b1d2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	4a90      	ldr	r2, [pc, #576]	@ (800b41c <UART_SetConfig+0x2c8>)
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	d126      	bne.n	800b22c <UART_SetConfig+0xd8>
 800b1de:	4b90      	ldr	r3, [pc, #576]	@ (800b420 <UART_SetConfig+0x2cc>)
 800b1e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1e4:	f003 0303 	and.w	r3, r3, #3
 800b1e8:	2b03      	cmp	r3, #3
 800b1ea:	d81b      	bhi.n	800b224 <UART_SetConfig+0xd0>
 800b1ec:	a201      	add	r2, pc, #4	@ (adr r2, 800b1f4 <UART_SetConfig+0xa0>)
 800b1ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1f2:	bf00      	nop
 800b1f4:	0800b205 	.word	0x0800b205
 800b1f8:	0800b215 	.word	0x0800b215
 800b1fc:	0800b20d 	.word	0x0800b20d
 800b200:	0800b21d 	.word	0x0800b21d
 800b204:	2301      	movs	r3, #1
 800b206:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b20a:	e116      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b20c:	2302      	movs	r3, #2
 800b20e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b212:	e112      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b214:	2304      	movs	r3, #4
 800b216:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b21a:	e10e      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b21c:	2308      	movs	r3, #8
 800b21e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b222:	e10a      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b224:	2310      	movs	r3, #16
 800b226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b22a:	e106      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	4a7c      	ldr	r2, [pc, #496]	@ (800b424 <UART_SetConfig+0x2d0>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d138      	bne.n	800b2a8 <UART_SetConfig+0x154>
 800b236:	4b7a      	ldr	r3, [pc, #488]	@ (800b420 <UART_SetConfig+0x2cc>)
 800b238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b23c:	f003 030c 	and.w	r3, r3, #12
 800b240:	2b0c      	cmp	r3, #12
 800b242:	d82d      	bhi.n	800b2a0 <UART_SetConfig+0x14c>
 800b244:	a201      	add	r2, pc, #4	@ (adr r2, 800b24c <UART_SetConfig+0xf8>)
 800b246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b24a:	bf00      	nop
 800b24c:	0800b281 	.word	0x0800b281
 800b250:	0800b2a1 	.word	0x0800b2a1
 800b254:	0800b2a1 	.word	0x0800b2a1
 800b258:	0800b2a1 	.word	0x0800b2a1
 800b25c:	0800b291 	.word	0x0800b291
 800b260:	0800b2a1 	.word	0x0800b2a1
 800b264:	0800b2a1 	.word	0x0800b2a1
 800b268:	0800b2a1 	.word	0x0800b2a1
 800b26c:	0800b289 	.word	0x0800b289
 800b270:	0800b2a1 	.word	0x0800b2a1
 800b274:	0800b2a1 	.word	0x0800b2a1
 800b278:	0800b2a1 	.word	0x0800b2a1
 800b27c:	0800b299 	.word	0x0800b299
 800b280:	2300      	movs	r3, #0
 800b282:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b286:	e0d8      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b288:	2302      	movs	r3, #2
 800b28a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b28e:	e0d4      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b290:	2304      	movs	r3, #4
 800b292:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b296:	e0d0      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b298:	2308      	movs	r3, #8
 800b29a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b29e:	e0cc      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b2a0:	2310      	movs	r3, #16
 800b2a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b2a6:	e0c8      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	4a5e      	ldr	r2, [pc, #376]	@ (800b428 <UART_SetConfig+0x2d4>)
 800b2ae:	4293      	cmp	r3, r2
 800b2b0:	d125      	bne.n	800b2fe <UART_SetConfig+0x1aa>
 800b2b2:	4b5b      	ldr	r3, [pc, #364]	@ (800b420 <UART_SetConfig+0x2cc>)
 800b2b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2b8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b2bc:	2b30      	cmp	r3, #48	@ 0x30
 800b2be:	d016      	beq.n	800b2ee <UART_SetConfig+0x19a>
 800b2c0:	2b30      	cmp	r3, #48	@ 0x30
 800b2c2:	d818      	bhi.n	800b2f6 <UART_SetConfig+0x1a2>
 800b2c4:	2b20      	cmp	r3, #32
 800b2c6:	d00a      	beq.n	800b2de <UART_SetConfig+0x18a>
 800b2c8:	2b20      	cmp	r3, #32
 800b2ca:	d814      	bhi.n	800b2f6 <UART_SetConfig+0x1a2>
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d002      	beq.n	800b2d6 <UART_SetConfig+0x182>
 800b2d0:	2b10      	cmp	r3, #16
 800b2d2:	d008      	beq.n	800b2e6 <UART_SetConfig+0x192>
 800b2d4:	e00f      	b.n	800b2f6 <UART_SetConfig+0x1a2>
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b2dc:	e0ad      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b2de:	2302      	movs	r3, #2
 800b2e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b2e4:	e0a9      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b2e6:	2304      	movs	r3, #4
 800b2e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b2ec:	e0a5      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b2ee:	2308      	movs	r3, #8
 800b2f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b2f4:	e0a1      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b2f6:	2310      	movs	r3, #16
 800b2f8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b2fc:	e09d      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	4a4a      	ldr	r2, [pc, #296]	@ (800b42c <UART_SetConfig+0x2d8>)
 800b304:	4293      	cmp	r3, r2
 800b306:	d125      	bne.n	800b354 <UART_SetConfig+0x200>
 800b308:	4b45      	ldr	r3, [pc, #276]	@ (800b420 <UART_SetConfig+0x2cc>)
 800b30a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b30e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b312:	2bc0      	cmp	r3, #192	@ 0xc0
 800b314:	d016      	beq.n	800b344 <UART_SetConfig+0x1f0>
 800b316:	2bc0      	cmp	r3, #192	@ 0xc0
 800b318:	d818      	bhi.n	800b34c <UART_SetConfig+0x1f8>
 800b31a:	2b80      	cmp	r3, #128	@ 0x80
 800b31c:	d00a      	beq.n	800b334 <UART_SetConfig+0x1e0>
 800b31e:	2b80      	cmp	r3, #128	@ 0x80
 800b320:	d814      	bhi.n	800b34c <UART_SetConfig+0x1f8>
 800b322:	2b00      	cmp	r3, #0
 800b324:	d002      	beq.n	800b32c <UART_SetConfig+0x1d8>
 800b326:	2b40      	cmp	r3, #64	@ 0x40
 800b328:	d008      	beq.n	800b33c <UART_SetConfig+0x1e8>
 800b32a:	e00f      	b.n	800b34c <UART_SetConfig+0x1f8>
 800b32c:	2300      	movs	r3, #0
 800b32e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b332:	e082      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b334:	2302      	movs	r3, #2
 800b336:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b33a:	e07e      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b33c:	2304      	movs	r3, #4
 800b33e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b342:	e07a      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b344:	2308      	movs	r3, #8
 800b346:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b34a:	e076      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b34c:	2310      	movs	r3, #16
 800b34e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b352:	e072      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	4a35      	ldr	r2, [pc, #212]	@ (800b430 <UART_SetConfig+0x2dc>)
 800b35a:	4293      	cmp	r3, r2
 800b35c:	d12a      	bne.n	800b3b4 <UART_SetConfig+0x260>
 800b35e:	4b30      	ldr	r3, [pc, #192]	@ (800b420 <UART_SetConfig+0x2cc>)
 800b360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b364:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b368:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b36c:	d01a      	beq.n	800b3a4 <UART_SetConfig+0x250>
 800b36e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b372:	d81b      	bhi.n	800b3ac <UART_SetConfig+0x258>
 800b374:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b378:	d00c      	beq.n	800b394 <UART_SetConfig+0x240>
 800b37a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b37e:	d815      	bhi.n	800b3ac <UART_SetConfig+0x258>
 800b380:	2b00      	cmp	r3, #0
 800b382:	d003      	beq.n	800b38c <UART_SetConfig+0x238>
 800b384:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b388:	d008      	beq.n	800b39c <UART_SetConfig+0x248>
 800b38a:	e00f      	b.n	800b3ac <UART_SetConfig+0x258>
 800b38c:	2300      	movs	r3, #0
 800b38e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b392:	e052      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b394:	2302      	movs	r3, #2
 800b396:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b39a:	e04e      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b39c:	2304      	movs	r3, #4
 800b39e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b3a2:	e04a      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b3a4:	2308      	movs	r3, #8
 800b3a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b3aa:	e046      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b3ac:	2310      	movs	r3, #16
 800b3ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b3b2:	e042      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	4a17      	ldr	r2, [pc, #92]	@ (800b418 <UART_SetConfig+0x2c4>)
 800b3ba:	4293      	cmp	r3, r2
 800b3bc:	d13a      	bne.n	800b434 <UART_SetConfig+0x2e0>
 800b3be:	4b18      	ldr	r3, [pc, #96]	@ (800b420 <UART_SetConfig+0x2cc>)
 800b3c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3c4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b3c8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b3cc:	d01a      	beq.n	800b404 <UART_SetConfig+0x2b0>
 800b3ce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b3d2:	d81b      	bhi.n	800b40c <UART_SetConfig+0x2b8>
 800b3d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b3d8:	d00c      	beq.n	800b3f4 <UART_SetConfig+0x2a0>
 800b3da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b3de:	d815      	bhi.n	800b40c <UART_SetConfig+0x2b8>
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d003      	beq.n	800b3ec <UART_SetConfig+0x298>
 800b3e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3e8:	d008      	beq.n	800b3fc <UART_SetConfig+0x2a8>
 800b3ea:	e00f      	b.n	800b40c <UART_SetConfig+0x2b8>
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b3f2:	e022      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b3f4:	2302      	movs	r3, #2
 800b3f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b3fa:	e01e      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b3fc:	2304      	movs	r3, #4
 800b3fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b402:	e01a      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b404:	2308      	movs	r3, #8
 800b406:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b40a:	e016      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b40c:	2310      	movs	r3, #16
 800b40e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b412:	e012      	b.n	800b43a <UART_SetConfig+0x2e6>
 800b414:	efff69f3 	.word	0xefff69f3
 800b418:	40008000 	.word	0x40008000
 800b41c:	40013800 	.word	0x40013800
 800b420:	40021000 	.word	0x40021000
 800b424:	40004400 	.word	0x40004400
 800b428:	40004800 	.word	0x40004800
 800b42c:	40004c00 	.word	0x40004c00
 800b430:	40005000 	.word	0x40005000
 800b434:	2310      	movs	r3, #16
 800b436:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	4a9f      	ldr	r2, [pc, #636]	@ (800b6bc <UART_SetConfig+0x568>)
 800b440:	4293      	cmp	r3, r2
 800b442:	d17a      	bne.n	800b53a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b444:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b448:	2b08      	cmp	r3, #8
 800b44a:	d824      	bhi.n	800b496 <UART_SetConfig+0x342>
 800b44c:	a201      	add	r2, pc, #4	@ (adr r2, 800b454 <UART_SetConfig+0x300>)
 800b44e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b452:	bf00      	nop
 800b454:	0800b479 	.word	0x0800b479
 800b458:	0800b497 	.word	0x0800b497
 800b45c:	0800b481 	.word	0x0800b481
 800b460:	0800b497 	.word	0x0800b497
 800b464:	0800b487 	.word	0x0800b487
 800b468:	0800b497 	.word	0x0800b497
 800b46c:	0800b497 	.word	0x0800b497
 800b470:	0800b497 	.word	0x0800b497
 800b474:	0800b48f 	.word	0x0800b48f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b478:	f7fe fa36 	bl	80098e8 <HAL_RCC_GetPCLK1Freq>
 800b47c:	61f8      	str	r0, [r7, #28]
        break;
 800b47e:	e010      	b.n	800b4a2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b480:	4b8f      	ldr	r3, [pc, #572]	@ (800b6c0 <UART_SetConfig+0x56c>)
 800b482:	61fb      	str	r3, [r7, #28]
        break;
 800b484:	e00d      	b.n	800b4a2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b486:	f7fe f997 	bl	80097b8 <HAL_RCC_GetSysClockFreq>
 800b48a:	61f8      	str	r0, [r7, #28]
        break;
 800b48c:	e009      	b.n	800b4a2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b48e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b492:	61fb      	str	r3, [r7, #28]
        break;
 800b494:	e005      	b.n	800b4a2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800b496:	2300      	movs	r3, #0
 800b498:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800b49a:	2301      	movs	r3, #1
 800b49c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800b4a0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b4a2:	69fb      	ldr	r3, [r7, #28]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	f000 80fb 	beq.w	800b6a0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	685a      	ldr	r2, [r3, #4]
 800b4ae:	4613      	mov	r3, r2
 800b4b0:	005b      	lsls	r3, r3, #1
 800b4b2:	4413      	add	r3, r2
 800b4b4:	69fa      	ldr	r2, [r7, #28]
 800b4b6:	429a      	cmp	r2, r3
 800b4b8:	d305      	bcc.n	800b4c6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800b4c0:	69fa      	ldr	r2, [r7, #28]
 800b4c2:	429a      	cmp	r2, r3
 800b4c4:	d903      	bls.n	800b4ce <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800b4cc:	e0e8      	b.n	800b6a0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800b4ce:	69fb      	ldr	r3, [r7, #28]
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	461c      	mov	r4, r3
 800b4d4:	4615      	mov	r5, r2
 800b4d6:	f04f 0200 	mov.w	r2, #0
 800b4da:	f04f 0300 	mov.w	r3, #0
 800b4de:	022b      	lsls	r3, r5, #8
 800b4e0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800b4e4:	0222      	lsls	r2, r4, #8
 800b4e6:	68f9      	ldr	r1, [r7, #12]
 800b4e8:	6849      	ldr	r1, [r1, #4]
 800b4ea:	0849      	lsrs	r1, r1, #1
 800b4ec:	2000      	movs	r0, #0
 800b4ee:	4688      	mov	r8, r1
 800b4f0:	4681      	mov	r9, r0
 800b4f2:	eb12 0a08 	adds.w	sl, r2, r8
 800b4f6:	eb43 0b09 	adc.w	fp, r3, r9
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	685b      	ldr	r3, [r3, #4]
 800b4fe:	2200      	movs	r2, #0
 800b500:	603b      	str	r3, [r7, #0]
 800b502:	607a      	str	r2, [r7, #4]
 800b504:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b508:	4650      	mov	r0, sl
 800b50a:	4659      	mov	r1, fp
 800b50c:	f7f5 f8b2 	bl	8000674 <__aeabi_uldivmod>
 800b510:	4602      	mov	r2, r0
 800b512:	460b      	mov	r3, r1
 800b514:	4613      	mov	r3, r2
 800b516:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b518:	69bb      	ldr	r3, [r7, #24]
 800b51a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b51e:	d308      	bcc.n	800b532 <UART_SetConfig+0x3de>
 800b520:	69bb      	ldr	r3, [r7, #24]
 800b522:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b526:	d204      	bcs.n	800b532 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	69ba      	ldr	r2, [r7, #24]
 800b52e:	60da      	str	r2, [r3, #12]
 800b530:	e0b6      	b.n	800b6a0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800b532:	2301      	movs	r3, #1
 800b534:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800b538:	e0b2      	b.n	800b6a0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	69db      	ldr	r3, [r3, #28]
 800b53e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b542:	d15e      	bne.n	800b602 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800b544:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b548:	2b08      	cmp	r3, #8
 800b54a:	d828      	bhi.n	800b59e <UART_SetConfig+0x44a>
 800b54c:	a201      	add	r2, pc, #4	@ (adr r2, 800b554 <UART_SetConfig+0x400>)
 800b54e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b552:	bf00      	nop
 800b554:	0800b579 	.word	0x0800b579
 800b558:	0800b581 	.word	0x0800b581
 800b55c:	0800b589 	.word	0x0800b589
 800b560:	0800b59f 	.word	0x0800b59f
 800b564:	0800b58f 	.word	0x0800b58f
 800b568:	0800b59f 	.word	0x0800b59f
 800b56c:	0800b59f 	.word	0x0800b59f
 800b570:	0800b59f 	.word	0x0800b59f
 800b574:	0800b597 	.word	0x0800b597
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b578:	f7fe f9b6 	bl	80098e8 <HAL_RCC_GetPCLK1Freq>
 800b57c:	61f8      	str	r0, [r7, #28]
        break;
 800b57e:	e014      	b.n	800b5aa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b580:	f7fe f9c8 	bl	8009914 <HAL_RCC_GetPCLK2Freq>
 800b584:	61f8      	str	r0, [r7, #28]
        break;
 800b586:	e010      	b.n	800b5aa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b588:	4b4d      	ldr	r3, [pc, #308]	@ (800b6c0 <UART_SetConfig+0x56c>)
 800b58a:	61fb      	str	r3, [r7, #28]
        break;
 800b58c:	e00d      	b.n	800b5aa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b58e:	f7fe f913 	bl	80097b8 <HAL_RCC_GetSysClockFreq>
 800b592:	61f8      	str	r0, [r7, #28]
        break;
 800b594:	e009      	b.n	800b5aa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b596:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b59a:	61fb      	str	r3, [r7, #28]
        break;
 800b59c:	e005      	b.n	800b5aa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800b59e:	2300      	movs	r3, #0
 800b5a0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800b5a2:	2301      	movs	r3, #1
 800b5a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800b5a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b5aa:	69fb      	ldr	r3, [r7, #28]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d077      	beq.n	800b6a0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b5b0:	69fb      	ldr	r3, [r7, #28]
 800b5b2:	005a      	lsls	r2, r3, #1
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	685b      	ldr	r3, [r3, #4]
 800b5b8:	085b      	lsrs	r3, r3, #1
 800b5ba:	441a      	add	r2, r3
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	685b      	ldr	r3, [r3, #4]
 800b5c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5c4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b5c6:	69bb      	ldr	r3, [r7, #24]
 800b5c8:	2b0f      	cmp	r3, #15
 800b5ca:	d916      	bls.n	800b5fa <UART_SetConfig+0x4a6>
 800b5cc:	69bb      	ldr	r3, [r7, #24]
 800b5ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b5d2:	d212      	bcs.n	800b5fa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b5d4:	69bb      	ldr	r3, [r7, #24]
 800b5d6:	b29b      	uxth	r3, r3
 800b5d8:	f023 030f 	bic.w	r3, r3, #15
 800b5dc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b5de:	69bb      	ldr	r3, [r7, #24]
 800b5e0:	085b      	lsrs	r3, r3, #1
 800b5e2:	b29b      	uxth	r3, r3
 800b5e4:	f003 0307 	and.w	r3, r3, #7
 800b5e8:	b29a      	uxth	r2, r3
 800b5ea:	8afb      	ldrh	r3, [r7, #22]
 800b5ec:	4313      	orrs	r3, r2
 800b5ee:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	8afa      	ldrh	r2, [r7, #22]
 800b5f6:	60da      	str	r2, [r3, #12]
 800b5f8:	e052      	b.n	800b6a0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800b5fa:	2301      	movs	r3, #1
 800b5fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800b600:	e04e      	b.n	800b6a0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b602:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b606:	2b08      	cmp	r3, #8
 800b608:	d827      	bhi.n	800b65a <UART_SetConfig+0x506>
 800b60a:	a201      	add	r2, pc, #4	@ (adr r2, 800b610 <UART_SetConfig+0x4bc>)
 800b60c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b610:	0800b635 	.word	0x0800b635
 800b614:	0800b63d 	.word	0x0800b63d
 800b618:	0800b645 	.word	0x0800b645
 800b61c:	0800b65b 	.word	0x0800b65b
 800b620:	0800b64b 	.word	0x0800b64b
 800b624:	0800b65b 	.word	0x0800b65b
 800b628:	0800b65b 	.word	0x0800b65b
 800b62c:	0800b65b 	.word	0x0800b65b
 800b630:	0800b653 	.word	0x0800b653
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b634:	f7fe f958 	bl	80098e8 <HAL_RCC_GetPCLK1Freq>
 800b638:	61f8      	str	r0, [r7, #28]
        break;
 800b63a:	e014      	b.n	800b666 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b63c:	f7fe f96a 	bl	8009914 <HAL_RCC_GetPCLK2Freq>
 800b640:	61f8      	str	r0, [r7, #28]
        break;
 800b642:	e010      	b.n	800b666 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b644:	4b1e      	ldr	r3, [pc, #120]	@ (800b6c0 <UART_SetConfig+0x56c>)
 800b646:	61fb      	str	r3, [r7, #28]
        break;
 800b648:	e00d      	b.n	800b666 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b64a:	f7fe f8b5 	bl	80097b8 <HAL_RCC_GetSysClockFreq>
 800b64e:	61f8      	str	r0, [r7, #28]
        break;
 800b650:	e009      	b.n	800b666 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b652:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b656:	61fb      	str	r3, [r7, #28]
        break;
 800b658:	e005      	b.n	800b666 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800b65a:	2300      	movs	r3, #0
 800b65c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800b65e:	2301      	movs	r3, #1
 800b660:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800b664:	bf00      	nop
    }

    if (pclk != 0U)
 800b666:	69fb      	ldr	r3, [r7, #28]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d019      	beq.n	800b6a0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	685b      	ldr	r3, [r3, #4]
 800b670:	085a      	lsrs	r2, r3, #1
 800b672:	69fb      	ldr	r3, [r7, #28]
 800b674:	441a      	add	r2, r3
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	685b      	ldr	r3, [r3, #4]
 800b67a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b67e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b680:	69bb      	ldr	r3, [r7, #24]
 800b682:	2b0f      	cmp	r3, #15
 800b684:	d909      	bls.n	800b69a <UART_SetConfig+0x546>
 800b686:	69bb      	ldr	r3, [r7, #24]
 800b688:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b68c:	d205      	bcs.n	800b69a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b68e:	69bb      	ldr	r3, [r7, #24]
 800b690:	b29a      	uxth	r2, r3
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	60da      	str	r2, [r3, #12]
 800b698:	e002      	b.n	800b6a0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800b69a:	2301      	movs	r3, #1
 800b69c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800b6ac:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	3728      	adds	r7, #40	@ 0x28
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b6ba:	bf00      	nop
 800b6bc:	40008000 	.word	0x40008000
 800b6c0:	00f42400 	.word	0x00f42400

0800b6c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b6c4:	b480      	push	{r7}
 800b6c6:	b083      	sub	sp, #12
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6d0:	f003 0308 	and.w	r3, r3, #8
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d00a      	beq.n	800b6ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	685b      	ldr	r3, [r3, #4]
 800b6de:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	430a      	orrs	r2, r1
 800b6ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6f2:	f003 0301 	and.w	r3, r3, #1
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d00a      	beq.n	800b710 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	685b      	ldr	r3, [r3, #4]
 800b700:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	430a      	orrs	r2, r1
 800b70e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b714:	f003 0302 	and.w	r3, r3, #2
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d00a      	beq.n	800b732 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	685b      	ldr	r3, [r3, #4]
 800b722:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	430a      	orrs	r2, r1
 800b730:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b736:	f003 0304 	and.w	r3, r3, #4
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d00a      	beq.n	800b754 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	685b      	ldr	r3, [r3, #4]
 800b744:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	430a      	orrs	r2, r1
 800b752:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b758:	f003 0310 	and.w	r3, r3, #16
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d00a      	beq.n	800b776 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	689b      	ldr	r3, [r3, #8]
 800b766:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	430a      	orrs	r2, r1
 800b774:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b77a:	f003 0320 	and.w	r3, r3, #32
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d00a      	beq.n	800b798 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	689b      	ldr	r3, [r3, #8]
 800b788:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	430a      	orrs	r2, r1
 800b796:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b79c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d01a      	beq.n	800b7da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	685b      	ldr	r3, [r3, #4]
 800b7aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	430a      	orrs	r2, r1
 800b7b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b7c2:	d10a      	bne.n	800b7da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	685b      	ldr	r3, [r3, #4]
 800b7ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	430a      	orrs	r2, r1
 800b7d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d00a      	beq.n	800b7fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	685b      	ldr	r3, [r3, #4]
 800b7ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	430a      	orrs	r2, r1
 800b7fa:	605a      	str	r2, [r3, #4]
  }
}
 800b7fc:	bf00      	nop
 800b7fe:	370c      	adds	r7, #12
 800b800:	46bd      	mov	sp, r7
 800b802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b806:	4770      	bx	lr

0800b808 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	b098      	sub	sp, #96	@ 0x60
 800b80c:	af02      	add	r7, sp, #8
 800b80e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	2200      	movs	r2, #0
 800b814:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b818:	f7f8 fb58 	bl	8003ecc <HAL_GetTick>
 800b81c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	f003 0308 	and.w	r3, r3, #8
 800b828:	2b08      	cmp	r3, #8
 800b82a:	d12e      	bne.n	800b88a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b82c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b830:	9300      	str	r3, [sp, #0]
 800b832:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b834:	2200      	movs	r2, #0
 800b836:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b83a:	6878      	ldr	r0, [r7, #4]
 800b83c:	f000 f88c 	bl	800b958 <UART_WaitOnFlagUntilTimeout>
 800b840:	4603      	mov	r3, r0
 800b842:	2b00      	cmp	r3, #0
 800b844:	d021      	beq.n	800b88a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b84c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b84e:	e853 3f00 	ldrex	r3, [r3]
 800b852:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b856:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b85a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	461a      	mov	r2, r3
 800b862:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b864:	647b      	str	r3, [r7, #68]	@ 0x44
 800b866:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b868:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b86a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b86c:	e841 2300 	strex	r3, r2, [r1]
 800b870:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b872:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b874:	2b00      	cmp	r3, #0
 800b876:	d1e6      	bne.n	800b846 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	2220      	movs	r2, #32
 800b87c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2200      	movs	r2, #0
 800b882:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b886:	2303      	movs	r3, #3
 800b888:	e062      	b.n	800b950 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	f003 0304 	and.w	r3, r3, #4
 800b894:	2b04      	cmp	r3, #4
 800b896:	d149      	bne.n	800b92c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b898:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b89c:	9300      	str	r3, [sp, #0]
 800b89e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b8a6:	6878      	ldr	r0, [r7, #4]
 800b8a8:	f000 f856 	bl	800b958 <UART_WaitOnFlagUntilTimeout>
 800b8ac:	4603      	mov	r3, r0
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d03c      	beq.n	800b92c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ba:	e853 3f00 	ldrex	r3, [r3]
 800b8be:	623b      	str	r3, [r7, #32]
   return(result);
 800b8c0:	6a3b      	ldr	r3, [r7, #32]
 800b8c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b8c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	461a      	mov	r2, r3
 800b8ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8d0:	633b      	str	r3, [r7, #48]	@ 0x30
 800b8d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b8d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b8d8:	e841 2300 	strex	r3, r2, [r1]
 800b8dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b8de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d1e6      	bne.n	800b8b2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	3308      	adds	r3, #8
 800b8ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8ec:	693b      	ldr	r3, [r7, #16]
 800b8ee:	e853 3f00 	ldrex	r3, [r3]
 800b8f2:	60fb      	str	r3, [r7, #12]
   return(result);
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	f023 0301 	bic.w	r3, r3, #1
 800b8fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	3308      	adds	r3, #8
 800b902:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b904:	61fa      	str	r2, [r7, #28]
 800b906:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b908:	69b9      	ldr	r1, [r7, #24]
 800b90a:	69fa      	ldr	r2, [r7, #28]
 800b90c:	e841 2300 	strex	r3, r2, [r1]
 800b910:	617b      	str	r3, [r7, #20]
   return(result);
 800b912:	697b      	ldr	r3, [r7, #20]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d1e5      	bne.n	800b8e4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	2220      	movs	r2, #32
 800b91c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	2200      	movs	r2, #0
 800b924:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b928:	2303      	movs	r3, #3
 800b92a:	e011      	b.n	800b950 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	2220      	movs	r2, #32
 800b930:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	2220      	movs	r2, #32
 800b936:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	2200      	movs	r2, #0
 800b93e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2200      	movs	r2, #0
 800b944:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	2200      	movs	r2, #0
 800b94a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800b94e:	2300      	movs	r3, #0
}
 800b950:	4618      	mov	r0, r3
 800b952:	3758      	adds	r7, #88	@ 0x58
 800b954:	46bd      	mov	sp, r7
 800b956:	bd80      	pop	{r7, pc}

0800b958 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b958:	b580      	push	{r7, lr}
 800b95a:	b084      	sub	sp, #16
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	60f8      	str	r0, [r7, #12]
 800b960:	60b9      	str	r1, [r7, #8]
 800b962:	603b      	str	r3, [r7, #0]
 800b964:	4613      	mov	r3, r2
 800b966:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b968:	e049      	b.n	800b9fe <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b96a:	69bb      	ldr	r3, [r7, #24]
 800b96c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b970:	d045      	beq.n	800b9fe <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b972:	f7f8 faab 	bl	8003ecc <HAL_GetTick>
 800b976:	4602      	mov	r2, r0
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	1ad3      	subs	r3, r2, r3
 800b97c:	69ba      	ldr	r2, [r7, #24]
 800b97e:	429a      	cmp	r2, r3
 800b980:	d302      	bcc.n	800b988 <UART_WaitOnFlagUntilTimeout+0x30>
 800b982:	69bb      	ldr	r3, [r7, #24]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d101      	bne.n	800b98c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b988:	2303      	movs	r3, #3
 800b98a:	e048      	b.n	800ba1e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	f003 0304 	and.w	r3, r3, #4
 800b996:	2b00      	cmp	r3, #0
 800b998:	d031      	beq.n	800b9fe <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	69db      	ldr	r3, [r3, #28]
 800b9a0:	f003 0308 	and.w	r3, r3, #8
 800b9a4:	2b08      	cmp	r3, #8
 800b9a6:	d110      	bne.n	800b9ca <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	2208      	movs	r2, #8
 800b9ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b9b0:	68f8      	ldr	r0, [r7, #12]
 800b9b2:	f000 f8ff 	bl	800bbb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	2208      	movs	r2, #8
 800b9ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800b9c6:	2301      	movs	r3, #1
 800b9c8:	e029      	b.n	800ba1e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	69db      	ldr	r3, [r3, #28]
 800b9d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b9d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b9d8:	d111      	bne.n	800b9fe <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b9e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b9e4:	68f8      	ldr	r0, [r7, #12]
 800b9e6:	f000 f8e5 	bl	800bbb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	2220      	movs	r2, #32
 800b9ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800b9fa:	2303      	movs	r3, #3
 800b9fc:	e00f      	b.n	800ba1e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	69da      	ldr	r2, [r3, #28]
 800ba04:	68bb      	ldr	r3, [r7, #8]
 800ba06:	4013      	ands	r3, r2
 800ba08:	68ba      	ldr	r2, [r7, #8]
 800ba0a:	429a      	cmp	r2, r3
 800ba0c:	bf0c      	ite	eq
 800ba0e:	2301      	moveq	r3, #1
 800ba10:	2300      	movne	r3, #0
 800ba12:	b2db      	uxtb	r3, r3
 800ba14:	461a      	mov	r2, r3
 800ba16:	79fb      	ldrb	r3, [r7, #7]
 800ba18:	429a      	cmp	r2, r3
 800ba1a:	d0a6      	beq.n	800b96a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ba1c:	2300      	movs	r3, #0
}
 800ba1e:	4618      	mov	r0, r3
 800ba20:	3710      	adds	r7, #16
 800ba22:	46bd      	mov	sp, r7
 800ba24:	bd80      	pop	{r7, pc}
	...

0800ba28 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b096      	sub	sp, #88	@ 0x58
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	60f8      	str	r0, [r7, #12]
 800ba30:	60b9      	str	r1, [r7, #8]
 800ba32:	4613      	mov	r3, r2
 800ba34:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	68ba      	ldr	r2, [r7, #8]
 800ba3a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	88fa      	ldrh	r2, [r7, #6]
 800ba40:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	2200      	movs	r2, #0
 800ba48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	2222      	movs	r2, #34	@ 0x22
 800ba50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d028      	beq.n	800baae <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba60:	4a3e      	ldr	r2, [pc, #248]	@ (800bb5c <UART_Start_Receive_DMA+0x134>)
 800ba62:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba68:	4a3d      	ldr	r2, [pc, #244]	@ (800bb60 <UART_Start_Receive_DMA+0x138>)
 800ba6a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba70:	4a3c      	ldr	r2, [pc, #240]	@ (800bb64 <UART_Start_Receive_DMA+0x13c>)
 800ba72:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba78:	2200      	movs	r2, #0
 800ba7a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	3324      	adds	r3, #36	@ 0x24
 800ba86:	4619      	mov	r1, r3
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba8c:	461a      	mov	r2, r3
 800ba8e:	88fb      	ldrh	r3, [r7, #6]
 800ba90:	f7fa f8b6 	bl	8005c00 <HAL_DMA_Start_IT>
 800ba94:	4603      	mov	r3, r0
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d009      	beq.n	800baae <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	2210      	movs	r2, #16
 800ba9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	2220      	movs	r2, #32
 800baa6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800baaa:	2301      	movs	r3, #1
 800baac:	e051      	b.n	800bb52 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	691b      	ldr	r3, [r3, #16]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d018      	beq.n	800bae8 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800babc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800babe:	e853 3f00 	ldrex	r3, [r3]
 800bac2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bac6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800baca:	657b      	str	r3, [r7, #84]	@ 0x54
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	461a      	mov	r2, r3
 800bad2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bad4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bad6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bad8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bada:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800badc:	e841 2300 	strex	r3, r2, [r1]
 800bae0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800bae2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d1e6      	bne.n	800bab6 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	3308      	adds	r3, #8
 800baee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baf2:	e853 3f00 	ldrex	r3, [r3]
 800baf6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800baf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bafa:	f043 0301 	orr.w	r3, r3, #1
 800bafe:	653b      	str	r3, [r7, #80]	@ 0x50
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	3308      	adds	r3, #8
 800bb06:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bb08:	637a      	str	r2, [r7, #52]	@ 0x34
 800bb0a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb0c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bb0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bb10:	e841 2300 	strex	r3, r2, [r1]
 800bb14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800bb16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d1e5      	bne.n	800bae8 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	3308      	adds	r3, #8
 800bb22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb24:	697b      	ldr	r3, [r7, #20]
 800bb26:	e853 3f00 	ldrex	r3, [r3]
 800bb2a:	613b      	str	r3, [r7, #16]
   return(result);
 800bb2c:	693b      	ldr	r3, [r7, #16]
 800bb2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	3308      	adds	r3, #8
 800bb3a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bb3c:	623a      	str	r2, [r7, #32]
 800bb3e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb40:	69f9      	ldr	r1, [r7, #28]
 800bb42:	6a3a      	ldr	r2, [r7, #32]
 800bb44:	e841 2300 	strex	r3, r2, [r1]
 800bb48:	61bb      	str	r3, [r7, #24]
   return(result);
 800bb4a:	69bb      	ldr	r3, [r7, #24]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d1e5      	bne.n	800bb1c <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800bb50:	2300      	movs	r3, #0
}
 800bb52:	4618      	mov	r0, r3
 800bb54:	3758      	adds	r7, #88	@ 0x58
 800bb56:	46bd      	mov	sp, r7
 800bb58:	bd80      	pop	{r7, pc}
 800bb5a:	bf00      	nop
 800bb5c:	0800bc7d 	.word	0x0800bc7d
 800bb60:	0800bda9 	.word	0x0800bda9
 800bb64:	0800bde7 	.word	0x0800bde7

0800bb68 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800bb68:	b480      	push	{r7}
 800bb6a:	b089      	sub	sp, #36	@ 0x24
 800bb6c:	af00      	add	r7, sp, #0
 800bb6e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	e853 3f00 	ldrex	r3, [r3]
 800bb7c:	60bb      	str	r3, [r7, #8]
   return(result);
 800bb7e:	68bb      	ldr	r3, [r7, #8]
 800bb80:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800bb84:	61fb      	str	r3, [r7, #28]
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	461a      	mov	r2, r3
 800bb8c:	69fb      	ldr	r3, [r7, #28]
 800bb8e:	61bb      	str	r3, [r7, #24]
 800bb90:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb92:	6979      	ldr	r1, [r7, #20]
 800bb94:	69ba      	ldr	r2, [r7, #24]
 800bb96:	e841 2300 	strex	r3, r2, [r1]
 800bb9a:	613b      	str	r3, [r7, #16]
   return(result);
 800bb9c:	693b      	ldr	r3, [r7, #16]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d1e6      	bne.n	800bb70 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2220      	movs	r2, #32
 800bba6:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800bba8:	bf00      	nop
 800bbaa:	3724      	adds	r7, #36	@ 0x24
 800bbac:	46bd      	mov	sp, r7
 800bbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb2:	4770      	bx	lr

0800bbb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bbb4:	b480      	push	{r7}
 800bbb6:	b095      	sub	sp, #84	@ 0x54
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbc4:	e853 3f00 	ldrex	r3, [r3]
 800bbc8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bbca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bbd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	461a      	mov	r2, r3
 800bbd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bbda:	643b      	str	r3, [r7, #64]	@ 0x40
 800bbdc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbde:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bbe0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bbe2:	e841 2300 	strex	r3, r2, [r1]
 800bbe6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bbe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d1e6      	bne.n	800bbbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	3308      	adds	r3, #8
 800bbf4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbf6:	6a3b      	ldr	r3, [r7, #32]
 800bbf8:	e853 3f00 	ldrex	r3, [r3]
 800bbfc:	61fb      	str	r3, [r7, #28]
   return(result);
 800bbfe:	69fb      	ldr	r3, [r7, #28]
 800bc00:	f023 0301 	bic.w	r3, r3, #1
 800bc04:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	3308      	adds	r3, #8
 800bc0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bc0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bc10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc12:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bc14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bc16:	e841 2300 	strex	r3, r2, [r1]
 800bc1a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bc1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d1e5      	bne.n	800bbee <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc26:	2b01      	cmp	r3, #1
 800bc28:	d118      	bne.n	800bc5c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	e853 3f00 	ldrex	r3, [r3]
 800bc36:	60bb      	str	r3, [r7, #8]
   return(result);
 800bc38:	68bb      	ldr	r3, [r7, #8]
 800bc3a:	f023 0310 	bic.w	r3, r3, #16
 800bc3e:	647b      	str	r3, [r7, #68]	@ 0x44
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	461a      	mov	r2, r3
 800bc46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc48:	61bb      	str	r3, [r7, #24]
 800bc4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc4c:	6979      	ldr	r1, [r7, #20]
 800bc4e:	69ba      	ldr	r2, [r7, #24]
 800bc50:	e841 2300 	strex	r3, r2, [r1]
 800bc54:	613b      	str	r3, [r7, #16]
   return(result);
 800bc56:	693b      	ldr	r3, [r7, #16]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d1e6      	bne.n	800bc2a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	2220      	movs	r2, #32
 800bc60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2200      	movs	r2, #0
 800bc68:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800bc70:	bf00      	nop
 800bc72:	3754      	adds	r7, #84	@ 0x54
 800bc74:	46bd      	mov	sp, r7
 800bc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc7a:	4770      	bx	lr

0800bc7c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b09c      	sub	sp, #112	@ 0x70
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc88:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	f003 0320 	and.w	r3, r3, #32
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d171      	bne.n	800bd7c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800bc98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bca0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bca6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bca8:	e853 3f00 	ldrex	r3, [r3]
 800bcac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bcae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bcb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bcb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bcb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	461a      	mov	r2, r3
 800bcbc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bcbe:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bcc0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcc2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bcc4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bcc6:	e841 2300 	strex	r3, r2, [r1]
 800bcca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bccc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d1e6      	bne.n	800bca0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bcd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	3308      	adds	r3, #8
 800bcd8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcdc:	e853 3f00 	ldrex	r3, [r3]
 800bce0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bce2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bce4:	f023 0301 	bic.w	r3, r3, #1
 800bce8:	667b      	str	r3, [r7, #100]	@ 0x64
 800bcea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	3308      	adds	r3, #8
 800bcf0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bcf2:	647a      	str	r2, [r7, #68]	@ 0x44
 800bcf4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcf6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bcf8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bcfa:	e841 2300 	strex	r3, r2, [r1]
 800bcfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bd00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d1e5      	bne.n	800bcd2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bd06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	3308      	adds	r3, #8
 800bd0c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd10:	e853 3f00 	ldrex	r3, [r3]
 800bd14:	623b      	str	r3, [r7, #32]
   return(result);
 800bd16:	6a3b      	ldr	r3, [r7, #32]
 800bd18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bd1c:	663b      	str	r3, [r7, #96]	@ 0x60
 800bd1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	3308      	adds	r3, #8
 800bd24:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bd26:	633a      	str	r2, [r7, #48]	@ 0x30
 800bd28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bd2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd2e:	e841 2300 	strex	r3, r2, [r1]
 800bd32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bd34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d1e5      	bne.n	800bd06 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800bd3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd3c:	2220      	movs	r2, #32
 800bd3e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd46:	2b01      	cmp	r3, #1
 800bd48:	d118      	bne.n	800bd7c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd50:	693b      	ldr	r3, [r7, #16]
 800bd52:	e853 3f00 	ldrex	r3, [r3]
 800bd56:	60fb      	str	r3, [r7, #12]
   return(result);
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	f023 0310 	bic.w	r3, r3, #16
 800bd5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bd60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	461a      	mov	r2, r3
 800bd66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bd68:	61fb      	str	r3, [r7, #28]
 800bd6a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd6c:	69b9      	ldr	r1, [r7, #24]
 800bd6e:	69fa      	ldr	r2, [r7, #28]
 800bd70:	e841 2300 	strex	r3, r2, [r1]
 800bd74:	617b      	str	r3, [r7, #20]
   return(result);
 800bd76:	697b      	ldr	r3, [r7, #20]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d1e6      	bne.n	800bd4a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bd7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd7e:	2200      	movs	r2, #0
 800bd80:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd86:	2b01      	cmp	r3, #1
 800bd88:	d107      	bne.n	800bd9a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bd8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd8c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bd90:	4619      	mov	r1, r3
 800bd92:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bd94:	f7ff f9d2 	bl	800b13c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bd98:	e002      	b.n	800bda0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800bd9a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bd9c:	f7f7 fad6 	bl	800334c <HAL_UART_RxCpltCallback>
}
 800bda0:	bf00      	nop
 800bda2:	3770      	adds	r7, #112	@ 0x70
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}

0800bda8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b084      	sub	sp, #16
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdb4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	2201      	movs	r2, #1
 800bdba:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bdc0:	2b01      	cmp	r3, #1
 800bdc2:	d109      	bne.n	800bdd8 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bdca:	085b      	lsrs	r3, r3, #1
 800bdcc:	b29b      	uxth	r3, r3
 800bdce:	4619      	mov	r1, r3
 800bdd0:	68f8      	ldr	r0, [r7, #12]
 800bdd2:	f7ff f9b3 	bl	800b13c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bdd6:	e002      	b.n	800bdde <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800bdd8:	68f8      	ldr	r0, [r7, #12]
 800bdda:	f7ff f99b 	bl	800b114 <HAL_UART_RxHalfCpltCallback>
}
 800bdde:	bf00      	nop
 800bde0:	3710      	adds	r7, #16
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}

0800bde6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800bde6:	b580      	push	{r7, lr}
 800bde8:	b086      	sub	sp, #24
 800bdea:	af00      	add	r7, sp, #0
 800bdec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdf2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800bdf4:	697b      	ldr	r3, [r7, #20]
 800bdf6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bdf8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800bdfa:	697b      	ldr	r3, [r7, #20]
 800bdfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be00:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800be02:	697b      	ldr	r3, [r7, #20]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	689b      	ldr	r3, [r3, #8]
 800be08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be0c:	2b80      	cmp	r3, #128	@ 0x80
 800be0e:	d109      	bne.n	800be24 <UART_DMAError+0x3e>
 800be10:	693b      	ldr	r3, [r7, #16]
 800be12:	2b21      	cmp	r3, #33	@ 0x21
 800be14:	d106      	bne.n	800be24 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800be16:	697b      	ldr	r3, [r7, #20]
 800be18:	2200      	movs	r2, #0
 800be1a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800be1e:	6978      	ldr	r0, [r7, #20]
 800be20:	f7ff fea2 	bl	800bb68 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800be24:	697b      	ldr	r3, [r7, #20]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	689b      	ldr	r3, [r3, #8]
 800be2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be2e:	2b40      	cmp	r3, #64	@ 0x40
 800be30:	d109      	bne.n	800be46 <UART_DMAError+0x60>
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	2b22      	cmp	r3, #34	@ 0x22
 800be36:	d106      	bne.n	800be46 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800be38:	697b      	ldr	r3, [r7, #20]
 800be3a:	2200      	movs	r2, #0
 800be3c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800be40:	6978      	ldr	r0, [r7, #20]
 800be42:	f7ff feb7 	bl	800bbb4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800be46:	697b      	ldr	r3, [r7, #20]
 800be48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be4c:	f043 0210 	orr.w	r2, r3, #16
 800be50:	697b      	ldr	r3, [r7, #20]
 800be52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800be56:	6978      	ldr	r0, [r7, #20]
 800be58:	f7ff f966 	bl	800b128 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800be5c:	bf00      	nop
 800be5e:	3718      	adds	r7, #24
 800be60:	46bd      	mov	sp, r7
 800be62:	bd80      	pop	{r7, pc}

0800be64 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b084      	sub	sp, #16
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	2200      	movs	r2, #0
 800be76:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	2200      	movs	r2, #0
 800be7e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800be82:	68f8      	ldr	r0, [r7, #12]
 800be84:	f7ff f950 	bl	800b128 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800be88:	bf00      	nop
 800be8a:	3710      	adds	r7, #16
 800be8c:	46bd      	mov	sp, r7
 800be8e:	bd80      	pop	{r7, pc}

0800be90 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800be90:	b580      	push	{r7, lr}
 800be92:	b088      	sub	sp, #32
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	e853 3f00 	ldrex	r3, [r3]
 800bea4:	60bb      	str	r3, [r7, #8]
   return(result);
 800bea6:	68bb      	ldr	r3, [r7, #8]
 800bea8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800beac:	61fb      	str	r3, [r7, #28]
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	461a      	mov	r2, r3
 800beb4:	69fb      	ldr	r3, [r7, #28]
 800beb6:	61bb      	str	r3, [r7, #24]
 800beb8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800beba:	6979      	ldr	r1, [r7, #20]
 800bebc:	69ba      	ldr	r2, [r7, #24]
 800bebe:	e841 2300 	strex	r3, r2, [r1]
 800bec2:	613b      	str	r3, [r7, #16]
   return(result);
 800bec4:	693b      	ldr	r3, [r7, #16]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d1e6      	bne.n	800be98 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2220      	movs	r2, #32
 800bece:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2200      	movs	r2, #0
 800bed4:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bed6:	6878      	ldr	r0, [r7, #4]
 800bed8:	f7ff f912 	bl	800b100 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bedc:	bf00      	nop
 800bede:	3720      	adds	r7, #32
 800bee0:	46bd      	mov	sp, r7
 800bee2:	bd80      	pop	{r7, pc}

0800bee4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800bee4:	b480      	push	{r7}
 800bee6:	b083      	sub	sp, #12
 800bee8:	af00      	add	r7, sp, #0
 800beea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800beec:	bf00      	nop
 800beee:	370c      	adds	r7, #12
 800bef0:	46bd      	mov	sp, r7
 800bef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef6:	4770      	bx	lr

0800bef8 <memset>:
 800bef8:	4402      	add	r2, r0
 800befa:	4603      	mov	r3, r0
 800befc:	4293      	cmp	r3, r2
 800befe:	d100      	bne.n	800bf02 <memset+0xa>
 800bf00:	4770      	bx	lr
 800bf02:	f803 1b01 	strb.w	r1, [r3], #1
 800bf06:	e7f9      	b.n	800befc <memset+0x4>

0800bf08 <__libc_init_array>:
 800bf08:	b570      	push	{r4, r5, r6, lr}
 800bf0a:	4d0d      	ldr	r5, [pc, #52]	@ (800bf40 <__libc_init_array+0x38>)
 800bf0c:	4c0d      	ldr	r4, [pc, #52]	@ (800bf44 <__libc_init_array+0x3c>)
 800bf0e:	1b64      	subs	r4, r4, r5
 800bf10:	10a4      	asrs	r4, r4, #2
 800bf12:	2600      	movs	r6, #0
 800bf14:	42a6      	cmp	r6, r4
 800bf16:	d109      	bne.n	800bf2c <__libc_init_array+0x24>
 800bf18:	4d0b      	ldr	r5, [pc, #44]	@ (800bf48 <__libc_init_array+0x40>)
 800bf1a:	4c0c      	ldr	r4, [pc, #48]	@ (800bf4c <__libc_init_array+0x44>)
 800bf1c:	f000 f818 	bl	800bf50 <_init>
 800bf20:	1b64      	subs	r4, r4, r5
 800bf22:	10a4      	asrs	r4, r4, #2
 800bf24:	2600      	movs	r6, #0
 800bf26:	42a6      	cmp	r6, r4
 800bf28:	d105      	bne.n	800bf36 <__libc_init_array+0x2e>
 800bf2a:	bd70      	pop	{r4, r5, r6, pc}
 800bf2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf30:	4798      	blx	r3
 800bf32:	3601      	adds	r6, #1
 800bf34:	e7ee      	b.n	800bf14 <__libc_init_array+0xc>
 800bf36:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf3a:	4798      	blx	r3
 800bf3c:	3601      	adds	r6, #1
 800bf3e:	e7f2      	b.n	800bf26 <__libc_init_array+0x1e>
 800bf40:	0800bff0 	.word	0x0800bff0
 800bf44:	0800bff0 	.word	0x0800bff0
 800bf48:	0800bff0 	.word	0x0800bff0
 800bf4c:	0800c010 	.word	0x0800c010

0800bf50 <_init>:
 800bf50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf52:	bf00      	nop
 800bf54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf56:	bc08      	pop	{r3}
 800bf58:	469e      	mov	lr, r3
 800bf5a:	4770      	bx	lr

0800bf5c <_fini>:
 800bf5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf5e:	bf00      	nop
 800bf60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf62:	bc08      	pop	{r3}
 800bf64:	469e      	mov	lr, r3
 800bf66:	4770      	bx	lr
