# compile vhdl design source files
vhdl xil_defaultlib  "../../../Adder.srcs/sources_1/new/full_adder.vhd"
vhdl xil_defaultlib  "../../../Adder.srcs/sources_1/new/half_adder.vhd"
vhdl xil_defaultlib  "../../../Adder.srcs/sources_1/new/two_bit_adder.vhd"
vhdl xil_defaultlib  "../../../Adder.srcs/sim_1/new/two_bit_testbench.vhd"

# Do not sort compile order
nosort
