**VLSI Project**

CMOS INVERTER

-   Schematic
![alt text](https://github.com/DevinduDh/VLSI/images/cmos-schematic.png?raw=true)


-   Graphs


-   Layout

Tools used:- CADENCE Virtuoso <br>
PDK used:- gpdk 45

Firstly, NMOS and PMOS lengths are kept at 50nm and widths are varied using parametric analysis to make rise and fall transition equal.


