

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Tue Feb  8 11:02:11 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.419 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_50_2   |        ?|        ?|         ?|          -|          -|      10|        no|
        | + VITIS_LOOP_54_3  |        ?|        ?|         ?|          -|          -|  1 ~ 10|        no|
        |- VITIS_LOOP_111_4  |        ?|        ?|         ?|          -|          -|    2131|        no|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 350
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 298 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 39 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 58 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 65 62 64 
62 --> 63 
63 --> 66 
64 --> 63 
65 --> 63 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 77 
72 --> 73 
73 --> 74 75 
74 --> 75 
75 --> 76 77 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 83 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 91 
87 --> 88 90 
88 --> 89 90 
89 --> 90 
90 --> 92 
91 --> 90 
92 --> 93 
93 --> 94 
94 --> 95 98 99 
95 --> 96 
96 --> 97 
97 --> 127 
98 --> 99 
99 --> 127 128 118 100 105 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 111 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 121 127 
118 --> 119 
119 --> 120 
120 --> 117 
121 --> 122 
122 --> 123 127 
123 --> 124 
124 --> 125 
125 --> 126 127 
126 --> 127 
127 --> 131 
128 --> 129 
129 --> 130 
130 --> 127 
131 --> 132 
132 --> 133 
133 --> 134 161 
134 --> 158 159 149 135 139 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 143 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 152 158 
149 --> 150 
150 --> 151 
151 --> 148 
152 --> 153 
153 --> 154 158 
154 --> 155 
155 --> 156 
156 --> 157 158 
157 --> 158 
158 --> 163 
159 --> 160 
160 --> 158 
161 --> 162 
162 --> 158 
163 --> 164 
164 --> 165 
165 --> 166 181 
166 --> 167 168 
167 --> 168 
168 --> 169 182 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 181 
177 --> 178 
178 --> 179 
179 --> 180 181 
180 --> 181 
181 --> 184 
182 --> 183 
183 --> 181 
184 --> 185 
185 --> 186 
186 --> 187 220 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 220 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 220 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 239 224 237 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 237 
233 --> 234 
234 --> 235 
235 --> 236 237 
236 --> 237 
237 --> 238 
238 --> 242 
239 --> 240 
240 --> 241 
241 --> 238 
242 --> 243 
243 --> 258 244 257 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 257 
253 --> 254 
254 --> 255 
255 --> 256 257 
256 --> 257 
257 --> 261 
258 --> 259 
259 --> 260 
260 --> 257 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 274 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 274 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 294 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 294 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 294 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 44 
298 --> 299 
299 --> 300 
300 --> 301 302 
301 --> 302 
302 --> 303 
303 --> 304 315 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 315 
309 --> 310 
310 --> 311 313 
311 --> 312 
312 --> 313 315 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 330 
324 --> 325 
325 --> 326 328 
326 --> 327 
327 --> 328 330 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 342 
335 --> 336 
336 --> 337 339 
337 --> 338 
338 --> 339 342 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 347 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 351 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%indvars_iv1787 = alloca i32 1"   --->   Operation 352 'alloca' 'indvars_iv1787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%i_29 = alloca i32 1"   --->   Operation 353 'alloca' 'i_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%phi_ln54 = alloca i32 1"   --->   Operation 354 'alloca' 'phi_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%ref_tmp30_1_0_0910 = alloca i32 1"   --->   Operation 355 'alloca' 'ref_tmp30_1_0_0910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%ref_tmp30_1_1_0911 = alloca i32 1"   --->   Operation 356 'alloca' 'ref_tmp30_1_1_0911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%ref_tmp30_1_2_0912 = alloca i32 1"   --->   Operation 357 'alloca' 'ref_tmp30_1_2_0912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%eps_0_5 = alloca i32 1"   --->   Operation 358 'alloca' 'eps_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%eps_1_14 = alloca i32 1"   --->   Operation 359 'alloca' 'eps_1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%eps_2_13 = alloca i32 1"   --->   Operation 360 'alloca' 'eps_2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%den_norm_18581018 = alloca i32 1"   --->   Operation 361 'alloca' 'den_norm_18581018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%den_norm_28591023 = alloca i32 1"   --->   Operation 362 'alloca' 'den_norm_28591023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%eps_tmp_0_1 = alloca i32 1"   --->   Operation 363 'alloca' 'eps_tmp_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%eps_tmp_1_8 = alloca i32 1"   --->   Operation 364 'alloca' 'eps_tmp_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%eps_tmp_2_6 = alloca i32 1"   --->   Operation 365 'alloca' 'eps_tmp_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%num_aux_0_01 = alloca i32 1"   --->   Operation 366 'alloca' 'num_aux_0_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%num_aux_1_03 = alloca i32 1"   --->   Operation 367 'alloca' 'num_aux_1_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%num_aux_2_05 = alloca i32 1"   --->   Operation 368 'alloca' 'num_aux_2_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%num_aux_0_1_07 = alloca i32 1"   --->   Operation 369 'alloca' 'num_aux_0_1_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%num_aux_1_1_08 = alloca i32 1"   --->   Operation 370 'alloca' 'num_aux_1_1_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%num_aux_2_1_09 = alloca i32 1"   --->   Operation 371 'alloca' 'num_aux_2_1_09' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%den_norm_1_0221 = alloca i32 1"   --->   Operation 372 'alloca' 'den_norm_1_0221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%den_norm_2_0222 = alloca i32 1"   --->   Operation 373 'alloca' 'den_norm_2_0222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%ref_tmp53_1_0_0 = alloca i32 1"   --->   Operation 374 'alloca' 'ref_tmp53_1_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%ref_tmp53_1_1_0 = alloca i32 1"   --->   Operation 375 'alloca' 'ref_tmp53_1_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%ref_tmp53_1_2_0 = alloca i32 1"   --->   Operation 376 'alloca' 'ref_tmp53_1_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%ref_tmp87_1_0_0232 = alloca i32 1"   --->   Operation 377 'alloca' 'ref_tmp87_1_0_0232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%ref_tmp87_1_1_0233 = alloca i32 1"   --->   Operation 378 'alloca' 'ref_tmp87_1_1_0233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%ref_tmp87_1_2_0234 = alloca i32 1"   --->   Operation 379 'alloca' 'ref_tmp87_1_2_0234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%ref_tmp95_1_0_0235 = alloca i32 1"   --->   Operation 380 'alloca' 'ref_tmp95_1_0_0235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%ref_tmp95_1_1_0236 = alloca i32 1"   --->   Operation 381 'alloca' 'ref_tmp95_1_1_0236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%ref_tmp95_1_2_0237 = alloca i32 1"   --->   Operation 382 'alloca' 'ref_tmp95_1_2_0237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%b5_num_load_5972_loc = alloca i64 1"   --->   Operation 383 'alloca' 'b5_num_load_5972_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%b5_num_load_6978_loc = alloca i64 1"   --->   Operation 384 'alloca' 'b5_num_load_6978_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%b5_num_load_7984_loc = alloca i64 1"   --->   Operation 385 'alloca' 'b5_num_load_7984_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%b5_num_load_5975_loc = alloca i64 1"   --->   Operation 386 'alloca' 'b5_num_load_5975_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%b5_num_load_6981_loc = alloca i64 1"   --->   Operation 387 'alloca' 'b5_num_load_6981_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%b5_num_load_7987_loc = alloca i64 1"   --->   Operation 388 'alloca' 'b5_num_load_7987_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 389 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%b8_num_load_4950_loc = alloca i64 1"   --->   Operation 390 'alloca' 'b8_num_load_4950_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%b8_num_load_5956_loc = alloca i64 1"   --->   Operation 391 'alloca' 'b8_num_load_5956_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%b8_num_load_6964_loc = alloca i64 1"   --->   Operation 392 'alloca' 'b8_num_load_6964_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%b8_num_load_4953_loc = alloca i64 1"   --->   Operation 393 'alloca' 'b8_num_load_4953_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%b8_num_load_5959_loc = alloca i64 1"   --->   Operation 394 'alloca' 'b8_num_load_5959_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%b8_num_load_6967_loc = alloca i64 1"   --->   Operation 395 'alloca' 'b8_num_load_6967_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%idx_tmp_25_loc = alloca i64 1"   --->   Operation 396 'alloca' 'idx_tmp_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%b8_num_load_3_loc = alloca i64 1"   --->   Operation 397 'alloca' 'b8_num_load_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%b8_num_load_5962_loc = alloca i64 1"   --->   Operation 398 'alloca' 'b8_num_load_5962_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%b8_num_load_6970_loc = alloca i64 1"   --->   Operation 399 'alloca' 'b8_num_load_6970_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%b8_num_0_2_loc = alloca i64 1"   --->   Operation 400 'alloca' 'b8_num_0_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%b8_num_1_2_loc = alloca i64 1"   --->   Operation 401 'alloca' 'b8_num_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%b8_num_2_2_loc = alloca i64 1"   --->   Operation 402 'alloca' 'b8_num_2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%num_aux_0_0883_loc = alloca i64 1"   --->   Operation 403 'alloca' 'num_aux_0_0883_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%num_aux_1169_0884_loc = alloca i64 1"   --->   Operation 404 'alloca' 'num_aux_1169_0884_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%num_aux_2170_0885_loc = alloca i64 1"   --->   Operation 405 'alloca' 'num_aux_2170_0885_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%b1503_num_2_0913_loc = alloca i64 1"   --->   Operation 406 'alloca' 'b1503_num_2_0913_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%b1503_num_1_0914_loc = alloca i64 1"   --->   Operation 407 'alloca' 'b1503_num_1_0914_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%b1503_num_0_0915_loc = alloca i64 1"   --->   Operation 408 'alloca' 'b1503_num_0_0915_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%b1500_num_0_7_loc = alloca i64 1"   --->   Operation 409 'alloca' 'b1500_num_0_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%b1500_num_1_7_loc = alloca i64 1"   --->   Operation 410 'alloca' 'b1500_num_1_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%b1500_num_2_7_loc = alloca i64 1"   --->   Operation 411 'alloca' 'b1500_num_2_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%b1500_num_0_4_loc = alloca i64 1"   --->   Operation 412 'alloca' 'b1500_num_0_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%b1500_num_1_4_loc = alloca i64 1"   --->   Operation 413 'alloca' 'b1500_num_1_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%b1500_num_2_4_loc = alloca i64 1"   --->   Operation 414 'alloca' 'b1500_num_2_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%idx_tmp_19_loc = alloca i64 1"   --->   Operation 415 'alloca' 'idx_tmp_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%b1500_num_0_2_loc = alloca i64 1"   --->   Operation 416 'alloca' 'b1500_num_0_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%b1500_num_1_2_loc = alloca i64 1"   --->   Operation 417 'alloca' 'b1500_num_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%b1500_num_2_2_loc = alloca i64 1"   --->   Operation 418 'alloca' 'b1500_num_2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%b1502_num_2_0916_loc = alloca i64 1"   --->   Operation 419 'alloca' 'b1502_num_2_0916_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%b1502_num_1_0917_loc = alloca i64 1"   --->   Operation 420 'alloca' 'b1502_num_1_0917_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%b1502_num_0_0918_loc = alloca i64 1"   --->   Operation 421 'alloca' 'b1502_num_0_0918_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%b1501_num_2_0919_loc = alloca i64 1"   --->   Operation 422 'alloca' 'b1501_num_2_0919_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%b1501_num_1_0920_loc = alloca i64 1"   --->   Operation 423 'alloca' 'b1501_num_1_0920_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%b1501_num_0_0921_loc = alloca i64 1"   --->   Operation 424 'alloca' 'b1501_num_0_0921_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%b1500_num_load_loc = alloca i64 1"   --->   Operation 425 'alloca' 'b1500_num_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%b1500_num_0_0_loc = alloca i64 1"   --->   Operation 426 'alloca' 'b1500_num_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%b1500_num_1_0_loc = alloca i64 1"   --->   Operation 427 'alloca' 'b1500_num_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%b1500_num_2_0_loc = alloca i64 1"   --->   Operation 428 'alloca' 'b1500_num_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%idx_tmp_51_loc = alloca i64 1"   --->   Operation 429 'alloca' 'idx_tmp_51_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%idx_tmp_48_loc = alloca i64 1"   --->   Operation 430 'alloca' 'idx_tmp_48_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%idx_tmp_45_loc = alloca i64 1"   --->   Operation 431 'alloca' 'idx_tmp_45_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%idx_tmp_42_loc = alloca i64 1"   --->   Operation 432 'alloca' 'idx_tmp_42_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%idx_tmp_39_loc = alloca i64 1"   --->   Operation 433 'alloca' 'idx_tmp_39_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%den_norm_1851_loc = alloca i64 1"   --->   Operation 434 'alloca' 'den_norm_1851_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%den_norm_2852_loc = alloca i64 1"   --->   Operation 435 'alloca' 'den_norm_2852_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%den_norm_1_2_loc = alloca i64 1"   --->   Operation 436 'alloca' 'den_norm_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%den_norm_2_2_loc = alloca i64 1"   --->   Operation 437 'alloca' 'den_norm_2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%idx_tmp_36_loc = alloca i64 1"   --->   Operation 438 'alloca' 'idx_tmp_36_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%idx_tmp_33_loc = alloca i64 1"   --->   Operation 439 'alloca' 'idx_tmp_33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%num_aux_0_2_loc = alloca i64 1"   --->   Operation 440 'alloca' 'num_aux_0_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%num_aux_1_2_loc = alloca i64 1"   --->   Operation 441 'alloca' 'num_aux_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%num_aux_2_2_loc = alloca i64 1"   --->   Operation 442 'alloca' 'num_aux_2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%idx_tmp_30_loc = alloca i64 1"   --->   Operation 443 'alloca' 'idx_tmp_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%num_aux_0_1_2_loc = alloca i64 1"   --->   Operation 444 'alloca' 'num_aux_0_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%num_aux_1_1_2_loc = alloca i64 1"   --->   Operation 445 'alloca' 'num_aux_1_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%num_aux_2_1_2_loc = alloca i64 1"   --->   Operation 446 'alloca' 'num_aux_2_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%res_6_loc = alloca i64 1"   --->   Operation 447 'alloca' 'res_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%res_4_loc = alloca i64 1"   --->   Operation 448 'alloca' 'res_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%res_num_load990_loc = alloca i64 1"   --->   Operation 449 'alloca' 'res_num_load990_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%res_num_load_1996_loc = alloca i64 1"   --->   Operation 450 'alloca' 'res_num_load_1996_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%res_num_load_21002_loc = alloca i64 1"   --->   Operation 451 'alloca' 'res_num_load_21002_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%res_num_load993_loc = alloca i64 1"   --->   Operation 452 'alloca' 'res_num_load993_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%res_num_load_1999_loc = alloca i64 1"   --->   Operation 453 'alloca' 'res_num_load_1999_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%res_num_load_21005_loc = alloca i64 1"   --->   Operation 454 'alloca' 'res_num_load_21005_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%idx_tmp_22_loc = alloca i64 1"   --->   Operation 455 'alloca' 'idx_tmp_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%res_3_loc = alloca i64 1"   --->   Operation 456 'alloca' 'res_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%res_loc = alloca i64 1"   --->   Operation 457 'alloca' 'res_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%b11_num_0_0907_loc = alloca i64 1"   --->   Operation 458 'alloca' 'b11_num_0_0907_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%b11_num_1_0908_loc = alloca i64 1"   --->   Operation 459 'alloca' 'b11_num_1_0908_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%b11_num_2_0909_loc = alloca i64 1"   --->   Operation 460 'alloca' 'b11_num_2_0909_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%b10_num_0_0904_loc = alloca i64 1"   --->   Operation 461 'alloca' 'b10_num_0_0904_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%b10_num_1_0905_loc = alloca i64 1"   --->   Operation 462 'alloca' 'b10_num_1_0905_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%b10_num_2_0906_loc = alloca i64 1"   --->   Operation 463 'alloca' 'b10_num_2_0906_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%b9_num_0_0901_loc = alloca i64 1"   --->   Operation 464 'alloca' 'b9_num_0_0901_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%b9_num_1_0902_loc = alloca i64 1"   --->   Operation 465 'alloca' 'b9_num_1_0902_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%b9_num_2_0903_loc = alloca i64 1"   --->   Operation 466 'alloca' 'b9_num_2_0903_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%b8_num_load_loc = alloca i64 1"   --->   Operation 467 'alloca' 'b8_num_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%b8_num_load_1_loc = alloca i64 1"   --->   Operation 468 'alloca' 'b8_num_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%b8_num_load_2_loc = alloca i64 1"   --->   Operation 469 'alloca' 'b8_num_load_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%b8_num_0_0_loc = alloca i64 1"   --->   Operation 470 'alloca' 'b8_num_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%b8_num_1_0_loc = alloca i64 1"   --->   Operation 471 'alloca' 'b8_num_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%b8_num_2_0_loc = alloca i64 1"   --->   Operation 472 'alloca' 'b8_num_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%b7_num_0_0_loc = alloca i64 1"   --->   Operation 473 'alloca' 'b7_num_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%b7_num_1_0_loc = alloca i64 1"   --->   Operation 474 'alloca' 'b7_num_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%b7_num_2_0_loc = alloca i64 1"   --->   Operation 475 'alloca' 'b7_num_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%b6_num_0_0898_loc = alloca i64 1"   --->   Operation 476 'alloca' 'b6_num_0_0898_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%b6_num_1_0899_loc = alloca i64 1"   --->   Operation 477 'alloca' 'b6_num_1_0899_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%b6_num_2_0900_loc = alloca i64 1"   --->   Operation 478 'alloca' 'b6_num_2_0900_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%b5_num_load_loc = alloca i64 1"   --->   Operation 479 'alloca' 'b5_num_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%b5_num_load_1_loc = alloca i64 1"   --->   Operation 480 'alloca' 'b5_num_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%b5_num_load_2_loc = alloca i64 1"   --->   Operation 481 'alloca' 'b5_num_load_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%b4_num_0_0895_loc = alloca i64 1"   --->   Operation 482 'alloca' 'b4_num_0_0895_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%b4_num_1_0896_loc = alloca i64 1"   --->   Operation 483 'alloca' 'b4_num_1_0896_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%b4_num_2_0897_loc = alloca i64 1"   --->   Operation 484 'alloca' 'b4_num_2_0897_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%this_num_0_read_assign_loc = alloca i64 1"   --->   Operation 485 'alloca' 'this_num_0_read_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%this_num_1_read_assign_loc = alloca i64 1"   --->   Operation 486 'alloca' 'this_num_1_read_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%this_num_2_read_assign_loc = alloca i64 1"   --->   Operation 487 'alloca' 'this_num_2_read_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%b2_num_0_0892_loc = alloca i64 1"   --->   Operation 488 'alloca' 'b2_num_0_0892_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%b2_num_1_0893_loc = alloca i64 1"   --->   Operation 489 'alloca' 'b2_num_1_0893_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%b2_num_2_0894_loc = alloca i64 1"   --->   Operation 490 'alloca' 'b2_num_2_0894_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%b1_num_0_0889_loc = alloca i64 1"   --->   Operation 491 'alloca' 'b1_num_0_0889_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%b1_num_1_0890_loc = alloca i64 1"   --->   Operation 492 'alloca' 'b1_num_1_0890_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%b1_num_2_0891_loc = alloca i64 1"   --->   Operation 493 'alloca' 'b1_num_2_0891_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%b0_num_0_0886_loc = alloca i64 1"   --->   Operation 494 'alloca' 'b0_num_0_0886_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%b0_num_1_0887_loc = alloca i64 1"   --->   Operation 495 'alloca' 'b0_num_1_0887_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%b0_num_2_0888_loc = alloca i64 1"   --->   Operation 496 'alloca' 'b0_num_2_0888_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 497 'alloca' 'aux' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%aux_3 = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 498 'alloca' 'aux_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%aux_4 = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 499 'alloca' 'aux_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%b_p = alloca i64 1" [../test/vivado_main.cpp:35]   --->   Operation 500 'alloca' 'b_p' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%b_num = alloca i64 1" [../test/vivado_main.cpp:35]   --->   Operation 501 'alloca' 'b_num' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%r_p = alloca i64 1" [../test/vivado_main.cpp:44]   --->   Operation 502 'alloca' 'r_p' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%r_num = alloca i64 1" [../test/vivado_main.cpp:44]   --->   Operation 503 'alloca' 'r_num' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_1 : Operation 504 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_1, i32 %b0_num_2_0888_loc, i32 %b0_num_1_0887_loc, i32 %b0_num_0_0886_loc"   --->   Operation 504 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 505 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_125, i32 %b1_num_2_0891_loc, i32 %b1_num_1_0890_loc, i32 %b1_num_0_0889_loc"   --->   Operation 505 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 506 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_126, i32 %b2_num_2_0894_loc, i32 %b2_num_1_0893_loc, i32 %b2_num_0_0892_loc"   --->   Operation 506 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 507 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_127, i32 %this_num_2_read_assign_loc, i32 %this_num_1_read_assign_loc, i32 %this_num_0_read_assign_loc"   --->   Operation 507 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 508 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_128, i32 %b4_num_2_0897_loc, i32 %b4_num_1_0896_loc, i32 %b4_num_0_0895_loc"   --->   Operation 508 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 509 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_129, i32 %b5_num_load_2_loc, i32 %b5_num_load_1_loc, i32 %b5_num_load_loc"   --->   Operation 509 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 510 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_130, i32 %b6_num_2_0900_loc, i32 %b6_num_1_0899_loc, i32 %b6_num_0_0898_loc"   --->   Operation 510 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 511 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_131, i32 %b7_num_2_0_loc, i32 %b7_num_1_0_loc, i32 %b7_num_0_0_loc"   --->   Operation 511 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 512 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_132, i32 %b8_num_2_0_loc, i32 %b8_num_1_0_loc, i32 %b8_num_0_0_loc, i32 %b8_num_load_2_loc, i32 %b8_num_load_1_loc, i32 %b8_num_load_loc"   --->   Operation 512 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 513 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_133, i32 %b9_num_2_0903_loc, i32 %b9_num_1_0902_loc, i32 %b9_num_0_0901_loc"   --->   Operation 513 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 514 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_134, i32 %b10_num_2_0906_loc, i32 %b10_num_1_0905_loc, i32 %b10_num_0_0904_loc"   --->   Operation 514 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 515 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_135, i32 %b11_num_2_0909_loc, i32 %b11_num_1_0908_loc, i32 %b11_num_0_0907_loc"   --->   Operation 515 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%b_p_addr = getelementptr i32 %b_p, i64 0, i64 0" [../test/vivado_main.cpp:35]   --->   Operation 516 'getelementptr' 'b_p_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 2, i4 %b_p_addr" [../test/vivado_main.cpp:35]   --->   Operation 517 'store' 'store_ln35' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%b_p_addr_1 = getelementptr i32 %b_p, i64 0, i64 1" [../test/vivado_main.cpp:35]   --->   Operation 518 'getelementptr' 'b_p_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 2, i4 %b_p_addr_1" [../test/vivado_main.cpp:35]   --->   Operation 519 'store' 'store_ln35' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 520 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_45_1, i32 %r_num, i32 %r_p"   --->   Operation 520 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 521 [1/1] (0.42ns)   --->   "%store_ln50 = store i8 212, i8 %phi_ln54" [../test/vivado_main.cpp:50]   --->   Operation 521 'store' 'store_ln50' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 522 [1/1] (0.42ns)   --->   "%store_ln50 = store i4 0, i4 %i_29" [../test/vivado_main.cpp:50]   --->   Operation 522 'store' 'store_ln50' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 523 [1/1] (0.42ns)   --->   "%store_ln50 = store i4 1, i4 %indvars_iv1787" [../test/vivado_main.cpp:50]   --->   Operation 523 'store' 'store_ln50' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 524 [1/1] (0.42ns)   --->   "%store_ln50 = store i12 0, i12 %idx" [../test/vivado_main.cpp:50]   --->   Operation 524 'store' 'store_ln50' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 525 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_1, i32 %b0_num_2_0888_loc, i32 %b0_num_1_0887_loc, i32 %b0_num_0_0886_loc"   --->   Operation 525 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 526 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_125, i32 %b1_num_2_0891_loc, i32 %b1_num_1_0890_loc, i32 %b1_num_0_0889_loc"   --->   Operation 526 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 527 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_126, i32 %b2_num_2_0894_loc, i32 %b2_num_1_0893_loc, i32 %b2_num_0_0892_loc"   --->   Operation 527 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 528 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_127, i32 %this_num_2_read_assign_loc, i32 %this_num_1_read_assign_loc, i32 %this_num_0_read_assign_loc"   --->   Operation 528 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 529 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_128, i32 %b4_num_2_0897_loc, i32 %b4_num_1_0896_loc, i32 %b4_num_0_0895_loc"   --->   Operation 529 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 530 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_129, i32 %b5_num_load_2_loc, i32 %b5_num_load_1_loc, i32 %b5_num_load_loc"   --->   Operation 530 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 531 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_130, i32 %b6_num_2_0900_loc, i32 %b6_num_1_0899_loc, i32 %b6_num_0_0898_loc"   --->   Operation 531 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 532 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_131, i32 %b7_num_2_0_loc, i32 %b7_num_1_0_loc, i32 %b7_num_0_0_loc"   --->   Operation 532 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 533 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_132, i32 %b8_num_2_0_loc, i32 %b8_num_1_0_loc, i32 %b8_num_0_0_loc, i32 %b8_num_load_2_loc, i32 %b8_num_load_1_loc, i32 %b8_num_load_loc"   --->   Operation 533 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 534 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_133, i32 %b9_num_2_0903_loc, i32 %b9_num_1_0902_loc, i32 %b9_num_0_0901_loc"   --->   Operation 534 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 535 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_134, i32 %b10_num_2_0906_loc, i32 %b10_num_1_0905_loc, i32 %b10_num_0_0904_loc"   --->   Operation 535 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 536 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_135, i32 %b11_num_2_0909_loc, i32 %b11_num_1_0908_loc, i32 %b11_num_0_0907_loc"   --->   Operation 536 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%b_p_addr_2 = getelementptr i32 %b_p, i64 0, i64 2" [../test/vivado_main.cpp:35]   --->   Operation 537 'getelementptr' 'b_p_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 1, i4 %b_p_addr_2" [../test/vivado_main.cpp:35]   --->   Operation 538 'store' 'store_ln35' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%b_p_addr_3 = getelementptr i32 %b_p, i64 0, i64 3" [../test/vivado_main.cpp:35]   --->   Operation 539 'getelementptr' 'b_p_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 2, i4 %b_p_addr_3" [../test/vivado_main.cpp:35]   --->   Operation 540 'store' 'store_ln35' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 541 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_45_1, i32 %r_num, i32 %r_p"   --->   Operation 541 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 0" [../test/vivado_main.cpp:35]   --->   Operation 542 'getelementptr' 'b_num_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%b0_num_0_0886_loc_load = load i32 %b0_num_0_0886_loc"   --->   Operation 543 'load' 'b0_num_0_0886_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b0_num_0_0886_loc_load, i6 %b_num_addr" [../test/vivado_main.cpp:35]   --->   Operation 544 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%b_p_addr_4 = getelementptr i32 %b_p, i64 0, i64 4" [../test/vivado_main.cpp:35]   --->   Operation 545 'getelementptr' 'b_p_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 2, i4 %b_p_addr_4" [../test/vivado_main.cpp:35]   --->   Operation 546 'store' 'store_ln35' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%b_p_addr_5 = getelementptr i32 %b_p, i64 0, i64 5" [../test/vivado_main.cpp:35]   --->   Operation 547 'getelementptr' 'b_p_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 0, i4 %b_p_addr_5" [../test/vivado_main.cpp:35]   --->   Operation 548 'store' 'store_ln35' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%b_num_addr_1 = getelementptr i32 %b_num, i64 0, i64 1" [../test/vivado_main.cpp:35]   --->   Operation 549 'getelementptr' 'b_num_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%b0_num_1_0887_loc_load = load i32 %b0_num_1_0887_loc"   --->   Operation 550 'load' 'b0_num_1_0887_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 551 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b0_num_1_0887_loc_load, i6 %b_num_addr_1" [../test/vivado_main.cpp:35]   --->   Operation 551 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 552 [1/1] (0.00ns)   --->   "%b_p_addr_6 = getelementptr i32 %b_p, i64 0, i64 6" [../test/vivado_main.cpp:35]   --->   Operation 552 'getelementptr' 'b_p_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 553 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 0, i4 %b_p_addr_6" [../test/vivado_main.cpp:35]   --->   Operation 553 'store' 'store_ln35' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%b_p_addr_7 = getelementptr i32 %b_p, i64 0, i64 7" [../test/vivado_main.cpp:35]   --->   Operation 554 'getelementptr' 'b_p_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 555 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 2, i4 %b_p_addr_7" [../test/vivado_main.cpp:35]   --->   Operation 555 'store' 'store_ln35' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 556 [1/1] (0.00ns)   --->   "%b_num_addr_2 = getelementptr i32 %b_num, i64 0, i64 2" [../test/vivado_main.cpp:35]   --->   Operation 556 'getelementptr' 'b_num_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 557 [1/1] (0.00ns)   --->   "%b0_num_2_0888_loc_load = load i32 %b0_num_2_0888_loc"   --->   Operation 557 'load' 'b0_num_2_0888_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 558 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b0_num_2_0888_loc_load, i6 %b_num_addr_2" [../test/vivado_main.cpp:35]   --->   Operation 558 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "%b_p_addr_8 = getelementptr i32 %b_p, i64 0, i64 8" [../test/vivado_main.cpp:35]   --->   Operation 559 'getelementptr' 'b_p_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 560 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 1, i4 %b_p_addr_8" [../test/vivado_main.cpp:35]   --->   Operation 560 'store' 'store_ln35' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 561 [1/1] (0.00ns)   --->   "%b_p_addr_9 = getelementptr i32 %b_p, i64 0, i64 9" [../test/vivado_main.cpp:35]   --->   Operation 561 'getelementptr' 'b_p_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 562 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 1, i4 %b_p_addr_9" [../test/vivado_main.cpp:35]   --->   Operation 562 'store' 'store_ln35' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 563 [1/1] (0.00ns)   --->   "%b_num_addr_3 = getelementptr i32 %b_num, i64 0, i64 3" [../test/vivado_main.cpp:35]   --->   Operation 563 'getelementptr' 'b_num_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 564 [1/1] (0.00ns)   --->   "%b1_num_0_0889_loc_load = load i32 %b1_num_0_0889_loc"   --->   Operation 564 'load' 'b1_num_0_0889_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 565 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b1_num_0_0889_loc_load, i6 %b_num_addr_3" [../test/vivado_main.cpp:35]   --->   Operation 565 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 566 [1/1] (0.00ns)   --->   "%b_p_addr_10 = getelementptr i32 %b_p, i64 0, i64 10" [../test/vivado_main.cpp:35]   --->   Operation 566 'getelementptr' 'b_p_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 567 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 0, i4 %b_p_addr_10" [../test/vivado_main.cpp:35]   --->   Operation 567 'store' 'store_ln35' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 568 [1/1] (0.00ns)   --->   "%b_p_addr_11 = getelementptr i32 %b_p, i64 0, i64 11" [../test/vivado_main.cpp:36]   --->   Operation 568 'getelementptr' 'b_p_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 569 [1/1] (0.67ns)   --->   "%store_ln36 = store i32 0, i4 %b_p_addr_11" [../test/vivado_main.cpp:36]   --->   Operation 569 'store' 'store_ln36' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 570 [1/1] (0.00ns)   --->   "%b_num_addr_4 = getelementptr i32 %b_num, i64 0, i64 4" [../test/vivado_main.cpp:35]   --->   Operation 570 'getelementptr' 'b_num_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 571 [1/1] (0.00ns)   --->   "%b1_num_1_0890_loc_load = load i32 %b1_num_1_0890_loc"   --->   Operation 571 'load' 'b1_num_1_0890_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 572 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b1_num_1_0890_loc_load, i6 %b_num_addr_4" [../test/vivado_main.cpp:35]   --->   Operation 572 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 573 [1/1] (0.00ns)   --->   "%b_num_addr_5 = getelementptr i32 %b_num, i64 0, i64 5" [../test/vivado_main.cpp:35]   --->   Operation 573 'getelementptr' 'b_num_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 574 [1/1] (0.00ns)   --->   "%b1_num_2_0891_loc_load = load i32 %b1_num_2_0891_loc"   --->   Operation 574 'load' 'b1_num_2_0891_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 575 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b1_num_2_0891_loc_load, i6 %b_num_addr_5" [../test/vivado_main.cpp:35]   --->   Operation 575 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 576 [1/1] (0.00ns)   --->   "%b_num_addr_6 = getelementptr i32 %b_num, i64 0, i64 6" [../test/vivado_main.cpp:35]   --->   Operation 576 'getelementptr' 'b_num_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 577 [1/1] (0.00ns)   --->   "%b2_num_0_0892_loc_load = load i32 %b2_num_0_0892_loc"   --->   Operation 577 'load' 'b2_num_0_0892_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 578 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b2_num_0_0892_loc_load, i6 %b_num_addr_6" [../test/vivado_main.cpp:35]   --->   Operation 578 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 579 [1/1] (0.00ns)   --->   "%b_num_addr_7 = getelementptr i32 %b_num, i64 0, i64 7" [../test/vivado_main.cpp:35]   --->   Operation 579 'getelementptr' 'b_num_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 580 [1/1] (0.00ns)   --->   "%b2_num_1_0893_loc_load = load i32 %b2_num_1_0893_loc"   --->   Operation 580 'load' 'b2_num_1_0893_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 581 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b2_num_1_0893_loc_load, i6 %b_num_addr_7" [../test/vivado_main.cpp:35]   --->   Operation 581 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 582 [1/1] (0.00ns)   --->   "%b_num_addr_8 = getelementptr i32 %b_num, i64 0, i64 8" [../test/vivado_main.cpp:35]   --->   Operation 582 'getelementptr' 'b_num_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 583 [1/1] (0.00ns)   --->   "%b2_num_2_0894_loc_load = load i32 %b2_num_2_0894_loc"   --->   Operation 583 'load' 'b2_num_2_0894_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 584 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b2_num_2_0894_loc_load, i6 %b_num_addr_8" [../test/vivado_main.cpp:35]   --->   Operation 584 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 585 [1/1] (0.00ns)   --->   "%b_num_addr_9 = getelementptr i32 %b_num, i64 0, i64 9" [../test/vivado_main.cpp:35]   --->   Operation 585 'getelementptr' 'b_num_addr_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 586 [1/1] (0.00ns)   --->   "%this_num_0_read_assign_loc_load = load i32 %this_num_0_read_assign_loc"   --->   Operation 586 'load' 'this_num_0_read_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 587 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %this_num_0_read_assign_loc_load, i6 %b_num_addr_9" [../test/vivado_main.cpp:35]   --->   Operation 587 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 13 <SV = 12> <Delay = 1.23>
ST_13 : Operation 588 [1/1] (0.00ns)   --->   "%b_num_addr_10 = getelementptr i32 %b_num, i64 0, i64 10" [../test/vivado_main.cpp:35]   --->   Operation 588 'getelementptr' 'b_num_addr_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 589 [1/1] (0.00ns)   --->   "%this_num_1_read_assign_loc_load = load i32 %this_num_1_read_assign_loc"   --->   Operation 589 'load' 'this_num_1_read_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 590 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %this_num_1_read_assign_loc_load, i6 %b_num_addr_10" [../test/vivado_main.cpp:35]   --->   Operation 590 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 14 <SV = 13> <Delay = 1.23>
ST_14 : Operation 591 [1/1] (0.00ns)   --->   "%b_num_addr_11 = getelementptr i32 %b_num, i64 0, i64 11" [../test/vivado_main.cpp:35]   --->   Operation 591 'getelementptr' 'b_num_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 592 [1/1] (0.00ns)   --->   "%this_num_2_read_assign_loc_load = load i32 %this_num_2_read_assign_loc"   --->   Operation 592 'load' 'this_num_2_read_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 593 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %this_num_2_read_assign_loc_load, i6 %b_num_addr_11" [../test/vivado_main.cpp:35]   --->   Operation 593 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 15 <SV = 14> <Delay = 1.23>
ST_15 : Operation 594 [1/1] (0.00ns)   --->   "%b_num_addr_12 = getelementptr i32 %b_num, i64 0, i64 12" [../test/vivado_main.cpp:35]   --->   Operation 594 'getelementptr' 'b_num_addr_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 595 [1/1] (0.00ns)   --->   "%b4_num_0_0895_loc_load = load i32 %b4_num_0_0895_loc"   --->   Operation 595 'load' 'b4_num_0_0895_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 596 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b4_num_0_0895_loc_load, i6 %b_num_addr_12" [../test/vivado_main.cpp:35]   --->   Operation 596 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 597 [1/1] (0.00ns)   --->   "%b_num_addr_13 = getelementptr i32 %b_num, i64 0, i64 13" [../test/vivado_main.cpp:35]   --->   Operation 597 'getelementptr' 'b_num_addr_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 598 [1/1] (0.00ns)   --->   "%b4_num_1_0896_loc_load = load i32 %b4_num_1_0896_loc"   --->   Operation 598 'load' 'b4_num_1_0896_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 599 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b4_num_1_0896_loc_load, i6 %b_num_addr_13" [../test/vivado_main.cpp:35]   --->   Operation 599 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 600 [1/1] (0.00ns)   --->   "%b_num_addr_14 = getelementptr i32 %b_num, i64 0, i64 14" [../test/vivado_main.cpp:35]   --->   Operation 600 'getelementptr' 'b_num_addr_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 601 [1/1] (0.00ns)   --->   "%b4_num_2_0897_loc_load = load i32 %b4_num_2_0897_loc"   --->   Operation 601 'load' 'b4_num_2_0897_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 602 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b4_num_2_0897_loc_load, i6 %b_num_addr_14" [../test/vivado_main.cpp:35]   --->   Operation 602 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 18 <SV = 17> <Delay = 1.23>
ST_18 : Operation 603 [1/1] (0.00ns)   --->   "%b_num_addr_15 = getelementptr i32 %b_num, i64 0, i64 15" [../test/vivado_main.cpp:35]   --->   Operation 603 'getelementptr' 'b_num_addr_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 604 [1/1] (0.00ns)   --->   "%b5_num_load_9 = load i32 %b5_num_load_loc"   --->   Operation 604 'load' 'b5_num_load_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 605 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b5_num_load_9, i6 %b_num_addr_15" [../test/vivado_main.cpp:35]   --->   Operation 605 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 19 <SV = 18> <Delay = 1.23>
ST_19 : Operation 606 [1/1] (0.00ns)   --->   "%b_num_addr_16 = getelementptr i32 %b_num, i64 0, i64 16" [../test/vivado_main.cpp:35]   --->   Operation 606 'getelementptr' 'b_num_addr_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 607 [1/1] (0.00ns)   --->   "%b5_num_load_8 = load i32 %b5_num_load_1_loc"   --->   Operation 607 'load' 'b5_num_load_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 608 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b5_num_load_8, i6 %b_num_addr_16" [../test/vivado_main.cpp:35]   --->   Operation 608 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 20 <SV = 19> <Delay = 1.23>
ST_20 : Operation 609 [1/1] (0.00ns)   --->   "%b_num_addr_17 = getelementptr i32 %b_num, i64 0, i64 17" [../test/vivado_main.cpp:35]   --->   Operation 609 'getelementptr' 'b_num_addr_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 610 [1/1] (0.00ns)   --->   "%b5_num_load = load i32 %b5_num_load_2_loc"   --->   Operation 610 'load' 'b5_num_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 611 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b5_num_load, i6 %b_num_addr_17" [../test/vivado_main.cpp:35]   --->   Operation 611 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 21 <SV = 20> <Delay = 1.23>
ST_21 : Operation 612 [1/1] (0.00ns)   --->   "%b_num_addr_18 = getelementptr i32 %b_num, i64 0, i64 18" [../test/vivado_main.cpp:35]   --->   Operation 612 'getelementptr' 'b_num_addr_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 613 [1/1] (0.00ns)   --->   "%b6_num_0_0898_loc_load = load i32 %b6_num_0_0898_loc"   --->   Operation 613 'load' 'b6_num_0_0898_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 614 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b6_num_0_0898_loc_load, i6 %b_num_addr_18" [../test/vivado_main.cpp:35]   --->   Operation 614 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 22 <SV = 21> <Delay = 1.23>
ST_22 : Operation 615 [1/1] (0.00ns)   --->   "%b_num_addr_19 = getelementptr i32 %b_num, i64 0, i64 19" [../test/vivado_main.cpp:35]   --->   Operation 615 'getelementptr' 'b_num_addr_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 616 [1/1] (0.00ns)   --->   "%b6_num_1_0899_loc_load = load i32 %b6_num_1_0899_loc"   --->   Operation 616 'load' 'b6_num_1_0899_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 617 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b6_num_1_0899_loc_load, i6 %b_num_addr_19" [../test/vivado_main.cpp:35]   --->   Operation 617 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 23 <SV = 22> <Delay = 1.23>
ST_23 : Operation 618 [1/1] (0.00ns)   --->   "%b_num_addr_20 = getelementptr i32 %b_num, i64 0, i64 20" [../test/vivado_main.cpp:35]   --->   Operation 618 'getelementptr' 'b_num_addr_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 619 [1/1] (0.00ns)   --->   "%b6_num_2_0900_loc_load = load i32 %b6_num_2_0900_loc"   --->   Operation 619 'load' 'b6_num_2_0900_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 620 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b6_num_2_0900_loc_load, i6 %b_num_addr_20" [../test/vivado_main.cpp:35]   --->   Operation 620 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 24 <SV = 23> <Delay = 1.23>
ST_24 : Operation 621 [1/1] (0.00ns)   --->   "%b_num_addr_21 = getelementptr i32 %b_num, i64 0, i64 21" [../test/vivado_main.cpp:35]   --->   Operation 621 'getelementptr' 'b_num_addr_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 622 [1/1] (0.00ns)   --->   "%b7_num_0_0_loc_load = load i32 %b7_num_0_0_loc"   --->   Operation 622 'load' 'b7_num_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 623 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b7_num_0_0_loc_load, i6 %b_num_addr_21" [../test/vivado_main.cpp:35]   --->   Operation 623 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 624 [1/1] (0.00ns)   --->   "%b_num_addr_22 = getelementptr i32 %b_num, i64 0, i64 22" [../test/vivado_main.cpp:35]   --->   Operation 624 'getelementptr' 'b_num_addr_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 625 [1/1] (0.00ns)   --->   "%b7_num_1_0_loc_load = load i32 %b7_num_1_0_loc"   --->   Operation 625 'load' 'b7_num_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 626 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b7_num_1_0_loc_load, i6 %b_num_addr_22" [../test/vivado_main.cpp:35]   --->   Operation 626 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 627 [1/1] (0.00ns)   --->   "%b_num_addr_23 = getelementptr i32 %b_num, i64 0, i64 23" [../test/vivado_main.cpp:35]   --->   Operation 627 'getelementptr' 'b_num_addr_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 628 [1/1] (0.00ns)   --->   "%b7_num_2_0_loc_load = load i32 %b7_num_2_0_loc"   --->   Operation 628 'load' 'b7_num_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 629 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b7_num_2_0_loc_load, i6 %b_num_addr_23" [../test/vivado_main.cpp:35]   --->   Operation 629 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 27 <SV = 26> <Delay = 1.23>
ST_27 : Operation 630 [1/1] (0.00ns)   --->   "%b_num_addr_24 = getelementptr i32 %b_num, i64 0, i64 24" [../test/vivado_main.cpp:35]   --->   Operation 630 'getelementptr' 'b_num_addr_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 631 [1/1] (0.00ns)   --->   "%b8_num_load_7 = load i32 %b8_num_load_loc"   --->   Operation 631 'load' 'b8_num_load_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 632 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b8_num_load_7, i6 %b_num_addr_24" [../test/vivado_main.cpp:35]   --->   Operation 632 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 28 <SV = 27> <Delay = 1.23>
ST_28 : Operation 633 [1/1] (0.00ns)   --->   "%b_num_addr_25 = getelementptr i32 %b_num, i64 0, i64 25" [../test/vivado_main.cpp:35]   --->   Operation 633 'getelementptr' 'b_num_addr_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 634 [1/1] (0.00ns)   --->   "%b8_num_load_3 = load i32 %b8_num_load_1_loc"   --->   Operation 634 'load' 'b8_num_load_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 635 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b8_num_load_3, i6 %b_num_addr_25" [../test/vivado_main.cpp:35]   --->   Operation 635 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 29 <SV = 28> <Delay = 1.23>
ST_29 : Operation 636 [1/1] (0.00ns)   --->   "%b_num_addr_26 = getelementptr i32 %b_num, i64 0, i64 26" [../test/vivado_main.cpp:35]   --->   Operation 636 'getelementptr' 'b_num_addr_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 637 [1/1] (0.00ns)   --->   "%b8_num_load = load i32 %b8_num_load_2_loc"   --->   Operation 637 'load' 'b8_num_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 638 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b8_num_load, i6 %b_num_addr_26" [../test/vivado_main.cpp:35]   --->   Operation 638 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 30 <SV = 29> <Delay = 1.23>
ST_30 : Operation 639 [1/1] (0.00ns)   --->   "%b_num_addr_27 = getelementptr i32 %b_num, i64 0, i64 27" [../test/vivado_main.cpp:35]   --->   Operation 639 'getelementptr' 'b_num_addr_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 640 [1/1] (0.00ns)   --->   "%b9_num_0_0901_loc_load = load i32 %b9_num_0_0901_loc"   --->   Operation 640 'load' 'b9_num_0_0901_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 641 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b9_num_0_0901_loc_load, i6 %b_num_addr_27" [../test/vivado_main.cpp:35]   --->   Operation 641 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 31 <SV = 30> <Delay = 1.23>
ST_31 : Operation 642 [1/1] (0.00ns)   --->   "%b_num_addr_28 = getelementptr i32 %b_num, i64 0, i64 28" [../test/vivado_main.cpp:35]   --->   Operation 642 'getelementptr' 'b_num_addr_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 643 [1/1] (0.00ns)   --->   "%b9_num_1_0902_loc_load = load i32 %b9_num_1_0902_loc"   --->   Operation 643 'load' 'b9_num_1_0902_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 644 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b9_num_1_0902_loc_load, i6 %b_num_addr_28" [../test/vivado_main.cpp:35]   --->   Operation 644 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 32 <SV = 31> <Delay = 1.23>
ST_32 : Operation 645 [1/1] (0.00ns)   --->   "%b_num_addr_29 = getelementptr i32 %b_num, i64 0, i64 29" [../test/vivado_main.cpp:35]   --->   Operation 645 'getelementptr' 'b_num_addr_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 646 [1/1] (0.00ns)   --->   "%b9_num_2_0903_loc_load = load i32 %b9_num_2_0903_loc"   --->   Operation 646 'load' 'b9_num_2_0903_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 647 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b9_num_2_0903_loc_load, i6 %b_num_addr_29" [../test/vivado_main.cpp:35]   --->   Operation 647 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 33 <SV = 32> <Delay = 1.23>
ST_33 : Operation 648 [1/1] (0.00ns)   --->   "%b_num_addr_30 = getelementptr i32 %b_num, i64 0, i64 30" [../test/vivado_main.cpp:35]   --->   Operation 648 'getelementptr' 'b_num_addr_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 649 [1/1] (0.00ns)   --->   "%b10_num_0_0904_loc_load = load i32 %b10_num_0_0904_loc"   --->   Operation 649 'load' 'b10_num_0_0904_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 650 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b10_num_0_0904_loc_load, i6 %b_num_addr_30" [../test/vivado_main.cpp:35]   --->   Operation 650 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 34 <SV = 33> <Delay = 1.23>
ST_34 : Operation 651 [1/1] (0.00ns)   --->   "%b_num_addr_31 = getelementptr i32 %b_num, i64 0, i64 31" [../test/vivado_main.cpp:35]   --->   Operation 651 'getelementptr' 'b_num_addr_31' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 652 [1/1] (0.00ns)   --->   "%b10_num_1_0905_loc_load = load i32 %b10_num_1_0905_loc"   --->   Operation 652 'load' 'b10_num_1_0905_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 653 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b10_num_1_0905_loc_load, i6 %b_num_addr_31" [../test/vivado_main.cpp:35]   --->   Operation 653 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 35 <SV = 34> <Delay = 1.23>
ST_35 : Operation 654 [1/1] (0.00ns)   --->   "%b_num_addr_32 = getelementptr i32 %b_num, i64 0, i64 32" [../test/vivado_main.cpp:35]   --->   Operation 654 'getelementptr' 'b_num_addr_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 655 [1/1] (0.00ns)   --->   "%b10_num_2_0906_loc_load = load i32 %b10_num_2_0906_loc"   --->   Operation 655 'load' 'b10_num_2_0906_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 656 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %b10_num_2_0906_loc_load, i6 %b_num_addr_32" [../test/vivado_main.cpp:35]   --->   Operation 656 'store' 'store_ln35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 36 <SV = 35> <Delay = 1.23>
ST_36 : Operation 657 [1/1] (0.00ns)   --->   "%b_num_addr_33 = getelementptr i32 %b_num, i64 0, i64 33" [../test/vivado_main.cpp:36]   --->   Operation 657 'getelementptr' 'b_num_addr_33' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 658 [1/1] (0.00ns)   --->   "%b11_num_0_0907_loc_load = load i32 %b11_num_0_0907_loc"   --->   Operation 658 'load' 'b11_num_0_0907_loc_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 659 [1/1] (1.23ns)   --->   "%store_ln36 = store i32 %b11_num_0_0907_loc_load, i6 %b_num_addr_33" [../test/vivado_main.cpp:36]   --->   Operation 659 'store' 'store_ln36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 37 <SV = 36> <Delay = 1.23>
ST_37 : Operation 660 [1/1] (0.00ns)   --->   "%b_num_addr_34 = getelementptr i32 %b_num, i64 0, i64 34" [../test/vivado_main.cpp:36]   --->   Operation 660 'getelementptr' 'b_num_addr_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 661 [1/1] (0.00ns)   --->   "%b11_num_1_0908_loc_load = load i32 %b11_num_1_0908_loc"   --->   Operation 661 'load' 'b11_num_1_0908_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 662 [1/1] (1.23ns)   --->   "%store_ln36 = store i32 %b11_num_1_0908_loc_load, i6 %b_num_addr_34" [../test/vivado_main.cpp:36]   --->   Operation 662 'store' 'store_ln36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 38 <SV = 37> <Delay = 1.23>
ST_38 : Operation 663 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 663 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 664 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_21"   --->   Operation 664 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 665 [1/1] (0.00ns)   --->   "%b_num_addr_35 = getelementptr i32 %b_num, i64 0, i64 35" [../test/vivado_main.cpp:36]   --->   Operation 665 'getelementptr' 'b_num_addr_35' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 666 [1/1] (0.00ns)   --->   "%r_num_addr = getelementptr i32 %r_num, i64 0, i64 3525" [../test/vivado_main.cpp:90]   --->   Operation 666 'getelementptr' 'r_num_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 667 [1/1] (0.00ns)   --->   "%r_num_addr_21 = getelementptr i32 %r_num, i64 0, i64 3526" [../test/vivado_main.cpp:90]   --->   Operation 667 'getelementptr' 'r_num_addr_21' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 668 [1/1] (0.00ns)   --->   "%r_num_addr_22 = getelementptr i32 %r_num, i64 0, i64 3527" [../test/vivado_main.cpp:90]   --->   Operation 668 'getelementptr' 'r_num_addr_22' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 669 [1/1] (0.00ns)   --->   "%r_num_addr_23 = getelementptr i32 %r_num, i64 0, i64 3528" [../test/vivado_main.cpp:91]   --->   Operation 669 'getelementptr' 'r_num_addr_23' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 670 [1/1] (0.00ns)   --->   "%r_num_addr_36 = getelementptr i32 %r_num, i64 0, i64 3529" [../test/vivado_main.cpp:91]   --->   Operation 670 'getelementptr' 'r_num_addr_36' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 671 [1/1] (0.00ns)   --->   "%r_num_addr_37 = getelementptr i32 %r_num, i64 0, i64 3530" [../test/vivado_main.cpp:91]   --->   Operation 671 'getelementptr' 'r_num_addr_37' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 672 [1/1] (0.00ns)   --->   "%r_num_addr_38 = getelementptr i32 %r_num, i64 0, i64 3531" [../test/vivado_main.cpp:96]   --->   Operation 672 'getelementptr' 'r_num_addr_38' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 673 [1/1] (0.00ns)   --->   "%r_num_addr_39 = getelementptr i32 %r_num, i64 0, i64 3532" [../test/vivado_main.cpp:96]   --->   Operation 673 'getelementptr' 'r_num_addr_39' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 674 [1/1] (0.00ns)   --->   "%r_num_addr_40 = getelementptr i32 %r_num, i64 0, i64 3533" [../test/vivado_main.cpp:96]   --->   Operation 674 'getelementptr' 'r_num_addr_40' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 675 [1/1] (0.00ns)   --->   "%r_num_addr_41 = getelementptr i32 %r_num, i64 0, i64 3534" [../test/vivado_main.cpp:97]   --->   Operation 675 'getelementptr' 'r_num_addr_41' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 676 [1/1] (0.00ns)   --->   "%r_num_addr_42 = getelementptr i32 %r_num, i64 0, i64 3535" [../test/vivado_main.cpp:97]   --->   Operation 676 'getelementptr' 'r_num_addr_42' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 677 [1/1] (0.00ns)   --->   "%r_num_addr_43 = getelementptr i32 %r_num, i64 0, i64 3536" [../test/vivado_main.cpp:97]   --->   Operation 677 'getelementptr' 'r_num_addr_43' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 678 [1/1] (0.00ns)   --->   "%r_num_addr_44 = getelementptr i32 %r_num, i64 0, i64 3537" [../test/vivado_main.cpp:101]   --->   Operation 678 'getelementptr' 'r_num_addr_44' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 679 [1/1] (0.00ns)   --->   "%r_num_addr_45 = getelementptr i32 %r_num, i64 0, i64 3538" [../test/vivado_main.cpp:101]   --->   Operation 679 'getelementptr' 'r_num_addr_45' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 680 [1/1] (0.00ns)   --->   "%r_num_addr_46 = getelementptr i32 %r_num, i64 0, i64 3539" [../test/vivado_main.cpp:101]   --->   Operation 680 'getelementptr' 'r_num_addr_46' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 681 [1/1] (0.00ns)   --->   "%r_num_addr_47 = getelementptr i32 %r_num, i64 0, i64 3540" [../test/vivado_main.cpp:102]   --->   Operation 681 'getelementptr' 'r_num_addr_47' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 682 [1/1] (0.00ns)   --->   "%r_num_addr_48 = getelementptr i32 %r_num, i64 0, i64 3541" [../test/vivado_main.cpp:102]   --->   Operation 682 'getelementptr' 'r_num_addr_48' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 683 [1/1] (0.00ns)   --->   "%r_num_addr_49 = getelementptr i32 %r_num, i64 0, i64 3542" [../test/vivado_main.cpp:102]   --->   Operation 683 'getelementptr' 'r_num_addr_49' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 684 [1/1] (0.00ns)   --->   "%r_num_addr_50 = getelementptr i32 %r_num, i64 0, i64 3543" [../test/vivado_main.cpp:103]   --->   Operation 684 'getelementptr' 'r_num_addr_50' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 685 [1/1] (0.00ns)   --->   "%r_num_addr_66 = getelementptr i32 %r_num, i64 0, i64 3544" [../test/vivado_main.cpp:103]   --->   Operation 685 'getelementptr' 'r_num_addr_66' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 686 [1/1] (0.00ns)   --->   "%r_num_addr_67 = getelementptr i32 %r_num, i64 0, i64 3545" [../test/vivado_main.cpp:103]   --->   Operation 686 'getelementptr' 'r_num_addr_67' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 687 [1/1] (0.00ns)   --->   "%r_num_addr_68 = getelementptr i32 %r_num, i64 0, i64 3546" [../test/vivado_main.cpp:104]   --->   Operation 687 'getelementptr' 'r_num_addr_68' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 688 [1/1] (0.00ns)   --->   "%r_num_addr_69 = getelementptr i32 %r_num, i64 0, i64 3547" [../test/vivado_main.cpp:104]   --->   Operation 688 'getelementptr' 'r_num_addr_69' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 689 [1/1] (0.00ns)   --->   "%r_num_addr_70 = getelementptr i32 %r_num, i64 0, i64 3548" [../test/vivado_main.cpp:104]   --->   Operation 689 'getelementptr' 'r_num_addr_70' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 690 [1/1] (0.00ns)   --->   "%r_num_addr_71 = getelementptr i32 %r_num, i64 0, i64 3549" [../test/vivado_main.cpp:105]   --->   Operation 690 'getelementptr' 'r_num_addr_71' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 691 [1/1] (0.00ns)   --->   "%r_num_addr_72 = getelementptr i32 %r_num, i64 0, i64 3550" [../test/vivado_main.cpp:105]   --->   Operation 691 'getelementptr' 'r_num_addr_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 692 [1/1] (0.00ns)   --->   "%r_num_addr_73 = getelementptr i32 %r_num, i64 0, i64 3551" [../test/vivado_main.cpp:105]   --->   Operation 692 'getelementptr' 'r_num_addr_73' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 693 [1/1] (0.00ns)   --->   "%r_num_addr_74 = getelementptr i32 %r_num, i64 0, i64 3552" [../test/vivado_main.cpp:106]   --->   Operation 693 'getelementptr' 'r_num_addr_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 694 [1/1] (0.00ns)   --->   "%r_num_addr_75 = getelementptr i32 %r_num, i64 0, i64 3553" [../test/vivado_main.cpp:106]   --->   Operation 694 'getelementptr' 'r_num_addr_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 695 [1/1] (0.00ns)   --->   "%r_num_addr_76 = getelementptr i32 %r_num, i64 0, i64 3554" [../test/vivado_main.cpp:106]   --->   Operation 695 'getelementptr' 'r_num_addr_76' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 696 [1/1] (0.00ns)   --->   "%r_num_addr_77 = getelementptr i32 %r_num, i64 0, i64 3555" [../test/vivado_main.cpp:107]   --->   Operation 696 'getelementptr' 'r_num_addr_77' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 697 [1/1] (0.00ns)   --->   "%r_num_addr_78 = getelementptr i32 %r_num, i64 0, i64 3556" [../test/vivado_main.cpp:107]   --->   Operation 697 'getelementptr' 'r_num_addr_78' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 698 [1/1] (0.00ns)   --->   "%r_num_addr_79 = getelementptr i32 %r_num, i64 0, i64 3557" [../test/vivado_main.cpp:107]   --->   Operation 698 'getelementptr' 'r_num_addr_79' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 699 [1/1] (0.00ns)   --->   "%b8_num_2_0_loc_load = load i32 %b8_num_2_0_loc"   --->   Operation 699 'load' 'b8_num_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 700 [1/1] (0.00ns)   --->   "%b8_num_1_0_loc_load = load i32 %b8_num_1_0_loc"   --->   Operation 700 'load' 'b8_num_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 701 [1/1] (0.00ns)   --->   "%b8_num_0_0_loc_load = load i32 %b8_num_0_0_loc"   --->   Operation 701 'load' 'b8_num_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 702 [1/1] (0.00ns)   --->   "%b11_num_2_0909_loc_load = load i32 %b11_num_2_0909_loc"   --->   Operation 702 'load' 'b11_num_2_0909_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 703 [1/1] (1.23ns)   --->   "%store_ln36 = store i32 %b11_num_2_0909_loc_load, i6 %b_num_addr_35" [../test/vivado_main.cpp:36]   --->   Operation 703 'store' 'store_ln36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_38 : Operation 704 [1/1] (0.00ns)   --->   "%br_ln50 = br void %.preheader1043" [../test/vivado_main.cpp:50]   --->   Operation 704 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 2.79>
ST_39 : Operation 705 [1/1] (0.00ns)   --->   "%i = load i4 %i_29" [../test/vivado_main.cpp:54]   --->   Operation 705 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 706 [1/1] (0.72ns)   --->   "%icmp_ln50 = icmp_eq  i4 %i, i4 10" [../test/vivado_main.cpp:50]   --->   Operation 706 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 707 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 707 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 708 [1/1] (0.79ns)   --->   "%add_ln54 = add i4 %i, i4 1" [../test/vivado_main.cpp:54]   --->   Operation 708 'add' 'add_ln54' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 709 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %.split149_ifconv, void %memcpy-split18.preheader" [../test/vivado_main.cpp:50]   --->   Operation 709 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln542 = zext i4 %i" [../src/ban.cpp:542]   --->   Operation 710 'zext' 'zext_ln542' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_39 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_147 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i, i2 0" [../src/ban.cpp:542]   --->   Operation 711 'bitconcatenate' 'tmp_147' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_39 : Operation 712 [1/1] (0.78ns)   --->   "%sub_ln542 = sub i6 %tmp_147, i6 %zext_ln542" [../src/ban.cpp:542]   --->   Operation 712 'sub' 'sub_ln542' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln542_1 = zext i6 %sub_ln542" [../src/ban.cpp:542]   --->   Operation 713 'zext' 'zext_ln542_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_39 : Operation 714 [1/1] (0.00ns)   --->   "%b_num_addr_36 = getelementptr i32 %b_num, i64 0, i64 %zext_ln542_1" [../src/ban.cpp:542]   --->   Operation 714 'getelementptr' 'b_num_addr_36' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_39 : Operation 715 [1/1] (0.78ns)   --->   "%add_ln155 = add i6 %sub_ln542, i6 1" [../src/ban.cpp:155]   --->   Operation 715 'add' 'add_ln155' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i6 %add_ln155" [../src/ban.cpp:155]   --->   Operation 716 'zext' 'zext_ln155' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_39 : Operation 717 [1/1] (0.00ns)   --->   "%b_num_addr_37 = getelementptr i32 %b_num, i64 0, i64 %zext_ln155" [../src/ban.cpp:155]   --->   Operation 717 'getelementptr' 'b_num_addr_37' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_39 : Operation 718 [1/1] (0.78ns)   --->   "%add_ln155_1 = add i6 %sub_ln542, i6 2" [../src/ban.cpp:155]   --->   Operation 718 'add' 'add_ln155_1' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i6 %add_ln155_1" [../src/ban.cpp:155]   --->   Operation 719 'zext' 'zext_ln155_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_39 : Operation 720 [1/1] (0.00ns)   --->   "%b_num_addr_38 = getelementptr i32 %b_num, i64 0, i64 %zext_ln155_1" [../src/ban.cpp:155]   --->   Operation 720 'getelementptr' 'b_num_addr_38' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_39 : Operation 721 [2/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr_36" [../src/ban.cpp:542]   --->   Operation 721 'load' 'b_num_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_39 : Operation 722 [2/2] (1.23ns)   --->   "%b_num_load_1 = load i6 %b_num_addr_37" [../src/ban.cpp:155]   --->   Operation 722 'load' 'b_num_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_39 : Operation 723 [2/2] (1.23ns)   --->   "%b_num_load_2 = load i6 %b_num_addr_38" [../src/ban.cpp:155]   --->   Operation 723 'load' 'b_num_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_39 : Operation 724 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_163, i32 %b1500_num_2_0_loc, i32 %b1500_num_1_0_loc, i32 %b1500_num_0_0_loc, i32 %b1500_num_load_loc"   --->   Operation 724 'call' 'call_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 725 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_164, i32 %b1501_num_0_0921_loc, i32 %b1501_num_1_0920_loc, i32 %b1501_num_2_0919_loc"   --->   Operation 725 'call' 'call_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 726 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_165, i32 %b1502_num_0_0918_loc, i32 %b1502_num_1_0917_loc, i32 %b1502_num_2_0916_loc"   --->   Operation 726 'call' 'call_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 4.01>
ST_40 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i4 %i" [../test/vivado_main.cpp:50]   --->   Operation 727 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 728 [1/1] (0.00ns)   --->   "%b_p_addr_12 = getelementptr i32 %b_p, i64 0, i64 %zext_ln50_1" [../test/vivado_main.cpp:51]   --->   Operation 728 'getelementptr' 'b_p_addr_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 729 [1/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr_36" [../src/ban.cpp:542]   --->   Operation 729 'load' 'b_num_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_40 : Operation 730 [2/2] (2.78ns)   --->   "%tmp_127 = fcmp_oge  i32 %b_num_load, i32 0" [../src/ban.cpp:542]   --->   Operation 730 'fcmp' 'tmp_127' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 731 [2/2] (0.67ns)   --->   "%b_p_1 = load i4 %b_p_addr_12" [../src/ban.cpp:155]   --->   Operation 731 'load' 'b_p_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_40 : Operation 732 [1/2] (1.23ns)   --->   "%b_num_load_1 = load i6 %b_num_addr_37" [../src/ban.cpp:155]   --->   Operation 732 'load' 'b_num_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_40 : Operation 733 [1/2] (1.23ns)   --->   "%b_num_load_2 = load i6 %b_num_addr_38" [../src/ban.cpp:155]   --->   Operation 733 'load' 'b_num_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 41 <SV = 40> <Delay = 4.75>
ST_41 : Operation 734 [1/1] (0.00ns)   --->   "%idx_load = load i12 %idx" [../test/vivado_main.cpp:50]   --->   Operation 734 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 735 [1/1] (0.00ns)   --->   "%ref_tmp30_1_0_0910_load = load i32 %ref_tmp30_1_0_0910" [../test/vivado_main.cpp:52]   --->   Operation 735 'load' 'ref_tmp30_1_0_0910_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 736 [1/1] (0.00ns)   --->   "%ref_tmp30_1_1_0911_load = load i32 %ref_tmp30_1_1_0911" [../test/vivado_main.cpp:52]   --->   Operation 736 'load' 'ref_tmp30_1_1_0911_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 737 [1/1] (0.00ns)   --->   "%ref_tmp30_1_2_0912_load = load i32 %ref_tmp30_1_2_0912" [../test/vivado_main.cpp:52]   --->   Operation 737 'load' 'ref_tmp30_1_2_0912_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i12 %idx_load" [../test/vivado_main.cpp:50]   --->   Operation 738 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 739 [1/1] (0.00ns)   --->   "%bitcast_ln542 = bitcast i32 %b_num_load" [../src/ban.cpp:542]   --->   Operation 739 'bitcast' 'bitcast_ln542' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln542, i32 23, i32 30" [../src/ban.cpp:542]   --->   Operation 740 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln542 = trunc i32 %bitcast_ln542" [../src/ban.cpp:542]   --->   Operation 741 'trunc' 'trunc_ln542' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 742 [1/1] (0.84ns)   --->   "%icmp_ln542 = icmp_ne  i8 %tmp_126, i8 255" [../src/ban.cpp:542]   --->   Operation 742 'icmp' 'icmp_ln542' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 743 [1/1] (1.05ns)   --->   "%icmp_ln542_1 = icmp_eq  i23 %trunc_ln542, i23 0" [../src/ban.cpp:542]   --->   Operation 743 'icmp' 'icmp_ln542_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node and_ln542)   --->   "%or_ln542 = or i1 %icmp_ln542_1, i1 %icmp_ln542" [../src/ban.cpp:542]   --->   Operation 744 'or' 'or_ln542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 745 [1/2] (2.78ns)   --->   "%tmp_127 = fcmp_oge  i32 %b_num_load, i32 0" [../src/ban.cpp:542]   --->   Operation 745 'fcmp' 'tmp_127' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 746 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln542 = and i1 %or_ln542, i1 %tmp_127" [../src/ban.cpp:542]   --->   Operation 746 'and' 'and_ln542' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 747 [1/2] (0.67ns)   --->   "%b_p_1 = load i4 %b_p_addr_12" [../src/ban.cpp:155]   --->   Operation 747 'load' 'b_p_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_41 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln542_2)   --->   "%xor_ln159 = xor i32 %bitcast_ln542, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 748 'xor' 'xor_ln159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node select_ln542_2)   --->   "%tmp_219 = bitcast i32 %xor_ln159" [../src/ban.cpp:159]   --->   Operation 749 'bitcast' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln542_1)   --->   "%bitcast_ln159 = bitcast i32 %b_num_load_1" [../src/ban.cpp:159]   --->   Operation 750 'bitcast' 'bitcast_ln159' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln542_1)   --->   "%xor_ln159_1 = xor i32 %bitcast_ln159, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 751 'xor' 'xor_ln159_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln542_1)   --->   "%tmp_220 = bitcast i32 %xor_ln159_1" [../src/ban.cpp:159]   --->   Operation 752 'bitcast' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 753 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln542_1 = select i1 %and_ln542, i32 %b_num_load_1, i32 %tmp_220" [../src/ban.cpp:542]   --->   Operation 753 'select' 'select_ln542_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 754 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln542_2 = select i1 %and_ln542, i32 %b_num_load, i32 %tmp_219" [../src/ban.cpp:542]   --->   Operation 754 'select' 'select_ln542_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i12 %idx_load" [../test/vivado_main.cpp:51]   --->   Operation 755 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i12 %idx_load" [../test/vivado_main.cpp:51]   --->   Operation 756 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_150_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln50, i2 0" [../test/vivado_main.cpp:51]   --->   Operation 757 'bitconcatenate' 'tmp_150_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 758 [1/1] (0.82ns)   --->   "%sub_ln51 = sub i13 %tmp_150_cast, i13 %zext_ln51_1" [../test/vivado_main.cpp:51]   --->   Operation 758 'sub' 'sub_ln51' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i13 %sub_ln51" [../test/vivado_main.cpp:51]   --->   Operation 759 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 760 [1/1] (0.00ns)   --->   "%r_num_addr_3 = getelementptr i32 %r_num, i64 0, i64 %zext_ln51_2" [../test/vivado_main.cpp:51]   --->   Operation 760 'getelementptr' 'r_num_addr_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 761 [1/1] (0.82ns)   --->   "%add_ln51 = add i13 %sub_ln51, i13 1" [../test/vivado_main.cpp:51]   --->   Operation 761 'add' 'add_ln51' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i13 %add_ln51" [../test/vivado_main.cpp:51]   --->   Operation 762 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 763 [1/1] (0.00ns)   --->   "%r_num_addr_4 = getelementptr i32 %r_num, i64 0, i64 %zext_ln51_3" [../test/vivado_main.cpp:51]   --->   Operation 763 'getelementptr' 'r_num_addr_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 764 [1/1] (0.00ns)   --->   "%r_p_addr = getelementptr i32 %r_p, i64 0, i64 %zext_ln51" [../test/vivado_main.cpp:51]   --->   Operation 764 'getelementptr' 'r_p_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 765 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %b_p_1, i12 %r_p_addr" [../test/vivado_main.cpp:51]   --->   Operation 765 'store' 'store_ln51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_41 : Operation 766 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %select_ln542_2, i13 %r_num_addr_3" [../test/vivado_main.cpp:51]   --->   Operation 766 'store' 'store_ln51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_41 : Operation 767 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %select_ln542_1, i13 %r_num_addr_4" [../test/vivado_main.cpp:51]   --->   Operation 767 'store' 'store_ln51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_41 : Operation 768 [2/2] (2.01ns)   --->   "%sqrt_ret = call i128 @sqrt, i32 %ref_tmp30_1_0_0910_load, i32 %ref_tmp30_1_1_0911_load, i32 %ref_tmp30_1_2_0912_load, i32 %b_p_1, i32 %b_num, i4 %i" [../test/vivado_main.cpp:52]   --->   Operation 768 'call' 'sqrt_ret' <Predicate = true> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 769 [1/1] (0.80ns)   --->   "%idx_138 = add i12 %idx_load, i12 2" [../test/vivado_main.cpp:52]   --->   Operation 769 'add' 'idx_138' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.85>
ST_42 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln542)   --->   "%bitcast_ln159_2 = bitcast i32 %b_num_load_2" [../src/ban.cpp:159]   --->   Operation 770 'bitcast' 'bitcast_ln159_2' <Predicate = (!and_ln542)> <Delay = 0.00>
ST_42 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln542)   --->   "%xor_ln159_2 = xor i32 %bitcast_ln159_2, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 771 'xor' 'xor_ln159_2' <Predicate = (!and_ln542)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln542)   --->   "%tmp = bitcast i32 %xor_ln159_2" [../src/ban.cpp:159]   --->   Operation 772 'bitcast' 'tmp' <Predicate = (!and_ln542)> <Delay = 0.00>
ST_42 : Operation 773 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln542 = select i1 %and_ln542, i32 %b_num_load_2, i32 %tmp" [../src/ban.cpp:542]   --->   Operation 773 'select' 'select_ln542' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 774 [1/1] (0.79ns)   --->   "%idx_137 = add i11 %trunc_ln50, i11 1" [../test/vivado_main.cpp:51]   --->   Operation 774 'add' 'idx_137' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 775 [1/1] (0.82ns)   --->   "%add_ln51_1 = add i13 %sub_ln51, i13 2" [../test/vivado_main.cpp:51]   --->   Operation 775 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i13 %add_ln51_1" [../test/vivado_main.cpp:51]   --->   Operation 776 'zext' 'zext_ln51_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 777 [1/1] (0.00ns)   --->   "%r_num_addr_5 = getelementptr i32 %r_num, i64 0, i64 %zext_ln51_4" [../test/vivado_main.cpp:51]   --->   Operation 777 'getelementptr' 'r_num_addr_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 778 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %select_ln542, i13 %r_num_addr_5" [../test/vivado_main.cpp:51]   --->   Operation 778 'store' 'store_ln51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_42 : Operation 779 [1/2] (0.44ns)   --->   "%sqrt_ret = call i128 @sqrt, i32 %ref_tmp30_1_0_0910_load, i32 %ref_tmp30_1_1_0911_load, i32 %ref_tmp30_1_2_0912_load, i32 %b_p_1, i32 %b_num, i4 %i" [../test/vivado_main.cpp:52]   --->   Operation 779 'call' 'sqrt_ret' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_s = extractvalue i128 %sqrt_ret" [../test/vivado_main.cpp:52]   --->   Operation 780 'extractvalue' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 781 [1/1] (0.00ns)   --->   "%ref_tmp30_1 = extractvalue i128 %sqrt_ret" [../test/vivado_main.cpp:52]   --->   Operation 781 'extractvalue' 'ref_tmp30_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 782 [1/1] (0.00ns)   --->   "%ref_tmp30_1_1 = extractvalue i128 %sqrt_ret" [../test/vivado_main.cpp:52]   --->   Operation 782 'extractvalue' 'ref_tmp30_1_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 783 [1/1] (0.00ns)   --->   "%ref_tmp30_1_2 = extractvalue i128 %sqrt_ret" [../test/vivado_main.cpp:52]   --->   Operation 783 'extractvalue' 'ref_tmp30_1_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i11 %idx_137" [../test/vivado_main.cpp:52]   --->   Operation 784 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i11 %idx_137" [../test/vivado_main.cpp:52]   --->   Operation 785 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_148 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %idx_137, i2 0" [../test/vivado_main.cpp:52]   --->   Operation 786 'bitconcatenate' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 787 [1/1] (0.82ns)   --->   "%sub_ln52 = sub i13 %tmp_148, i13 %zext_ln52_1" [../test/vivado_main.cpp:52]   --->   Operation 787 'sub' 'sub_ln52' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i13 %sub_ln52" [../test/vivado_main.cpp:52]   --->   Operation 788 'zext' 'zext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 789 [1/1] (0.00ns)   --->   "%r_num_addr_6 = getelementptr i32 %r_num, i64 0, i64 %zext_ln52_2" [../test/vivado_main.cpp:52]   --->   Operation 789 'getelementptr' 'r_num_addr_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 790 [1/1] (0.00ns)   --->   "%r_p_addr_1 = getelementptr i32 %r_p, i64 0, i64 %zext_ln52" [../test/vivado_main.cpp:52]   --->   Operation 790 'getelementptr' 'r_p_addr_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 791 [1/1] (1.23ns)   --->   "%store_ln52 = store i32 %tmp_s, i12 %r_p_addr_1" [../test/vivado_main.cpp:52]   --->   Operation 791 'store' 'store_ln52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_42 : Operation 792 [1/1] (1.23ns)   --->   "%store_ln52 = store i32 %ref_tmp30_1, i13 %r_num_addr_6" [../test/vivado_main.cpp:52]   --->   Operation 792 'store' 'store_ln52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 43 <SV = 42> <Delay = 2.05>
ST_43 : Operation 793 [1/1] (0.00ns)   --->   "%indvars_iv1787_load_1 = load i4 %indvars_iv1787" [../test/vivado_main.cpp:50]   --->   Operation 793 'load' 'indvars_iv1787_load_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i4 %indvars_iv1787_load_1" [../test/vivado_main.cpp:50]   --->   Operation 794 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 795 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../test/vivado_main.cpp:50]   --->   Operation 795 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i12 %idx_138" [../test/vivado_main.cpp:48]   --->   Operation 796 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 797 [1/1] (0.82ns)   --->   "%add_ln52 = add i13 %sub_ln52, i13 1" [../test/vivado_main.cpp:52]   --->   Operation 797 'add' 'add_ln52' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i13 %add_ln52" [../test/vivado_main.cpp:52]   --->   Operation 798 'zext' 'zext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 799 [1/1] (0.00ns)   --->   "%r_num_addr_7 = getelementptr i32 %r_num, i64 0, i64 %zext_ln52_3" [../test/vivado_main.cpp:52]   --->   Operation 799 'getelementptr' 'r_num_addr_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 800 [1/1] (0.82ns)   --->   "%add_ln52_1 = add i13 %sub_ln52, i13 2" [../test/vivado_main.cpp:52]   --->   Operation 800 'add' 'add_ln52_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i13 %add_ln52_1" [../test/vivado_main.cpp:52]   --->   Operation 801 'zext' 'zext_ln52_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 802 [1/1] (0.00ns)   --->   "%r_num_addr_8 = getelementptr i32 %r_num, i64 0, i64 %zext_ln52_4" [../test/vivado_main.cpp:52]   --->   Operation 802 'getelementptr' 'r_num_addr_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 803 [1/1] (1.23ns)   --->   "%store_ln52 = store i32 %ref_tmp30_1_1, i13 %r_num_addr_7" [../test/vivado_main.cpp:52]   --->   Operation 803 'store' 'store_ln52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_43 : Operation 804 [1/1] (1.23ns)   --->   "%store_ln52 = store i32 %ref_tmp30_1_2, i13 %r_num_addr_8" [../test/vivado_main.cpp:52]   --->   Operation 804 'store' 'store_ln52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_43 : Operation 805 [1/1] (0.42ns)   --->   "%br_ln54 = br void" [../test/vivado_main.cpp:54]   --->   Operation 805 'br' 'br_ln54' <Predicate = true> <Delay = 0.42>

State 44 <SV = 43> <Delay = 1.56>
ST_44 : Operation 806 [1/1] (0.00ns)   --->   "%j = phi i64 %zext_ln50, void %.split149_ifconv, i64 %add_ln712, void %_ZN3BandVEf.exit" [../src/ban.cpp:481]   --->   Operation 806 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 807 [1/1] (0.00ns)   --->   "%empty_71 = phi i32 %b_num_load_2, void %.split149_ifconv, i32 %b_num_load_56, void %_ZN3BandVEf.exit" [../src/ban.cpp:155]   --->   Operation 807 'phi' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 808 [1/1] (0.00ns)   --->   "%empty_72 = phi i32 %b_num_load_1, void %.split149_ifconv, i32 %b_num_load_55, void %_ZN3BandVEf.exit" [../src/ban.cpp:155]   --->   Operation 808 'phi' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 809 [1/1] (0.00ns)   --->   "%empty_73 = phi i32 %b_num_load, void %.split149_ifconv, i32 %b_num_load_54, void %_ZN3BandVEf.exit" [../src/ban.cpp:542]   --->   Operation 809 'phi' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 810 [1/1] (0.00ns)   --->   "%idx_14 = phi i32 %zext_ln48, void %.split149_ifconv, i32 %idx_164, void %_ZN3BandVEf.exit"   --->   Operation 810 'phi' 'idx_14' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i64 %j" [../src/ban.cpp:155]   --->   Operation 811 'trunc' 'trunc_ln155' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln155_1 = trunc i64 %j" [../src/ban.cpp:155]   --->   Operation 812 'trunc' 'trunc_ln155_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 813 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln155_1, i2 0" [../src/ban.cpp:155]   --->   Operation 813 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 814 [1/1] (0.78ns)   --->   "%sub_ln155 = sub i6 %p_shl_cast, i6 %trunc_ln155" [../src/ban.cpp:155]   --->   Operation 814 'sub' 'sub_ln155' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln155_2 = zext i6 %sub_ln155" [../src/ban.cpp:155]   --->   Operation 815 'zext' 'zext_ln155_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 816 [1/1] (0.00ns)   --->   "%b_num_addr_39 = getelementptr i32 %b_num, i64 0, i64 %zext_ln155_2" [../src/ban.cpp:155]   --->   Operation 816 'getelementptr' 'b_num_addr_39' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 817 [1/1] (0.78ns)   --->   "%add_ln155_2 = add i6 %sub_ln155, i6 1" [../src/ban.cpp:155]   --->   Operation 817 'add' 'add_ln155_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln155_3 = zext i6 %add_ln155_2" [../src/ban.cpp:155]   --->   Operation 818 'zext' 'zext_ln155_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 819 [1/1] (0.00ns)   --->   "%b_num_addr_40 = getelementptr i32 %b_num, i64 0, i64 %zext_ln155_3" [../src/ban.cpp:155]   --->   Operation 819 'getelementptr' 'b_num_addr_40' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 820 [1/1] (0.78ns)   --->   "%add_ln155_3 = add i6 %sub_ln155, i6 2" [../src/ban.cpp:155]   --->   Operation 820 'add' 'add_ln155_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln155_4 = zext i6 %add_ln155_3" [../src/ban.cpp:155]   --->   Operation 821 'zext' 'zext_ln155_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 822 [1/1] (0.00ns)   --->   "%b_num_addr_41 = getelementptr i32 %b_num, i64 0, i64 %zext_ln155_4" [../src/ban.cpp:155]   --->   Operation 822 'getelementptr' 'b_num_addr_41' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 823 [1/1] (1.13ns)   --->   "%icmp_ln54 = icmp_eq  i64 %j, i64 11" [../test/vivado_main.cpp:54]   --->   Operation 823 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 824 [1/1] (0.00ns)   --->   "%empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 10, i64 0"   --->   Operation 824 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 825 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.split147, void %._crit_edge.loopexit" [../test/vivado_main.cpp:54]   --->   Operation 825 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 826 [1/1] (0.00ns)   --->   "%b_p_addr_13 = getelementptr i32 %b_p, i64 0, i64 %j" [../test/vivado_main.cpp:55]   --->   Operation 826 'getelementptr' 'b_p_addr_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 827 [2/2] (0.67ns)   --->   "%res_p = load i4 %b_p_addr_12" [../test/vivado_main.cpp:55]   --->   Operation 827 'load' 'res_p' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_44 : Operation 828 [2/2] (0.67ns)   --->   "%b_p_2 = load i4 %b_p_addr_13" [../test/vivado_main.cpp:55]   --->   Operation 828 'load' 'b_p_2' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_44 : Operation 829 [1/1] (0.00ns)   --->   "%idx_load_1 = load i12 %idx" [../test/vivado_main.cpp:54]   --->   Operation 829 'load' 'idx_load_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 830 [1/1] (0.00ns)   --->   "%indvars_iv1787_load = load i4 %indvars_iv1787" [../test/vivado_main.cpp:50]   --->   Operation 830 'load' 'indvars_iv1787_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 831 [1/1] (0.00ns)   --->   "%phi_ln54_load = load i8 %phi_ln54" [../test/vivado_main.cpp:50]   --->   Operation 831 'load' 'phi_ln54_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i8 %phi_ln54_load" [../test/vivado_main.cpp:54]   --->   Operation 832 'zext' 'zext_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 833 [1/1] (0.80ns)   --->   "%idx_139 = add i12 %zext_ln54, i12 %idx_load_1" [../test/vivado_main.cpp:54]   --->   Operation 833 'add' 'idx_139' <Predicate = (icmp_ln54)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 834 [1/1] (0.79ns)   --->   "%add_ln50 = add i4 %indvars_iv1787_load, i4 1" [../test/vivado_main.cpp:50]   --->   Operation 834 'add' 'add_ln50' <Predicate = (icmp_ln54)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 835 [1/1] (0.76ns)   --->   "%add_ln50_1 = add i8 %phi_ln54_load, i8 235" [../test/vivado_main.cpp:50]   --->   Operation 835 'add' 'add_ln50_1' <Predicate = (icmp_ln54)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 836 [1/1] (0.00ns)   --->   "%store_ln52 = store i32 %ref_tmp30_1_2, i32 %ref_tmp30_1_2_0912" [../test/vivado_main.cpp:52]   --->   Operation 836 'store' 'store_ln52' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 837 [1/1] (0.00ns)   --->   "%store_ln52 = store i32 %ref_tmp30_1_1, i32 %ref_tmp30_1_1_0911" [../test/vivado_main.cpp:52]   --->   Operation 837 'store' 'store_ln52' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 838 [1/1] (0.00ns)   --->   "%store_ln52 = store i32 %ref_tmp30_1, i32 %ref_tmp30_1_0_0910" [../test/vivado_main.cpp:52]   --->   Operation 838 'store' 'store_ln52' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 839 [1/1] (0.42ns)   --->   "%store_ln50 = store i8 %add_ln50_1, i8 %phi_ln54" [../test/vivado_main.cpp:50]   --->   Operation 839 'store' 'store_ln50' <Predicate = (icmp_ln54)> <Delay = 0.42>
ST_44 : Operation 840 [1/1] (0.42ns)   --->   "%store_ln54 = store i4 %add_ln54, i4 %i_29" [../test/vivado_main.cpp:54]   --->   Operation 840 'store' 'store_ln54' <Predicate = (icmp_ln54)> <Delay = 0.42>
ST_44 : Operation 841 [1/1] (0.42ns)   --->   "%store_ln50 = store i4 %add_ln50, i4 %indvars_iv1787" [../test/vivado_main.cpp:50]   --->   Operation 841 'store' 'store_ln50' <Predicate = (icmp_ln54)> <Delay = 0.42>
ST_44 : Operation 842 [1/1] (0.42ns)   --->   "%store_ln54 = store i12 %idx_139, i12 %idx" [../test/vivado_main.cpp:54]   --->   Operation 842 'store' 'store_ln54' <Predicate = (icmp_ln54)> <Delay = 0.42>
ST_44 : Operation 843 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1043"   --->   Operation 843 'br' 'br_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 2.69>
ST_45 : Operation 844 [1/2] (0.67ns)   --->   "%res_p = load i4 %b_p_addr_12" [../test/vivado_main.cpp:55]   --->   Operation 844 'load' 'res_p' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_45 : Operation 845 [1/2] (0.67ns)   --->   "%b_p_2 = load i4 %b_p_addr_13" [../test/vivado_main.cpp:55]   --->   Operation 845 'load' 'b_p_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_45 : Operation 846 [2/2] (2.01ns)   --->   "%call_ret = call i128 @operator+, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i4 %trunc_ln155_1" [../test/vivado_main.cpp:55]   --->   Operation 846 'call' 'call_ret' <Predicate = true> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 3.09>
ST_46 : Operation 847 [1/2] (1.86ns)   --->   "%call_ret = call i128 @operator+, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i4 %trunc_ln155_1" [../test/vivado_main.cpp:55]   --->   Operation 847 'call' 'call_ret' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_1 = extractvalue i128 %call_ret" [../test/vivado_main.cpp:55]   --->   Operation 848 'extractvalue' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 849 [1/1] (0.00ns)   --->   "%ref_tmp37_1 = extractvalue i128 %call_ret" [../test/vivado_main.cpp:55]   --->   Operation 849 'extractvalue' 'ref_tmp37_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 850 [1/1] (0.00ns)   --->   "%ref_tmp37_1_1 = extractvalue i128 %call_ret" [../test/vivado_main.cpp:55]   --->   Operation 850 'extractvalue' 'ref_tmp37_1_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 851 [1/1] (0.00ns)   --->   "%ref_tmp37_1_2 = extractvalue i128 %call_ret" [../test/vivado_main.cpp:55]   --->   Operation 851 'extractvalue' 'ref_tmp37_1_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i32 %idx_14" [../test/vivado_main.cpp:55]   --->   Operation 852 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %idx_14" [../test/vivado_main.cpp:55]   --->   Operation 853 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i32 %idx_14" [../test/vivado_main.cpp:55]   --->   Operation 854 'trunc' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_153_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln55_1, i2 0" [../test/vivado_main.cpp:55]   --->   Operation 855 'bitconcatenate' 'tmp_153_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 856 [1/1] (0.82ns)   --->   "%sub_ln55 = sub i13 %tmp_153_cast, i13 %trunc_ln55" [../test/vivado_main.cpp:55]   --->   Operation 856 'sub' 'sub_ln55' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i13 %sub_ln55" [../test/vivado_main.cpp:55]   --->   Operation 857 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 858 [1/1] (0.00ns)   --->   "%r_num_addr_9 = getelementptr i32 %r_num, i64 0, i64 %zext_ln55_1" [../test/vivado_main.cpp:55]   --->   Operation 858 'getelementptr' 'r_num_addr_9' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 859 [1/1] (0.82ns)   --->   "%add_ln55 = add i13 %sub_ln55, i13 1" [../test/vivado_main.cpp:55]   --->   Operation 859 'add' 'add_ln55' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i13 %add_ln55" [../test/vivado_main.cpp:55]   --->   Operation 860 'zext' 'zext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 861 [1/1] (0.00ns)   --->   "%r_num_addr_10 = getelementptr i32 %r_num, i64 0, i64 %zext_ln55_2" [../test/vivado_main.cpp:55]   --->   Operation 861 'getelementptr' 'r_num_addr_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 862 [1/1] (0.00ns)   --->   "%r_p_addr_3 = getelementptr i32 %r_p, i64 0, i64 %zext_ln55" [../test/vivado_main.cpp:55]   --->   Operation 862 'getelementptr' 'r_p_addr_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 863 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %tmp_1, i12 %r_p_addr_3" [../test/vivado_main.cpp:55]   --->   Operation 863 'store' 'store_ln55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_46 : Operation 864 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %ref_tmp37_1, i13 %r_num_addr_9" [../test/vivado_main.cpp:55]   --->   Operation 864 'store' 'store_ln55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_46 : Operation 865 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %ref_tmp37_1_1, i13 %r_num_addr_10" [../test/vivado_main.cpp:55]   --->   Operation 865 'store' 'store_ln55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 47 <SV = 46> <Delay = 2.05>
ST_47 : Operation 866 [1/1] (0.82ns)   --->   "%add_ln55_1 = add i13 %sub_ln55, i13 2" [../test/vivado_main.cpp:55]   --->   Operation 866 'add' 'add_ln55_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i13 %add_ln55_1" [../test/vivado_main.cpp:55]   --->   Operation 867 'zext' 'zext_ln55_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 868 [1/1] (0.00ns)   --->   "%r_num_addr_11 = getelementptr i32 %r_num, i64 0, i64 %zext_ln55_3" [../test/vivado_main.cpp:55]   --->   Operation 868 'getelementptr' 'r_num_addr_11' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 869 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %ref_tmp37_1_2, i13 %r_num_addr_11" [../test/vivado_main.cpp:55]   --->   Operation 869 'store' 'store_ln55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_47 : Operation 870 [2/2] (1.23ns)   --->   "%b_num_load_3 = load i6 %b_num_addr_39" [../src/ban.cpp:155]   --->   Operation 870 'load' 'b_num_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_47 : Operation 871 [2/2] (1.23ns)   --->   "%b_num_load_4 = load i6 %b_num_addr_40" [../src/ban.cpp:155]   --->   Operation 871 'load' 'b_num_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_47 : Operation 872 [2/2] (1.23ns)   --->   "%b_num_load_5 = load i6 %b_num_addr_41" [../src/ban.cpp:155]   --->   Operation 872 'load' 'b_num_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 48 <SV = 47> <Delay = 1.23>
ST_48 : Operation 873 [1/2] (1.23ns)   --->   "%b_num_load_3 = load i6 %b_num_addr_39" [../src/ban.cpp:155]   --->   Operation 873 'load' 'b_num_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_48 : Operation 874 [1/2] (1.23ns)   --->   "%b_num_load_4 = load i6 %b_num_addr_40" [../src/ban.cpp:155]   --->   Operation 874 'load' 'b_num_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_48 : Operation 875 [1/2] (1.23ns)   --->   "%b_num_load_5 = load i6 %b_num_addr_41" [../src/ban.cpp:155]   --->   Operation 875 'load' 'b_num_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 49 <SV = 48> <Delay = 2.36>
ST_49 : Operation 876 [1/1] (0.00ns)   --->   "%bitcast_ln159_4 = bitcast i32 %b_num_load_3" [../src/ban.cpp:159]   --->   Operation 876 'bitcast' 'bitcast_ln159_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 877 [1/1] (0.35ns)   --->   "%xor_ln159_3 = xor i32 %bitcast_ln159_4, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 877 'xor' 'xor_ln159_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_221 = bitcast i32 %xor_ln159_3" [../src/ban.cpp:159]   --->   Operation 878 'bitcast' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 879 [1/1] (0.00ns)   --->   "%bitcast_ln159_6 = bitcast i32 %b_num_load_4" [../src/ban.cpp:159]   --->   Operation 879 'bitcast' 'bitcast_ln159_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 880 [1/1] (0.35ns)   --->   "%xor_ln159_4 = xor i32 %bitcast_ln159_6, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 880 'xor' 'xor_ln159_4' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_222 = bitcast i32 %xor_ln159_4" [../src/ban.cpp:159]   --->   Operation 881 'bitcast' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 882 [1/1] (0.00ns)   --->   "%bitcast_ln159_8 = bitcast i32 %b_num_load_5" [../src/ban.cpp:159]   --->   Operation 882 'bitcast' 'bitcast_ln159_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 883 [1/1] (0.35ns)   --->   "%xor_ln159_5 = xor i32 %bitcast_ln159_8, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 883 'xor' 'xor_ln159_5' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_223 = bitcast i32 %xor_ln159_5" [../src/ban.cpp:159]   --->   Operation 884 'bitcast' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 885 [2/2] (2.01ns)   --->   "%call_ret4 = call i128 @operator+.2, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i32 %tmp_221, i32 %tmp_222, i32 %tmp_223" [../test/../src/ban.h:62]   --->   Operation 885 'call' 'call_ret4' <Predicate = true> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 3.68>
ST_50 : Operation 886 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %idx_14" [../test/vivado_main.cpp:54]   --->   Operation 886 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 887 [1/1] (0.80ns)   --->   "%idx_141 = add i12 %trunc_ln54, i12 1" [../test/vivado_main.cpp:55]   --->   Operation 887 'add' 'idx_141' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 888 [1/2] (0.67ns)   --->   "%call_ret4 = call i128 @operator+.2, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i32 %tmp_221, i32 %tmp_222, i32 %tmp_223" [../test/../src/ban.h:62]   --->   Operation 888 'call' 'call_ret4' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_2 = extractvalue i128 %call_ret4" [../test/../src/ban.h:62]   --->   Operation 889 'extractvalue' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 890 [1/1] (0.00ns)   --->   "%ref_tmp45_1 = extractvalue i128 %call_ret4" [../test/../src/ban.h:62]   --->   Operation 890 'extractvalue' 'ref_tmp45_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 891 [1/1] (0.00ns)   --->   "%ref_tmp45_1_1 = extractvalue i128 %call_ret4" [../test/../src/ban.h:62]   --->   Operation 891 'extractvalue' 'ref_tmp45_1_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 892 [1/1] (0.00ns)   --->   "%ref_tmp45_1_2 = extractvalue i128 %call_ret4" [../test/../src/ban.h:62]   --->   Operation 892 'extractvalue' 'ref_tmp45_1_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i12 %idx_141" [../test/vivado_main.cpp:56]   --->   Operation 893 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i12 %idx_141" [../test/vivado_main.cpp:56]   --->   Operation 894 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i12 %idx_141" [../test/vivado_main.cpp:56]   --->   Operation 895 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_157_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln56, i2 0" [../test/vivado_main.cpp:56]   --->   Operation 896 'bitconcatenate' 'tmp_157_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 897 [1/1] (0.82ns)   --->   "%sub_ln56 = sub i13 %tmp_157_cast, i13 %zext_ln56_1" [../test/vivado_main.cpp:56]   --->   Operation 897 'sub' 'sub_ln56' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i13 %sub_ln56" [../test/vivado_main.cpp:56]   --->   Operation 898 'zext' 'zext_ln56_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 899 [1/1] (0.00ns)   --->   "%r_num_addr_12 = getelementptr i32 %r_num, i64 0, i64 %zext_ln56_2" [../test/vivado_main.cpp:56]   --->   Operation 899 'getelementptr' 'r_num_addr_12' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 900 [1/1] (0.82ns)   --->   "%add_ln56 = add i13 %sub_ln56, i13 1" [../test/vivado_main.cpp:56]   --->   Operation 900 'add' 'add_ln56' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i13 %add_ln56" [../test/vivado_main.cpp:56]   --->   Operation 901 'zext' 'zext_ln56_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 902 [1/1] (0.00ns)   --->   "%r_num_addr_13 = getelementptr i32 %r_num, i64 0, i64 %zext_ln56_3" [../test/vivado_main.cpp:56]   --->   Operation 902 'getelementptr' 'r_num_addr_13' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 903 [1/1] (0.00ns)   --->   "%r_p_addr_4 = getelementptr i32 %r_p, i64 0, i64 %zext_ln56" [../test/vivado_main.cpp:56]   --->   Operation 903 'getelementptr' 'r_p_addr_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 904 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %tmp_2, i12 %r_p_addr_4" [../test/vivado_main.cpp:56]   --->   Operation 904 'store' 'store_ln56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_50 : Operation 905 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %ref_tmp45_1, i13 %r_num_addr_12" [../test/vivado_main.cpp:56]   --->   Operation 905 'store' 'store_ln56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_50 : Operation 906 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %ref_tmp45_1_1, i13 %r_num_addr_13" [../test/vivado_main.cpp:56]   --->   Operation 906 'store' 'store_ln56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_50 : Operation 907 [2/2] (2.78ns)   --->   "%tmp_129 = fcmp_oeq  i32 %empty_73, i32 0" [../src/ban.cpp:61]   --->   Operation 907 'fcmp' 'tmp_129' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.35>
ST_51 : Operation 908 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../test/vivado_main.cpp:54]   --->   Operation 908 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 909 [1/1] (0.80ns)   --->   "%idx_142 = add i12 %trunc_ln54, i12 2" [../test/vivado_main.cpp:56]   --->   Operation 909 'add' 'idx_142' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 910 [1/1] (0.82ns)   --->   "%add_ln56_1 = add i13 %sub_ln56, i13 2" [../test/vivado_main.cpp:56]   --->   Operation 910 'add' 'add_ln56_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln56_4 = zext i13 %add_ln56_1" [../test/vivado_main.cpp:56]   --->   Operation 911 'zext' 'zext_ln56_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 912 [1/1] (0.00ns)   --->   "%r_num_addr_14 = getelementptr i32 %r_num, i64 0, i64 %zext_ln56_4" [../test/vivado_main.cpp:56]   --->   Operation 912 'getelementptr' 'r_num_addr_14' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 913 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %ref_tmp45_1_2, i13 %r_num_addr_14" [../test/vivado_main.cpp:56]   --->   Operation 913 'store' 'store_ln56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_51 : Operation 914 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_ne  i32 %res_p, i32 0" [../src/ban.cpp:61]   --->   Operation 914 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 915 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %empty_73" [../src/ban.cpp:61]   --->   Operation 915 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 916 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln61_5 = trunc i32 %bitcast_ln61" [../src/ban.cpp:61]   --->   Operation 917 'trunc' 'trunc_ln61_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 918 [1/1] (0.84ns)   --->   "%icmp_ln61_9 = icmp_ne  i8 %tmp_128, i8 255" [../src/ban.cpp:61]   --->   Operation 918 'icmp' 'icmp_ln61_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 919 [1/1] (1.05ns)   --->   "%icmp_ln61_10 = icmp_eq  i23 %trunc_ln61_5, i23 0" [../src/ban.cpp:61]   --->   Operation 919 'icmp' 'icmp_ln61_10' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 920 [1/1] (0.28ns)   --->   "%or_ln61_3 = or i1 %icmp_ln61_10, i1 %icmp_ln61_9" [../src/ban.cpp:61]   --->   Operation 920 'or' 'or_ln61_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 921 [1/2] (2.78ns)   --->   "%tmp_129 = fcmp_oeq  i32 %empty_73, i32 0" [../src/ban.cpp:61]   --->   Operation 921 'fcmp' 'tmp_129' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 922 [1/1] (0.28ns)   --->   "%and_ln61 = and i1 %or_ln61_3, i1 %tmp_129" [../src/ban.cpp:61]   --->   Operation 922 'and' 'and_ln61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node or_ln61)   --->   "%xor_ln61 = xor i1 %and_ln61, i1 1" [../src/ban.cpp:61]   --->   Operation 923 'xor' 'xor_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 924 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln61 = or i1 %icmp_ln61, i1 %xor_ln61" [../src/ban.cpp:61]   --->   Operation 924 'or' 'or_ln61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 925 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %or_ln61, void %_ZNK3BaneqEf.exit7.i, void %_ZNK3BaneqEf.exit.i" [../src/ban.cpp:61]   --->   Operation 925 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 926 [2/2] (2.78ns)   --->   "%tmp_131 = fcmp_oeq  i32 %b_num_load_3, i32 0" [../src/ban.cpp:61]   --->   Operation 926 'fcmp' 'tmp_131' <Predicate = (or_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.86>
ST_52 : Operation 927 [1/1] (0.99ns)   --->   "%icmp_ln61_1 = icmp_eq  i32 %b_p_2, i32 0" [../src/ban.cpp:61]   --->   Operation 927 'icmp' 'icmp_ln61_1' <Predicate = (or_ln61)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln159_4, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 928 'partselect' 'tmp_130' <Predicate = (or_ln61)> <Delay = 0.00>
ST_52 : Operation 929 [1/1] (0.00ns)   --->   "%trunc_ln61_6 = trunc i32 %bitcast_ln159_4" [../src/ban.cpp:61]   --->   Operation 929 'trunc' 'trunc_ln61_6' <Predicate = (or_ln61)> <Delay = 0.00>
ST_52 : Operation 930 [1/1] (0.84ns)   --->   "%icmp_ln61_11 = icmp_ne  i8 %tmp_130, i8 255" [../src/ban.cpp:61]   --->   Operation 930 'icmp' 'icmp_ln61_11' <Predicate = (or_ln61)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 931 [1/1] (1.05ns)   --->   "%icmp_ln61_12 = icmp_eq  i23 %trunc_ln61_6, i23 0" [../src/ban.cpp:61]   --->   Operation 931 'icmp' 'icmp_ln61_12' <Predicate = (or_ln61)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_3)   --->   "%or_ln61_4 = or i1 %icmp_ln61_12, i1 %icmp_ln61_11" [../src/ban.cpp:61]   --->   Operation 932 'or' 'or_ln61_4' <Predicate = (or_ln61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 933 [1/2] (2.78ns)   --->   "%tmp_131 = fcmp_oeq  i32 %b_num_load_3, i32 0" [../src/ban.cpp:61]   --->   Operation 933 'fcmp' 'tmp_131' <Predicate = (or_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_3)   --->   "%and_ln61_2 = and i1 %or_ln61_4, i1 %tmp_131" [../src/ban.cpp:61]   --->   Operation 934 'and' 'and_ln61_2' <Predicate = (or_ln61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 935 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_3 = and i1 %and_ln61_2, i1 %icmp_ln61_1" [../src/ban.cpp:61]   --->   Operation 935 'and' 'and_ln61_3' <Predicate = (or_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 936 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_3, void %.critedge1575, void %_ZNK3BaneqEf.exit7.i" [../src/ban.cpp:61]   --->   Operation 936 'br' 'br_ln61' <Predicate = (or_ln61)> <Delay = 0.00>
ST_52 : Operation 937 [1/1] (0.00ns)   --->   "%ref_tmp53_1_0_0_load = load i32 %ref_tmp53_1_0_0" [../src/ban.cpp:208]   --->   Operation 937 'load' 'ref_tmp53_1_0_0_load' <Predicate = (or_ln61 & !and_ln61_3)> <Delay = 0.00>
ST_52 : Operation 938 [1/1] (0.00ns)   --->   "%ref_tmp53_1_1_0_load = load i32 %ref_tmp53_1_1_0" [../src/ban.cpp:208]   --->   Operation 938 'load' 'ref_tmp53_1_1_0_load' <Predicate = (or_ln61 & !and_ln61_3)> <Delay = 0.00>
ST_52 : Operation 939 [1/1] (0.00ns)   --->   "%ref_tmp53_1_2_0_load = load i32 %ref_tmp53_1_2_0" [../src/ban.cpp:208]   --->   Operation 939 'load' 'ref_tmp53_1_2_0_load' <Predicate = (or_ln61 & !and_ln61_3)> <Delay = 0.00>
ST_52 : Operation 940 [2/2] (2.79ns)   --->   "%call_ret5 = call i128 @mul_body, i32 %ref_tmp53_1_0_0_load, i32 %ref_tmp53_1_1_0_load, i32 %ref_tmp53_1_2_0_load, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i4 %trunc_ln155_1" [../src/ban.cpp:208]   --->   Operation 940 'call' 'call_ret5' <Predicate = (or_ln61 & !and_ln61_3)> <Delay = 2.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 941 [1/1] (0.42ns)   --->   "%store_ln206 = store i32 0, i32 %ref_tmp53_1_2_0" [../src/ban.cpp:206]   --->   Operation 941 'store' 'store_ln206' <Predicate = (and_ln61_3) | (!or_ln61)> <Delay = 0.42>
ST_52 : Operation 942 [1/1] (0.42ns)   --->   "%store_ln206 = store i32 0, i32 %ref_tmp53_1_1_0" [../src/ban.cpp:206]   --->   Operation 942 'store' 'store_ln206' <Predicate = (and_ln61_3) | (!or_ln61)> <Delay = 0.42>
ST_52 : Operation 943 [1/1] (0.42ns)   --->   "%store_ln206 = store i32 0, i32 %ref_tmp53_1_0_0" [../src/ban.cpp:206]   --->   Operation 943 'store' 'store_ln206' <Predicate = (and_ln61_3) | (!or_ln61)> <Delay = 0.42>
ST_52 : Operation 944 [1/1] (0.42ns)   --->   "%br_ln206 = br void %_ZNK3BanmlERKS_.exit" [../src/ban.cpp:206]   --->   Operation 944 'br' 'br_ln206' <Predicate = (and_ln61_3) | (!or_ln61)> <Delay = 0.42>

State 53 <SV = 52> <Delay = 2.87>
ST_53 : Operation 945 [1/2] (0.00ns)   --->   "%call_ret5 = call i128 @mul_body, i32 %ref_tmp53_1_0_0_load, i32 %ref_tmp53_1_1_0_load, i32 %ref_tmp53_1_2_0_load, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i4 %trunc_ln155_1" [../src/ban.cpp:208]   --->   Operation 945 'call' 'call_ret5' <Predicate = (or_ln61 & !and_ln61_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_3 = extractvalue i128 %call_ret5" [../src/ban.cpp:208]   --->   Operation 946 'extractvalue' 'tmp_3' <Predicate = (or_ln61 & !and_ln61_3)> <Delay = 0.00>
ST_53 : Operation 947 [1/1] (0.00ns)   --->   "%ref_tmp53_1_0_ret = extractvalue i128 %call_ret5" [../src/ban.cpp:208]   --->   Operation 947 'extractvalue' 'ref_tmp53_1_0_ret' <Predicate = (or_ln61 & !and_ln61_3)> <Delay = 0.00>
ST_53 : Operation 948 [1/1] (0.00ns)   --->   "%ref_tmp53_1_1_ret = extractvalue i128 %call_ret5" [../src/ban.cpp:208]   --->   Operation 948 'extractvalue' 'ref_tmp53_1_1_ret' <Predicate = (or_ln61 & !and_ln61_3)> <Delay = 0.00>
ST_53 : Operation 949 [1/1] (0.00ns)   --->   "%ref_tmp53_1_2_ret = extractvalue i128 %call_ret5" [../src/ban.cpp:208]   --->   Operation 949 'extractvalue' 'ref_tmp53_1_2_ret' <Predicate = (or_ln61 & !and_ln61_3)> <Delay = 0.00>
ST_53 : Operation 950 [1/1] (0.42ns)   --->   "%store_ln208 = store i32 %ref_tmp53_1_2_ret, i32 %ref_tmp53_1_2_0" [../src/ban.cpp:208]   --->   Operation 950 'store' 'store_ln208' <Predicate = (or_ln61 & !and_ln61_3)> <Delay = 0.42>
ST_53 : Operation 951 [1/1] (0.42ns)   --->   "%store_ln208 = store i32 %ref_tmp53_1_1_ret, i32 %ref_tmp53_1_1_0" [../src/ban.cpp:208]   --->   Operation 951 'store' 'store_ln208' <Predicate = (or_ln61 & !and_ln61_3)> <Delay = 0.42>
ST_53 : Operation 952 [1/1] (0.42ns)   --->   "%store_ln208 = store i32 %ref_tmp53_1_0_ret, i32 %ref_tmp53_1_0_0" [../src/ban.cpp:208]   --->   Operation 952 'store' 'store_ln208' <Predicate = (or_ln61 & !and_ln61_3)> <Delay = 0.42>
ST_53 : Operation 953 [1/1] (0.42ns)   --->   "%br_ln208 = br void %_ZNK3BanmlERKS_.exit" [../src/ban.cpp:208]   --->   Operation 953 'br' 'br_ln208' <Predicate = (or_ln61 & !and_ln61_3)> <Delay = 0.42>
ST_53 : Operation 954 [1/1] (0.00ns)   --->   "%ref_tmp53_1_0_0_load_1 = load i32 %ref_tmp53_1_0_0" [../test/vivado_main.cpp:57]   --->   Operation 954 'load' 'ref_tmp53_1_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 955 [1/1] (0.00ns)   --->   "%ref_tmp53_1_1_0_load_1 = load i32 %ref_tmp53_1_1_0" [../test/vivado_main.cpp:57]   --->   Operation 955 'load' 'ref_tmp53_1_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i12 %idx_142" [../test/vivado_main.cpp:57]   --->   Operation 956 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i12 %idx_142" [../test/vivado_main.cpp:57]   --->   Operation 957 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_158_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln57, i2 0" [../test/vivado_main.cpp:57]   --->   Operation 958 'bitconcatenate' 'tmp_158_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 959 [1/1] (0.82ns)   --->   "%sub_ln57 = sub i13 %tmp_158_cast, i13 %zext_ln57_1" [../test/vivado_main.cpp:57]   --->   Operation 959 'sub' 'sub_ln57' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i13 %sub_ln57" [../test/vivado_main.cpp:57]   --->   Operation 960 'zext' 'zext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 961 [1/1] (0.00ns)   --->   "%r_num_addr_15 = getelementptr i32 %r_num, i64 0, i64 %zext_ln57_2" [../test/vivado_main.cpp:57]   --->   Operation 961 'getelementptr' 'r_num_addr_15' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 962 [1/1] (0.82ns)   --->   "%add_ln57 = add i13 %sub_ln57, i13 1" [../test/vivado_main.cpp:57]   --->   Operation 962 'add' 'add_ln57' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i13 %add_ln57" [../test/vivado_main.cpp:57]   --->   Operation 963 'zext' 'zext_ln57_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 964 [1/1] (0.00ns)   --->   "%r_num_addr_16 = getelementptr i32 %r_num, i64 0, i64 %zext_ln57_3" [../test/vivado_main.cpp:57]   --->   Operation 964 'getelementptr' 'r_num_addr_16' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 965 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %ref_tmp53_1_0_0_load_1, i13 %r_num_addr_15" [../test/vivado_main.cpp:57]   --->   Operation 965 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_53 : Operation 966 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %ref_tmp53_1_1_0_load_1, i13 %r_num_addr_16" [../test/vivado_main.cpp:57]   --->   Operation 966 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 54 <SV = 53> <Delay = 2.05>
ST_54 : Operation 967 [1/1] (0.00ns)   --->   "%ref_tmp53_0260_2 = phi i32 %tmp_3, void %.critedge1575, i32 0, void %_ZNK3BaneqEf.exit7.i" [../src/ban.cpp:208]   --->   Operation 967 'phi' 'ref_tmp53_0260_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 968 [1/1] (0.00ns)   --->   "%ref_tmp53_1_2_0_load_1 = load i32 %ref_tmp53_1_2_0" [../test/vivado_main.cpp:57]   --->   Operation 968 'load' 'ref_tmp53_1_2_0_load_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i12 %idx_142" [../test/vivado_main.cpp:57]   --->   Operation 969 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 970 [1/1] (0.82ns)   --->   "%add_ln57_1 = add i13 %sub_ln57, i13 2" [../test/vivado_main.cpp:57]   --->   Operation 970 'add' 'add_ln57_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i13 %add_ln57_1" [../test/vivado_main.cpp:57]   --->   Operation 971 'zext' 'zext_ln57_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 972 [1/1] (0.00ns)   --->   "%r_num_addr_17 = getelementptr i32 %r_num, i64 0, i64 %zext_ln57_4" [../test/vivado_main.cpp:57]   --->   Operation 972 'getelementptr' 'r_num_addr_17' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 973 [1/1] (0.00ns)   --->   "%r_p_addr_5 = getelementptr i32 %r_p, i64 0, i64 %zext_ln57" [../test/vivado_main.cpp:57]   --->   Operation 973 'getelementptr' 'r_p_addr_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 974 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %ref_tmp53_0260_2, i12 %r_p_addr_5" [../test/vivado_main.cpp:57]   --->   Operation 974 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_54 : Operation 975 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %ref_tmp53_1_2_0_load_1, i13 %r_num_addr_17" [../test/vivado_main.cpp:57]   --->   Operation 975 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_54 : Operation 976 [2/2] (2.01ns)   --->   "%tmp_132 = call i128 @operator/.1.1, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i4 %trunc_ln155_1" [../test/vivado_main.cpp:58]   --->   Operation 976 'call' 'tmp_132' <Predicate = true> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 3.68>
ST_55 : Operation 977 [1/1] (0.80ns)   --->   "%idx_143 = add i12 %trunc_ln54, i12 3" [../test/vivado_main.cpp:57]   --->   Operation 977 'add' 'idx_143' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 978 [1/2] (0.52ns)   --->   "%tmp_132 = call i128 @operator/.1.1, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i4 %trunc_ln155_1" [../test/vivado_main.cpp:58]   --->   Operation 978 'call' 'tmp_132' <Predicate = true> <Delay = 0.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_5 = extractvalue i128 %tmp_132" [../test/vivado_main.cpp:58]   --->   Operation 979 'extractvalue' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 980 [1/1] (0.00ns)   --->   "%ref_tmp61_1 = extractvalue i128 %tmp_132" [../test/vivado_main.cpp:58]   --->   Operation 980 'extractvalue' 'ref_tmp61_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 981 [1/1] (0.00ns)   --->   "%ref_tmp61_1_1 = extractvalue i128 %tmp_132" [../test/vivado_main.cpp:58]   --->   Operation 981 'extractvalue' 'ref_tmp61_1_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 982 [1/1] (0.00ns)   --->   "%ref_tmp61_1_2 = extractvalue i128 %tmp_132" [../test/vivado_main.cpp:58]   --->   Operation 982 'extractvalue' 'ref_tmp61_1_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i12 %idx_143" [../test/vivado_main.cpp:58]   --->   Operation 983 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i12 %idx_143" [../test/vivado_main.cpp:58]   --->   Operation 984 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i12 %idx_143" [../test/vivado_main.cpp:58]   --->   Operation 985 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_159_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln58, i2 0" [../test/vivado_main.cpp:58]   --->   Operation 986 'bitconcatenate' 'tmp_159_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 987 [1/1] (0.82ns)   --->   "%sub_ln58 = sub i13 %tmp_159_cast, i13 %zext_ln58_1" [../test/vivado_main.cpp:58]   --->   Operation 987 'sub' 'sub_ln58' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i13 %sub_ln58" [../test/vivado_main.cpp:58]   --->   Operation 988 'zext' 'zext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 989 [1/1] (0.00ns)   --->   "%r_num_addr_18 = getelementptr i32 %r_num, i64 0, i64 %zext_ln58_2" [../test/vivado_main.cpp:58]   --->   Operation 989 'getelementptr' 'r_num_addr_18' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 990 [1/1] (0.82ns)   --->   "%add_ln58 = add i13 %sub_ln58, i13 1" [../test/vivado_main.cpp:58]   --->   Operation 990 'add' 'add_ln58' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i13 %add_ln58" [../test/vivado_main.cpp:58]   --->   Operation 991 'zext' 'zext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 992 [1/1] (0.00ns)   --->   "%r_num_addr_19 = getelementptr i32 %r_num, i64 0, i64 %zext_ln58_3" [../test/vivado_main.cpp:58]   --->   Operation 992 'getelementptr' 'r_num_addr_19' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 993 [1/1] (0.00ns)   --->   "%r_p_addr_6 = getelementptr i32 %r_p, i64 0, i64 %zext_ln58" [../test/vivado_main.cpp:58]   --->   Operation 993 'getelementptr' 'r_p_addr_6' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 994 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %tmp_5, i12 %r_p_addr_6" [../test/vivado_main.cpp:58]   --->   Operation 994 'store' 'store_ln58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_55 : Operation 995 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %ref_tmp61_1, i13 %r_num_addr_18" [../test/vivado_main.cpp:58]   --->   Operation 995 'store' 'store_ln58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_55 : Operation 996 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %ref_tmp61_1_1, i13 %r_num_addr_19" [../test/vivado_main.cpp:58]   --->   Operation 996 'store' 'store_ln58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 56 <SV = 55> <Delay = 3.00>
ST_56 : Operation 997 [1/1] (0.80ns)   --->   "%idx_144 = add i12 %trunc_ln54, i12 4" [../test/vivado_main.cpp:58]   --->   Operation 997 'add' 'idx_144' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 998 [1/1] (0.82ns)   --->   "%add_ln58_1 = add i13 %sub_ln58, i13 2" [../test/vivado_main.cpp:58]   --->   Operation 998 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln58_4 = zext i13 %add_ln58_1" [../test/vivado_main.cpp:58]   --->   Operation 999 'zext' 'zext_ln58_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1000 [1/1] (0.00ns)   --->   "%r_num_addr_20 = getelementptr i32 %r_num, i64 0, i64 %zext_ln58_4" [../test/vivado_main.cpp:58]   --->   Operation 1000 'getelementptr' 'r_num_addr_20' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1001 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %ref_tmp61_1_2, i13 %r_num_addr_20" [../test/vivado_main.cpp:58]   --->   Operation 1001 'store' 'store_ln58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_56 : Operation 1002 [1/1] (0.99ns)   --->   "%icmp_ln49 = icmp_eq  i32 %res_p, i32 %b_p_2" [../src/ban.cpp:49]   --->   Operation 1002 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1003 [1/1] (0.42ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %_ZNK3BaneqERKS_.exit, void %.preheader23.preheader" [../src/ban.cpp:49]   --->   Operation 1003 'br' 'br_ln49' <Predicate = true> <Delay = 0.42>
ST_56 : Operation 1004 [2/2] (2.01ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_53_1, i6 %sub_ln542, i32 %b_num, i6 %sub_ln155, i1 %res_loc" [../src/ban.cpp:542]   --->   Operation 1004 'call' 'call_ln542' <Predicate = (icmp_ln49)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 0.00>
ST_57 : Operation 1005 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_53_1, i6 %sub_ln542, i32 %b_num, i6 %sub_ln155, i1 %res_loc" [../src/ban.cpp:542]   --->   Operation 1005 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 5.62>
ST_58 : Operation 1006 [1/1] (0.00ns)   --->   "%res_loc_load = load i1 %res_loc"   --->   Operation 1006 'load' 'res_loc_load' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_58 : Operation 1007 [1/1] (0.42ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 1007 'br' 'br_ln0' <Predicate = (icmp_ln49)> <Delay = 0.42>
ST_58 : Operation 1008 [1/1] (0.00ns)   --->   "%retval_0_i = phi i1 %res_loc_load, void %.preheader23.preheader, i1 0, void %_ZNK3BanmlERKS_.exit"   --->   Operation 1008 'phi' 'retval_0_i' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i1 %retval_0_i" [../test/vivado_main.cpp:59]   --->   Operation 1009 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1010 [4/4] (5.19ns)   --->   "%n = uitofp i32 %zext_ln59_1" [../test/vivado_main.cpp:59]   --->   Operation 1010 'uitofp' 'n' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i12 %idx_144" [../test/vivado_main.cpp:59]   --->   Operation 1011 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1012 [1/1] (0.00ns)   --->   "%r_p_addr_7 = getelementptr i32 %r_p, i64 0, i64 %zext_ln59" [../test/vivado_main.cpp:59]   --->   Operation 1012 'getelementptr' 'r_p_addr_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1013 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i12 %r_p_addr_7" [../test/vivado_main.cpp:59]   --->   Operation 1013 'store' 'store_ln59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>

State 59 <SV = 58> <Delay = 5.19>
ST_59 : Operation 1014 [3/4] (5.19ns)   --->   "%n = uitofp i32 %zext_ln59_1" [../test/vivado_main.cpp:59]   --->   Operation 1014 'uitofp' 'n' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.19>
ST_60 : Operation 1015 [2/4] (5.19ns)   --->   "%n = uitofp i32 %zext_ln59_1" [../test/vivado_main.cpp:59]   --->   Operation 1015 'uitofp' 'n' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i12 %idx_144" [../test/vivado_main.cpp:59]   --->   Operation 1016 'zext' 'zext_ln59_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1017 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i12 %idx_144" [../test/vivado_main.cpp:59]   --->   Operation 1017 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_162_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln59, i2 0" [../test/vivado_main.cpp:59]   --->   Operation 1018 'bitconcatenate' 'tmp_162_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1019 [1/1] (0.82ns)   --->   "%sub_ln59 = sub i13 %tmp_162_cast, i13 %zext_ln59_2" [../test/vivado_main.cpp:59]   --->   Operation 1019 'sub' 'sub_ln59' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1020 [1/1] (0.82ns)   --->   "%add_ln59 = add i13 %sub_ln59, i13 1" [../test/vivado_main.cpp:59]   --->   Operation 1020 'add' 'add_ln59' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln59_4 = zext i13 %add_ln59" [../test/vivado_main.cpp:59]   --->   Operation 1021 'zext' 'zext_ln59_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1022 [1/1] (0.00ns)   --->   "%r_num_addr_25 = getelementptr i32 %r_num, i64 0, i64 %zext_ln59_4" [../test/vivado_main.cpp:59]   --->   Operation 1022 'getelementptr' 'r_num_addr_25' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1023 [1/1] (0.82ns)   --->   "%add_ln59_1 = add i13 %sub_ln59, i13 2" [../test/vivado_main.cpp:59]   --->   Operation 1023 'add' 'add_ln59_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln59_5 = zext i13 %add_ln59_1" [../test/vivado_main.cpp:59]   --->   Operation 1024 'zext' 'zext_ln59_5' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1025 [1/1] (0.00ns)   --->   "%r_num_addr_26 = getelementptr i32 %r_num, i64 0, i64 %zext_ln59_5" [../test/vivado_main.cpp:59]   --->   Operation 1025 'getelementptr' 'r_num_addr_26' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1026 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i13 %r_num_addr_25" [../test/vivado_main.cpp:59]   --->   Operation 1026 'store' 'store_ln59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_60 : Operation 1027 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i13 %r_num_addr_26" [../test/vivado_main.cpp:59]   --->   Operation 1027 'store' 'store_ln59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 1028 [1/4] (5.19ns)   --->   "%n = uitofp i32 %zext_ln59_1" [../test/vivado_main.cpp:59]   --->   Operation 1028 'uitofp' 'n' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1029 [1/1] (0.80ns)   --->   "%idx_145 = add i12 %trunc_ln54, i12 5" [../test/vivado_main.cpp:59]   --->   Operation 1029 'add' 'idx_145' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln59_3 = zext i13 %sub_ln59" [../test/vivado_main.cpp:59]   --->   Operation 1030 'zext' 'zext_ln59_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1031 [1/1] (0.00ns)   --->   "%r_num_addr_24 = getelementptr i32 %r_num, i64 0, i64 %zext_ln59_3" [../test/vivado_main.cpp:59]   --->   Operation 1031 'getelementptr' 'r_num_addr_24' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1032 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %n, i13 %r_num_addr_24" [../test/vivado_main.cpp:59]   --->   Operation 1032 'store' 'store_ln59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_61 : Operation 1033 [1/1] (0.99ns)   --->   "%icmp_ln443 = icmp_slt  i32 %res_p, i32 %b_p_2" [../src/ban.cpp:443]   --->   Operation 1033 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1034 [1/1] (0.00ns)   --->   "%br_ln443 = br i1 %icmp_ln443, void, void" [../src/ban.cpp:443]   --->   Operation 1034 'br' 'br_ln443' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1035 [1/1] (0.99ns)   --->   "%icmp_ln450 = icmp_sgt  i32 %res_p, i32 %b_p_2" [../src/ban.cpp:450]   --->   Operation 1035 'icmp' 'icmp_ln450' <Predicate = (!icmp_ln443)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1036 [1/1] (0.00ns)   --->   "%br_ln450 = br i1 %icmp_ln450, void %.preheader22.preheader, void" [../src/ban.cpp:450]   --->   Operation 1036 'br' 'br_ln450' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_61 : Operation 1037 [2/2] (2.01ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_458_1, i6 %sub_ln542, i32 %b_num, i6 %sub_ln155, i1 %res_3_loc" [../src/ban.cpp:542]   --->   Operation 1037 'call' 'call_ln542' <Predicate = (!icmp_ln443 & !icmp_ln450)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 1038 [2/2] (2.78ns)   --->   "%tmp_144 = fcmp_olt  i32 %empty_73, i32 0" [../src/ban.cpp:451]   --->   Operation 1038 'fcmp' 'tmp_144' <Predicate = (!icmp_ln443 & icmp_ln450)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1039 [2/2] (2.78ns)   --->   "%tmp_141 = fcmp_ogt  i32 %b_num_load_3, i32 0" [../src/ban.cpp:444]   --->   Operation 1039 'fcmp' 'tmp_141' <Predicate = (icmp_ln443)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 1040 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_458_1, i6 %sub_ln542, i32 %b_num, i6 %sub_ln155, i1 %res_3_loc" [../src/ban.cpp:542]   --->   Operation 1040 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 3.54>
ST_63 : Operation 1041 [1/1] (0.00ns)   --->   "%res_3_loc_load = load i1 %res_3_loc"   --->   Operation 1041 'load' 'res_3_loc_load' <Predicate = (!icmp_ln443 & !icmp_ln450)> <Delay = 0.00>
ST_63 : Operation 1042 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZNK3BanltERKS_.exit"   --->   Operation 1042 'br' 'br_ln0' <Predicate = (!icmp_ln443 & !icmp_ln450)> <Delay = 0.47>
ST_63 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node and_ln451)   --->   "%or_ln451 = or i1 %icmp_ln451_1, i1 %icmp_ln451" [../src/ban.cpp:451]   --->   Operation 1043 'or' 'or_ln451' <Predicate = (!icmp_ln443 & icmp_ln450 & !and_ln451_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1044 [1/2] (2.78ns)   --->   "%tmp_154 = fcmp_ogt  i32 %b_num_load_3, i32 0" [../src/ban.cpp:451]   --->   Operation 1044 'fcmp' 'tmp_154' <Predicate = (!icmp_ln443 & icmp_ln450 & !and_ln451_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node and_ln451)   --->   "%and_ln451_2 = and i1 %or_ln451, i1 %tmp_154" [../src/ban.cpp:451]   --->   Operation 1045 'and' 'and_ln451_2' <Predicate = (!icmp_ln443 & icmp_ln450 & !and_ln451_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1046 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln451 = and i1 %and_ln451_2, i1 %and_ln61" [../src/ban.cpp:451]   --->   Operation 1046 'and' 'and_ln451' <Predicate = (!icmp_ln443 & icmp_ln450 & !and_ln451_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1047 [1/1] (0.47ns)   --->   "%br_ln451 = br i1 %and_ln451, void %_ZNK3BanltERKS_.exit, void %._crit_edge26" [../src/ban.cpp:451]   --->   Operation 1047 'br' 'br_ln451' <Predicate = (!icmp_ln443 & icmp_ln450 & !and_ln451_1)> <Delay = 0.47>
ST_63 : Operation 1048 [1/1] (0.47ns)   --->   "%br_ln452 = br void %_ZNK3BanltERKS_.exit" [../src/ban.cpp:452]   --->   Operation 1048 'br' 'br_ln452' <Predicate = (!icmp_ln443 & icmp_ln450 & and_ln451) | (!icmp_ln443 & icmp_ln450 & and_ln451_1)> <Delay = 0.47>
ST_63 : Operation 1049 [1/2] (2.78ns)   --->   "%tmp_142 = fcmp_oeq  i32 %b_num_load_3, i32 0" [../src/ban.cpp:444]   --->   Operation 1049 'fcmp' 'tmp_142' <Predicate = (icmp_ln443 & !and_ln444_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node and_ln444)   --->   "%and_ln444_2 = and i1 %or_ln444, i1 %tmp_142" [../src/ban.cpp:444]   --->   Operation 1050 'and' 'and_ln444_2' <Predicate = (icmp_ln443 & !and_ln444_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1051 [1/2] (2.78ns)   --->   "%tmp_143 = fcmp_olt  i32 %empty_73, i32 0" [../src/ban.cpp:444]   --->   Operation 1051 'fcmp' 'tmp_143' <Predicate = (icmp_ln443 & !and_ln444_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node and_ln444)   --->   "%and_ln444_3 = and i1 %or_ln61_3, i1 %tmp_143" [../src/ban.cpp:444]   --->   Operation 1052 'and' 'and_ln444_3' <Predicate = (icmp_ln443 & !and_ln444_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1053 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln444 = and i1 %and_ln444_2, i1 %and_ln444_3" [../src/ban.cpp:444]   --->   Operation 1053 'and' 'and_ln444' <Predicate = (icmp_ln443 & !and_ln444_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1054 [1/1] (0.47ns)   --->   "%br_ln444 = br i1 %and_ln444, void %_ZNK3BanltERKS_.exit, void %._crit_edge24" [../src/ban.cpp:444]   --->   Operation 1054 'br' 'br_ln444' <Predicate = (icmp_ln443 & !and_ln444_1)> <Delay = 0.47>
ST_63 : Operation 1055 [1/1] (0.47ns)   --->   "%br_ln445 = br void %_ZNK3BanltERKS_.exit" [../src/ban.cpp:445]   --->   Operation 1055 'br' 'br_ln445' <Predicate = (icmp_ln443 & and_ln444) | (icmp_ln443 & and_ln444_1)> <Delay = 0.47>
ST_63 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i12 %idx_145" [../test/vivado_main.cpp:60]   --->   Operation 1056 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1057 [1/1] (0.00ns)   --->   "%r_p_addr_9 = getelementptr i32 %r_p, i64 0, i64 %zext_ln60" [../test/vivado_main.cpp:60]   --->   Operation 1057 'getelementptr' 'r_p_addr_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1058 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 0, i12 %r_p_addr_9" [../test/vivado_main.cpp:60]   --->   Operation 1058 'store' 'store_ln60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_63 : Operation 1059 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i32 %v, i64 0, i64 %j" [../test/vivado_main.cpp:62]   --->   Operation 1059 'getelementptr' 'v_addr' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1060 [2/2] (0.67ns)   --->   "%n_2 = load i4 %v_addr" [../test/vivado_main.cpp:62]   --->   Operation 1060 'load' 'n_2' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 64 <SV = 61> <Delay = 3.06>
ST_64 : Operation 1061 [1/2] (2.78ns)   --->   "%tmp_144 = fcmp_olt  i32 %empty_73, i32 0" [../src/ban.cpp:451]   --->   Operation 1061 'fcmp' 'tmp_144' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1062 [1/1] (0.28ns)   --->   "%and_ln451_1 = and i1 %or_ln61_3, i1 %tmp_144" [../src/ban.cpp:451]   --->   Operation 1062 'and' 'and_ln451_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1063 [1/1] (0.00ns)   --->   "%br_ln451 = br i1 %and_ln451_1, void, void %._crit_edge26" [../src/ban.cpp:451]   --->   Operation 1063 'br' 'br_ln451' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln159_4, i32 23, i32 30" [../src/ban.cpp:451]   --->   Operation 1064 'partselect' 'tmp_153' <Predicate = (!and_ln451_1)> <Delay = 0.00>
ST_64 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln451 = trunc i32 %bitcast_ln159_4" [../src/ban.cpp:451]   --->   Operation 1065 'trunc' 'trunc_ln451' <Predicate = (!and_ln451_1)> <Delay = 0.00>
ST_64 : Operation 1066 [1/1] (0.84ns)   --->   "%icmp_ln451 = icmp_ne  i8 %tmp_153, i8 255" [../src/ban.cpp:451]   --->   Operation 1066 'icmp' 'icmp_ln451' <Predicate = (!and_ln451_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1067 [1/1] (1.05ns)   --->   "%icmp_ln451_1 = icmp_eq  i23 %trunc_ln451, i23 0" [../src/ban.cpp:451]   --->   Operation 1067 'icmp' 'icmp_ln451_1' <Predicate = (!and_ln451_1)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1068 [2/2] (2.78ns)   --->   "%tmp_154 = fcmp_ogt  i32 %b_num_load_3, i32 0" [../src/ban.cpp:451]   --->   Operation 1068 'fcmp' 'tmp_154' <Predicate = (!and_ln451_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 61> <Delay = 3.06>
ST_65 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln159_4, i32 23, i32 30" [../src/ban.cpp:444]   --->   Operation 1069 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1070 [1/1] (0.00ns)   --->   "%trunc_ln444 = trunc i32 %bitcast_ln159_4" [../src/ban.cpp:444]   --->   Operation 1070 'trunc' 'trunc_ln444' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1071 [1/1] (0.84ns)   --->   "%icmp_ln444 = icmp_ne  i8 %tmp_140, i8 255" [../src/ban.cpp:444]   --->   Operation 1071 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1072 [1/1] (1.05ns)   --->   "%icmp_ln444_1 = icmp_eq  i23 %trunc_ln444, i23 0" [../src/ban.cpp:444]   --->   Operation 1072 'icmp' 'icmp_ln444_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1073 [1/1] (0.28ns)   --->   "%or_ln444 = or i1 %icmp_ln444_1, i1 %icmp_ln444" [../src/ban.cpp:444]   --->   Operation 1073 'or' 'or_ln444' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1074 [1/2] (2.78ns)   --->   "%tmp_141 = fcmp_ogt  i32 %b_num_load_3, i32 0" [../src/ban.cpp:444]   --->   Operation 1074 'fcmp' 'tmp_141' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1075 [1/1] (0.28ns)   --->   "%and_ln444_1 = and i1 %or_ln444, i1 %tmp_141" [../src/ban.cpp:444]   --->   Operation 1075 'and' 'and_ln444_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1076 [1/1] (0.00ns)   --->   "%br_ln444 = br i1 %and_ln444_1, void, void %._crit_edge24" [../src/ban.cpp:444]   --->   Operation 1076 'br' 'br_ln444' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1077 [2/2] (2.78ns)   --->   "%tmp_142 = fcmp_oeq  i32 %b_num_load_3, i32 0" [../src/ban.cpp:444]   --->   Operation 1077 'fcmp' 'tmp_142' <Predicate = (!and_ln444_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1078 [2/2] (2.78ns)   --->   "%tmp_143 = fcmp_olt  i32 %empty_73, i32 0" [../src/ban.cpp:444]   --->   Operation 1078 'fcmp' 'tmp_143' <Predicate = (!and_ln444_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 63> <Delay = 5.19>
ST_66 : Operation 1079 [1/1] (0.00ns)   --->   "%retval_0_i533 = phi i1 1, void %._crit_edge24, i1 1, void %._crit_edge26, i1 %res_3_loc_load, void %.preheader22.preheader, i1 0, void, i1 0, void"   --->   Operation 1079 'phi' 'retval_0_i533' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i1 %retval_0_i533" [../test/vivado_main.cpp:60]   --->   Operation 1080 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1081 [4/4] (5.19ns)   --->   "%n_1 = uitofp i32 %zext_ln60_1" [../test/vivado_main.cpp:60]   --->   Operation 1081 'uitofp' 'n_1' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 1082 [1/2] (0.67ns)   --->   "%n_2 = load i4 %v_addr" [../test/vivado_main.cpp:62]   --->   Operation 1082 'load' 'n_2' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 67 <SV = 64> <Delay = 7.01>
ST_67 : Operation 1083 [1/1] (0.00ns)   --->   "%ref_tmp87_1_0_0232_load = load i32 %ref_tmp87_1_0_0232" [../test/vivado_main.cpp:62]   --->   Operation 1083 'load' 'ref_tmp87_1_0_0232_load' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1084 [1/1] (0.00ns)   --->   "%ref_tmp87_1_1_0233_load = load i32 %ref_tmp87_1_1_0233" [../test/vivado_main.cpp:62]   --->   Operation 1084 'load' 'ref_tmp87_1_1_0233_load' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1085 [1/1] (0.00ns)   --->   "%ref_tmp87_1_2_0234_load = load i32 %ref_tmp87_1_2_0234" [../test/vivado_main.cpp:62]   --->   Operation 1085 'load' 'ref_tmp87_1_2_0234_load' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1086 [3/4] (5.19ns)   --->   "%n_1 = uitofp i32 %zext_ln60_1" [../test/vivado_main.cpp:60]   --->   Operation 1086 'uitofp' 'n_1' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i12 %idx_145" [../test/vivado_main.cpp:60]   --->   Operation 1087 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i12 %idx_145" [../test/vivado_main.cpp:60]   --->   Operation 1088 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_174_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln60, i2 0" [../test/vivado_main.cpp:60]   --->   Operation 1089 'bitconcatenate' 'tmp_174_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1090 [1/1] (0.82ns)   --->   "%sub_ln60 = sub i13 %tmp_174_cast, i13 %zext_ln60_2" [../test/vivado_main.cpp:60]   --->   Operation 1090 'sub' 'sub_ln60' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1091 [1/1] (0.82ns)   --->   "%add_ln60 = add i13 %sub_ln60, i13 1" [../test/vivado_main.cpp:60]   --->   Operation 1091 'add' 'add_ln60' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i13 %add_ln60" [../test/vivado_main.cpp:60]   --->   Operation 1092 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1093 [1/1] (0.00ns)   --->   "%r_num_addr_28 = getelementptr i32 %r_num, i64 0, i64 %zext_ln60_4" [../test/vivado_main.cpp:60]   --->   Operation 1093 'getelementptr' 'r_num_addr_28' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1094 [1/1] (0.82ns)   --->   "%add_ln60_1 = add i13 %sub_ln60, i13 2" [../test/vivado_main.cpp:60]   --->   Operation 1094 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i13 %add_ln60_1" [../test/vivado_main.cpp:60]   --->   Operation 1095 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1096 [1/1] (0.00ns)   --->   "%r_num_addr_29 = getelementptr i32 %r_num, i64 0, i64 %zext_ln60_5" [../test/vivado_main.cpp:60]   --->   Operation 1096 'getelementptr' 'r_num_addr_29' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1097 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 0, i13 %r_num_addr_28" [../test/vivado_main.cpp:60]   --->   Operation 1097 'store' 'store_ln60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_67 : Operation 1098 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 0, i13 %r_num_addr_29" [../test/vivado_main.cpp:60]   --->   Operation 1098 'store' 'store_ln60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_67 : Operation 1099 [2/2] (3.44ns)   --->   "%call_ret6 = call i128 @operator+.1, i32 %ref_tmp87_1_0_0232_load, i32 %ref_tmp87_1_1_0233_load, i32 %ref_tmp87_1_2_0234_load, i32 %res_p, i32 %b_num, i4 %i, i32 %n_2" [../test/vivado_main.cpp:62]   --->   Operation 1099 'call' 'call_ret6' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 1100 [3/3] (7.01ns)   --->   "%tmp_224 = fmul i32 %empty_73, i32 %n_2" [../src/ban.cpp:678]   --->   Operation 1100 'fmul' 'tmp_224' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 65> <Delay = 7.01>
ST_68 : Operation 1101 [2/4] (5.19ns)   --->   "%n_1 = uitofp i32 %zext_ln60_1" [../test/vivado_main.cpp:60]   --->   Operation 1101 'uitofp' 'n_1' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 1102 [1/1] (0.80ns)   --->   "%idx_147 = add i12 %trunc_ln54, i12 6" [../test/vivado_main.cpp:60]   --->   Operation 1102 'add' 'idx_147' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1103 [1/2] (0.62ns)   --->   "%call_ret6 = call i128 @operator+.1, i32 %ref_tmp87_1_0_0232_load, i32 %ref_tmp87_1_1_0233_load, i32 %ref_tmp87_1_2_0234_load, i32 %res_p, i32 %b_num, i4 %i, i32 %n_2" [../test/vivado_main.cpp:62]   --->   Operation 1103 'call' 'call_ret6' <Predicate = true> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 1104 [1/1] (0.00ns)   --->   "%tmp_6 = extractvalue i128 %call_ret6" [../test/vivado_main.cpp:62]   --->   Operation 1104 'extractvalue' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1105 [1/1] (0.00ns)   --->   "%ref_tmp87_1 = extractvalue i128 %call_ret6" [../test/vivado_main.cpp:62]   --->   Operation 1105 'extractvalue' 'ref_tmp87_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1106 [1/1] (0.00ns)   --->   "%ref_tmp87_1_1 = extractvalue i128 %call_ret6" [../test/vivado_main.cpp:62]   --->   Operation 1106 'extractvalue' 'ref_tmp87_1_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1107 [1/1] (0.00ns)   --->   "%ref_tmp87_1_2 = extractvalue i128 %call_ret6" [../test/vivado_main.cpp:62]   --->   Operation 1107 'extractvalue' 'ref_tmp87_1_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i12 %idx_147" [../test/vivado_main.cpp:62]   --->   Operation 1108 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i12 %idx_147" [../test/vivado_main.cpp:62]   --->   Operation 1109 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1110 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i12 %idx_147" [../test/vivado_main.cpp:62]   --->   Operation 1110 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_175_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln62, i2 0" [../test/vivado_main.cpp:62]   --->   Operation 1111 'bitconcatenate' 'tmp_175_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1112 [1/1] (0.82ns)   --->   "%sub_ln62 = sub i13 %tmp_175_cast, i13 %zext_ln62_1" [../test/vivado_main.cpp:62]   --->   Operation 1112 'sub' 'sub_ln62' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i13 %sub_ln62" [../test/vivado_main.cpp:62]   --->   Operation 1113 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1114 [1/1] (0.00ns)   --->   "%r_num_addr_30 = getelementptr i32 %r_num, i64 0, i64 %zext_ln62_2" [../test/vivado_main.cpp:62]   --->   Operation 1114 'getelementptr' 'r_num_addr_30' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1115 [1/1] (0.82ns)   --->   "%add_ln62 = add i13 %sub_ln62, i13 1" [../test/vivado_main.cpp:62]   --->   Operation 1115 'add' 'add_ln62' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1116 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i13 %add_ln62" [../test/vivado_main.cpp:62]   --->   Operation 1116 'zext' 'zext_ln62_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1117 [1/1] (0.00ns)   --->   "%r_num_addr_31 = getelementptr i32 %r_num, i64 0, i64 %zext_ln62_3" [../test/vivado_main.cpp:62]   --->   Operation 1117 'getelementptr' 'r_num_addr_31' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1118 [1/1] (0.00ns)   --->   "%r_p_addr_10 = getelementptr i32 %r_p, i64 0, i64 %zext_ln62" [../test/vivado_main.cpp:62]   --->   Operation 1118 'getelementptr' 'r_p_addr_10' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1119 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %tmp_6, i12 %r_p_addr_10" [../test/vivado_main.cpp:62]   --->   Operation 1119 'store' 'store_ln62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_68 : Operation 1120 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %ref_tmp87_1, i13 %r_num_addr_30" [../test/vivado_main.cpp:62]   --->   Operation 1120 'store' 'store_ln62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_68 : Operation 1121 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %ref_tmp87_1_1, i13 %r_num_addr_31" [../test/vivado_main.cpp:62]   --->   Operation 1121 'store' 'store_ln62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_68 : Operation 1122 [2/3] (7.01ns)   --->   "%tmp_224 = fmul i32 %empty_73, i32 %n_2" [../src/ban.cpp:678]   --->   Operation 1122 'fmul' 'tmp_224' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1123 [3/3] (7.01ns)   --->   "%tmp_225 = fmul i32 %empty_72, i32 %n_2" [../src/ban.cpp:678]   --->   Operation 1123 'fmul' 'tmp_225' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1124 [3/3] (7.01ns)   --->   "%tmp_226 = fmul i32 %empty_71, i32 %n_2" [../src/ban.cpp:678]   --->   Operation 1124 'fmul' 'tmp_226' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 66> <Delay = 7.01>
ST_69 : Operation 1125 [1/1] (0.00ns)   --->   "%ref_tmp95_1_0_0235_load = load i32 %ref_tmp95_1_0_0235" [../test/../src/ban.h:89]   --->   Operation 1125 'load' 'ref_tmp95_1_0_0235_load' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1126 [1/1] (0.00ns)   --->   "%ref_tmp95_1_1_0236_load = load i32 %ref_tmp95_1_1_0236" [../test/../src/ban.h:89]   --->   Operation 1126 'load' 'ref_tmp95_1_1_0236_load' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1127 [1/1] (0.00ns)   --->   "%ref_tmp95_1_2_0237_load = load i32 %ref_tmp95_1_2_0237" [../test/../src/ban.h:89]   --->   Operation 1127 'load' 'ref_tmp95_1_2_0237_load' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1128 [1/4] (5.19ns)   --->   "%n_1 = uitofp i32 %zext_ln60_1" [../test/vivado_main.cpp:60]   --->   Operation 1128 'uitofp' 'n_1' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i13 %sub_ln60" [../test/vivado_main.cpp:60]   --->   Operation 1129 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1130 [1/1] (0.00ns)   --->   "%r_num_addr_27 = getelementptr i32 %r_num, i64 0, i64 %zext_ln60_3" [../test/vivado_main.cpp:60]   --->   Operation 1130 'getelementptr' 'r_num_addr_27' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1131 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 %n_1, i13 %r_num_addr_27" [../test/vivado_main.cpp:60]   --->   Operation 1131 'store' 'store_ln60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_69 : Operation 1132 [1/1] (0.82ns)   --->   "%add_ln62_1 = add i13 %sub_ln62, i13 2" [../test/vivado_main.cpp:62]   --->   Operation 1132 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln62_4 = zext i13 %add_ln62_1" [../test/vivado_main.cpp:62]   --->   Operation 1133 'zext' 'zext_ln62_4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1134 [1/1] (0.00ns)   --->   "%r_num_addr_32 = getelementptr i32 %r_num, i64 0, i64 %zext_ln62_4" [../test/vivado_main.cpp:62]   --->   Operation 1134 'getelementptr' 'r_num_addr_32' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1135 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %ref_tmp87_1_2, i13 %r_num_addr_32" [../test/vivado_main.cpp:62]   --->   Operation 1135 'store' 'store_ln62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_69 : Operation 1136 [1/1] (0.00ns)   --->   "%bitcast_ln89 = bitcast i32 %n_2" [../test/../src/ban.h:89]   --->   Operation 1136 'bitcast' 'bitcast_ln89' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1137 [1/1] (0.35ns)   --->   "%xor_ln89 = xor i32 %bitcast_ln89, i32 2147483648" [../test/../src/ban.h:89]   --->   Operation 1137 'xor' 'xor_ln89' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1138 [1/1] (0.00ns)   --->   "%bitcast_ln89_1 = bitcast i32 %xor_ln89" [../test/../src/ban.h:89]   --->   Operation 1138 'bitcast' 'bitcast_ln89_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1139 [2/2] (3.44ns)   --->   "%call_ret7 = call i128 @operator+.1, i32 %ref_tmp95_1_0_0235_load, i32 %ref_tmp95_1_1_0236_load, i32 %ref_tmp95_1_2_0237_load, i32 %res_p, i32 %b_num, i4 %i, i32 %bitcast_ln89_1" [../test/../src/ban.h:89]   --->   Operation 1139 'call' 'call_ret7' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 1140 [1/3] (7.01ns)   --->   "%tmp_224 = fmul i32 %empty_73, i32 %n_2" [../src/ban.cpp:678]   --->   Operation 1140 'fmul' 'tmp_224' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1141 [2/3] (7.01ns)   --->   "%tmp_225 = fmul i32 %empty_72, i32 %n_2" [../src/ban.cpp:678]   --->   Operation 1141 'fmul' 'tmp_225' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1142 [2/3] (7.01ns)   --->   "%tmp_226 = fmul i32 %empty_71, i32 %n_2" [../src/ban.cpp:678]   --->   Operation 1142 'fmul' 'tmp_226' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 67> <Delay = 7.01>
ST_70 : Operation 1143 [1/1] (0.80ns)   --->   "%idx_148 = add i12 %trunc_ln54, i12 7" [../test/vivado_main.cpp:62]   --->   Operation 1143 'add' 'idx_148' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1144 [1/2] (0.62ns)   --->   "%call_ret7 = call i128 @operator+.1, i32 %ref_tmp95_1_0_0235_load, i32 %ref_tmp95_1_1_0236_load, i32 %ref_tmp95_1_2_0237_load, i32 %res_p, i32 %b_num, i4 %i, i32 %bitcast_ln89_1" [../test/../src/ban.h:89]   --->   Operation 1144 'call' 'call_ret7' <Predicate = true> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_7 = extractvalue i128 %call_ret7" [../test/../src/ban.h:89]   --->   Operation 1145 'extractvalue' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1146 [1/1] (0.00ns)   --->   "%ref_tmp95_1 = extractvalue i128 %call_ret7" [../test/../src/ban.h:89]   --->   Operation 1146 'extractvalue' 'ref_tmp95_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1147 [1/1] (0.00ns)   --->   "%ref_tmp95_1_1 = extractvalue i128 %call_ret7" [../test/../src/ban.h:89]   --->   Operation 1147 'extractvalue' 'ref_tmp95_1_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1148 [1/1] (0.00ns)   --->   "%ref_tmp95_1_2 = extractvalue i128 %call_ret7" [../test/../src/ban.h:89]   --->   Operation 1148 'extractvalue' 'ref_tmp95_1_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i12 %idx_148" [../test/vivado_main.cpp:63]   --->   Operation 1149 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i12 %idx_148" [../test/vivado_main.cpp:63]   --->   Operation 1150 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1151 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i12 %idx_148" [../test/vivado_main.cpp:63]   --->   Operation 1151 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_176_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln63, i2 0" [../test/vivado_main.cpp:63]   --->   Operation 1152 'bitconcatenate' 'tmp_176_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1153 [1/1] (0.82ns)   --->   "%sub_ln63 = sub i13 %tmp_176_cast, i13 %zext_ln63_1" [../test/vivado_main.cpp:63]   --->   Operation 1153 'sub' 'sub_ln63' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i13 %sub_ln63" [../test/vivado_main.cpp:63]   --->   Operation 1154 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1155 [1/1] (0.00ns)   --->   "%r_num_addr_33 = getelementptr i32 %r_num, i64 0, i64 %zext_ln63_2" [../test/vivado_main.cpp:63]   --->   Operation 1155 'getelementptr' 'r_num_addr_33' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1156 [1/1] (0.82ns)   --->   "%add_ln63 = add i13 %sub_ln63, i13 1" [../test/vivado_main.cpp:63]   --->   Operation 1156 'add' 'add_ln63' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i13 %add_ln63" [../test/vivado_main.cpp:63]   --->   Operation 1157 'zext' 'zext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1158 [1/1] (0.00ns)   --->   "%r_num_addr_34 = getelementptr i32 %r_num, i64 0, i64 %zext_ln63_3" [../test/vivado_main.cpp:63]   --->   Operation 1158 'getelementptr' 'r_num_addr_34' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1159 [1/1] (0.00ns)   --->   "%r_p_addr_11 = getelementptr i32 %r_p, i64 0, i64 %zext_ln63" [../test/vivado_main.cpp:63]   --->   Operation 1159 'getelementptr' 'r_p_addr_11' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1160 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %tmp_7, i12 %r_p_addr_11" [../test/vivado_main.cpp:63]   --->   Operation 1160 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_70 : Operation 1161 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %ref_tmp95_1, i13 %r_num_addr_33" [../test/vivado_main.cpp:63]   --->   Operation 1161 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_70 : Operation 1162 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %ref_tmp95_1_1, i13 %r_num_addr_34" [../test/vivado_main.cpp:63]   --->   Operation 1162 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_70 : Operation 1163 [1/3] (7.01ns)   --->   "%tmp_225 = fmul i32 %empty_72, i32 %n_2" [../src/ban.cpp:678]   --->   Operation 1163 'fmul' 'tmp_225' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1164 [1/3] (7.01ns)   --->   "%tmp_226 = fmul i32 %empty_71, i32 %n_2" [../src/ban.cpp:678]   --->   Operation 1164 'fmul' 'tmp_226' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1165 [2/2] (2.78ns)   --->   "%tmp_164 = fcmp_oeq  i32 %tmp_224, i32 0" [../src/ban.cpp:77]   --->   Operation 1165 'fcmp' 'tmp_164' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 68> <Delay = 3.54>
ST_71 : Operation 1166 [1/1] (0.80ns)   --->   "%idx_149 = add i12 %trunc_ln54, i12 8" [../test/vivado_main.cpp:63]   --->   Operation 1166 'add' 'idx_149' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1167 [1/1] (0.82ns)   --->   "%add_ln63_1 = add i13 %sub_ln63, i13 2" [../test/vivado_main.cpp:63]   --->   Operation 1167 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i13 %add_ln63_1" [../test/vivado_main.cpp:63]   --->   Operation 1168 'zext' 'zext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1169 [1/1] (0.00ns)   --->   "%r_num_addr_35 = getelementptr i32 %r_num, i64 0, i64 %zext_ln63_4" [../test/vivado_main.cpp:63]   --->   Operation 1169 'getelementptr' 'r_num_addr_35' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1170 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %ref_tmp95_1_2, i13 %r_num_addr_35" [../test/vivado_main.cpp:63]   --->   Operation 1170 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_71 : Operation 1171 [1/1] (0.00ns)   --->   "%bitcast_ln77_1 = bitcast i32 %tmp_224" [../src/ban.cpp:77]   --->   Operation 1171 'bitcast' 'bitcast_ln77_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_1, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 1172 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1173 [1/1] (0.00ns)   --->   "%trunc_ln77_3 = trunc i32 %bitcast_ln77_1" [../src/ban.cpp:77]   --->   Operation 1173 'trunc' 'trunc_ln77_3' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1174 [1/1] (0.84ns)   --->   "%icmp_ln77_4 = icmp_ne  i8 %tmp_163, i8 255" [../src/ban.cpp:77]   --->   Operation 1174 'icmp' 'icmp_ln77_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1175 [1/1] (1.05ns)   --->   "%icmp_ln77_5 = icmp_eq  i23 %trunc_ln77_3, i23 0" [../src/ban.cpp:77]   --->   Operation 1175 'icmp' 'icmp_ln77_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_1)   --->   "%or_ln77_1 = or i1 %icmp_ln77_5, i1 %icmp_ln77_4" [../src/ban.cpp:77]   --->   Operation 1176 'or' 'or_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1177 [1/2] (2.78ns)   --->   "%tmp_164 = fcmp_oeq  i32 %tmp_224, i32 0" [../src/ban.cpp:77]   --->   Operation 1177 'fcmp' 'tmp_164' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1178 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_1 = and i1 %or_ln77_1, i1 %tmp_164" [../src/ban.cpp:77]   --->   Operation 1178 'and' 'and_ln77_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1179 [1/1] (0.47ns)   --->   "%br_ln77 = br i1 %and_ln77_1, void %_ZNK3BanmlEf.exit, void %.preheader21.preheader" [../src/ban.cpp:77]   --->   Operation 1179 'br' 'br_ln77' <Predicate = true> <Delay = 0.47>
ST_71 : Operation 1180 [2/2] (0.00ns)   --->   "%call_ln678 = call void @main_Pipeline_VITIS_LOOP_84_1, i32 %tmp_224, i32 %tmp_225, i32 %tmp_226, i32 %idx_tmp_22_loc" [../src/ban.cpp:678]   --->   Operation 1180 'call' 'call_ln678' <Predicate = (and_ln77_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 69> <Delay = 0.44>
ST_72 : Operation 1181 [1/2] (0.44ns)   --->   "%call_ln678 = call void @main_Pipeline_VITIS_LOOP_84_1, i32 %tmp_224, i32 %tmp_225, i32 %tmp_226, i32 %idx_tmp_22_loc" [../src/ban.cpp:678]   --->   Operation 1181 'call' 'call_ln678' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 70> <Delay = 1.70>
ST_73 : Operation 1182 [1/1] (0.00ns)   --->   "%idx_tmp_22_loc_load = load i32 %idx_tmp_22_loc"   --->   Operation 1182 'load' 'idx_tmp_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1183 [1/1] (0.00ns)   --->   "%empty_75 = trunc i32 %idx_tmp_22_loc_load"   --->   Operation 1183 'trunc' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1184 [1/1] (0.99ns)   --->   "%icmp_ln92_3 = icmp_ult  i32 %idx_tmp_22_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 1184 'icmp' 'icmp_ln92_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1185 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92_3, void %.lr.ph.i.i, void %.lr.ph7.i.i" [../src/ban.cpp:92]   --->   Operation 1185 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_73 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node select_ln92)   --->   "%xor_ln92_1 = xor i2 %empty_75, i2 3" [../src/ban.cpp:92]   --->   Operation 1186 'xor' 'xor_ln92_1' <Predicate = (icmp_ln92_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1187 [1/1] (0.99ns)   --->   "%icmp_ln92_4 = icmp_ne  i32 %idx_tmp_22_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 1187 'icmp' 'icmp_ln92_4' <Predicate = (icmp_ln92_3)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1188 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln92 = select i1 %icmp_ln92_4, i2 %xor_ln92_1, i2 1" [../src/ban.cpp:92]   --->   Operation 1188 'select' 'select_ln92' <Predicate = (icmp_ln92_3)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1189 [2/2] (0.42ns)   --->   "%call_ln678 = call void @main_Pipeline_VITIS_LOOP_92_2, i32 %tmp_224, i32 %tmp_225, i32 %tmp_226, i2 %empty_75, i2 %select_ln92, i32 %res_num_load_21005_loc, i32 %res_num_load_1999_loc, i32 %res_num_load993_loc" [../src/ban.cpp:678]   --->   Operation 1189 'call' 'call_ln678' <Predicate = (icmp_ln92_3)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 71> <Delay = 0.44>
ST_74 : Operation 1190 [1/2] (0.44ns)   --->   "%call_ln678 = call void @main_Pipeline_VITIS_LOOP_92_2, i32 %tmp_224, i32 %tmp_225, i32 %tmp_226, i2 %empty_75, i2 %select_ln92, i32 %res_num_load_21005_loc, i32 %res_num_load_1999_loc, i32 %res_num_load993_loc" [../src/ban.cpp:678]   --->   Operation 1190 'call' 'call_ln678' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 72> <Delay = 4.30>
ST_75 : Operation 1191 [1/1] (0.00ns)   --->   "%res_num_load_10 = load i32 %res_num_load_21005_loc"   --->   Operation 1191 'load' 'res_num_load_10' <Predicate = (icmp_ln92_3)> <Delay = 0.00>
ST_75 : Operation 1192 [1/1] (0.00ns)   --->   "%res_num_load_11 = load i32 %res_num_load_1999_loc"   --->   Operation 1192 'load' 'res_num_load_11' <Predicate = (icmp_ln92_3)> <Delay = 0.00>
ST_75 : Operation 1193 [1/1] (0.00ns)   --->   "%res_num_load_12 = load i32 %res_num_load993_loc"   --->   Operation 1193 'load' 'res_num_load_12' <Predicate = (icmp_ln92_3)> <Delay = 0.00>
ST_75 : Operation 1194 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty_75" [../src/ban.cpp:92]   --->   Operation 1194 'sub' 'sub_ln92' <Predicate = (icmp_ln92_3)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1195 [1/1] (0.54ns)   --->   "%base_30 = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 1195 'add' 'base_30' <Predicate = (icmp_ln92_3)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node tmp_227)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 1196 'xor' 'xor_ln100' <Predicate = (icmp_ln92_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node tmp_227)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 1197 'sext' 'sext_ln100' <Predicate = (icmp_ln92_3)> <Delay = 0.00>
ST_75 : Operation 1198 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_227 = add i32 %sext_ln100, i32 %res_p" [../src/ban.cpp:100]   --->   Operation 1198 'add' 'tmp_227' <Predicate = (icmp_ln92_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1199 [1/1] (0.44ns)   --->   "%icmp_ln104_7 = icmp_eq  i2 %base_30, i2 3" [../src/ban.cpp:104]   --->   Operation 1199 'icmp' 'icmp_ln104_7' <Predicate = (icmp_ln92_3)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1200 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104_7, void %.lr.ph.i.i, void %_ZNK3BanmlEf.exit" [../src/ban.cpp:104]   --->   Operation 1200 'br' 'br_ln104' <Predicate = (icmp_ln92_3)> <Delay = 0.47>
ST_75 : Operation 1201 [1/1] (0.00ns)   --->   "%res_num_load_21003 = phi i32 %tmp_226, void %.preheader21.preheader, i32 %res_num_load_10, void %.lr.ph7.i.i"   --->   Operation 1201 'phi' 'res_num_load_21003' <Predicate = (!icmp_ln104_7) | (!icmp_ln92_3)> <Delay = 0.00>
ST_75 : Operation 1202 [1/1] (0.00ns)   --->   "%res_num_load_1997 = phi i32 %tmp_225, void %.preheader21.preheader, i32 %res_num_load_11, void %.lr.ph7.i.i"   --->   Operation 1202 'phi' 'res_num_load_1997' <Predicate = (!icmp_ln104_7) | (!icmp_ln92_3)> <Delay = 0.00>
ST_75 : Operation 1203 [1/1] (0.00ns)   --->   "%res_num_load991 = phi i32 %tmp_224, void %.preheader21.preheader, i32 %res_num_load_12, void %.lr.ph7.i.i"   --->   Operation 1203 'phi' 'res_num_load991' <Predicate = (!icmp_ln104_7) | (!icmp_ln92_3)> <Delay = 0.00>
ST_75 : Operation 1204 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i18271831 = phi i2 0, void %.preheader21.preheader, i2 %base_30, void %.lr.ph7.i.i"   --->   Operation 1204 'phi' 'base_0_lcssa_i_i18271831' <Predicate = (!icmp_ln104_7) | (!icmp_ln92_3)> <Delay = 0.00>
ST_75 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln104_3 = zext i2 %base_0_lcssa_i_i18271831" [../src/ban.cpp:104]   --->   Operation 1205 'zext' 'zext_ln104_3' <Predicate = (!icmp_ln104_7) | (!icmp_ln92_3)> <Delay = 0.00>
ST_75 : Operation 1206 [1/1] (0.44ns)   --->   "%icmp_ln104_8 = icmp_ne  i2 %base_0_lcssa_i_i18271831, i2 3" [../src/ban.cpp:104]   --->   Operation 1206 'icmp' 'icmp_ln104_8' <Predicate = (!icmp_ln104_7) | (!icmp_ln92_3)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1207 [1/1] (0.54ns)   --->   "%add_ln104_1 = add i3 %zext_ln104_3, i3 1" [../src/ban.cpp:104]   --->   Operation 1207 'add' 'add_ln104_1' <Predicate = (!icmp_ln104_7) | (!icmp_ln92_3)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1208 [1/1] (0.20ns)   --->   "%select_ln104_1 = select i1 %icmp_ln104_8, i3 3, i3 %add_ln104_1" [../src/ban.cpp:104]   --->   Operation 1208 'select' 'select_ln104_1' <Predicate = (!icmp_ln104_7) | (!icmp_ln92_3)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1209 [2/2] (1.52ns)   --->   "%call_ln678 = call void @main_Pipeline_VITIS_LOOP_104_3, i32 %res_num_load_21003, i32 %res_num_load_1997, i32 %res_num_load991, i2 %base_0_lcssa_i_i18271831, i3 %select_ln104_1, i32 %res_num_load_21002_loc, i32 %res_num_load_1996_loc, i32 %res_num_load990_loc" [../src/ban.cpp:678]   --->   Operation 1209 'call' 'call_ln678' <Predicate = (!icmp_ln104_7) | (!icmp_ln92_3)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 73> <Delay = 1.01>
ST_76 : Operation 1210 [1/2] (1.01ns)   --->   "%call_ln678 = call void @main_Pipeline_VITIS_LOOP_104_3, i32 %res_num_load_21003, i32 %res_num_load_1997, i32 %res_num_load991, i2 %base_0_lcssa_i_i18271831, i3 %select_ln104_1, i32 %res_num_load_21002_loc, i32 %res_num_load_1996_loc, i32 %res_num_load990_loc" [../src/ban.cpp:678]   --->   Operation 1210 'call' 'call_ln678' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 74> <Delay = 2.05>
ST_77 : Operation 1211 [1/1] (0.00ns)   --->   "%empty_76 = phi i32 0, void %.preheader21.preheader, i32 %tmp_227, void %.lr.ph7.i.i"   --->   Operation 1211 'phi' 'empty_76' <Predicate = (and_ln77_1 & !icmp_ln104_7) | (and_ln77_1 & !icmp_ln92_3)> <Delay = 0.00>
ST_77 : Operation 1212 [1/1] (0.00ns)   --->   "%res_num_load_13 = load i32 %res_num_load_21002_loc"   --->   Operation 1212 'load' 'res_num_load_13' <Predicate = (and_ln77_1 & !icmp_ln104_7) | (and_ln77_1 & !icmp_ln92_3)> <Delay = 0.00>
ST_77 : Operation 1213 [1/1] (0.00ns)   --->   "%res_num_load_14 = load i32 %res_num_load_1996_loc"   --->   Operation 1213 'load' 'res_num_load_14' <Predicate = (and_ln77_1 & !icmp_ln104_7) | (and_ln77_1 & !icmp_ln92_3)> <Delay = 0.00>
ST_77 : Operation 1214 [1/1] (0.00ns)   --->   "%res_num_load_15 = load i32 %res_num_load990_loc"   --->   Operation 1214 'load' 'res_num_load_15' <Predicate = (and_ln77_1 & !icmp_ln104_7) | (and_ln77_1 & !icmp_ln92_3)> <Delay = 0.00>
ST_77 : Operation 1215 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZNK3BanmlEf.exit"   --->   Operation 1215 'br' 'br_ln0' <Predicate = (and_ln77_1 & !icmp_ln104_7) | (and_ln77_1 & !icmp_ln92_3)> <Delay = 0.47>
ST_77 : Operation 1216 [1/1] (0.00ns)   --->   "%res_num_load = phi i32 %res_num_load_15, void %.lr.ph.i.i, i32 %tmp_224, void %_ZNK3BanltERKS_.exit, i32 %res_num_load_12, void %.lr.ph7.i.i"   --->   Operation 1216 'phi' 'res_num_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i12 %idx_149" [../test/vivado_main.cpp:64]   --->   Operation 1217 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1218 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i12 %idx_149" [../test/vivado_main.cpp:64]   --->   Operation 1218 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_190_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln64, i2 0" [../test/vivado_main.cpp:64]   --->   Operation 1219 'bitconcatenate' 'tmp_190_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1220 [1/1] (0.82ns)   --->   "%sub_ln64 = sub i13 %tmp_190_cast, i13 %zext_ln64_1" [../test/vivado_main.cpp:64]   --->   Operation 1220 'sub' 'sub_ln64' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1221 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i13 %sub_ln64" [../test/vivado_main.cpp:64]   --->   Operation 1221 'zext' 'zext_ln64_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1222 [1/1] (0.00ns)   --->   "%r_num_addr_51 = getelementptr i32 %r_num, i64 0, i64 %zext_ln64_2" [../test/vivado_main.cpp:64]   --->   Operation 1222 'getelementptr' 'r_num_addr_51' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1223 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 %res_num_load, i13 %r_num_addr_51" [../test/vivado_main.cpp:64]   --->   Operation 1223 'store' 'store_ln64' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_77 : Operation 1224 [2/2] (2.01ns)   --->   "%call_ret8 = call i128 @operator/.1.2, i32 %res_p, i32 %b_num, i4 %i, i32 %n_2" [../test/vivado_main.cpp:65]   --->   Operation 1224 'call' 'call_ret8' <Predicate = true> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln89, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 1225 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1226 [1/1] (0.00ns)   --->   "%trunc_ln61_7 = trunc i32 %bitcast_ln89" [../src/ban.cpp:61]   --->   Operation 1226 'trunc' 'trunc_ln61_7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1227 [1/1] (0.84ns)   --->   "%icmp_ln61_19 = icmp_ne  i8 %tmp_165, i8 255" [../src/ban.cpp:61]   --->   Operation 1227 'icmp' 'icmp_ln61_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1228 [1/1] (1.05ns)   --->   "%icmp_ln61_20 = icmp_eq  i23 %trunc_ln61_7, i23 0" [../src/ban.cpp:61]   --->   Operation 1228 'icmp' 'icmp_ln61_20' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_6)   --->   "%or_ln61_8 = or i1 %icmp_ln61_20, i1 %icmp_ln61_19" [../src/ban.cpp:61]   --->   Operation 1229 'or' 'or_ln61_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1230 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_6 = and i1 %or_ln61_3, i1 %or_ln61_8" [../src/ban.cpp:61]   --->   Operation 1230 'and' 'and_ln61_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 75> <Delay = 2.05>
ST_78 : Operation 1231 [1/1] (0.00ns)   --->   "%res_num_load_2 = phi i32 %res_num_load_13, void %.lr.ph.i.i, i32 %tmp_226, void %_ZNK3BanltERKS_.exit, i32 %res_num_load_10, void %.lr.ph7.i.i"   --->   Operation 1231 'phi' 'res_num_load_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1232 [1/1] (0.00ns)   --->   "%res_num_load_1 = phi i32 %res_num_load_14, void %.lr.ph.i.i, i32 %tmp_225, void %_ZNK3BanltERKS_.exit, i32 %res_num_load_11, void %.lr.ph7.i.i"   --->   Operation 1232 'phi' 'res_num_load_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1233 [1/1] (0.00ns)   --->   "%res_p_2 = phi i32 %empty_76, void %.lr.ph.i.i, i32 %res_p, void %_ZNK3BanltERKS_.exit, i32 %tmp_227, void %.lr.ph7.i.i"   --->   Operation 1233 'phi' 'res_p_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1234 [1/1] (0.80ns)   --->   "%idx_150 = add i12 %trunc_ln54, i12 9" [../test/vivado_main.cpp:64]   --->   Operation 1234 'add' 'idx_150' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i12 %idx_149" [../test/vivado_main.cpp:64]   --->   Operation 1235 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1236 [1/1] (0.82ns)   --->   "%add_ln64 = add i13 %sub_ln64, i13 1" [../test/vivado_main.cpp:64]   --->   Operation 1236 'add' 'add_ln64' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln64_3 = zext i13 %add_ln64" [../test/vivado_main.cpp:64]   --->   Operation 1237 'zext' 'zext_ln64_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1238 [1/1] (0.00ns)   --->   "%r_num_addr_52 = getelementptr i32 %r_num, i64 0, i64 %zext_ln64_3" [../test/vivado_main.cpp:64]   --->   Operation 1238 'getelementptr' 'r_num_addr_52' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1239 [1/1] (0.82ns)   --->   "%add_ln64_1 = add i13 %sub_ln64, i13 2" [../test/vivado_main.cpp:64]   --->   Operation 1239 'add' 'add_ln64_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1240 [1/1] (0.00ns)   --->   "%zext_ln64_4 = zext i13 %add_ln64_1" [../test/vivado_main.cpp:64]   --->   Operation 1240 'zext' 'zext_ln64_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1241 [1/1] (0.00ns)   --->   "%r_num_addr_53 = getelementptr i32 %r_num, i64 0, i64 %zext_ln64_4" [../test/vivado_main.cpp:64]   --->   Operation 1241 'getelementptr' 'r_num_addr_53' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1242 [1/1] (0.00ns)   --->   "%r_p_addr_17 = getelementptr i32 %r_p, i64 0, i64 %zext_ln64" [../test/vivado_main.cpp:64]   --->   Operation 1242 'getelementptr' 'r_p_addr_17' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1243 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 %res_p_2, i12 %r_p_addr_17" [../test/vivado_main.cpp:64]   --->   Operation 1243 'store' 'store_ln64' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_78 : Operation 1244 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 %res_num_load_1, i13 %r_num_addr_52" [../test/vivado_main.cpp:64]   --->   Operation 1244 'store' 'store_ln64' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_78 : Operation 1245 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 %res_num_load_2, i13 %r_num_addr_53" [../test/vivado_main.cpp:64]   --->   Operation 1245 'store' 'store_ln64' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_78 : Operation 1246 [1/2] (0.52ns)   --->   "%call_ret8 = call i128 @operator/.1.2, i32 %res_p, i32 %b_num, i4 %i, i32 %n_2" [../test/vivado_main.cpp:65]   --->   Operation 1246 'call' 'call_ret8' <Predicate = true> <Delay = 0.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 1247 [1/1] (0.00ns)   --->   "%tmp_11 = extractvalue i128 %call_ret8" [../test/vivado_main.cpp:65]   --->   Operation 1247 'extractvalue' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1248 [1/1] (0.00ns)   --->   "%ref_tmp111_1 = extractvalue i128 %call_ret8" [../test/vivado_main.cpp:65]   --->   Operation 1248 'extractvalue' 'ref_tmp111_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1249 [1/1] (0.00ns)   --->   "%ref_tmp111_1_1 = extractvalue i128 %call_ret8" [../test/vivado_main.cpp:65]   --->   Operation 1249 'extractvalue' 'ref_tmp111_1_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1250 [1/1] (0.00ns)   --->   "%ref_tmp111_1_2 = extractvalue i128 %call_ret8" [../test/vivado_main.cpp:65]   --->   Operation 1250 'extractvalue' 'ref_tmp111_1_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i12 %idx_150" [../test/vivado_main.cpp:65]   --->   Operation 1251 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i12 %idx_150" [../test/vivado_main.cpp:65]   --->   Operation 1252 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1253 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i12 %idx_150" [../test/vivado_main.cpp:65]   --->   Operation 1253 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_191_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln65, i2 0" [../test/vivado_main.cpp:65]   --->   Operation 1254 'bitconcatenate' 'tmp_191_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1255 [1/1] (0.82ns)   --->   "%sub_ln65 = sub i13 %tmp_191_cast, i13 %zext_ln65_1" [../test/vivado_main.cpp:65]   --->   Operation 1255 'sub' 'sub_ln65' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1256 [1/1] (0.00ns)   --->   "%r_p_addr_18 = getelementptr i32 %r_p, i64 0, i64 %zext_ln65" [../test/vivado_main.cpp:65]   --->   Operation 1256 'getelementptr' 'r_p_addr_18' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1257 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %tmp_11, i12 %r_p_addr_18" [../test/vivado_main.cpp:65]   --->   Operation 1257 'store' 'store_ln65' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>

State 79 <SV = 76> <Delay = 2.78>
ST_79 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i13 %sub_ln65" [../test/vivado_main.cpp:65]   --->   Operation 1258 'zext' 'zext_ln65_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1259 [1/1] (0.00ns)   --->   "%r_num_addr_54 = getelementptr i32 %r_num, i64 0, i64 %zext_ln65_2" [../test/vivado_main.cpp:65]   --->   Operation 1259 'getelementptr' 'r_num_addr_54' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1260 [1/1] (0.82ns)   --->   "%add_ln65 = add i13 %sub_ln65, i13 1" [../test/vivado_main.cpp:65]   --->   Operation 1260 'add' 'add_ln65' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1261 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i13 %add_ln65" [../test/vivado_main.cpp:65]   --->   Operation 1261 'zext' 'zext_ln65_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1262 [1/1] (0.00ns)   --->   "%r_num_addr_55 = getelementptr i32 %r_num, i64 0, i64 %zext_ln65_3" [../test/vivado_main.cpp:65]   --->   Operation 1262 'getelementptr' 'r_num_addr_55' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1263 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %ref_tmp111_1, i13 %r_num_addr_54" [../test/vivado_main.cpp:65]   --->   Operation 1263 'store' 'store_ln65' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_79 : Operation 1264 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %ref_tmp111_1_1, i13 %r_num_addr_55" [../test/vivado_main.cpp:65]   --->   Operation 1264 'store' 'store_ln65' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_79 : Operation 1265 [2/2] (2.78ns)   --->   "%call_ret10 = call i128 @operator/, i32 %n_2, i32 %res_p, i32 %b_num, i4 %i" [../test/vivado_main.cpp:66]   --->   Operation 1265 'call' 'call_ret10' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 77> <Delay = 2.86>
ST_80 : Operation 1266 [1/1] (0.80ns)   --->   "%idx_151 = add i12 %trunc_ln54, i12 10" [../test/vivado_main.cpp:65]   --->   Operation 1266 'add' 'idx_151' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1267 [1/1] (0.82ns)   --->   "%add_ln65_1 = add i13 %sub_ln65, i13 2" [../test/vivado_main.cpp:65]   --->   Operation 1267 'add' 'add_ln65_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln65_4 = zext i13 %add_ln65_1" [../test/vivado_main.cpp:65]   --->   Operation 1268 'zext' 'zext_ln65_4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1269 [1/1] (0.00ns)   --->   "%r_num_addr_56 = getelementptr i32 %r_num, i64 0, i64 %zext_ln65_4" [../test/vivado_main.cpp:65]   --->   Operation 1269 'getelementptr' 'r_num_addr_56' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1270 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %ref_tmp111_1_2, i13 %r_num_addr_56" [../test/vivado_main.cpp:65]   --->   Operation 1270 'store' 'store_ln65' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_80 : Operation 1271 [1/2] (0.52ns)   --->   "%call_ret10 = call i128 @operator/, i32 %n_2, i32 %res_p, i32 %b_num, i4 %i" [../test/vivado_main.cpp:66]   --->   Operation 1271 'call' 'call_ret10' <Predicate = true> <Delay = 0.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_12 = extractvalue i128 %call_ret10" [../test/vivado_main.cpp:66]   --->   Operation 1272 'extractvalue' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1273 [1/1] (0.00ns)   --->   "%ref_tmp119_1 = extractvalue i128 %call_ret10" [../test/vivado_main.cpp:66]   --->   Operation 1273 'extractvalue' 'ref_tmp119_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1274 [1/1] (0.00ns)   --->   "%ref_tmp119_1_1 = extractvalue i128 %call_ret10" [../test/vivado_main.cpp:66]   --->   Operation 1274 'extractvalue' 'ref_tmp119_1_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1275 [1/1] (0.00ns)   --->   "%ref_tmp119_1_2 = extractvalue i128 %call_ret10" [../test/vivado_main.cpp:66]   --->   Operation 1275 'extractvalue' 'ref_tmp119_1_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i12 %idx_151" [../test/vivado_main.cpp:66]   --->   Operation 1276 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i12 %idx_151" [../test/vivado_main.cpp:66]   --->   Operation 1277 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1278 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i12 %idx_151" [../test/vivado_main.cpp:66]   --->   Operation 1278 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_192_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln66, i2 0" [../test/vivado_main.cpp:66]   --->   Operation 1279 'bitconcatenate' 'tmp_192_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1280 [1/1] (0.82ns)   --->   "%sub_ln66 = sub i13 %tmp_192_cast, i13 %zext_ln66_1" [../test/vivado_main.cpp:66]   --->   Operation 1280 'sub' 'sub_ln66' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1281 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i13 %sub_ln66" [../test/vivado_main.cpp:66]   --->   Operation 1281 'zext' 'zext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1282 [1/1] (0.00ns)   --->   "%r_num_addr_57 = getelementptr i32 %r_num, i64 0, i64 %zext_ln66_2" [../test/vivado_main.cpp:66]   --->   Operation 1282 'getelementptr' 'r_num_addr_57' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1283 [1/1] (0.00ns)   --->   "%r_p_addr_19 = getelementptr i32 %r_p, i64 0, i64 %zext_ln66" [../test/vivado_main.cpp:66]   --->   Operation 1283 'getelementptr' 'r_p_addr_19' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1284 [1/1] (1.23ns)   --->   "%store_ln66 = store i32 %tmp_12, i12 %r_p_addr_19" [../test/vivado_main.cpp:66]   --->   Operation 1284 'store' 'store_ln66' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_80 : Operation 1285 [1/1] (1.23ns)   --->   "%store_ln66 = store i32 %ref_tmp119_1, i13 %r_num_addr_57" [../test/vivado_main.cpp:66]   --->   Operation 1285 'store' 'store_ln66' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_80 : Operation 1286 [2/2] (2.78ns)   --->   "%tmp_166 = fcmp_oeq  i32 %empty_73, i32 %n_2" [../src/ban.cpp:61]   --->   Operation 1286 'fcmp' 'tmp_166' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 78> <Delay = 5.08>
ST_81 : Operation 1287 [1/1] (0.80ns)   --->   "%idx_153 = add i12 %trunc_ln54, i12 11" [../test/vivado_main.cpp:66]   --->   Operation 1287 'add' 'idx_153' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1288 [1/1] (0.82ns)   --->   "%add_ln66 = add i13 %sub_ln66, i13 1" [../test/vivado_main.cpp:66]   --->   Operation 1288 'add' 'add_ln66' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln66_3 = zext i13 %add_ln66" [../test/vivado_main.cpp:66]   --->   Operation 1289 'zext' 'zext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1290 [1/1] (0.00ns)   --->   "%r_num_addr_58 = getelementptr i32 %r_num, i64 0, i64 %zext_ln66_3" [../test/vivado_main.cpp:66]   --->   Operation 1290 'getelementptr' 'r_num_addr_58' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1291 [1/1] (0.82ns)   --->   "%add_ln66_1 = add i13 %sub_ln66, i13 2" [../test/vivado_main.cpp:66]   --->   Operation 1291 'add' 'add_ln66_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1292 [1/1] (0.00ns)   --->   "%zext_ln66_4 = zext i13 %add_ln66_1" [../test/vivado_main.cpp:66]   --->   Operation 1292 'zext' 'zext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1293 [1/1] (0.00ns)   --->   "%r_num_addr_59 = getelementptr i32 %r_num, i64 0, i64 %zext_ln66_4" [../test/vivado_main.cpp:66]   --->   Operation 1293 'getelementptr' 'r_num_addr_59' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1294 [1/1] (1.23ns)   --->   "%store_ln66 = store i32 %ref_tmp119_1_1, i13 %r_num_addr_58" [../test/vivado_main.cpp:66]   --->   Operation 1294 'store' 'store_ln66' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_81 : Operation 1295 [1/1] (1.23ns)   --->   "%store_ln66 = store i32 %ref_tmp119_1_2, i13 %r_num_addr_59" [../test/vivado_main.cpp:66]   --->   Operation 1295 'store' 'store_ln66' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_81 : Operation 1296 [1/2] (2.78ns)   --->   "%tmp_166 = fcmp_oeq  i32 %empty_73, i32 %n_2" [../src/ban.cpp:61]   --->   Operation 1296 'fcmp' 'tmp_166' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node or_ln61_2)   --->   "%and_ln61_7 = and i1 %and_ln61_6, i1 %tmp_166" [../src/ban.cpp:61]   --->   Operation 1297 'and' 'and_ln61_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node or_ln61_2)   --->   "%xor_ln61_1 = xor i1 %and_ln61_7, i1 1" [../src/ban.cpp:61]   --->   Operation 1298 'xor' 'xor_ln61_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1299 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln61_2 = or i1 %icmp_ln61, i1 %xor_ln61_1" [../src/ban.cpp:61]   --->   Operation 1299 'or' 'or_ln61_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1300 [1/1] (0.42ns)   --->   "%br_ln61 = br i1 %or_ln61_2, void %.preheader20.preheader, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:61]   --->   Operation 1300 'br' 'br_ln61' <Predicate = true> <Delay = 0.42>
ST_81 : Operation 1301 [2/2] (2.01ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_68_1, i6 %sub_ln542, i32 %b_num, i1 %res_4_loc" [../src/ban.cpp:542]   --->   Operation 1301 'call' 'call_ln542' <Predicate = (!or_ln61_2)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 79> <Delay = 0.00>
ST_82 : Operation 1302 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_68_1, i6 %sub_ln542, i32 %b_num, i1 %res_4_loc" [../src/ban.cpp:542]   --->   Operation 1302 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 80> <Delay = 5.62>
ST_83 : Operation 1303 [1/1] (0.00ns)   --->   "%res_4_loc_load = load i1 %res_4_loc"   --->   Operation 1303 'load' 'res_4_loc_load' <Predicate = (!or_ln61_2)> <Delay = 0.00>
ST_83 : Operation 1304 [1/1] (0.42ns)   --->   "%br_ln0 = br void %_ZNK3BaneqEf.exit"   --->   Operation 1304 'br' 'br_ln0' <Predicate = (!or_ln61_2)> <Delay = 0.42>
ST_83 : Operation 1305 [1/1] (0.00ns)   --->   "%retval_0_i561 = phi i1 %res_4_loc_load, void %.preheader20.preheader, i1 0, void %_ZNK3BanmlEf.exit"   --->   Operation 1305 'phi' 'retval_0_i561' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i1 %retval_0_i561" [../test/vivado_main.cpp:67]   --->   Operation 1306 'zext' 'zext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1307 [4/4] (5.19ns)   --->   "%n_3 = uitofp i32 %zext_ln67_1" [../test/vivado_main.cpp:67]   --->   Operation 1307 'uitofp' 'n_3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 81> <Delay = 5.19>
ST_84 : Operation 1308 [3/4] (5.19ns)   --->   "%n_3 = uitofp i32 %zext_ln67_1" [../test/vivado_main.cpp:67]   --->   Operation 1308 'uitofp' 'n_3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 82> <Delay = 5.19>
ST_85 : Operation 1309 [2/4] (5.19ns)   --->   "%n_3 = uitofp i32 %zext_ln67_1" [../test/vivado_main.cpp:67]   --->   Operation 1309 'uitofp' 'n_3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1310 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i12 %idx_153" [../test/vivado_main.cpp:67]   --->   Operation 1310 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1311 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i12 %idx_153" [../test/vivado_main.cpp:67]   --->   Operation 1311 'zext' 'zext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1312 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i12 %idx_153" [../test/vivado_main.cpp:67]   --->   Operation 1312 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1313 [1/1] (0.00ns)   --->   "%tmp_196_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln67, i2 0" [../test/vivado_main.cpp:67]   --->   Operation 1313 'bitconcatenate' 'tmp_196_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1314 [1/1] (0.82ns)   --->   "%sub_ln67 = sub i13 %tmp_196_cast, i13 %zext_ln67_2" [../test/vivado_main.cpp:67]   --->   Operation 1314 'sub' 'sub_ln67' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1315 [1/1] (0.82ns)   --->   "%add_ln67 = add i13 %sub_ln67, i13 1" [../test/vivado_main.cpp:67]   --->   Operation 1315 'add' 'add_ln67' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln67_4 = zext i13 %add_ln67" [../test/vivado_main.cpp:67]   --->   Operation 1316 'zext' 'zext_ln67_4' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1317 [1/1] (0.00ns)   --->   "%r_num_addr_61 = getelementptr i32 %r_num, i64 0, i64 %zext_ln67_4" [../test/vivado_main.cpp:67]   --->   Operation 1317 'getelementptr' 'r_num_addr_61' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1318 [1/1] (0.82ns)   --->   "%add_ln67_1 = add i13 %sub_ln67, i13 2" [../test/vivado_main.cpp:67]   --->   Operation 1318 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln67_5 = zext i13 %add_ln67_1" [../test/vivado_main.cpp:67]   --->   Operation 1319 'zext' 'zext_ln67_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1320 [1/1] (0.00ns)   --->   "%r_num_addr_62 = getelementptr i32 %r_num, i64 0, i64 %zext_ln67_5" [../test/vivado_main.cpp:67]   --->   Operation 1320 'getelementptr' 'r_num_addr_62' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1321 [1/1] (0.00ns)   --->   "%r_p_addr_20 = getelementptr i32 %r_p, i64 0, i64 %zext_ln67" [../test/vivado_main.cpp:67]   --->   Operation 1321 'getelementptr' 'r_p_addr_20' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1322 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 0, i12 %r_p_addr_20" [../test/vivado_main.cpp:67]   --->   Operation 1322 'store' 'store_ln67' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_85 : Operation 1323 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 0, i13 %r_num_addr_61" [../test/vivado_main.cpp:67]   --->   Operation 1323 'store' 'store_ln67' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_85 : Operation 1324 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 0, i13 %r_num_addr_62" [../test/vivado_main.cpp:67]   --->   Operation 1324 'store' 'store_ln67' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 86 <SV = 83> <Delay = 6.43>
ST_86 : Operation 1325 [1/4] (5.19ns)   --->   "%n_3 = uitofp i32 %zext_ln67_1" [../test/vivado_main.cpp:67]   --->   Operation 1325 'uitofp' 'n_3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1326 [1/1] (0.80ns)   --->   "%idx_154 = add i12 %trunc_ln54, i12 12" [../test/vivado_main.cpp:67]   --->   Operation 1326 'add' 'idx_154' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i13 %sub_ln67" [../test/vivado_main.cpp:67]   --->   Operation 1327 'zext' 'zext_ln67_3' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1328 [1/1] (0.00ns)   --->   "%r_num_addr_60 = getelementptr i32 %r_num, i64 0, i64 %zext_ln67_3" [../test/vivado_main.cpp:67]   --->   Operation 1328 'getelementptr' 'r_num_addr_60' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1329 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 %n_3, i13 %r_num_addr_60" [../test/vivado_main.cpp:67]   --->   Operation 1329 'store' 'store_ln67' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_86 : Operation 1330 [1/1] (0.99ns)   --->   "%icmp_ln472 = icmp_sgt  i32 %res_p, i32 0" [../src/ban.cpp:472]   --->   Operation 1330 'icmp' 'icmp_ln472' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1331 [1/1] (0.00ns)   --->   "%br_ln472 = br i1 %icmp_ln472, void, void" [../src/ban.cpp:472]   --->   Operation 1331 'br' 'br_ln472' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1332 [2/2] (2.78ns)   --->   "%tmp_169 = fcmp_olt  i32 %empty_73, i32 %n_2" [../src/ban.cpp:490]   --->   Operation 1332 'fcmp' 'tmp_169' <Predicate = (!icmp_ln472)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1333 [2/2] (2.78ns)   --->   "%tmp_167 = fcmp_olt  i32 %empty_73, i32 0" [../src/ban.cpp:473]   --->   Operation 1333 'fcmp' 'tmp_167' <Predicate = (icmp_ln472)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 84> <Delay = 3.59>
ST_87 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node or_ln490)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %res_p, i32 31" [../src/ban.cpp:478]   --->   Operation 1334 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1335 [1/2] (2.78ns)   --->   "%tmp_169 = fcmp_olt  i32 %empty_73, i32 %n_2" [../src/ban.cpp:490]   --->   Operation 1335 'fcmp' 'tmp_169' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node or_ln490)   --->   "%and_ln490 = and i1 %and_ln61_6, i1 %tmp_169" [../src/ban.cpp:490]   --->   Operation 1336 'and' 'and_ln490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1337 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln490 = or i1 %tmp_168, i1 %and_ln490" [../src/ban.cpp:490]   --->   Operation 1337 'or' 'or_ln490' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1338 [1/1] (0.52ns)   --->   "%br_ln478 = br i1 %or_ln490, void, void %_ZNK3BanltEf.exit" [../src/ban.cpp:478]   --->   Operation 1338 'br' 'br_ln478' <Predicate = true> <Delay = 0.52>
ST_87 : Operation 1339 [2/2] (2.78ns)   --->   "%tmp_170 = fcmp_ogt  i32 %empty_73, i32 %n_2" [../src/ban.cpp:492]   --->   Operation 1339 'fcmp' 'tmp_170' <Predicate = (!or_ln490)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 85> <Delay = 5.08>
ST_88 : Operation 1340 [1/2] (2.78ns)   --->   "%tmp_170 = fcmp_ogt  i32 %empty_73, i32 %n_2" [../src/ban.cpp:492]   --->   Operation 1340 'fcmp' 'tmp_170' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1341 [1/1] (0.28ns)   --->   "%and_ln492 = and i1 %and_ln61_6, i1 %tmp_170" [../src/ban.cpp:492]   --->   Operation 1341 'and' 'and_ln492' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1342 [1/1] (0.52ns)   --->   "%br_ln492 = br i1 %and_ln492, void %.preheader19.preheader, void %_ZNK3BanltEf.exit" [../src/ban.cpp:492]   --->   Operation 1342 'br' 'br_ln492' <Predicate = true> <Delay = 0.52>
ST_88 : Operation 1343 [2/2] (2.01ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_497_1, i6 %sub_ln542, i32 %b_num, i1 %res_6_loc" [../src/ban.cpp:542]   --->   Operation 1343 'call' 'call_ln542' <Predicate = (!and_ln492)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 86> <Delay = 0.00>
ST_89 : Operation 1344 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_497_1, i6 %sub_ln542, i32 %b_num, i1 %res_6_loc" [../src/ban.cpp:542]   --->   Operation 1344 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 87> <Delay = 5.72>
ST_90 : Operation 1345 [1/1] (0.00ns)   --->   "%res_6_loc_load = load i1 %res_6_loc"   --->   Operation 1345 'load' 'res_6_loc_load' <Predicate = (!icmp_ln472 & !or_ln490 & !and_ln492)> <Delay = 0.00>
ST_90 : Operation 1346 [1/1] (0.52ns)   --->   "%br_ln0 = br void %_ZNK3BanltEf.exit"   --->   Operation 1346 'br' 'br_ln0' <Predicate = (!icmp_ln472 & !or_ln490 & !and_ln492)> <Delay = 0.52>
ST_90 : Operation 1347 [1/1] (0.00ns)   --->   "%retval_0_i577 = phi i1 %and_ln473, void, i1 %res_6_loc_load, void %.preheader19.preheader, i1 1, void, i1 0, void" [../src/ban.cpp:473]   --->   Operation 1347 'phi' 'retval_0_i577' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i1 %retval_0_i577" [../test/vivado_main.cpp:68]   --->   Operation 1348 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1349 [4/4] (5.19ns)   --->   "%n_4 = uitofp i32 %zext_ln68_1" [../test/vivado_main.cpp:68]   --->   Operation 1349 'uitofp' 'n_4' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1350 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i12 %idx_154" [../test/vivado_main.cpp:68]   --->   Operation 1350 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1351 [1/1] (0.00ns)   --->   "%r_p_addr_21 = getelementptr i32 %r_p, i64 0, i64 %zext_ln68" [../test/vivado_main.cpp:68]   --->   Operation 1351 'getelementptr' 'r_p_addr_21' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1352 [1/1] (1.23ns)   --->   "%store_ln68 = store i32 0, i12 %r_p_addr_21" [../test/vivado_main.cpp:68]   --->   Operation 1352 'store' 'store_ln68' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>

State 91 <SV = 84> <Delay = 3.06>
ST_91 : Operation 1353 [1/2] (2.78ns)   --->   "%tmp_167 = fcmp_olt  i32 %empty_73, i32 0" [../src/ban.cpp:473]   --->   Operation 1353 'fcmp' 'tmp_167' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1354 [1/1] (0.28ns)   --->   "%and_ln473 = and i1 %or_ln61_3, i1 %tmp_167" [../src/ban.cpp:473]   --->   Operation 1354 'and' 'and_ln473' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1355 [1/1] (0.52ns)   --->   "%br_ln473 = br void %_ZNK3BanltEf.exit" [../src/ban.cpp:473]   --->   Operation 1355 'br' 'br_ln473' <Predicate = true> <Delay = 0.52>

State 92 <SV = 88> <Delay = 5.19>
ST_92 : Operation 1356 [3/4] (5.19ns)   --->   "%n_4 = uitofp i32 %zext_ln68_1" [../test/vivado_main.cpp:68]   --->   Operation 1356 'uitofp' 'n_4' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 89> <Delay = 5.19>
ST_93 : Operation 1357 [2/4] (5.19ns)   --->   "%n_4 = uitofp i32 %zext_ln68_1" [../test/vivado_main.cpp:68]   --->   Operation 1357 'uitofp' 'n_4' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1358 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i12 %idx_154" [../test/vivado_main.cpp:68]   --->   Operation 1358 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i12 %idx_154" [../test/vivado_main.cpp:68]   --->   Operation 1359 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1360 [1/1] (0.00ns)   --->   "%tmp_214_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln68, i2 0" [../test/vivado_main.cpp:68]   --->   Operation 1360 'bitconcatenate' 'tmp_214_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1361 [1/1] (0.82ns)   --->   "%sub_ln68 = sub i13 %tmp_214_cast, i13 %zext_ln68_2" [../test/vivado_main.cpp:68]   --->   Operation 1361 'sub' 'sub_ln68' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1362 [1/1] (0.82ns)   --->   "%add_ln68 = add i13 %sub_ln68, i13 1" [../test/vivado_main.cpp:68]   --->   Operation 1362 'add' 'add_ln68' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1363 [1/1] (0.00ns)   --->   "%zext_ln68_4 = zext i13 %add_ln68" [../test/vivado_main.cpp:68]   --->   Operation 1363 'zext' 'zext_ln68_4' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1364 [1/1] (0.00ns)   --->   "%r_num_addr_64 = getelementptr i32 %r_num, i64 0, i64 %zext_ln68_4" [../test/vivado_main.cpp:68]   --->   Operation 1364 'getelementptr' 'r_num_addr_64' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1365 [1/1] (0.82ns)   --->   "%add_ln68_1 = add i13 %sub_ln68, i13 2" [../test/vivado_main.cpp:68]   --->   Operation 1365 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln68_5 = zext i13 %add_ln68_1" [../test/vivado_main.cpp:68]   --->   Operation 1366 'zext' 'zext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1367 [1/1] (0.00ns)   --->   "%r_num_addr_65 = getelementptr i32 %r_num, i64 0, i64 %zext_ln68_5" [../test/vivado_main.cpp:68]   --->   Operation 1367 'getelementptr' 'r_num_addr_65' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1368 [1/1] (1.23ns)   --->   "%store_ln68 = store i32 0, i13 %r_num_addr_64" [../test/vivado_main.cpp:68]   --->   Operation 1368 'store' 'store_ln68' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_93 : Operation 1369 [1/1] (1.23ns)   --->   "%store_ln68 = store i32 0, i13 %r_num_addr_65" [../test/vivado_main.cpp:68]   --->   Operation 1369 'store' 'store_ln68' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_93 : Operation 1370 [1/1] (1.08ns)   --->   "%add_ln712 = add i64 %j, i64 1" [../src/ban.cpp:712]   --->   Operation 1370 'add' 'add_ln712' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1371 [1/1] (0.00ns)   --->   "%trunc_ln290 = trunc i64 %add_ln712" [../src/ban.cpp:290]   --->   Operation 1371 'trunc' 'trunc_ln290' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1372 [1/1] (0.00ns)   --->   "%trunc_ln290_1 = trunc i64 %add_ln712" [../src/ban.cpp:290]   --->   Operation 1372 'trunc' 'trunc_ln290_1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1373 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln290_1, i2 0" [../src/ban.cpp:290]   --->   Operation 1373 'bitconcatenate' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1374 [1/1] (0.78ns)   --->   "%sub_ln290 = sub i6 %p_shl1_cast, i6 %trunc_ln290" [../src/ban.cpp:290]   --->   Operation 1374 'sub' 'sub_ln290' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1375 [1/1] (0.00ns)   --->   "%b_p_addr_14 = getelementptr i32 %b_p, i64 0, i64 %add_ln712" [../src/ban.cpp:61]   --->   Operation 1375 'getelementptr' 'b_p_addr_14' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1376 [2/2] (0.67ns)   --->   "%b_p_load = load i4 %b_p_addr_14" [../src/ban.cpp:61]   --->   Operation 1376 'load' 'b_p_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 94 <SV = 90> <Delay = 6.43>
ST_94 : Operation 1377 [1/4] (5.19ns)   --->   "%n_4 = uitofp i32 %zext_ln68_1" [../test/vivado_main.cpp:68]   --->   Operation 1377 'uitofp' 'n_4' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1378 [1/1] (0.80ns)   --->   "%idx_155 = add i12 %trunc_ln54, i12 13" [../test/vivado_main.cpp:68]   --->   Operation 1378 'add' 'idx_155' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1379 [1/1] (0.00ns)   --->   "%zext_ln68_3 = zext i13 %sub_ln68" [../test/vivado_main.cpp:68]   --->   Operation 1379 'zext' 'zext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1380 [1/1] (0.00ns)   --->   "%r_num_addr_63 = getelementptr i32 %r_num, i64 0, i64 %zext_ln68_3" [../test/vivado_main.cpp:68]   --->   Operation 1380 'getelementptr' 'r_num_addr_63' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1381 [1/1] (1.23ns)   --->   "%store_ln68 = store i32 %n_4, i13 %r_num_addr_63" [../test/vivado_main.cpp:68]   --->   Operation 1381 'store' 'store_ln68' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_94 : Operation 1382 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i6 %sub_ln290" [../src/ban.cpp:290]   --->   Operation 1382 'zext' 'zext_ln290' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1383 [1/1] (0.00ns)   --->   "%b_num_addr_42 = getelementptr i32 %b_num, i64 0, i64 %zext_ln290" [../src/ban.cpp:290]   --->   Operation 1383 'getelementptr' 'b_num_addr_42' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1384 [1/1] (0.78ns)   --->   "%add_ln290 = add i6 %sub_ln290, i6 1" [../src/ban.cpp:290]   --->   Operation 1384 'add' 'add_ln290' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln290_1 = zext i6 %add_ln290" [../src/ban.cpp:290]   --->   Operation 1385 'zext' 'zext_ln290_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1386 [1/1] (0.00ns)   --->   "%b_num_addr_43 = getelementptr i32 %b_num, i64 0, i64 %zext_ln290_1" [../src/ban.cpp:290]   --->   Operation 1386 'getelementptr' 'b_num_addr_43' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1387 [1/1] (0.78ns)   --->   "%add_ln290_1 = add i6 %sub_ln290, i6 2" [../src/ban.cpp:290]   --->   Operation 1387 'add' 'add_ln290_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1388 [1/1] (0.00ns)   --->   "%zext_ln290_2 = zext i6 %add_ln290_1" [../src/ban.cpp:290]   --->   Operation 1388 'zext' 'zext_ln290_2' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1389 [1/1] (0.00ns)   --->   "%b_num_addr_44 = getelementptr i32 %b_num, i64 0, i64 %zext_ln290_2" [../src/ban.cpp:290]   --->   Operation 1389 'getelementptr' 'b_num_addr_44' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1390 [1/2] (0.67ns)   --->   "%b_p_load = load i4 %b_p_addr_14" [../src/ban.cpp:61]   --->   Operation 1390 'load' 'b_p_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_94 : Operation 1391 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %or_ln61, void %.critedge1579, void %_ZNK3BaneqEf.exit.i590" [../src/ban.cpp:61]   --->   Operation 1391 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1392 [2/2] (1.23ns)   --->   "%b_num_load_6 = load i6 %b_num_addr_42" [../src/ban.cpp:290]   --->   Operation 1392 'load' 'b_num_load_6' <Predicate = (!or_ln61)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_94 : Operation 1393 [1/1] (0.99ns)   --->   "%icmp_ln61_2 = icmp_eq  i32 %b_p_load, i32 0" [../src/ban.cpp:61]   --->   Operation 1393 'icmp' 'icmp_ln61_2' <Predicate = (or_ln61)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1394 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_2, void %.critedge1580, void" [../src/ban.cpp:61]   --->   Operation 1394 'br' 'br_ln61' <Predicate = (or_ln61)> <Delay = 0.00>
ST_94 : Operation 1395 [2/2] (1.23ns)   --->   "%b_num_load_9 = load i6 %b_num_addr_42" [../src/ban.cpp:61]   --->   Operation 1395 'load' 'b_num_load_9' <Predicate = (or_ln61 & icmp_ln61_2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 95 <SV = 91> <Delay = 2.47>
ST_95 : Operation 1396 [1/2] (1.23ns)   --->   "%b_num_load_6 = load i6 %b_num_addr_42" [../src/ban.cpp:290]   --->   Operation 1396 'load' 'b_num_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_95 : Operation 1397 [2/2] (1.23ns)   --->   "%b_num_load_7 = load i6 %b_num_addr_43" [../src/ban.cpp:290]   --->   Operation 1397 'load' 'b_num_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_95 : Operation 1398 [2/2] (1.23ns)   --->   "%b_num_load_8 = load i6 %b_num_addr_44" [../src/ban.cpp:290]   --->   Operation 1398 'load' 'b_num_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_95 : Operation 1399 [1/1] (1.23ns)   --->   "%store_ln290 = store i32 %b_num_load_6, i6 %b_num_addr_36" [../src/ban.cpp:290]   --->   Operation 1399 'store' 'store_ln290' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 96 <SV = 92> <Delay = 2.47>
ST_96 : Operation 1400 [1/2] (1.23ns)   --->   "%b_num_load_7 = load i6 %b_num_addr_43" [../src/ban.cpp:290]   --->   Operation 1400 'load' 'b_num_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_96 : Operation 1401 [1/2] (1.23ns)   --->   "%b_num_load_8 = load i6 %b_num_addr_44" [../src/ban.cpp:290]   --->   Operation 1401 'load' 'b_num_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_96 : Operation 1402 [1/1] (1.23ns)   --->   "%store_ln290 = store i32 %b_num_load_7, i6 %b_num_addr_37" [../src/ban.cpp:290]   --->   Operation 1402 'store' 'store_ln290' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 97 <SV = 93> <Delay = 1.23>
ST_97 : Operation 1403 [1/1] (0.67ns)   --->   "%store_ln290 = store i32 %b_p_load, i4 %b_p_addr_12" [../src/ban.cpp:290]   --->   Operation 1403 'store' 'store_ln290' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_97 : Operation 1404 [1/1] (1.23ns)   --->   "%store_ln290 = store i32 %b_num_load_8, i6 %b_num_addr_38" [../src/ban.cpp:290]   --->   Operation 1404 'store' 'store_ln290' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_97 : Operation 1405 [1/1] (0.00ns)   --->   "%br_ln291 = br void %_ZN3BanpLERKS_.exit" [../src/ban.cpp:291]   --->   Operation 1405 'br' 'br_ln291' <Predicate = true> <Delay = 0.00>

State 98 <SV = 91> <Delay = 4.01>
ST_98 : Operation 1406 [1/2] (1.23ns)   --->   "%b_num_load_9 = load i6 %b_num_addr_42" [../src/ban.cpp:61]   --->   Operation 1406 'load' 'b_num_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_98 : Operation 1407 [1/1] (0.00ns)   --->   "%bitcast_ln61_5 = bitcast i32 %b_num_load_9" [../src/ban.cpp:61]   --->   Operation 1407 'bitcast' 'bitcast_ln61_5' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_5, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 1408 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1409 [1/1] (0.00ns)   --->   "%trunc_ln61_8 = trunc i32 %bitcast_ln61_5" [../src/ban.cpp:61]   --->   Operation 1409 'trunc' 'trunc_ln61_8' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1410 [1/1] (0.84ns)   --->   "%icmp_ln61_21 = icmp_ne  i8 %tmp_171, i8 255" [../src/ban.cpp:61]   --->   Operation 1410 'icmp' 'icmp_ln61_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1411 [1/1] (1.05ns)   --->   "%icmp_ln61_22 = icmp_eq  i23 %trunc_ln61_8, i23 0" [../src/ban.cpp:61]   --->   Operation 1411 'icmp' 'icmp_ln61_22' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1412 [2/2] (2.78ns)   --->   "%tmp_172 = fcmp_oeq  i32 %b_num_load_9, i32 0" [../src/ban.cpp:61]   --->   Operation 1412 'fcmp' 'tmp_172' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 92> <Delay = 5.08>
ST_99 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_8)   --->   "%or_ln61_9 = or i1 %icmp_ln61_22, i1 %icmp_ln61_21" [../src/ban.cpp:61]   --->   Operation 1413 'or' 'or_ln61_9' <Predicate = (icmp_ln61_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1414 [1/2] (2.78ns)   --->   "%tmp_172 = fcmp_oeq  i32 %b_num_load_9, i32 0" [../src/ban.cpp:61]   --->   Operation 1414 'fcmp' 'tmp_172' <Predicate = (icmp_ln61_2)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1415 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_8 = and i1 %or_ln61_9, i1 %tmp_172" [../src/ban.cpp:61]   --->   Operation 1415 'and' 'and_ln61_8' <Predicate = (icmp_ln61_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1416 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_8, void %.critedge1580, void %_ZN3BanpLERKS_.exit" [../src/ban.cpp:61]   --->   Operation 1416 'br' 'br_ln61' <Predicate = (icmp_ln61_2)> <Delay = 0.00>
ST_99 : Operation 1417 [1/1] (1.01ns)   --->   "%diff_p = sub i32 %res_p, i32 %b_p_load" [../src/ban.cpp:297]   --->   Operation 1417 'sub' 'diff_p' <Predicate = (!and_ln61_8) | (!icmp_ln61_2)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1418 [1/1] (0.00ns)   --->   "%trunc_ln297 = trunc i32 %diff_p" [../src/ban.cpp:297]   --->   Operation 1418 'trunc' 'trunc_ln297' <Predicate = (!and_ln61_8) | (!icmp_ln61_2)> <Delay = 0.00>
ST_99 : Operation 1419 [1/1] (0.00ns)   --->   "%trunc_ln297_1 = trunc i32 %diff_p" [../src/ban.cpp:297]   --->   Operation 1419 'trunc' 'trunc_ln297_1' <Predicate = (!and_ln61_8) | (!icmp_ln61_2)> <Delay = 0.00>
ST_99 : Operation 1420 [1/1] (0.99ns)   --->   "%icmp_ln300 = icmp_sgt  i32 %diff_p, i32 2" [../src/ban.cpp:300]   --->   Operation 1420 'icmp' 'icmp_ln300' <Predicate = (!and_ln61_8) | (!icmp_ln61_2)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1421 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %icmp_ln300, void, void %_ZN3BanpLERKS_.exit" [../src/ban.cpp:300]   --->   Operation 1421 'br' 'br_ln300' <Predicate = (!and_ln61_8) | (!icmp_ln61_2)> <Delay = 0.00>
ST_99 : Operation 1422 [1/1] (0.99ns)   --->   "%icmp_ln303 = icmp_slt  i32 %diff_p, i32 4294967294" [../src/ban.cpp:303]   --->   Operation 1422 'icmp' 'icmp_ln303' <Predicate = (!and_ln61_8 & !icmp_ln300) | (!icmp_ln61_2 & !icmp_ln300)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1423 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void, void" [../src/ban.cpp:303]   --->   Operation 1423 'br' 'br_ln303' <Predicate = (!and_ln61_8 & !icmp_ln300) | (!icmp_ln61_2 & !icmp_ln300)> <Delay = 0.00>
ST_99 : Operation 1424 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31" [../src/ban.cpp:308]   --->   Operation 1424 'bitselect' 'tmp_173' <Predicate = (!and_ln61_8 & !icmp_ln300 & !icmp_ln303) | (!icmp_ln61_2 & !icmp_ln300 & !icmp_ln303)> <Delay = 0.00>
ST_99 : Operation 1425 [1/1] (0.00ns)   --->   "%br_ln308 = br i1 %tmp_173, void, void %.preheader18.preheader" [../src/ban.cpp:308]   --->   Operation 1425 'br' 'br_ln308' <Predicate = (!and_ln61_8 & !icmp_ln300 & !icmp_ln303) | (!icmp_ln61_2 & !icmp_ln300 & !icmp_ln303)> <Delay = 0.00>
ST_99 : Operation 1426 [1/1] (0.99ns)   --->   "%icmp_ln327 = icmp_eq  i32 %res_p, i32 %b_p_load" [../src/ban.cpp:327]   --->   Operation 1426 'icmp' 'icmp_ln327' <Predicate = (!and_ln61_8 & !icmp_ln300 & !icmp_ln303 & !tmp_173) | (!icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & !tmp_173)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1427 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327, void %._crit_edge37, void" [../src/ban.cpp:327]   --->   Operation 1427 'br' 'br_ln327' <Predicate = (!and_ln61_8 & !icmp_ln300 & !icmp_ln303 & !tmp_173) | (!icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & !tmp_173)> <Delay = 0.00>
ST_99 : Operation 1428 [1/1] (0.54ns)   --->   "%sub_ln328 = sub i2 0, i2 %trunc_ln297_1" [../src/ban.cpp:328]   --->   Operation 1428 'sub' 'sub_ln328' <Predicate = (!and_ln61_8 & !icmp_ln300 & !icmp_ln303 & !tmp_173 & icmp_ln327) | (!icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & !tmp_173 & icmp_ln327)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln328 = sext i2 %sub_ln328" [../src/ban.cpp:328]   --->   Operation 1429 'sext' 'sext_ln328' <Predicate = (!and_ln61_8 & !icmp_ln300 & !icmp_ln303 & !tmp_173 & icmp_ln327) | (!icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & !tmp_173 & icmp_ln327)> <Delay = 0.00>
ST_99 : Operation 1430 [1/1] (0.78ns)   --->   "%add_ln328 = add i6 %sub_ln290, i6 %sext_ln328" [../src/ban.cpp:328]   --->   Operation 1430 'add' 'add_ln328' <Predicate = (!and_ln61_8 & !icmp_ln300 & !icmp_ln303 & !tmp_173 & icmp_ln327) | (!icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & !tmp_173 & icmp_ln327)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1431 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i6 %add_ln328" [../src/ban.cpp:328]   --->   Operation 1431 'zext' 'zext_ln328' <Predicate = (!and_ln61_8 & !icmp_ln300 & !icmp_ln303 & !tmp_173 & icmp_ln327) | (!icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & !tmp_173 & icmp_ln327)> <Delay = 0.00>
ST_99 : Operation 1432 [1/1] (0.00ns)   --->   "%b_num_addr_45 = getelementptr i32 %b_num, i64 0, i64 %zext_ln328" [../src/ban.cpp:328]   --->   Operation 1432 'getelementptr' 'b_num_addr_45' <Predicate = (!and_ln61_8 & !icmp_ln300 & !icmp_ln303 & !tmp_173 & icmp_ln327) | (!icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & !tmp_173 & icmp_ln327)> <Delay = 0.00>
ST_99 : Operation 1433 [2/2] (1.23ns)   --->   "%b_num_load_13 = load i6 %b_num_addr_45" [../src/ban.cpp:328]   --->   Operation 1433 'load' 'b_num_load_13' <Predicate = (!and_ln61_8 & !icmp_ln300 & !icmp_ln303 & !tmp_173 & icmp_ln327) | (!icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & !tmp_173 & icmp_ln327)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_99 : Operation 1434 [1/1] (0.00ns)   --->   "%num_aux_0_1_07_load = load i32 %num_aux_0_1_07"   --->   Operation 1434 'load' 'num_aux_0_1_07_load' <Predicate = (!and_ln61_8 & !icmp_ln300 & !icmp_ln303 & tmp_173) | (!icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & tmp_173)> <Delay = 0.00>
ST_99 : Operation 1435 [1/1] (0.00ns)   --->   "%num_aux_1_1_08_load = load i32 %num_aux_1_1_08"   --->   Operation 1435 'load' 'num_aux_1_1_08_load' <Predicate = (!and_ln61_8 & !icmp_ln300 & !icmp_ln303 & tmp_173) | (!icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & tmp_173)> <Delay = 0.00>
ST_99 : Operation 1436 [1/1] (0.00ns)   --->   "%num_aux_2_1_09_load = load i32 %num_aux_2_1_09"   --->   Operation 1436 'load' 'num_aux_2_1_09_load' <Predicate = (!and_ln61_8 & !icmp_ln300 & !icmp_ln303 & tmp_173) | (!icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & tmp_173)> <Delay = 0.00>
ST_99 : Operation 1437 [2/2] (2.01ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_311_1, i32 %num_aux_2_1_09_load, i32 %num_aux_1_1_08_load, i32 %num_aux_0_1_07_load, i6 %sub_ln542, i32 %b_num, i32 %num_aux_2_1_2_loc, i32 %num_aux_1_1_2_loc, i32 %num_aux_0_1_2_loc" [../src/ban.cpp:542]   --->   Operation 1437 'call' 'call_ln542' <Predicate = (!and_ln61_8 & !icmp_ln300 & !icmp_ln303 & tmp_173) | (!icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & tmp_173)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 1438 [1/1] (0.67ns)   --->   "%store_ln321 = store i32 %b_p_load, i4 %b_p_addr_12" [../src/ban.cpp:321]   --->   Operation 1438 'store' 'store_ln321' <Predicate = (!and_ln61_8 & !icmp_ln300 & !icmp_ln303 & tmp_173) | (!icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & tmp_173)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_99 : Operation 1439 [2/2] (1.23ns)   --->   "%b_num_load_10 = load i6 %b_num_addr_42" [../src/ban.cpp:304]   --->   Operation 1439 'load' 'b_num_load_10' <Predicate = (!and_ln61_8 & !icmp_ln300 & icmp_ln303) | (!icmp_ln61_2 & !icmp_ln300 & icmp_ln303)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_99 : Operation 1440 [1/1] (0.67ns)   --->   "%store_ln304 = store i32 %b_p_load, i4 %b_p_addr_12" [../src/ban.cpp:304]   --->   Operation 1440 'store' 'store_ln304' <Predicate = (!and_ln61_8 & !icmp_ln300 & icmp_ln303) | (!icmp_ln61_2 & !icmp_ln300 & icmp_ln303)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 100 <SV = 93> <Delay = 1.23>
ST_100 : Operation 1441 [1/2] (1.23ns)   --->   "%b_num_load_13 = load i6 %b_num_addr_45" [../src/ban.cpp:328]   --->   Operation 1441 'load' 'b_num_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 101 <SV = 94> <Delay = 6.43>
ST_101 : Operation 1442 [4/4] (6.43ns)   --->   "%tmp_13 = fadd i32 %empty_73, i32 %b_num_load_13" [../src/ban.cpp:328]   --->   Operation 1442 'fadd' 'tmp_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 95> <Delay = 6.43>
ST_102 : Operation 1443 [3/4] (6.43ns)   --->   "%tmp_13 = fadd i32 %empty_73, i32 %b_num_load_13" [../src/ban.cpp:328]   --->   Operation 1443 'fadd' 'tmp_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 96> <Delay = 6.43>
ST_103 : Operation 1444 [2/4] (6.43ns)   --->   "%tmp_13 = fadd i32 %empty_73, i32 %b_num_load_13" [../src/ban.cpp:328]   --->   Operation 1444 'fadd' 'tmp_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 97> <Delay = 6.43>
ST_104 : Operation 1445 [1/4] (6.43ns)   --->   "%tmp_13 = fadd i32 %empty_73, i32 %b_num_load_13" [../src/ban.cpp:328]   --->   Operation 1445 'fadd' 'tmp_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 98> <Delay = 2.01>
ST_105 : Operation 1446 [1/1] (1.23ns)   --->   "%store_ln329 = store i32 %tmp_13, i6 %b_num_addr_36" [../src/ban.cpp:329]   --->   Operation 1446 'store' 'store_ln329' <Predicate = (icmp_ln327)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_105 : Operation 1447 [1/1] (0.00ns)   --->   "%br_ln330 = br void %._crit_edge37" [../src/ban.cpp:330]   --->   Operation 1447 'br' 'br_ln330' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_105 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %diff_p, i32 1, i32 31" [../src/ban.cpp:327]   --->   Operation 1448 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1449 [1/1] (0.99ns)   --->   "%icmp_ln327_1 = icmp_eq  i31 %tmp_174, i31 0" [../src/ban.cpp:327]   --->   Operation 1449 'icmp' 'icmp_ln327_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1450 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327_1, void %._crit_edge38, void" [../src/ban.cpp:327]   --->   Operation 1450 'br' 'br_ln327' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node add_ln328_1)   --->   "%xor_ln328 = xor i1 %trunc_ln297, i1 1" [../src/ban.cpp:328]   --->   Operation 1451 'xor' 'xor_ln328' <Predicate = (icmp_ln327_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node add_ln328_1)   --->   "%zext_ln328_1 = zext i1 %xor_ln328" [../src/ban.cpp:328]   --->   Operation 1452 'zext' 'zext_ln328_1' <Predicate = (icmp_ln327_1)> <Delay = 0.00>
ST_105 : Operation 1453 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln328_1 = add i6 %sub_ln290, i6 %zext_ln328_1" [../src/ban.cpp:328]   --->   Operation 1453 'add' 'add_ln328_1' <Predicate = (icmp_ln327_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1454 [1/1] (0.00ns)   --->   "%zext_ln328_2 = zext i6 %add_ln328_1" [../src/ban.cpp:328]   --->   Operation 1454 'zext' 'zext_ln328_2' <Predicate = (icmp_ln327_1)> <Delay = 0.00>
ST_105 : Operation 1455 [1/1] (0.00ns)   --->   "%b_num_addr_46 = getelementptr i32 %b_num, i64 0, i64 %zext_ln328_2" [../src/ban.cpp:328]   --->   Operation 1455 'getelementptr' 'b_num_addr_46' <Predicate = (icmp_ln327_1)> <Delay = 0.00>
ST_105 : Operation 1456 [2/2] (1.23ns)   --->   "%b_num_load_14 = load i6 %b_num_addr_46" [../src/ban.cpp:328]   --->   Operation 1456 'load' 'b_num_load_14' <Predicate = (icmp_ln327_1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 106 <SV = 99> <Delay = 1.23>
ST_106 : Operation 1457 [1/2] (1.23ns)   --->   "%b_num_load_14 = load i6 %b_num_addr_46" [../src/ban.cpp:328]   --->   Operation 1457 'load' 'b_num_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 107 <SV = 100> <Delay = 6.43>
ST_107 : Operation 1458 [4/4] (6.43ns)   --->   "%tmp_14 = fadd i32 %empty_72, i32 %b_num_load_14" [../src/ban.cpp:328]   --->   Operation 1458 'fadd' 'tmp_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 101> <Delay = 6.43>
ST_108 : Operation 1459 [3/4] (6.43ns)   --->   "%tmp_14 = fadd i32 %empty_72, i32 %b_num_load_14" [../src/ban.cpp:328]   --->   Operation 1459 'fadd' 'tmp_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 102> <Delay = 6.43>
ST_109 : Operation 1460 [2/4] (6.43ns)   --->   "%tmp_14 = fadd i32 %empty_72, i32 %b_num_load_14" [../src/ban.cpp:328]   --->   Operation 1460 'fadd' 'tmp_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 103> <Delay = 6.43>
ST_110 : Operation 1461 [1/4] (6.43ns)   --->   "%tmp_14 = fadd i32 %empty_72, i32 %b_num_load_14" [../src/ban.cpp:328]   --->   Operation 1461 'fadd' 'tmp_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 104> <Delay = 2.56>
ST_111 : Operation 1462 [1/1] (1.23ns)   --->   "%store_ln329 = store i32 %tmp_14, i6 %b_num_addr_37" [../src/ban.cpp:329]   --->   Operation 1462 'store' 'store_ln329' <Predicate = (icmp_ln327_1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_111 : Operation 1463 [1/1] (0.00ns)   --->   "%br_ln330 = br void %._crit_edge38" [../src/ban.cpp:330]   --->   Operation 1463 'br' 'br_ln330' <Predicate = (icmp_ln327_1)> <Delay = 0.00>
ST_111 : Operation 1464 [1/1] (0.54ns)   --->   "%sub_ln328_1 = sub i2 2, i2 %trunc_ln297_1" [../src/ban.cpp:328]   --->   Operation 1464 'sub' 'sub_ln328_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1465 [1/1] (0.00ns)   --->   "%zext_ln328_3 = zext i2 %sub_ln328_1" [../src/ban.cpp:328]   --->   Operation 1465 'zext' 'zext_ln328_3' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1466 [1/1] (0.78ns)   --->   "%add_ln328_2 = add i6 %sub_ln290, i6 %zext_ln328_3" [../src/ban.cpp:328]   --->   Operation 1466 'add' 'add_ln328_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1467 [1/1] (0.00ns)   --->   "%zext_ln328_4 = zext i6 %add_ln328_2" [../src/ban.cpp:328]   --->   Operation 1467 'zext' 'zext_ln328_4' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1468 [1/1] (0.00ns)   --->   "%b_num_addr_47 = getelementptr i32 %b_num, i64 0, i64 %zext_ln328_4" [../src/ban.cpp:328]   --->   Operation 1468 'getelementptr' 'b_num_addr_47' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1469 [2/2] (1.23ns)   --->   "%b_num_load_15 = load i6 %b_num_addr_47" [../src/ban.cpp:328]   --->   Operation 1469 'load' 'b_num_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 112 <SV = 105> <Delay = 1.23>
ST_112 : Operation 1470 [1/2] (1.23ns)   --->   "%b_num_load_15 = load i6 %b_num_addr_47" [../src/ban.cpp:328]   --->   Operation 1470 'load' 'b_num_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 113 <SV = 106> <Delay = 6.43>
ST_113 : Operation 1471 [4/4] (6.43ns)   --->   "%tmp_15 = fadd i32 %empty_71, i32 %b_num_load_15" [../src/ban.cpp:328]   --->   Operation 1471 'fadd' 'tmp_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 107> <Delay = 6.43>
ST_114 : Operation 1472 [3/4] (6.43ns)   --->   "%tmp_15 = fadd i32 %empty_71, i32 %b_num_load_15" [../src/ban.cpp:328]   --->   Operation 1472 'fadd' 'tmp_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 108> <Delay = 6.43>
ST_115 : Operation 1473 [2/4] (6.43ns)   --->   "%tmp_15 = fadd i32 %empty_71, i32 %b_num_load_15" [../src/ban.cpp:328]   --->   Operation 1473 'fadd' 'tmp_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 109> <Delay = 6.43>
ST_116 : Operation 1474 [1/4] (6.43ns)   --->   "%tmp_15 = fadd i32 %empty_71, i32 %b_num_load_15" [../src/ban.cpp:328]   --->   Operation 1474 'fadd' 'tmp_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 110> <Delay = 1.23>
ST_117 : Operation 1475 [1/1] (1.23ns)   --->   "%store_ln329 = store i32 %tmp_15, i6 %b_num_addr_38" [../src/ban.cpp:329]   --->   Operation 1475 'store' 'store_ln329' <Predicate = (!tmp_173)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_117 : Operation 1476 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1476 'br' 'br_ln0' <Predicate = (!tmp_173)> <Delay = 0.00>
ST_117 : Operation 1477 [1/1] (0.99ns)   --->   "%icmp_ln334 = icmp_eq  i32 %res_p, i32 %b_p_load" [../src/ban.cpp:334]   --->   Operation 1477 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1478 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %icmp_ln334, void %._crit_edge39, void" [../src/ban.cpp:334]   --->   Operation 1478 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1479 [2/2] (1.23ns)   --->   "%b_num_load_16 = load i6 %b_num_addr_36" [../src/ban.cpp:77]   --->   Operation 1479 'load' 'b_num_load_16' <Predicate = (icmp_ln334)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 118 <SV = 93> <Delay = 0.87>
ST_118 : Operation 1480 [1/2] (0.87ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_311_1, i32 %num_aux_2_1_09_load, i32 %num_aux_1_1_08_load, i32 %num_aux_0_1_07_load, i6 %sub_ln542, i32 %b_num, i32 %num_aux_2_1_2_loc, i32 %num_aux_1_1_2_loc, i32 %num_aux_0_1_2_loc" [../src/ban.cpp:542]   --->   Operation 1480 'call' 'call_ln542' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 94> <Delay = 2.56>
ST_119 : Operation 1481 [1/1] (0.00ns)   --->   "%num_aux_2_1_2_loc_load = load i32 %num_aux_2_1_2_loc"   --->   Operation 1481 'load' 'num_aux_2_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1482 [1/1] (0.00ns)   --->   "%num_aux_1_1_2_loc_load = load i32 %num_aux_1_1_2_loc"   --->   Operation 1482 'load' 'num_aux_1_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1483 [1/1] (0.00ns)   --->   "%num_aux_0_1_2_loc_load = load i32 %num_aux_0_1_2_loc"   --->   Operation 1483 'load' 'num_aux_0_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1484 [1/1] (0.54ns)   --->   "%sub11_i = sub i2 0, i2 %trunc_ln297_1" [../src/ban.cpp:297]   --->   Operation 1484 'sub' 'sub11_i' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1485 [2/2] (2.01ns)   --->   "%call_ln290 = call void @main_Pipeline_VITIS_LOOP_315_2, i6 %sub_ln290, i32 %b_num, i6 %sub_ln542, i2 %sub11_i, i2 %trunc_ln297_1, i32 %num_aux_0_1_2_loc_load, i32 %num_aux_1_1_2_loc_load, i32 %num_aux_2_1_2_loc_load" [../src/ban.cpp:290]   --->   Operation 1485 'call' 'call_ln290' <Predicate = true> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_119 : Operation 1486 [1/1] (0.00ns)   --->   "%store_ln322 = store i32 %num_aux_2_1_2_loc_load, i32 %num_aux_2_1_09" [../src/ban.cpp:322]   --->   Operation 1486 'store' 'store_ln322' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1487 [1/1] (0.00ns)   --->   "%store_ln322 = store i32 %num_aux_1_1_2_loc_load, i32 %num_aux_1_1_08" [../src/ban.cpp:322]   --->   Operation 1487 'store' 'store_ln322' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1488 [1/1] (0.00ns)   --->   "%store_ln322 = store i32 %num_aux_0_1_2_loc_load, i32 %num_aux_0_1_07" [../src/ban.cpp:322]   --->   Operation 1488 'store' 'store_ln322' <Predicate = true> <Delay = 0.00>

State 120 <SV = 95> <Delay = 0.00>
ST_120 : Operation 1489 [1/2] (0.00ns)   --->   "%call_ln290 = call void @main_Pipeline_VITIS_LOOP_315_2, i6 %sub_ln290, i32 %b_num, i6 %sub_ln542, i2 %sub11_i, i2 %trunc_ln297_1, i32 %num_aux_0_1_2_loc_load, i32 %num_aux_1_1_2_loc_load, i32 %num_aux_2_1_2_loc_load" [../src/ban.cpp:290]   --->   Operation 1489 'call' 'call_ln290' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_120 : Operation 1490 [1/1] (0.00ns)   --->   "%br_ln322 = br void" [../src/ban.cpp:322]   --->   Operation 1490 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>

State 121 <SV = 111> <Delay = 4.01>
ST_121 : Operation 1491 [1/2] (1.23ns)   --->   "%b_num_load_16 = load i6 %b_num_addr_36" [../src/ban.cpp:77]   --->   Operation 1491 'load' 'b_num_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_121 : Operation 1492 [1/1] (0.00ns)   --->   "%bitcast_ln77_4 = bitcast i32 %b_num_load_16" [../src/ban.cpp:77]   --->   Operation 1492 'bitcast' 'bitcast_ln77_4' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_4, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 1493 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1494 [1/1] (0.00ns)   --->   "%trunc_ln77_4 = trunc i32 %bitcast_ln77_4" [../src/ban.cpp:77]   --->   Operation 1494 'trunc' 'trunc_ln77_4' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1495 [1/1] (0.84ns)   --->   "%icmp_ln77_10 = icmp_ne  i8 %tmp_175, i8 255" [../src/ban.cpp:77]   --->   Operation 1495 'icmp' 'icmp_ln77_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1496 [1/1] (1.05ns)   --->   "%icmp_ln77_11 = icmp_eq  i23 %trunc_ln77_4, i23 0" [../src/ban.cpp:77]   --->   Operation 1496 'icmp' 'icmp_ln77_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1497 [2/2] (2.78ns)   --->   "%tmp_176 = fcmp_oeq  i32 %b_num_load_16, i32 0" [../src/ban.cpp:77]   --->   Operation 1497 'fcmp' 'tmp_176' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 112> <Delay = 5.08>
ST_122 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_4)   --->   "%or_ln77_4 = or i1 %icmp_ln77_11, i1 %icmp_ln77_10" [../src/ban.cpp:77]   --->   Operation 1498 'or' 'or_ln77_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1499 [1/2] (2.78ns)   --->   "%tmp_176 = fcmp_oeq  i32 %b_num_load_16, i32 0" [../src/ban.cpp:77]   --->   Operation 1499 'fcmp' 'tmp_176' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1500 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_4 = and i1 %or_ln77_4, i1 %tmp_176" [../src/ban.cpp:77]   --->   Operation 1500 'and' 'and_ln77_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1501 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %and_ln77_4, void %_ZN3Ban14to_normal_formEv.exit.i, void %.preheader17.preheader" [../src/ban.cpp:77]   --->   Operation 1501 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1502 [2/2] (2.01ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_136, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_30_loc" [../src/ban.cpp:542]   --->   Operation 1502 'call' 'call_ln542' <Predicate = (and_ln77_4)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 113> <Delay = 0.00>
ST_123 : Operation 1503 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_136, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_30_loc" [../src/ban.cpp:542]   --->   Operation 1503 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 114> <Delay = 1.70>
ST_124 : Operation 1504 [1/1] (0.00ns)   --->   "%idx_tmp_30_loc_load = load i32 %idx_tmp_30_loc"   --->   Operation 1504 'load' 'idx_tmp_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1505 [1/1] (0.00ns)   --->   "%empty_77 = trunc i32 %idx_tmp_30_loc_load"   --->   Operation 1505 'trunc' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1506 [1/1] (0.99ns)   --->   "%icmp_ln92_5 = icmp_ult  i32 %idx_tmp_30_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 1506 'icmp' 'icmp_ln92_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1507 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92_5, void %.thread1835, void %.lr.ph12.i.i" [../src/ban.cpp:92]   --->   Operation 1507 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1508 [1/1] (0.67ns)   --->   "%store_ln98 = store i32 0, i4 %b_p_addr_12" [../src/ban.cpp:98]   --->   Operation 1508 'store' 'store_ln98' <Predicate = (!icmp_ln92_5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_124 : Operation 1509 [1/1] (0.42ns)   --->   "%br_ln104 = br void %.lr.ph.i.i631" [../src/ban.cpp:104]   --->   Operation 1509 'br' 'br_ln104' <Predicate = (!icmp_ln92_5)> <Delay = 0.42>
ST_124 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%xor_ln92_4 = xor i2 %empty_77, i2 3" [../src/ban.cpp:92]   --->   Operation 1510 'xor' 'xor_ln92_4' <Predicate = (icmp_ln92_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1511 [1/1] (0.99ns)   --->   "%icmp_ln92_6 = icmp_ne  i32 %idx_tmp_30_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 1511 'icmp' 'icmp_ln92_6' <Predicate = (icmp_ln92_5)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1512 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln92_1 = select i1 %icmp_ln92_6, i2 %xor_ln92_4, i2 1" [../src/ban.cpp:92]   --->   Operation 1512 'select' 'select_ln92_1' <Predicate = (icmp_ln92_5)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 1513 [2/2] (0.42ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_237, i2 %empty_77, i2 %select_ln92_1, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 1513 'call' 'call_ln92' <Predicate = (icmp_ln92_5)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_124 : Operation 1514 [2/2] (0.67ns)   --->   "%b_p_load_2 = load i4 %b_p_addr_12" [../src/ban.cpp:100]   --->   Operation 1514 'load' 'b_p_load_2' <Predicate = (icmp_ln92_5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 125 <SV = 115> <Delay = 2.37>
ST_125 : Operation 1515 [1/2] (0.00ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_237, i2 %empty_77, i2 %select_ln92_1, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 1515 'call' 'call_ln92' <Predicate = (icmp_ln92_5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_125 : Operation 1516 [1/1] (0.54ns)   --->   "%sub_ln92_3 = sub i2 2, i2 %empty_77" [../src/ban.cpp:92]   --->   Operation 1516 'sub' 'sub_ln92_3' <Predicate = (icmp_ln92_5)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1517 [1/1] (0.54ns)   --->   "%base_31 = add i2 %sub_ln92_3, i2 1" [../src/ban.cpp:97]   --->   Operation 1517 'add' 'base_31' <Predicate = (icmp_ln92_5)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1518 [1/2] (0.67ns)   --->   "%b_p_load_2 = load i4 %b_p_addr_12" [../src/ban.cpp:100]   --->   Operation 1518 'load' 'b_p_load_2' <Predicate = (icmp_ln92_5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_125 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node tmp_177)   --->   "%xor_ln100_2 = xor i2 %sub_ln92_3, i2 2" [../src/ban.cpp:100]   --->   Operation 1519 'xor' 'xor_ln100_2' <Predicate = (icmp_ln92_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node tmp_177)   --->   "%sext_ln100_1 = sext i2 %xor_ln100_2" [../src/ban.cpp:100]   --->   Operation 1520 'sext' 'sext_ln100_1' <Predicate = (icmp_ln92_5)> <Delay = 0.00>
ST_125 : Operation 1521 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_177 = add i32 %sext_ln100_1, i32 %b_p_load_2" [../src/ban.cpp:100]   --->   Operation 1521 'add' 'tmp_177' <Predicate = (icmp_ln92_5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1522 [1/1] (0.67ns)   --->   "%store_ln101 = store i32 %tmp_177, i4 %b_p_addr_12" [../src/ban.cpp:101]   --->   Operation 1522 'store' 'store_ln101' <Predicate = (icmp_ln92_5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_125 : Operation 1523 [1/1] (0.44ns)   --->   "%icmp_ln104_13 = icmp_eq  i2 %base_31, i2 3" [../src/ban.cpp:104]   --->   Operation 1523 'icmp' 'icmp_ln104_13' <Predicate = (icmp_ln92_5)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1524 [1/1] (0.42ns)   --->   "%br_ln104 = br i1 %icmp_ln104_13, void %.lr.ph.i.i631, void %._crit_edge.i.i637" [../src/ban.cpp:104]   --->   Operation 1524 'br' 'br_ln104' <Predicate = (icmp_ln92_5)> <Delay = 0.42>

State 126 <SV = 116> <Delay = 3.20>
ST_126 : Operation 1525 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i62718331837 = phi i2 0, void %.thread1835, i2 %base_31, void %.lr.ph12.i.i"   --->   Operation 1525 'phi' 'base_0_lcssa_i_i62718331837' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1526 [1/1] (0.00ns)   --->   "%zext_ln104_4 = zext i2 %base_0_lcssa_i_i62718331837" [../src/ban.cpp:104]   --->   Operation 1526 'zext' 'zext_ln104_4' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1527 [1/1] (0.44ns)   --->   "%icmp_ln104_14 = icmp_ne  i2 %base_0_lcssa_i_i62718331837, i2 3" [../src/ban.cpp:104]   --->   Operation 1527 'icmp' 'icmp_ln104_14' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1528 [1/1] (0.54ns)   --->   "%add_ln104_4 = add i3 %zext_ln104_4, i3 1" [../src/ban.cpp:104]   --->   Operation 1528 'add' 'add_ln104_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1529 [1/1] (0.20ns)   --->   "%select_ln104_4 = select i1 %icmp_ln104_14, i3 3, i3 %add_ln104_4" [../src/ban.cpp:104]   --->   Operation 1529 'select' 'select_ln104_4' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 1530 [2/2] (2.44ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_338, i2 %base_0_lcssa_i_i62718331837, i3 %select_ln104_4, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 1530 'call' 'call_ln97' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 117> <Delay = 0.00>
ST_127 : Operation 1531 [1/2] (0.00ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_338, i2 %base_0_lcssa_i_i62718331837, i3 %select_ln104_4, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 1531 'call' 'call_ln97' <Predicate = (or_ln61 & !and_ln61_8 & !icmp_ln300 & !icmp_ln303 & icmp_ln334 & and_ln77_4 & !icmp_ln104_13) | (or_ln61 & !and_ln61_8 & !icmp_ln300 & !icmp_ln303 & icmp_ln334 & and_ln77_4 & !icmp_ln92_5) | (or_ln61 & !icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & icmp_ln334 & and_ln77_4 & !icmp_ln104_13) | (or_ln61 & !icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & icmp_ln334 & and_ln77_4 & !icmp_ln92_5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_127 : Operation 1532 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.i.i637"   --->   Operation 1532 'br' 'br_ln0' <Predicate = (or_ln61 & !and_ln61_8 & !icmp_ln300 & !icmp_ln303 & icmp_ln334 & and_ln77_4 & !icmp_ln104_13) | (or_ln61 & !and_ln61_8 & !icmp_ln300 & !icmp_ln303 & icmp_ln334 & and_ln77_4 & !icmp_ln92_5) | (or_ln61 & !icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & icmp_ln334 & and_ln77_4 & !icmp_ln104_13) | (or_ln61 & !icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & icmp_ln334 & and_ln77_4 & !icmp_ln92_5)> <Delay = 0.00>
ST_127 : Operation 1533 [1/1] (0.00ns)   --->   "%br_ln107 = br void %_ZN3Ban14to_normal_formEv.exit.i" [../src/ban.cpp:107]   --->   Operation 1533 'br' 'br_ln107' <Predicate = (or_ln61 & !and_ln61_8 & !icmp_ln300 & !icmp_ln303 & icmp_ln334 & and_ln77_4) | (or_ln61 & !icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & icmp_ln334 & and_ln77_4)> <Delay = 0.00>
ST_127 : Operation 1534 [1/1] (0.00ns)   --->   "%br_ln335 = br void %._crit_edge39" [../src/ban.cpp:335]   --->   Operation 1534 'br' 'br_ln335' <Predicate = (or_ln61 & !and_ln61_8 & !icmp_ln300 & !icmp_ln303 & icmp_ln334) | (or_ln61 & !icmp_ln61_2 & !icmp_ln300 & !icmp_ln303 & icmp_ln334)> <Delay = 0.00>
ST_127 : Operation 1535 [1/1] (0.00ns)   --->   "%br_ln337 = br void %_ZN3BanpLERKS_.exit" [../src/ban.cpp:337]   --->   Operation 1535 'br' 'br_ln337' <Predicate = (or_ln61 & !and_ln61_8 & !icmp_ln300 & !icmp_ln303) | (or_ln61 & !icmp_ln61_2 & !icmp_ln300 & !icmp_ln303)> <Delay = 0.00>

State 128 <SV = 93> <Delay = 2.47>
ST_128 : Operation 1536 [1/2] (1.23ns)   --->   "%b_num_load_10 = load i6 %b_num_addr_42" [../src/ban.cpp:304]   --->   Operation 1536 'load' 'b_num_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_128 : Operation 1537 [2/2] (1.23ns)   --->   "%b_num_load_11 = load i6 %b_num_addr_43" [../src/ban.cpp:304]   --->   Operation 1537 'load' 'b_num_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_128 : Operation 1538 [2/2] (1.23ns)   --->   "%b_num_load_12 = load i6 %b_num_addr_44" [../src/ban.cpp:304]   --->   Operation 1538 'load' 'b_num_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_128 : Operation 1539 [1/1] (1.23ns)   --->   "%store_ln304 = store i32 %b_num_load_10, i6 %b_num_addr_36" [../src/ban.cpp:304]   --->   Operation 1539 'store' 'store_ln304' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 129 <SV = 94> <Delay = 2.47>
ST_129 : Operation 1540 [1/2] (1.23ns)   --->   "%b_num_load_11 = load i6 %b_num_addr_43" [../src/ban.cpp:304]   --->   Operation 1540 'load' 'b_num_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_129 : Operation 1541 [1/2] (1.23ns)   --->   "%b_num_load_12 = load i6 %b_num_addr_44" [../src/ban.cpp:304]   --->   Operation 1541 'load' 'b_num_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_129 : Operation 1542 [1/1] (1.23ns)   --->   "%store_ln304 = store i32 %b_num_load_11, i6 %b_num_addr_37" [../src/ban.cpp:304]   --->   Operation 1542 'store' 'store_ln304' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 130 <SV = 95> <Delay = 1.23>
ST_130 : Operation 1543 [1/1] (1.23ns)   --->   "%store_ln304 = store i32 %b_num_load_12, i6 %b_num_addr_38" [../src/ban.cpp:304]   --->   Operation 1543 'store' 'store_ln304' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_130 : Operation 1544 [1/1] (0.00ns)   --->   "%br_ln305 = br void %_ZN3BanpLERKS_.exit" [../src/ban.cpp:305]   --->   Operation 1544 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>

State 131 <SV = 118> <Delay = 1.23>
ST_131 : Operation 1545 [2/2] (1.23ns)   --->   "%b_num_load_17 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:70]   --->   Operation 1545 'load' 'b_num_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 132 <SV = 119> <Delay = 4.01>
ST_132 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i12 %idx_155" [../test/vivado_main.cpp:70]   --->   Operation 1546 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i12 %idx_155" [../test/vivado_main.cpp:70]   --->   Operation 1547 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1548 [1/1] (0.00ns)   --->   "%tmp_235_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln70, i2 0" [../test/vivado_main.cpp:70]   --->   Operation 1548 'bitconcatenate' 'tmp_235_cast' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1549 [1/1] (0.82ns)   --->   "%sub_ln70 = sub i13 %tmp_235_cast, i13 %zext_ln70_1" [../test/vivado_main.cpp:70]   --->   Operation 1549 'sub' 'sub_ln70' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1550 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i13 %sub_ln70" [../test/vivado_main.cpp:70]   --->   Operation 1550 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1551 [1/1] (0.00ns)   --->   "%r_num_addr_80 = getelementptr i32 %r_num, i64 0, i64 %zext_ln70_2" [../test/vivado_main.cpp:70]   --->   Operation 1551 'getelementptr' 'r_num_addr_80' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1552 [2/2] (0.67ns)   --->   "%b_p_load_3 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:70]   --->   Operation 1552 'load' 'b_p_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_132 : Operation 1553 [1/2] (1.23ns)   --->   "%b_num_load_17 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:70]   --->   Operation 1553 'load' 'b_num_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_132 : Operation 1554 [2/2] (1.23ns)   --->   "%b_num_load_18 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:70]   --->   Operation 1554 'load' 'b_num_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_132 : Operation 1555 [2/2] (1.23ns)   --->   "%b_num_load_19 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:70]   --->   Operation 1555 'load' 'b_num_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_132 : Operation 1556 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 %b_num_load_17, i13 %r_num_addr_80" [../test/vivado_main.cpp:70]   --->   Operation 1556 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_132 : Operation 1557 [2/2] (0.67ns)   --->   "%b_p_3 = load i4 %b_p_addr_14" [../src/ban.cpp:155]   --->   Operation 1557 'load' 'b_p_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_132 : Operation 1558 [2/2] (1.23ns)   --->   "%b_num_load_20 = load i6 %b_num_addr_42" [../src/ban.cpp:155]   --->   Operation 1558 'load' 'b_num_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_132 : Operation 1559 [2/2] (1.23ns)   --->   "%b_num_load_21 = load i6 %b_num_addr_43" [../src/ban.cpp:155]   --->   Operation 1559 'load' 'b_num_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_132 : Operation 1560 [2/2] (1.23ns)   --->   "%b_num_load_22 = load i6 %b_num_addr_44" [../src/ban.cpp:155]   --->   Operation 1560 'load' 'b_num_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_132 : Operation 1561 [2/2] (2.78ns)   --->   "%tmp_179 = fcmp_oeq  i32 %b_num_load_17, i32 0" [../src/ban.cpp:61]   --->   Operation 1561 'fcmp' 'tmp_179' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 120> <Delay = 4.37>
ST_133 : Operation 1562 [1/1] (0.80ns)   --->   "%idx_156 = add i12 %trunc_ln54, i12 14" [../test/vivado_main.cpp:70]   --->   Operation 1562 'add' 'idx_156' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i12 %idx_155" [../test/vivado_main.cpp:70]   --->   Operation 1563 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1564 [1/1] (0.82ns)   --->   "%add_ln70 = add i13 %sub_ln70, i13 1" [../test/vivado_main.cpp:70]   --->   Operation 1564 'add' 'add_ln70' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1565 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i13 %add_ln70" [../test/vivado_main.cpp:70]   --->   Operation 1565 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1566 [1/1] (0.00ns)   --->   "%r_num_addr_81 = getelementptr i32 %r_num, i64 0, i64 %zext_ln70_3" [../test/vivado_main.cpp:70]   --->   Operation 1566 'getelementptr' 'r_num_addr_81' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1567 [1/1] (0.82ns)   --->   "%add_ln70_1 = add i13 %sub_ln70, i13 2" [../test/vivado_main.cpp:70]   --->   Operation 1567 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1568 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i13 %add_ln70_1" [../test/vivado_main.cpp:70]   --->   Operation 1568 'zext' 'zext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1569 [1/1] (0.00ns)   --->   "%r_num_addr_82 = getelementptr i32 %r_num, i64 0, i64 %zext_ln70_4" [../test/vivado_main.cpp:70]   --->   Operation 1569 'getelementptr' 'r_num_addr_82' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1570 [1/1] (0.00ns)   --->   "%r_p_addr_27 = getelementptr i32 %r_p, i64 0, i64 %zext_ln70" [../test/vivado_main.cpp:70]   --->   Operation 1570 'getelementptr' 'r_p_addr_27' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1571 [1/2] (0.67ns)   --->   "%b_p_load_3 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:70]   --->   Operation 1571 'load' 'b_p_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_133 : Operation 1572 [1/2] (1.23ns)   --->   "%b_num_load_18 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:70]   --->   Operation 1572 'load' 'b_num_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_133 : Operation 1573 [1/2] (1.23ns)   --->   "%b_num_load_19 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:70]   --->   Operation 1573 'load' 'b_num_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_133 : Operation 1574 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 %b_p_load_3, i12 %r_p_addr_27" [../test/vivado_main.cpp:70]   --->   Operation 1574 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_133 : Operation 1575 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 %b_num_load_18, i13 %r_num_addr_81" [../test/vivado_main.cpp:70]   --->   Operation 1575 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_133 : Operation 1576 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 %b_num_load_19, i13 %r_num_addr_82" [../test/vivado_main.cpp:70]   --->   Operation 1576 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_133 : Operation 1577 [1/2] (0.67ns)   --->   "%b_p_3 = load i4 %b_p_addr_14" [../src/ban.cpp:155]   --->   Operation 1577 'load' 'b_p_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_133 : Operation 1578 [1/2] (1.23ns)   --->   "%b_num_load_20 = load i6 %b_num_addr_42" [../src/ban.cpp:155]   --->   Operation 1578 'load' 'b_num_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_133 : Operation 1579 [1/2] (1.23ns)   --->   "%b_num_load_21 = load i6 %b_num_addr_43" [../src/ban.cpp:155]   --->   Operation 1579 'load' 'b_num_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_133 : Operation 1580 [1/2] (1.23ns)   --->   "%b_num_load_22 = load i6 %b_num_addr_44" [../src/ban.cpp:155]   --->   Operation 1580 'load' 'b_num_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_133 : Operation 1581 [1/1] (0.00ns)   --->   "%bitcast_ln159_10 = bitcast i32 %b_num_load_20" [../src/ban.cpp:159]   --->   Operation 1581 'bitcast' 'bitcast_ln159_10' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1582 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i32 %bitcast_ln159_10" [../src/ban.cpp:159]   --->   Operation 1582 'trunc' 'trunc_ln159' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1583 [1/1] (0.35ns)   --->   "%xor_ln159_6 = xor i32 %bitcast_ln159_10, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 1583 'xor' 'xor_ln159_6' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1584 [1/1] (0.00ns)   --->   "%tmp_228 = bitcast i32 %xor_ln159_6" [../src/ban.cpp:159]   --->   Operation 1584 'bitcast' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1585 [1/1] (0.00ns)   --->   "%bitcast_ln159_12 = bitcast i32 %b_num_load_21" [../src/ban.cpp:159]   --->   Operation 1585 'bitcast' 'bitcast_ln159_12' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1586 [1/1] (0.35ns)   --->   "%xor_ln159_7 = xor i32 %bitcast_ln159_12, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 1586 'xor' 'xor_ln159_7' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1587 [1/1] (0.00ns)   --->   "%tmp_229 = bitcast i32 %xor_ln159_7" [../src/ban.cpp:159]   --->   Operation 1587 'bitcast' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1588 [1/1] (0.00ns)   --->   "%bitcast_ln159_14 = bitcast i32 %b_num_load_22" [../src/ban.cpp:159]   --->   Operation 1588 'bitcast' 'bitcast_ln159_14' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1589 [1/1] (0.35ns)   --->   "%xor_ln159_8 = xor i32 %bitcast_ln159_14, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 1589 'xor' 'xor_ln159_8' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1590 [1/1] (0.00ns)   --->   "%tmp_230 = bitcast i32 %xor_ln159_8" [../src/ban.cpp:159]   --->   Operation 1590 'bitcast' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1591 [1/1] (0.99ns)   --->   "%icmp_ln61_3 = icmp_eq  i32 %b_p_load_3, i32 0" [../src/ban.cpp:61]   --->   Operation 1591 'icmp' 'icmp_ln61_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1592 [1/1] (0.00ns)   --->   "%bitcast_ln61_6 = bitcast i32 %b_num_load_17" [../src/ban.cpp:61]   --->   Operation 1592 'bitcast' 'bitcast_ln61_6' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1593 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_6, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 1593 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1594 [1/1] (0.00ns)   --->   "%trunc_ln61_9 = trunc i32 %bitcast_ln61_6" [../src/ban.cpp:61]   --->   Operation 1594 'trunc' 'trunc_ln61_9' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1595 [1/1] (0.84ns)   --->   "%icmp_ln61_23 = icmp_ne  i8 %tmp_178, i8 255" [../src/ban.cpp:61]   --->   Operation 1595 'icmp' 'icmp_ln61_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1596 [1/1] (1.05ns)   --->   "%icmp_ln61_24 = icmp_eq  i23 %trunc_ln61_9, i23 0" [../src/ban.cpp:61]   --->   Operation 1596 'icmp' 'icmp_ln61_24' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_10)   --->   "%or_ln61_10 = or i1 %icmp_ln61_24, i1 %icmp_ln61_23" [../src/ban.cpp:61]   --->   Operation 1597 'or' 'or_ln61_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1598 [1/2] (2.78ns)   --->   "%tmp_179 = fcmp_oeq  i32 %b_num_load_17, i32 0" [../src/ban.cpp:61]   --->   Operation 1598 'fcmp' 'tmp_179' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_10)   --->   "%and_ln61_9 = and i1 %or_ln61_10, i1 %tmp_179" [../src/ban.cpp:61]   --->   Operation 1599 'and' 'and_ln61_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1600 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_10 = and i1 %and_ln61_9, i1 %icmp_ln61_3" [../src/ban.cpp:61]   --->   Operation 1600 'and' 'and_ln61_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1601 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_10, void %_ZNK3BaneqEf.exit.i.i, void %.critedge1582" [../src/ban.cpp:61]   --->   Operation 1601 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1602 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln159_6, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 1602 'partselect' 'tmp_180' <Predicate = (!and_ln61_10)> <Delay = 0.00>
ST_133 : Operation 1603 [1/1] (0.84ns)   --->   "%icmp_ln61_25 = icmp_ne  i8 %tmp_180, i8 255" [../src/ban.cpp:61]   --->   Operation 1603 'icmp' 'icmp_ln61_25' <Predicate = (!and_ln61_10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1604 [1/1] (1.05ns)   --->   "%icmp_ln61_26 = icmp_eq  i23 %trunc_ln159, i23 0" [../src/ban.cpp:61]   --->   Operation 1604 'icmp' 'icmp_ln61_26' <Predicate = (!and_ln61_10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1605 [2/2] (2.78ns)   --->   "%tmp_181 = fcmp_oeq  i32 %tmp_228, i32 0" [../src/ban.cpp:61]   --->   Operation 1605 'fcmp' 'tmp_181' <Predicate = (!and_ln61_10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1606 [1/1] (0.67ns)   --->   "%store_ln290 = store i32 %b_p_3, i4 %b_p_addr_12" [../src/ban.cpp:290]   --->   Operation 1606 'store' 'store_ln290' <Predicate = (and_ln61_10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_133 : Operation 1607 [1/1] (1.23ns)   --->   "%store_ln290 = store i32 %tmp_228, i6 %b_num_addr_36" [../src/ban.cpp:290]   --->   Operation 1607 'store' 'store_ln290' <Predicate = (and_ln61_10)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 134 <SV = 121> <Delay = 5.08>
ST_134 : Operation 1608 [1/1] (0.99ns)   --->   "%icmp_ln61_4 = icmp_eq  i32 %b_p_3, i32 0" [../src/ban.cpp:61]   --->   Operation 1608 'icmp' 'icmp_ln61_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_12)   --->   "%or_ln61_11 = or i1 %icmp_ln61_26, i1 %icmp_ln61_25" [../src/ban.cpp:61]   --->   Operation 1609 'or' 'or_ln61_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1610 [1/2] (2.78ns)   --->   "%tmp_181 = fcmp_oeq  i32 %tmp_228, i32 0" [../src/ban.cpp:61]   --->   Operation 1610 'fcmp' 'tmp_181' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_12)   --->   "%and_ln61_11 = and i1 %or_ln61_11, i1 %tmp_181" [../src/ban.cpp:61]   --->   Operation 1611 'and' 'and_ln61_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1612 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_12 = and i1 %and_ln61_11, i1 %icmp_ln61_4" [../src/ban.cpp:61]   --->   Operation 1612 'and' 'and_ln61_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1613 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_12, void %_ZNK3BaneqEf.12.exit.i.i, void %_ZN3BanmIERKS_.exit" [../src/ban.cpp:61]   --->   Operation 1613 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1614 [1/1] (1.01ns)   --->   "%diff_p_2 = sub i32 %b_p_load_3, i32 %b_p_3" [../src/ban.cpp:297]   --->   Operation 1614 'sub' 'diff_p_2' <Predicate = (!and_ln61_12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1615 [1/1] (0.00ns)   --->   "%trunc_ln297_2 = trunc i32 %diff_p_2" [../src/ban.cpp:297]   --->   Operation 1615 'trunc' 'trunc_ln297_2' <Predicate = (!and_ln61_12)> <Delay = 0.00>
ST_134 : Operation 1616 [1/1] (0.99ns)   --->   "%icmp_ln300_1 = icmp_sgt  i32 %diff_p_2, i32 2" [../src/ban.cpp:300]   --->   Operation 1616 'icmp' 'icmp_ln300_1' <Predicate = (!and_ln61_12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1617 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %icmp_ln300_1, void, void %_ZN3BanmIERKS_.exit" [../src/ban.cpp:300]   --->   Operation 1617 'br' 'br_ln300' <Predicate = (!and_ln61_12)> <Delay = 0.00>
ST_134 : Operation 1618 [1/1] (0.99ns)   --->   "%icmp_ln303_1 = icmp_slt  i32 %diff_p_2, i32 4294967294" [../src/ban.cpp:303]   --->   Operation 1618 'icmp' 'icmp_ln303_1' <Predicate = (!and_ln61_12 & !icmp_ln300_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1619 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %icmp_ln303_1, void, void" [../src/ban.cpp:303]   --->   Operation 1619 'br' 'br_ln303' <Predicate = (!and_ln61_12 & !icmp_ln300_1)> <Delay = 0.00>
ST_134 : Operation 1620 [1/1] (0.00ns)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p_2, i32 31" [../src/ban.cpp:308]   --->   Operation 1620 'bitselect' 'tmp_182' <Predicate = (!and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1)> <Delay = 0.00>
ST_134 : Operation 1621 [1/1] (0.00ns)   --->   "%br_ln308 = br i1 %tmp_182, void, void %.preheader16.preheader" [../src/ban.cpp:308]   --->   Operation 1621 'br' 'br_ln308' <Predicate = (!and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1)> <Delay = 0.00>
ST_134 : Operation 1622 [1/1] (0.99ns)   --->   "%icmp_ln327_2 = icmp_eq  i32 %b_p_load_3, i32 %b_p_3" [../src/ban.cpp:327]   --->   Operation 1622 'icmp' 'icmp_ln327_2' <Predicate = (!and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1 & !tmp_182)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1623 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327_2, void %._crit_edge43, void" [../src/ban.cpp:327]   --->   Operation 1623 'br' 'br_ln327' <Predicate = (!and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1 & !tmp_182)> <Delay = 0.00>
ST_134 : Operation 1624 [1/1] (0.54ns)   --->   "%sub_ln328_2 = sub i2 0, i2 %trunc_ln297_2" [../src/ban.cpp:328]   --->   Operation 1624 'sub' 'sub_ln328_2' <Predicate = (!and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1 & !tmp_182 & icmp_ln327_2)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1625 [1/1] (0.00ns)   --->   "%num_aux_0_01_load = load i32 %num_aux_0_01"   --->   Operation 1625 'load' 'num_aux_0_01_load' <Predicate = (!and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1 & tmp_182)> <Delay = 0.00>
ST_134 : Operation 1626 [1/1] (0.00ns)   --->   "%num_aux_1_03_load = load i32 %num_aux_1_03"   --->   Operation 1626 'load' 'num_aux_1_03_load' <Predicate = (!and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1 & tmp_182)> <Delay = 0.00>
ST_134 : Operation 1627 [1/1] (0.00ns)   --->   "%num_aux_2_05_load = load i32 %num_aux_2_05"   --->   Operation 1627 'load' 'num_aux_2_05_load' <Predicate = (!and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1 & tmp_182)> <Delay = 0.00>
ST_134 : Operation 1628 [2/2] (2.01ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_311_139, i32 %num_aux_2_05_load, i32 %num_aux_1_03_load, i32 %num_aux_0_01_load, i6 %sub_ln542, i32 %b_num, i32 %num_aux_2_2_loc, i32 %num_aux_1_2_loc, i32 %num_aux_0_2_loc" [../src/ban.cpp:542]   --->   Operation 1628 'call' 'call_ln542' <Predicate = (!and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1 & tmp_182)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 1629 [1/1] (0.67ns)   --->   "%store_ln321 = store i32 %b_p_3, i4 %b_p_addr_12" [../src/ban.cpp:321]   --->   Operation 1629 'store' 'store_ln321' <Predicate = (!and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1 & tmp_182)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_134 : Operation 1630 [1/1] (0.67ns)   --->   "%store_ln304 = store i32 %b_p_3, i4 %b_p_addr_12" [../src/ban.cpp:304]   --->   Operation 1630 'store' 'store_ln304' <Predicate = (!and_ln61_12 & !icmp_ln300_1 & icmp_ln303_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_134 : Operation 1631 [1/1] (1.23ns)   --->   "%store_ln304 = store i32 %tmp_228, i6 %b_num_addr_36" [../src/ban.cpp:304]   --->   Operation 1631 'store' 'store_ln304' <Predicate = (!and_ln61_12 & !icmp_ln300_1 & icmp_ln303_1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 135 <SV = 122> <Delay = 6.91>
ST_135 : Operation 1632 [1/1] (0.47ns)   --->   "%tmp_183 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_228, i32 %tmp_229, i32 %tmp_230, i2 %sub_ln328_2" [../src/ban.cpp:328]   --->   Operation 1632 'mux' 'tmp_183' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1633 [4/4] (6.43ns)   --->   "%tmp_19 = fadd i32 %b_num_load_17, i32 %tmp_183" [../src/ban.cpp:328]   --->   Operation 1633 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 123> <Delay = 6.43>
ST_136 : Operation 1634 [3/4] (6.43ns)   --->   "%tmp_19 = fadd i32 %b_num_load_17, i32 %tmp_183" [../src/ban.cpp:328]   --->   Operation 1634 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 124> <Delay = 6.43>
ST_137 : Operation 1635 [2/4] (6.43ns)   --->   "%tmp_19 = fadd i32 %b_num_load_17, i32 %tmp_183" [../src/ban.cpp:328]   --->   Operation 1635 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 125> <Delay = 6.43>
ST_138 : Operation 1636 [1/4] (6.43ns)   --->   "%tmp_19 = fadd i32 %b_num_load_17, i32 %tmp_183" [../src/ban.cpp:328]   --->   Operation 1636 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 126> <Delay = 6.88>
ST_139 : Operation 1637 [1/1] (1.23ns)   --->   "%store_ln329 = store i32 %tmp_19, i6 %b_num_addr_36" [../src/ban.cpp:329]   --->   Operation 1637 'store' 'store_ln329' <Predicate = (icmp_ln327_2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_139 : Operation 1638 [1/1] (0.00ns)   --->   "%br_ln330 = br void %._crit_edge43" [../src/ban.cpp:330]   --->   Operation 1638 'br' 'br_ln330' <Predicate = (icmp_ln327_2)> <Delay = 0.00>
ST_139 : Operation 1639 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %diff_p_2, i32 1, i32 31" [../src/ban.cpp:327]   --->   Operation 1639 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1640 [1/1] (0.99ns)   --->   "%icmp_ln327_3 = icmp_eq  i31 %tmp_184, i31 0" [../src/ban.cpp:327]   --->   Operation 1640 'icmp' 'icmp_ln327_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1641 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327_3, void %._crit_edge44, void" [../src/ban.cpp:327]   --->   Operation 1641 'br' 'br_ln327' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1642 [1/1] (0.00ns)   --->   "%trunc_ln328 = trunc i32 %diff_p_2" [../src/ban.cpp:328]   --->   Operation 1642 'trunc' 'trunc_ln328' <Predicate = (icmp_ln327_3)> <Delay = 0.00>
ST_139 : Operation 1643 [1/1] (0.44ns)   --->   "%select_ln328 = select i1 %trunc_ln328, i32 %tmp_228, i32 %tmp_229" [../src/ban.cpp:328]   --->   Operation 1643 'select' 'select_ln328' <Predicate = (icmp_ln327_3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1644 [4/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %b_num_load_18, i32 %select_ln328" [../src/ban.cpp:328]   --->   Operation 1644 'fadd' 'tmp_20' <Predicate = (icmp_ln327_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 127> <Delay = 6.43>
ST_140 : Operation 1645 [3/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %b_num_load_18, i32 %select_ln328" [../src/ban.cpp:328]   --->   Operation 1645 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 128> <Delay = 6.43>
ST_141 : Operation 1646 [2/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %b_num_load_18, i32 %select_ln328" [../src/ban.cpp:328]   --->   Operation 1646 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 129> <Delay = 6.43>
ST_142 : Operation 1647 [1/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %b_num_load_18, i32 %select_ln328" [../src/ban.cpp:328]   --->   Operation 1647 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 130> <Delay = 1.23>
ST_143 : Operation 1648 [1/1] (1.23ns)   --->   "%store_ln329 = store i32 %tmp_20, i6 %b_num_addr_37" [../src/ban.cpp:329]   --->   Operation 1648 'store' 'store_ln329' <Predicate = (icmp_ln327_3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_143 : Operation 1649 [1/1] (0.00ns)   --->   "%br_ln330 = br void %._crit_edge44" [../src/ban.cpp:330]   --->   Operation 1649 'br' 'br_ln330' <Predicate = (icmp_ln327_3)> <Delay = 0.00>
ST_143 : Operation 1650 [1/1] (0.54ns)   --->   "%sub_ln328_3 = sub i2 2, i2 %trunc_ln297_2" [../src/ban.cpp:328]   --->   Operation 1650 'sub' 'sub_ln328_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1651 [1/1] (0.47ns)   --->   "%tmp_185 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_228, i32 %tmp_229, i32 %tmp_230, i2 %sub_ln328_3" [../src/ban.cpp:328]   --->   Operation 1651 'mux' 'tmp_185' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 131> <Delay = 6.43>
ST_144 : Operation 1652 [4/4] (6.43ns)   --->   "%tmp_21 = fadd i32 %b_num_load_19, i32 %tmp_185" [../src/ban.cpp:328]   --->   Operation 1652 'fadd' 'tmp_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 132> <Delay = 6.43>
ST_145 : Operation 1653 [3/4] (6.43ns)   --->   "%tmp_21 = fadd i32 %b_num_load_19, i32 %tmp_185" [../src/ban.cpp:328]   --->   Operation 1653 'fadd' 'tmp_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 133> <Delay = 6.43>
ST_146 : Operation 1654 [2/4] (6.43ns)   --->   "%tmp_21 = fadd i32 %b_num_load_19, i32 %tmp_185" [../src/ban.cpp:328]   --->   Operation 1654 'fadd' 'tmp_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 134> <Delay = 6.43>
ST_147 : Operation 1655 [1/4] (6.43ns)   --->   "%tmp_21 = fadd i32 %b_num_load_19, i32 %tmp_185" [../src/ban.cpp:328]   --->   Operation 1655 'fadd' 'tmp_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 135> <Delay = 1.23>
ST_148 : Operation 1656 [1/1] (1.23ns)   --->   "%store_ln329 = store i32 %tmp_21, i6 %b_num_addr_38" [../src/ban.cpp:329]   --->   Operation 1656 'store' 'store_ln329' <Predicate = (!tmp_182)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_148 : Operation 1657 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1657 'br' 'br_ln0' <Predicate = (!tmp_182)> <Delay = 0.00>
ST_148 : Operation 1658 [1/1] (0.99ns)   --->   "%icmp_ln334_1 = icmp_eq  i32 %b_p_load_3, i32 %b_p_3" [../src/ban.cpp:334]   --->   Operation 1658 'icmp' 'icmp_ln334_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1659 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %icmp_ln334_1, void %._crit_edge45, void" [../src/ban.cpp:334]   --->   Operation 1659 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1660 [2/2] (1.23ns)   --->   "%b_num_load_23 = load i6 %b_num_addr_36" [../src/ban.cpp:77]   --->   Operation 1660 'load' 'b_num_load_23' <Predicate = (icmp_ln334_1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 149 <SV = 122> <Delay = 0.87>
ST_149 : Operation 1661 [1/2] (0.87ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_311_139, i32 %num_aux_2_05_load, i32 %num_aux_1_03_load, i32 %num_aux_0_01_load, i6 %sub_ln542, i32 %b_num, i32 %num_aux_2_2_loc, i32 %num_aux_1_2_loc, i32 %num_aux_0_2_loc" [../src/ban.cpp:542]   --->   Operation 1661 'call' 'call_ln542' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 123> <Delay = 1.09>
ST_150 : Operation 1662 [1/1] (0.00ns)   --->   "%num_aux_2_2_loc_load = load i32 %num_aux_2_2_loc"   --->   Operation 1662 'load' 'num_aux_2_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1663 [1/1] (0.00ns)   --->   "%num_aux_1_2_loc_load = load i32 %num_aux_1_2_loc"   --->   Operation 1663 'load' 'num_aux_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1664 [1/1] (0.00ns)   --->   "%num_aux_0_2_loc_load = load i32 %num_aux_0_2_loc"   --->   Operation 1664 'load' 'num_aux_0_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1665 [1/1] (0.54ns)   --->   "%sub11_i_i = sub i2 0, i2 %trunc_ln297_2" [../src/ban.cpp:297]   --->   Operation 1665 'sub' 'sub11_i_i' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1666 [2/2] (0.54ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_315_240, i6 %sub_ln542, i32 %b_num, i2 %sub11_i_i, i32 %tmp_228, i32 %tmp_229, i32 %tmp_230, i2 %trunc_ln297_2, i32 %num_aux_0_2_loc_load, i32 %num_aux_1_2_loc_load, i32 %num_aux_2_2_loc_load" [../src/ban.cpp:542]   --->   Operation 1666 'call' 'call_ln542' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_150 : Operation 1667 [1/1] (0.00ns)   --->   "%store_ln322 = store i32 %num_aux_2_2_loc_load, i32 %num_aux_2_05" [../src/ban.cpp:322]   --->   Operation 1667 'store' 'store_ln322' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1668 [1/1] (0.00ns)   --->   "%store_ln322 = store i32 %num_aux_1_2_loc_load, i32 %num_aux_1_03" [../src/ban.cpp:322]   --->   Operation 1668 'store' 'store_ln322' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1669 [1/1] (0.00ns)   --->   "%store_ln322 = store i32 %num_aux_0_2_loc_load, i32 %num_aux_0_01" [../src/ban.cpp:322]   --->   Operation 1669 'store' 'store_ln322' <Predicate = true> <Delay = 0.00>

State 151 <SV = 124> <Delay = 0.00>
ST_151 : Operation 1670 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_315_240, i6 %sub_ln542, i32 %b_num, i2 %sub11_i_i, i32 %tmp_228, i32 %tmp_229, i32 %tmp_230, i2 %trunc_ln297_2, i32 %num_aux_0_2_loc_load, i32 %num_aux_1_2_loc_load, i32 %num_aux_2_2_loc_load" [../src/ban.cpp:542]   --->   Operation 1670 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_151 : Operation 1671 [1/1] (0.00ns)   --->   "%br_ln322 = br void" [../src/ban.cpp:322]   --->   Operation 1671 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>

State 152 <SV = 136> <Delay = 4.01>
ST_152 : Operation 1672 [1/2] (1.23ns)   --->   "%b_num_load_23 = load i6 %b_num_addr_36" [../src/ban.cpp:77]   --->   Operation 1672 'load' 'b_num_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_152 : Operation 1673 [1/1] (0.00ns)   --->   "%bitcast_ln77_5 = bitcast i32 %b_num_load_23" [../src/ban.cpp:77]   --->   Operation 1673 'bitcast' 'bitcast_ln77_5' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_5, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 1674 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1675 [1/1] (0.00ns)   --->   "%trunc_ln77_5 = trunc i32 %bitcast_ln77_5" [../src/ban.cpp:77]   --->   Operation 1675 'trunc' 'trunc_ln77_5' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1676 [1/1] (0.84ns)   --->   "%icmp_ln77_12 = icmp_ne  i8 %tmp_186, i8 255" [../src/ban.cpp:77]   --->   Operation 1676 'icmp' 'icmp_ln77_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1677 [1/1] (1.05ns)   --->   "%icmp_ln77_13 = icmp_eq  i23 %trunc_ln77_5, i23 0" [../src/ban.cpp:77]   --->   Operation 1677 'icmp' 'icmp_ln77_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1678 [2/2] (2.78ns)   --->   "%tmp_187 = fcmp_oeq  i32 %b_num_load_23, i32 0" [../src/ban.cpp:77]   --->   Operation 1678 'fcmp' 'tmp_187' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 137> <Delay = 5.08>
ST_153 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_5)   --->   "%or_ln77_5 = or i1 %icmp_ln77_13, i1 %icmp_ln77_12" [../src/ban.cpp:77]   --->   Operation 1679 'or' 'or_ln77_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1680 [1/2] (2.78ns)   --->   "%tmp_187 = fcmp_oeq  i32 %b_num_load_23, i32 0" [../src/ban.cpp:77]   --->   Operation 1680 'fcmp' 'tmp_187' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1681 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_5 = and i1 %or_ln77_5, i1 %tmp_187" [../src/ban.cpp:77]   --->   Operation 1681 'and' 'and_ln77_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1682 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %and_ln77_5, void %_ZN3Ban14to_normal_formEv.exit.i.i, void %.preheader15.preheader" [../src/ban.cpp:77]   --->   Operation 1682 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1683 [2/2] (2.01ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_141, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_33_loc" [../src/ban.cpp:542]   --->   Operation 1683 'call' 'call_ln542' <Predicate = (and_ln77_5)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 138> <Delay = 0.00>
ST_154 : Operation 1684 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_141, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_33_loc" [../src/ban.cpp:542]   --->   Operation 1684 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 155 <SV = 139> <Delay = 1.70>
ST_155 : Operation 1685 [1/1] (0.00ns)   --->   "%idx_tmp_33_loc_load = load i32 %idx_tmp_33_loc"   --->   Operation 1685 'load' 'idx_tmp_33_loc_load' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1686 [1/1] (0.00ns)   --->   "%empty_78 = trunc i32 %idx_tmp_33_loc_load"   --->   Operation 1686 'trunc' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1687 [1/1] (0.99ns)   --->   "%icmp_ln92_7 = icmp_ult  i32 %idx_tmp_33_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 1687 'icmp' 'icmp_ln92_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1688 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92_7, void %.thread1841, void %.lr.ph12.i.i.i" [../src/ban.cpp:92]   --->   Operation 1688 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1689 [1/1] (0.67ns)   --->   "%store_ln98 = store i32 0, i4 %b_p_addr_12" [../src/ban.cpp:98]   --->   Operation 1689 'store' 'store_ln98' <Predicate = (!icmp_ln92_7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_155 : Operation 1690 [1/1] (0.42ns)   --->   "%br_ln104 = br void %.lr.ph.i.i.i" [../src/ban.cpp:104]   --->   Operation 1690 'br' 'br_ln104' <Predicate = (!icmp_ln92_7)> <Delay = 0.42>
ST_155 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_2)   --->   "%xor_ln92_5 = xor i2 %empty_78, i2 3" [../src/ban.cpp:92]   --->   Operation 1691 'xor' 'xor_ln92_5' <Predicate = (icmp_ln92_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1692 [1/1] (0.99ns)   --->   "%icmp_ln92_8 = icmp_ne  i32 %idx_tmp_33_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 1692 'icmp' 'icmp_ln92_8' <Predicate = (icmp_ln92_7)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1693 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln92_2 = select i1 %icmp_ln92_8, i2 %xor_ln92_5, i2 1" [../src/ban.cpp:92]   --->   Operation 1693 'select' 'select_ln92_2' <Predicate = (icmp_ln92_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 1694 [2/2] (0.42ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_242, i2 %empty_78, i2 %select_ln92_2, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 1694 'call' 'call_ln92' <Predicate = (icmp_ln92_7)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_155 : Operation 1695 [2/2] (0.67ns)   --->   "%b_p_load_5 = load i4 %b_p_addr_12" [../src/ban.cpp:100]   --->   Operation 1695 'load' 'b_p_load_5' <Predicate = (icmp_ln92_7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 156 <SV = 140> <Delay = 2.37>
ST_156 : Operation 1696 [1/2] (0.00ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_242, i2 %empty_78, i2 %select_ln92_2, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 1696 'call' 'call_ln92' <Predicate = (icmp_ln92_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_156 : Operation 1697 [1/1] (0.54ns)   --->   "%sub_ln92_4 = sub i2 2, i2 %empty_78" [../src/ban.cpp:92]   --->   Operation 1697 'sub' 'sub_ln92_4' <Predicate = (icmp_ln92_7)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1698 [1/1] (0.54ns)   --->   "%base_32 = add i2 %sub_ln92_4, i2 1" [../src/ban.cpp:97]   --->   Operation 1698 'add' 'base_32' <Predicate = (icmp_ln92_7)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1699 [1/2] (0.67ns)   --->   "%b_p_load_5 = load i4 %b_p_addr_12" [../src/ban.cpp:100]   --->   Operation 1699 'load' 'b_p_load_5' <Predicate = (icmp_ln92_7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_156 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node tmp_188)   --->   "%xor_ln100_3 = xor i2 %sub_ln92_4, i2 2" [../src/ban.cpp:100]   --->   Operation 1700 'xor' 'xor_ln100_3' <Predicate = (icmp_ln92_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node tmp_188)   --->   "%sext_ln100_2 = sext i2 %xor_ln100_3" [../src/ban.cpp:100]   --->   Operation 1701 'sext' 'sext_ln100_2' <Predicate = (icmp_ln92_7)> <Delay = 0.00>
ST_156 : Operation 1702 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_188 = add i32 %sext_ln100_2, i32 %b_p_load_5" [../src/ban.cpp:100]   --->   Operation 1702 'add' 'tmp_188' <Predicate = (icmp_ln92_7)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1703 [1/1] (0.67ns)   --->   "%store_ln101 = store i32 %tmp_188, i4 %b_p_addr_12" [../src/ban.cpp:101]   --->   Operation 1703 'store' 'store_ln101' <Predicate = (icmp_ln92_7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_156 : Operation 1704 [1/1] (0.44ns)   --->   "%icmp_ln104_15 = icmp_eq  i2 %base_32, i2 3" [../src/ban.cpp:104]   --->   Operation 1704 'icmp' 'icmp_ln104_15' <Predicate = (icmp_ln92_7)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1705 [1/1] (0.42ns)   --->   "%br_ln104 = br i1 %icmp_ln104_15, void %.lr.ph.i.i.i, void %._crit_edge.i.i.i" [../src/ban.cpp:104]   --->   Operation 1705 'br' 'br_ln104' <Predicate = (icmp_ln92_7)> <Delay = 0.42>

State 157 <SV = 141> <Delay = 3.20>
ST_157 : Operation 1706 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i_i18391843 = phi i2 0, void %.thread1841, i2 %base_32, void %.lr.ph12.i.i.i"   --->   Operation 1706 'phi' 'base_0_lcssa_i_i_i18391843' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln104_5 = zext i2 %base_0_lcssa_i_i_i18391843" [../src/ban.cpp:104]   --->   Operation 1707 'zext' 'zext_ln104_5' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1708 [1/1] (0.44ns)   --->   "%icmp_ln104_16 = icmp_ne  i2 %base_0_lcssa_i_i_i18391843, i2 3" [../src/ban.cpp:104]   --->   Operation 1708 'icmp' 'icmp_ln104_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1709 [1/1] (0.54ns)   --->   "%add_ln104_5 = add i3 %zext_ln104_5, i3 1" [../src/ban.cpp:104]   --->   Operation 1709 'add' 'add_ln104_5' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1710 [1/1] (0.20ns)   --->   "%select_ln104_5 = select i1 %icmp_ln104_16, i3 3, i3 %add_ln104_5" [../src/ban.cpp:104]   --->   Operation 1710 'select' 'select_ln104_5' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_157 : Operation 1711 [2/2] (2.44ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_343, i2 %base_0_lcssa_i_i_i18391843, i3 %select_ln104_5, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 1711 'call' 'call_ln97' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 142> <Delay = 0.00>
ST_158 : Operation 1712 [1/2] (0.00ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_343, i2 %base_0_lcssa_i_i_i18391843, i3 %select_ln104_5, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 1712 'call' 'call_ln97' <Predicate = (!and_ln61_10 & !and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1 & icmp_ln334_1 & and_ln77_5 & !icmp_ln104_15) | (!and_ln61_10 & !and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1 & icmp_ln334_1 & and_ln77_5 & !icmp_ln92_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_158 : Operation 1713 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.i.i.i"   --->   Operation 1713 'br' 'br_ln0' <Predicate = (!and_ln61_10 & !and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1 & icmp_ln334_1 & and_ln77_5 & !icmp_ln104_15) | (!and_ln61_10 & !and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1 & icmp_ln334_1 & and_ln77_5 & !icmp_ln92_7)> <Delay = 0.00>
ST_158 : Operation 1714 [1/1] (0.00ns)   --->   "%br_ln107 = br void %_ZN3Ban14to_normal_formEv.exit.i.i" [../src/ban.cpp:107]   --->   Operation 1714 'br' 'br_ln107' <Predicate = (!and_ln61_10 & !and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1 & icmp_ln334_1 & and_ln77_5)> <Delay = 0.00>
ST_158 : Operation 1715 [1/1] (0.00ns)   --->   "%br_ln335 = br void %._crit_edge45" [../src/ban.cpp:335]   --->   Operation 1715 'br' 'br_ln335' <Predicate = (!and_ln61_10 & !and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1 & icmp_ln334_1)> <Delay = 0.00>
ST_158 : Operation 1716 [1/1] (0.00ns)   --->   "%br_ln337 = br void %_ZN3BanmIERKS_.exit" [../src/ban.cpp:337]   --->   Operation 1716 'br' 'br_ln337' <Predicate = (!and_ln61_10 & !and_ln61_12 & !icmp_ln300_1 & !icmp_ln303_1)> <Delay = 0.00>

State 159 <SV = 122> <Delay = 1.23>
ST_159 : Operation 1717 [1/1] (1.23ns)   --->   "%store_ln304 = store i32 %tmp_229, i6 %b_num_addr_37" [../src/ban.cpp:304]   --->   Operation 1717 'store' 'store_ln304' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 160 <SV = 123> <Delay = 1.23>
ST_160 : Operation 1718 [1/1] (1.23ns)   --->   "%store_ln304 = store i32 %tmp_230, i6 %b_num_addr_38" [../src/ban.cpp:304]   --->   Operation 1718 'store' 'store_ln304' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_160 : Operation 1719 [1/1] (0.00ns)   --->   "%br_ln305 = br void %_ZN3BanmIERKS_.exit" [../src/ban.cpp:305]   --->   Operation 1719 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>

State 161 <SV = 121> <Delay = 1.23>
ST_161 : Operation 1720 [1/1] (1.23ns)   --->   "%store_ln290 = store i32 %tmp_229, i6 %b_num_addr_37" [../src/ban.cpp:290]   --->   Operation 1720 'store' 'store_ln290' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 162 <SV = 122> <Delay = 1.23>
ST_162 : Operation 1721 [1/1] (1.23ns)   --->   "%store_ln290 = store i32 %tmp_230, i6 %b_num_addr_38" [../src/ban.cpp:290]   --->   Operation 1721 'store' 'store_ln290' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_162 : Operation 1722 [1/1] (0.00ns)   --->   "%br_ln291 = br void %_ZN3BanmIERKS_.exit" [../src/ban.cpp:291]   --->   Operation 1722 'br' 'br_ln291' <Predicate = true> <Delay = 0.00>

State 163 <SV = 143> <Delay = 1.23>
ST_163 : Operation 1723 [2/2] (1.23ns)   --->   "%b_num_load_24 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:71]   --->   Operation 1723 'load' 'b_num_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_163 : Operation 1724 [2/2] (1.23ns)   --->   "%b_num_load_25 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:71]   --->   Operation 1724 'load' 'b_num_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 164 <SV = 144> <Delay = 4.01>
ST_164 : Operation 1725 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i12 %idx_156" [../test/vivado_main.cpp:71]   --->   Operation 1725 'zext' 'zext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1726 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i12 %idx_156" [../test/vivado_main.cpp:71]   --->   Operation 1726 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1727 [1/1] (0.00ns)   --->   "%tmp_249_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln71, i2 0" [../test/vivado_main.cpp:71]   --->   Operation 1727 'bitconcatenate' 'tmp_249_cast' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1728 [1/1] (0.82ns)   --->   "%sub_ln71 = sub i13 %tmp_249_cast, i13 %zext_ln71_1" [../test/vivado_main.cpp:71]   --->   Operation 1728 'sub' 'sub_ln71' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln71_2 = zext i13 %sub_ln71" [../test/vivado_main.cpp:71]   --->   Operation 1729 'zext' 'zext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1730 [1/1] (0.00ns)   --->   "%r_num_addr_83 = getelementptr i32 %r_num, i64 0, i64 %zext_ln71_2" [../test/vivado_main.cpp:71]   --->   Operation 1730 'getelementptr' 'r_num_addr_83' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1731 [1/1] (0.82ns)   --->   "%add_ln71 = add i13 %sub_ln71, i13 1" [../test/vivado_main.cpp:71]   --->   Operation 1731 'add' 'add_ln71' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1732 [1/1] (0.00ns)   --->   "%zext_ln71_3 = zext i13 %add_ln71" [../test/vivado_main.cpp:71]   --->   Operation 1732 'zext' 'zext_ln71_3' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1733 [1/1] (0.00ns)   --->   "%r_num_addr_84 = getelementptr i32 %r_num, i64 0, i64 %zext_ln71_3" [../test/vivado_main.cpp:71]   --->   Operation 1733 'getelementptr' 'r_num_addr_84' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1734 [2/2] (0.67ns)   --->   "%b_p_load_6 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:71]   --->   Operation 1734 'load' 'b_p_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_164 : Operation 1735 [1/2] (1.23ns)   --->   "%b_num_load_24 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:71]   --->   Operation 1735 'load' 'b_num_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_164 : Operation 1736 [1/2] (1.23ns)   --->   "%b_num_load_25 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:71]   --->   Operation 1736 'load' 'b_num_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_164 : Operation 1737 [2/2] (1.23ns)   --->   "%b_num_load_26 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:71]   --->   Operation 1737 'load' 'b_num_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_164 : Operation 1738 [1/1] (1.23ns)   --->   "%store_ln71 = store i32 %b_num_load_24, i13 %r_num_addr_83" [../test/vivado_main.cpp:71]   --->   Operation 1738 'store' 'store_ln71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_164 : Operation 1739 [1/1] (1.23ns)   --->   "%store_ln71 = store i32 %b_num_load_25, i13 %r_num_addr_84" [../test/vivado_main.cpp:71]   --->   Operation 1739 'store' 'store_ln71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_164 : Operation 1740 [1/1] (0.00ns)   --->   "%bitcast_ln61_7 = bitcast i32 %b_num_load_24" [../src/ban.cpp:61]   --->   Operation 1740 'bitcast' 'bitcast_ln61_7' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1741 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_7, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 1741 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1742 [1/1] (0.00ns)   --->   "%trunc_ln61_10 = trunc i32 %bitcast_ln61_7" [../src/ban.cpp:61]   --->   Operation 1742 'trunc' 'trunc_ln61_10' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1743 [1/1] (0.84ns)   --->   "%icmp_ln61_27 = icmp_ne  i8 %tmp_189, i8 255" [../src/ban.cpp:61]   --->   Operation 1743 'icmp' 'icmp_ln61_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1744 [1/1] (1.05ns)   --->   "%icmp_ln61_28 = icmp_eq  i23 %trunc_ln61_10, i23 0" [../src/ban.cpp:61]   --->   Operation 1744 'icmp' 'icmp_ln61_28' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1745 [2/2] (2.78ns)   --->   "%tmp_190 = fcmp_oeq  i32 %b_num_load_24, i32 0" [../src/ban.cpp:61]   --->   Operation 1745 'fcmp' 'tmp_190' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 145> <Delay = 3.06>
ST_165 : Operation 1746 [1/1] (0.80ns)   --->   "%idx_157 = add i12 %trunc_ln54, i12 15" [../test/vivado_main.cpp:71]   --->   Operation 1746 'add' 'idx_157' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i12 %idx_156" [../test/vivado_main.cpp:71]   --->   Operation 1747 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1748 [1/1] (0.82ns)   --->   "%add_ln71_1 = add i13 %sub_ln71, i13 2" [../test/vivado_main.cpp:71]   --->   Operation 1748 'add' 'add_ln71_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1749 [1/1] (0.00ns)   --->   "%zext_ln71_4 = zext i13 %add_ln71_1" [../test/vivado_main.cpp:71]   --->   Operation 1749 'zext' 'zext_ln71_4' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1750 [1/1] (0.00ns)   --->   "%r_num_addr_85 = getelementptr i32 %r_num, i64 0, i64 %zext_ln71_4" [../test/vivado_main.cpp:71]   --->   Operation 1750 'getelementptr' 'r_num_addr_85' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1751 [1/1] (0.00ns)   --->   "%r_p_addr_28 = getelementptr i32 %r_p, i64 0, i64 %zext_ln71" [../test/vivado_main.cpp:71]   --->   Operation 1751 'getelementptr' 'r_p_addr_28' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1752 [1/2] (0.67ns)   --->   "%b_p_load_6 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:71]   --->   Operation 1752 'load' 'b_p_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_165 : Operation 1753 [1/2] (1.23ns)   --->   "%b_num_load_26 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:71]   --->   Operation 1753 'load' 'b_num_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_165 : Operation 1754 [1/1] (1.23ns)   --->   "%store_ln71 = store i32 %b_p_load_6, i12 %r_p_addr_28" [../test/vivado_main.cpp:71]   --->   Operation 1754 'store' 'store_ln71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_165 : Operation 1755 [1/1] (1.23ns)   --->   "%store_ln71 = store i32 %b_num_load_26, i13 %r_num_addr_85" [../test/vivado_main.cpp:71]   --->   Operation 1755 'store' 'store_ln71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_165 : Operation 1756 [1/1] (0.99ns)   --->   "%icmp_ln61_5 = icmp_eq  i32 %b_p_load_6, i32 0" [../src/ban.cpp:61]   --->   Operation 1756 'icmp' 'icmp_ln61_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_14)   --->   "%or_ln61_12 = or i1 %icmp_ln61_28, i1 %icmp_ln61_27" [../src/ban.cpp:61]   --->   Operation 1757 'or' 'or_ln61_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1758 [1/2] (2.78ns)   --->   "%tmp_190 = fcmp_oeq  i32 %b_num_load_24, i32 0" [../src/ban.cpp:61]   --->   Operation 1758 'fcmp' 'tmp_190' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_14)   --->   "%and_ln61_13 = and i1 %or_ln61_12, i1 %tmp_190" [../src/ban.cpp:61]   --->   Operation 1759 'and' 'and_ln61_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1760 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_14 = and i1 %and_ln61_13, i1 %icmp_ln61_5" [../src/ban.cpp:61]   --->   Operation 1760 'and' 'and_ln61_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1761 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_14, void %_ZNK3BaneqEf.exit.i669, void %_ZN3BanmLERKS_.exit" [../src/ban.cpp:61]   --->   Operation 1761 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1762 [2/2] (0.67ns)   --->   "%b_p_load_7 = load i4 %b_p_addr_14" [../src/ban.cpp:61]   --->   Operation 1762 'load' 'b_p_load_7' <Predicate = (!and_ln61_14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 166 <SV = 146> <Delay = 1.66>
ST_166 : Operation 1763 [1/2] (0.67ns)   --->   "%b_p_load_7 = load i4 %b_p_addr_14" [../src/ban.cpp:61]   --->   Operation 1763 'load' 'b_p_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_166 : Operation 1764 [1/1] (0.99ns)   --->   "%icmp_ln61_6 = icmp_eq  i32 %b_p_load_7, i32 0" [../src/ban.cpp:61]   --->   Operation 1764 'icmp' 'icmp_ln61_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1765 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_6, void %.critedge1585, void" [../src/ban.cpp:61]   --->   Operation 1765 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1766 [2/2] (1.23ns)   --->   "%b_num_load_27 = load i6 %b_num_addr_42" [../src/ban.cpp:61]   --->   Operation 1766 'load' 'b_num_load_27' <Predicate = (icmp_ln61_6)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 167 <SV = 147> <Delay = 4.01>
ST_167 : Operation 1767 [1/2] (1.23ns)   --->   "%b_num_load_27 = load i6 %b_num_addr_42" [../src/ban.cpp:61]   --->   Operation 1767 'load' 'b_num_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_167 : Operation 1768 [2/2] (2.78ns)   --->   "%tmp_192 = fcmp_oeq  i32 %b_num_load_27, i32 0" [../src/ban.cpp:61]   --->   Operation 1768 'fcmp' 'tmp_192' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 148> <Delay = 4.30>
ST_168 : Operation 1769 [1/1] (0.00ns)   --->   "%bitcast_ln61_8 = bitcast i32 %b_num_load_27" [../src/ban.cpp:61]   --->   Operation 1769 'bitcast' 'bitcast_ln61_8' <Predicate = (icmp_ln61_6)> <Delay = 0.00>
ST_168 : Operation 1770 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_8, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 1770 'partselect' 'tmp_191' <Predicate = (icmp_ln61_6)> <Delay = 0.00>
ST_168 : Operation 1771 [1/1] (0.00ns)   --->   "%trunc_ln61_11 = trunc i32 %bitcast_ln61_8" [../src/ban.cpp:61]   --->   Operation 1771 'trunc' 'trunc_ln61_11' <Predicate = (icmp_ln61_6)> <Delay = 0.00>
ST_168 : Operation 1772 [1/1] (0.84ns)   --->   "%icmp_ln61_29 = icmp_ne  i8 %tmp_191, i8 255" [../src/ban.cpp:61]   --->   Operation 1772 'icmp' 'icmp_ln61_29' <Predicate = (icmp_ln61_6)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1773 [1/1] (1.05ns)   --->   "%icmp_ln61_30 = icmp_eq  i23 %trunc_ln61_11, i23 0" [../src/ban.cpp:61]   --->   Operation 1773 'icmp' 'icmp_ln61_30' <Predicate = (icmp_ln61_6)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_15)   --->   "%or_ln61_13 = or i1 %icmp_ln61_30, i1 %icmp_ln61_29" [../src/ban.cpp:61]   --->   Operation 1774 'or' 'or_ln61_13' <Predicate = (icmp_ln61_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1775 [1/2] (2.78ns)   --->   "%tmp_192 = fcmp_oeq  i32 %b_num_load_27, i32 0" [../src/ban.cpp:61]   --->   Operation 1775 'fcmp' 'tmp_192' <Predicate = (icmp_ln61_6)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1776 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_15 = and i1 %or_ln61_13, i1 %tmp_192" [../src/ban.cpp:61]   --->   Operation 1776 'and' 'and_ln61_15' <Predicate = (icmp_ln61_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1777 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_15, void %.critedge1585, void %_ZNK3BaneqEf.exit13.i" [../src/ban.cpp:61]   --->   Operation 1777 'br' 'br_ln61' <Predicate = (icmp_ln61_6)> <Delay = 0.00>
ST_168 : Operation 1778 [2/2] (1.23ns)   --->   "%b_num_load_28 = load i6 %b_num_addr_42" [../src/ban.cpp:173]   --->   Operation 1778 'load' 'b_num_load_28' <Predicate = (!and_ln61_15) | (!icmp_ln61_6)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_168 : Operation 1779 [2/2] (1.23ns)   --->   "%b_num_load_29 = load i6 %b_num_addr_43" [../src/ban.cpp:173]   --->   Operation 1779 'load' 'b_num_load_29' <Predicate = (!and_ln61_15) | (!icmp_ln61_6)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_168 : Operation 1780 [2/2] (1.23ns)   --->   "%b_num_load_30 = load i6 %b_num_addr_44" [../src/ban.cpp:173]   --->   Operation 1780 'load' 'b_num_load_30' <Predicate = (!and_ln61_15) | (!icmp_ln61_6)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_168 : Operation 1781 [1/1] (1.01ns)   --->   "%add_ln370 = add i32 %b_p_load_7, i32 %b_p_load_6" [../src/ban.cpp:370]   --->   Operation 1781 'add' 'add_ln370' <Predicate = (!and_ln61_15) | (!icmp_ln61_6)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1782 [1/1] (0.67ns)   --->   "%store_ln370 = store i32 %add_ln370, i4 %b_p_addr_12" [../src/ban.cpp:370]   --->   Operation 1782 'store' 'store_ln370' <Predicate = (!and_ln61_15) | (!icmp_ln61_6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_168 : Operation 1783 [2/2] (1.23ns)   --->   "%b_num_load_32 = load i6 %b_num_addr_43" [../src/ban.cpp:354]   --->   Operation 1783 'load' 'b_num_load_32' <Predicate = (icmp_ln61_6 & and_ln61_15)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_168 : Operation 1784 [2/2] (1.23ns)   --->   "%b_num_load_33 = load i6 %b_num_addr_44" [../src/ban.cpp:354]   --->   Operation 1784 'load' 'b_num_load_33' <Predicate = (icmp_ln61_6 & and_ln61_15)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_168 : Operation 1785 [1/1] (0.67ns)   --->   "%store_ln354 = store i32 0, i4 %b_p_addr_12" [../src/ban.cpp:354]   --->   Operation 1785 'store' 'store_ln354' <Predicate = (icmp_ln61_6 & and_ln61_15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_168 : Operation 1786 [1/1] (1.23ns)   --->   "%store_ln354 = store i32 %b_num_load_27, i6 %b_num_addr_36" [../src/ban.cpp:354]   --->   Operation 1786 'store' 'store_ln354' <Predicate = (icmp_ln61_6 & and_ln61_15)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 169 <SV = 149> <Delay = 1.23>
ST_169 : Operation 1787 [1/2] (1.23ns)   --->   "%b_num_load_28 = load i6 %b_num_addr_42" [../src/ban.cpp:173]   --->   Operation 1787 'load' 'b_num_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_169 : Operation 1788 [1/2] (1.23ns)   --->   "%b_num_load_29 = load i6 %b_num_addr_43" [../src/ban.cpp:173]   --->   Operation 1788 'load' 'b_num_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_169 : Operation 1789 [1/2] (1.23ns)   --->   "%b_num_load_30 = load i6 %b_num_addr_44" [../src/ban.cpp:173]   --->   Operation 1789 'load' 'b_num_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 170 <SV = 150> <Delay = 2.01>
ST_170 : Operation 1790 [2/2] (2.01ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_169_1, i6 %sub_ln542, i32 %b_num, i32 %b_num_load_28, i32 %b_num_load_29, i32 %b_num_load_30, i32 %aux_4" [../src/ban.cpp:542]   --->   Operation 1790 'call' 'call_ln542' <Predicate = true> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 171 <SV = 151> <Delay = 0.00>
ST_171 : Operation 1791 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_169_1, i6 %sub_ln542, i32 %b_num, i32 %b_num_load_28, i32 %b_num_load_29, i32 %b_num_load_30, i32 %aux_4" [../src/ban.cpp:542]   --->   Operation 1791 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 172 <SV = 152> <Delay = 0.00>
ST_172 : Operation 1792 [2/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_187_1, i6 %sub_ln542, i32 %b_num, i32 %aux_4" [../src/ban.cpp:542]   --->   Operation 1792 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 173 <SV = 153> <Delay = 0.00>
ST_173 : Operation 1793 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_187_1, i6 %sub_ln542, i32 %b_num, i32 %aux_4" [../src/ban.cpp:542]   --->   Operation 1793 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 174 <SV = 154> <Delay = 1.23>
ST_174 : Operation 1794 [2/2] (1.23ns)   --->   "%b_num_load_31 = load i6 %b_num_addr_36" [../src/ban.cpp:77]   --->   Operation 1794 'load' 'b_num_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 175 <SV = 155> <Delay = 4.01>
ST_175 : Operation 1795 [1/2] (1.23ns)   --->   "%b_num_load_31 = load i6 %b_num_addr_36" [../src/ban.cpp:77]   --->   Operation 1795 'load' 'b_num_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_175 : Operation 1796 [1/1] (0.00ns)   --->   "%bitcast_ln77_6 = bitcast i32 %b_num_load_31" [../src/ban.cpp:77]   --->   Operation 1796 'bitcast' 'bitcast_ln77_6' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1797 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_6, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 1797 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1798 [1/1] (0.00ns)   --->   "%trunc_ln77_6 = trunc i32 %bitcast_ln77_6" [../src/ban.cpp:77]   --->   Operation 1798 'trunc' 'trunc_ln77_6' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1799 [1/1] (0.84ns)   --->   "%icmp_ln77_14 = icmp_ne  i8 %tmp_193, i8 255" [../src/ban.cpp:77]   --->   Operation 1799 'icmp' 'icmp_ln77_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1800 [1/1] (1.05ns)   --->   "%icmp_ln77_15 = icmp_eq  i23 %trunc_ln77_6, i23 0" [../src/ban.cpp:77]   --->   Operation 1800 'icmp' 'icmp_ln77_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1801 [2/2] (2.78ns)   --->   "%tmp_194 = fcmp_oeq  i32 %b_num_load_31, i32 0" [../src/ban.cpp:77]   --->   Operation 1801 'fcmp' 'tmp_194' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 156> <Delay = 5.08>
ST_176 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_6)   --->   "%or_ln77_6 = or i1 %icmp_ln77_15, i1 %icmp_ln77_14" [../src/ban.cpp:77]   --->   Operation 1802 'or' 'or_ln77_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1803 [1/2] (2.78ns)   --->   "%tmp_194 = fcmp_oeq  i32 %b_num_load_31, i32 0" [../src/ban.cpp:77]   --->   Operation 1803 'fcmp' 'tmp_194' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1804 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_6 = and i1 %or_ln77_6, i1 %tmp_194" [../src/ban.cpp:77]   --->   Operation 1804 'and' 'and_ln77_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1805 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %and_ln77_6, void %_ZN3Ban14to_normal_formEv.exit.i729, void %.preheader14.preheader" [../src/ban.cpp:77]   --->   Operation 1805 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1806 [2/2] (2.01ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_144, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_36_loc" [../src/ban.cpp:542]   --->   Operation 1806 'call' 'call_ln542' <Predicate = (and_ln77_6)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 177 <SV = 157> <Delay = 0.00>
ST_177 : Operation 1807 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_144, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_36_loc" [../src/ban.cpp:542]   --->   Operation 1807 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 178 <SV = 158> <Delay = 2.24>
ST_178 : Operation 1808 [1/1] (0.00ns)   --->   "%idx_tmp_36_loc_load = load i32 %idx_tmp_36_loc"   --->   Operation 1808 'load' 'idx_tmp_36_loc_load' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1809 [1/1] (0.00ns)   --->   "%empty_79 = trunc i32 %idx_tmp_36_loc_load"   --->   Operation 1809 'trunc' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1810 [1/1] (0.99ns)   --->   "%icmp_ln92_9 = icmp_ult  i32 %idx_tmp_36_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 1810 'icmp' 'icmp_ln92_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1811 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92_9, void %.thread1847, void %.lr.ph12.i.i703" [../src/ban.cpp:92]   --->   Operation 1811 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1812 [1/1] (0.67ns)   --->   "%store_ln98 = store i32 0, i4 %b_p_addr_12" [../src/ban.cpp:98]   --->   Operation 1812 'store' 'store_ln98' <Predicate = (!icmp_ln92_9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_178 : Operation 1813 [1/1] (0.42ns)   --->   "%br_ln104 = br void %.lr.ph.i.i721" [../src/ban.cpp:104]   --->   Operation 1813 'br' 'br_ln104' <Predicate = (!icmp_ln92_9)> <Delay = 0.42>
ST_178 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_3)   --->   "%xor_ln92_6 = xor i2 %empty_79, i2 3" [../src/ban.cpp:92]   --->   Operation 1814 'xor' 'xor_ln92_6' <Predicate = (icmp_ln92_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1815 [1/1] (0.99ns)   --->   "%icmp_ln92_10 = icmp_ne  i32 %idx_tmp_36_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 1815 'icmp' 'icmp_ln92_10' <Predicate = (icmp_ln92_9)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1816 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln92_3 = select i1 %icmp_ln92_10, i2 %xor_ln92_6, i2 1" [../src/ban.cpp:92]   --->   Operation 1816 'select' 'select_ln92_3' <Predicate = (icmp_ln92_9)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 1817 [2/2] (0.42ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_245, i2 %empty_79, i2 %select_ln92_3, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 1817 'call' 'call_ln92' <Predicate = (icmp_ln92_9)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_178 : Operation 1818 [1/1] (0.54ns)   --->   "%sub_ln92_5 = sub i2 2, i2 %empty_79" [../src/ban.cpp:92]   --->   Operation 1818 'sub' 'sub_ln92_5' <Predicate = (icmp_ln92_9)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node tmp_195)   --->   "%xor_ln100_4 = xor i2 %sub_ln92_5, i2 2" [../src/ban.cpp:100]   --->   Operation 1819 'xor' 'xor_ln100_4' <Predicate = (icmp_ln92_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node tmp_195)   --->   "%sext_ln100_3 = sext i2 %xor_ln100_4" [../src/ban.cpp:100]   --->   Operation 1820 'sext' 'sext_ln100_3' <Predicate = (icmp_ln92_9)> <Delay = 0.00>
ST_178 : Operation 1821 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_195 = add i32 %sext_ln100_3, i32 %add_ln370" [../src/ban.cpp:100]   --->   Operation 1821 'add' 'tmp_195' <Predicate = (icmp_ln92_9)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1822 [1/1] (0.67ns)   --->   "%store_ln101 = store i32 %tmp_195, i4 %b_p_addr_12" [../src/ban.cpp:101]   --->   Operation 1822 'store' 'store_ln101' <Predicate = (icmp_ln92_9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 179 <SV = 159> <Delay = 1.42>
ST_179 : Operation 1823 [1/2] (0.00ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_245, i2 %empty_79, i2 %select_ln92_3, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 1823 'call' 'call_ln92' <Predicate = (icmp_ln92_9)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_179 : Operation 1824 [1/1] (0.54ns)   --->   "%base_33 = add i2 %sub_ln92_5, i2 1" [../src/ban.cpp:97]   --->   Operation 1824 'add' 'base_33' <Predicate = (icmp_ln92_9)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1825 [1/1] (0.44ns)   --->   "%icmp_ln104_17 = icmp_eq  i2 %base_33, i2 3" [../src/ban.cpp:104]   --->   Operation 1825 'icmp' 'icmp_ln104_17' <Predicate = (icmp_ln92_9)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1826 [1/1] (0.42ns)   --->   "%br_ln104 = br i1 %icmp_ln104_17, void %.lr.ph.i.i721, void %._crit_edge.i.i728" [../src/ban.cpp:104]   --->   Operation 1826 'br' 'br_ln104' <Predicate = (icmp_ln92_9)> <Delay = 0.42>

State 180 <SV = 160> <Delay = 3.20>
ST_180 : Operation 1827 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i71418451849 = phi i2 0, void %.thread1847, i2 %base_33, void %.lr.ph12.i.i703"   --->   Operation 1827 'phi' 'base_0_lcssa_i_i71418451849' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1828 [1/1] (0.00ns)   --->   "%zext_ln104_6 = zext i2 %base_0_lcssa_i_i71418451849" [../src/ban.cpp:104]   --->   Operation 1828 'zext' 'zext_ln104_6' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1829 [1/1] (0.44ns)   --->   "%icmp_ln104_18 = icmp_ne  i2 %base_0_lcssa_i_i71418451849, i2 3" [../src/ban.cpp:104]   --->   Operation 1829 'icmp' 'icmp_ln104_18' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1830 [1/1] (0.54ns)   --->   "%add_ln104_6 = add i3 %zext_ln104_6, i3 1" [../src/ban.cpp:104]   --->   Operation 1830 'add' 'add_ln104_6' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1831 [1/1] (0.20ns)   --->   "%select_ln104_6 = select i1 %icmp_ln104_18, i3 3, i3 %add_ln104_6" [../src/ban.cpp:104]   --->   Operation 1831 'select' 'select_ln104_6' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_180 : Operation 1832 [2/2] (2.44ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_346, i2 %base_0_lcssa_i_i71418451849, i3 %select_ln104_6, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 1832 'call' 'call_ln97' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 161> <Delay = 0.00>
ST_181 : Operation 1833 [1/2] (0.00ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_346, i2 %base_0_lcssa_i_i71418451849, i3 %select_ln104_6, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 1833 'call' 'call_ln97' <Predicate = (!and_ln61_14 & !and_ln61_15 & and_ln77_6 & !icmp_ln104_17) | (!and_ln61_14 & !and_ln61_15 & and_ln77_6 & !icmp_ln92_9) | (!and_ln61_14 & !icmp_ln61_6 & and_ln77_6 & !icmp_ln104_17) | (!and_ln61_14 & !icmp_ln61_6 & and_ln77_6 & !icmp_ln92_9)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_181 : Operation 1834 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.i.i728"   --->   Operation 1834 'br' 'br_ln0' <Predicate = (!and_ln61_14 & !and_ln61_15 & and_ln77_6 & !icmp_ln104_17) | (!and_ln61_14 & !and_ln61_15 & and_ln77_6 & !icmp_ln92_9) | (!and_ln61_14 & !icmp_ln61_6 & and_ln77_6 & !icmp_ln104_17) | (!and_ln61_14 & !icmp_ln61_6 & and_ln77_6 & !icmp_ln92_9)> <Delay = 0.00>
ST_181 : Operation 1835 [1/1] (0.00ns)   --->   "%br_ln107 = br void %_ZN3Ban14to_normal_formEv.exit.i729" [../src/ban.cpp:107]   --->   Operation 1835 'br' 'br_ln107' <Predicate = (!and_ln61_14 & !and_ln61_15 & and_ln77_6) | (!and_ln61_14 & !icmp_ln61_6 & and_ln77_6)> <Delay = 0.00>
ST_181 : Operation 1836 [1/1] (0.00ns)   --->   "%br_ln373 = br void %_ZN3BanmLERKS_.exit" [../src/ban.cpp:373]   --->   Operation 1836 'br' 'br_ln373' <Predicate = (!and_ln61_14 & !and_ln61_15) | (!and_ln61_14 & !icmp_ln61_6)> <Delay = 0.00>

State 182 <SV = 149> <Delay = 2.47>
ST_182 : Operation 1837 [1/2] (1.23ns)   --->   "%b_num_load_32 = load i6 %b_num_addr_43" [../src/ban.cpp:354]   --->   Operation 1837 'load' 'b_num_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_182 : Operation 1838 [1/2] (1.23ns)   --->   "%b_num_load_33 = load i6 %b_num_addr_44" [../src/ban.cpp:354]   --->   Operation 1838 'load' 'b_num_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_182 : Operation 1839 [1/1] (1.23ns)   --->   "%store_ln354 = store i32 %b_num_load_32, i6 %b_num_addr_37" [../src/ban.cpp:354]   --->   Operation 1839 'store' 'store_ln354' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 183 <SV = 150> <Delay = 1.23>
ST_183 : Operation 1840 [1/1] (1.23ns)   --->   "%store_ln354 = store i32 %b_num_load_33, i6 %b_num_addr_38" [../src/ban.cpp:354]   --->   Operation 1840 'store' 'store_ln354' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_183 : Operation 1841 [1/1] (0.00ns)   --->   "%br_ln355 = br void %_ZN3BanmLERKS_.exit" [../src/ban.cpp:355]   --->   Operation 1841 'br' 'br_ln355' <Predicate = true> <Delay = 0.00>

State 184 <SV = 162> <Delay = 1.23>
ST_184 : Operation 1842 [2/2] (1.23ns)   --->   "%b_num_load_34 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:72]   --->   Operation 1842 'load' 'b_num_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 185 <SV = 163> <Delay = 4.01>
ST_185 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i12 %idx_157" [../test/vivado_main.cpp:72]   --->   Operation 1843 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1844 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i12 %idx_157" [../test/vivado_main.cpp:72]   --->   Operation 1844 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1845 [1/1] (0.00ns)   --->   "%tmp_265_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln72, i2 0" [../test/vivado_main.cpp:72]   --->   Operation 1845 'bitconcatenate' 'tmp_265_cast' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1846 [1/1] (0.82ns)   --->   "%sub_ln72 = sub i13 %tmp_265_cast, i13 %zext_ln72_1" [../test/vivado_main.cpp:72]   --->   Operation 1846 'sub' 'sub_ln72' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1847 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i13 %sub_ln72" [../test/vivado_main.cpp:72]   --->   Operation 1847 'zext' 'zext_ln72_2' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1848 [1/1] (0.00ns)   --->   "%r_num_addr_86 = getelementptr i32 %r_num, i64 0, i64 %zext_ln72_2" [../test/vivado_main.cpp:72]   --->   Operation 1848 'getelementptr' 'r_num_addr_86' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1849 [2/2] (0.67ns)   --->   "%b_p_load_8 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:72]   --->   Operation 1849 'load' 'b_p_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_185 : Operation 1850 [1/2] (1.23ns)   --->   "%b_num_load_34 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:72]   --->   Operation 1850 'load' 'b_num_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_185 : Operation 1851 [2/2] (1.23ns)   --->   "%b_num_load_35 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:72]   --->   Operation 1851 'load' 'b_num_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_185 : Operation 1852 [2/2] (1.23ns)   --->   "%b_num_load_36 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:72]   --->   Operation 1852 'load' 'b_num_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_185 : Operation 1853 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 %b_num_load_34, i13 %r_num_addr_86" [../test/vivado_main.cpp:72]   --->   Operation 1853 'store' 'store_ln72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_185 : Operation 1854 [2/2] (2.78ns)   --->   "%tmp_197 = fcmp_oeq  i32 %b_num_load_34, i32 0" [../src/ban.cpp:61]   --->   Operation 1854 'fcmp' 'tmp_197' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 164> <Delay = 3.06>
ST_186 : Operation 1855 [1/1] (0.80ns)   --->   "%idx_159 = add i12 %trunc_ln54, i12 16" [../test/vivado_main.cpp:72]   --->   Operation 1855 'add' 'idx_159' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1856 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i12 %idx_157" [../test/vivado_main.cpp:72]   --->   Operation 1856 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1857 [1/1] (0.82ns)   --->   "%add_ln72 = add i13 %sub_ln72, i13 1" [../test/vivado_main.cpp:72]   --->   Operation 1857 'add' 'add_ln72' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1858 [1/1] (0.00ns)   --->   "%zext_ln72_3 = zext i13 %add_ln72" [../test/vivado_main.cpp:72]   --->   Operation 1858 'zext' 'zext_ln72_3' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1859 [1/1] (0.00ns)   --->   "%r_num_addr_87 = getelementptr i32 %r_num, i64 0, i64 %zext_ln72_3" [../test/vivado_main.cpp:72]   --->   Operation 1859 'getelementptr' 'r_num_addr_87' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1860 [1/1] (0.82ns)   --->   "%add_ln72_1 = add i13 %sub_ln72, i13 2" [../test/vivado_main.cpp:72]   --->   Operation 1860 'add' 'add_ln72_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1861 [1/1] (0.00ns)   --->   "%zext_ln72_4 = zext i13 %add_ln72_1" [../test/vivado_main.cpp:72]   --->   Operation 1861 'zext' 'zext_ln72_4' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1862 [1/1] (0.00ns)   --->   "%r_num_addr_88 = getelementptr i32 %r_num, i64 0, i64 %zext_ln72_4" [../test/vivado_main.cpp:72]   --->   Operation 1862 'getelementptr' 'r_num_addr_88' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1863 [1/1] (0.00ns)   --->   "%r_p_addr_29 = getelementptr i32 %r_p, i64 0, i64 %zext_ln72" [../test/vivado_main.cpp:72]   --->   Operation 1863 'getelementptr' 'r_p_addr_29' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1864 [1/2] (0.67ns)   --->   "%b_p_load_8 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:72]   --->   Operation 1864 'load' 'b_p_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_186 : Operation 1865 [1/2] (1.23ns)   --->   "%b_num_load_35 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:72]   --->   Operation 1865 'load' 'b_num_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_186 : Operation 1866 [1/2] (1.23ns)   --->   "%b_num_load_36 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:72]   --->   Operation 1866 'load' 'b_num_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_186 : Operation 1867 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 %b_p_load_8, i12 %r_p_addr_29" [../test/vivado_main.cpp:72]   --->   Operation 1867 'store' 'store_ln72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_186 : Operation 1868 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 %b_num_load_35, i13 %r_num_addr_87" [../test/vivado_main.cpp:72]   --->   Operation 1868 'store' 'store_ln72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_186 : Operation 1869 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 %b_num_load_36, i13 %r_num_addr_88" [../test/vivado_main.cpp:72]   --->   Operation 1869 'store' 'store_ln72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_186 : Operation 1870 [1/1] (0.99ns)   --->   "%icmp_ln61_7 = icmp_eq  i32 %b_p_load_8, i32 0" [../src/ban.cpp:61]   --->   Operation 1870 'icmp' 'icmp_ln61_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1871 [1/1] (0.00ns)   --->   "%bitcast_ln61_9 = bitcast i32 %b_num_load_34" [../src/ban.cpp:61]   --->   Operation 1871 'bitcast' 'bitcast_ln61_9' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1872 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_9, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 1872 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1873 [1/1] (0.00ns)   --->   "%trunc_ln61_12 = trunc i32 %bitcast_ln61_9" [../src/ban.cpp:61]   --->   Operation 1873 'trunc' 'trunc_ln61_12' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1874 [1/1] (0.84ns)   --->   "%icmp_ln61_31 = icmp_ne  i8 %tmp_196, i8 255" [../src/ban.cpp:61]   --->   Operation 1874 'icmp' 'icmp_ln61_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1875 [1/1] (1.05ns)   --->   "%icmp_ln61_32 = icmp_eq  i23 %trunc_ln61_12, i23 0" [../src/ban.cpp:61]   --->   Operation 1875 'icmp' 'icmp_ln61_32' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_17)   --->   "%or_ln61_14 = or i1 %icmp_ln61_32, i1 %icmp_ln61_31" [../src/ban.cpp:61]   --->   Operation 1876 'or' 'or_ln61_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1877 [1/2] (2.78ns)   --->   "%tmp_197 = fcmp_oeq  i32 %b_num_load_34, i32 0" [../src/ban.cpp:61]   --->   Operation 1877 'fcmp' 'tmp_197' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_17)   --->   "%and_ln61_16 = and i1 %or_ln61_14, i1 %tmp_197" [../src/ban.cpp:61]   --->   Operation 1878 'and' 'and_ln61_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1879 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_17 = and i1 %and_ln61_16, i1 %icmp_ln61_7" [../src/ban.cpp:61]   --->   Operation 1879 'and' 'and_ln61_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1880 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_17, void %_ZNK3BaneqEf.exit.i735, void %_ZN3BandVERKS_.exit" [../src/ban.cpp:61]   --->   Operation 1880 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1881 [2/2] (0.67ns)   --->   "%b_p_load_9 = load i4 %b_p_addr_14" [../src/ban.cpp:395]   --->   Operation 1881 'load' 'b_p_load_9' <Predicate = (!and_ln61_17)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_186 : Operation 1882 [2/2] (1.23ns)   --->   "%normalizer = load i6 %b_num_addr_42" [../src/ban.cpp:212]   --->   Operation 1882 'load' 'normalizer' <Predicate = (!and_ln61_17)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 187 <SV = 165> <Delay = 2.37>
ST_187 : Operation 1883 [1/2] (0.67ns)   --->   "%b_p_load_9 = load i4 %b_p_addr_14" [../src/ban.cpp:395]   --->   Operation 1883 'load' 'b_p_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_187 : Operation 1884 [1/1] (1.01ns)   --->   "%sub_ln395 = sub i32 %b_p_load_8, i32 %b_p_load_9" [../src/ban.cpp:395]   --->   Operation 1884 'sub' 'sub_ln395' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1885 [1/1] (0.67ns)   --->   "%store_ln395 = store i32 %sub_ln395, i4 %b_p_addr_12" [../src/ban.cpp:395]   --->   Operation 1885 'store' 'store_ln395' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_187 : Operation 1886 [1/2] (1.23ns)   --->   "%normalizer = load i6 %b_num_addr_42" [../src/ban.cpp:212]   --->   Operation 1886 'load' 'normalizer' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 188 <SV = 166> <Delay = 2.01>
ST_188 : Operation 1887 [1/1] (0.00ns)   --->   "%den_norm_18581018_load = load i32 %den_norm_18581018"   --->   Operation 1887 'load' 'den_norm_18581018_load' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1888 [1/1] (0.00ns)   --->   "%den_norm_28591023_load = load i32 %den_norm_28591023"   --->   Operation 1888 'load' 'den_norm_28591023_load' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1889 [1/1] (0.00ns)   --->   "%den_norm_1_0221_load = load i32 %den_norm_1_0221"   --->   Operation 1889 'load' 'den_norm_1_0221_load' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1890 [1/1] (0.00ns)   --->   "%den_norm_2_0222_load = load i32 %den_norm_2_0222"   --->   Operation 1890 'load' 'den_norm_2_0222_load' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1891 [2/2] (2.01ns)   --->   "%call_ln290 = call void @main_Pipeline_VITIS_LOOP_215_1, i32 %den_norm_2_0222_load, i32 %den_norm_1_0221_load, i32 %den_norm_28591023_load, i32 %den_norm_18581018_load, i6 %sub_ln290, i32 %b_num, i32 %normalizer, i32 %den_norm_2_2_loc, i32 %den_norm_1_2_loc, i32 %den_norm_2852_loc, i32 %den_norm_1851_loc" [../src/ban.cpp:290]   --->   Operation 1891 'call' 'call_ln290' <Predicate = true> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 189 <SV = 167> <Delay = 0.00>
ST_189 : Operation 1892 [1/2] (0.00ns)   --->   "%call_ln290 = call void @main_Pipeline_VITIS_LOOP_215_1, i32 %den_norm_2_0222_load, i32 %den_norm_1_0221_load, i32 %den_norm_28591023_load, i32 %den_norm_18581018_load, i6 %sub_ln290, i32 %b_num, i32 %normalizer, i32 %den_norm_2_2_loc, i32 %den_norm_1_2_loc, i32 %den_norm_2852_loc, i32 %den_norm_1851_loc" [../src/ban.cpp:290]   --->   Operation 1892 'call' 'call_ln290' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 190 <SV = 168> <Delay = 2.79>
ST_190 : Operation 1893 [1/1] (0.00ns)   --->   "%eps_0_5_load = load i32 %eps_0_5" [../src/ban.cpp:218]   --->   Operation 1893 'load' 'eps_0_5_load' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1894 [1/1] (0.00ns)   --->   "%eps_1_14_load = load i32 %eps_1_14" [../src/ban.cpp:218]   --->   Operation 1894 'load' 'eps_1_14_load' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1895 [1/1] (0.00ns)   --->   "%eps_2_13_load = load i32 %eps_2_13" [../src/ban.cpp:218]   --->   Operation 1895 'load' 'eps_2_13_load' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1896 [1/1] (0.00ns)   --->   "%den_norm_2_2_loc_load = load i32 %den_norm_2_2_loc"   --->   Operation 1896 'load' 'den_norm_2_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1897 [1/1] (0.00ns)   --->   "%den_norm_1_2_loc_load = load i32 %den_norm_1_2_loc"   --->   Operation 1897 'load' 'den_norm_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1898 [2/2] (2.79ns)   --->   "%call_ret12 = call i96 @_mul.1, i32 %den_norm_1_2_loc_load, i32 %den_norm_2_2_loc_load, i32 %b_num, i4 %i, i32 %eps_0_5_load, i32 %eps_1_14_load, i32 %eps_2_13_load" [../src/ban.cpp:218]   --->   Operation 1898 'call' 'call_ret12' <Predicate = true> <Delay = 2.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 191 <SV = 169> <Delay = 6.88>
ST_191 : Operation 1899 [1/2] (0.44ns)   --->   "%call_ret12 = call i96 @_mul.1, i32 %den_norm_1_2_loc_load, i32 %den_norm_2_2_loc_load, i32 %b_num, i4 %i, i32 %eps_0_5_load, i32 %eps_1_14_load, i32 %eps_2_13_load" [../src/ban.cpp:218]   --->   Operation 1899 'call' 'call_ret12' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_191 : Operation 1900 [1/1] (0.00ns)   --->   "%eps_0 = extractvalue i96 %call_ret12" [../src/ban.cpp:218]   --->   Operation 1900 'extractvalue' 'eps_0' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1901 [1/1] (0.00ns)   --->   "%eps_1 = extractvalue i96 %call_ret12" [../src/ban.cpp:218]   --->   Operation 1901 'extractvalue' 'eps_1' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1902 [1/1] (0.00ns)   --->   "%eps_2 = extractvalue i96 %call_ret12" [../src/ban.cpp:218]   --->   Operation 1902 'extractvalue' 'eps_2' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1903 [4/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %b_num_load_34, i32 %eps_0" [../src/ban.cpp:222]   --->   Operation 1903 'fadd' 'tmp_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1904 [4/4] (6.43ns)   --->   "%tmp_23 = fadd i32 %b_num_load_35, i32 %eps_1" [../src/ban.cpp:222]   --->   Operation 1904 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1905 [4/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %b_num_load_36, i32 %eps_2" [../src/ban.cpp:222]   --->   Operation 1905 'fadd' 'tmp_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 170> <Delay = 6.43>
ST_192 : Operation 1906 [3/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %b_num_load_34, i32 %eps_0" [../src/ban.cpp:222]   --->   Operation 1906 'fadd' 'tmp_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1907 [3/4] (6.43ns)   --->   "%tmp_23 = fadd i32 %b_num_load_35, i32 %eps_1" [../src/ban.cpp:222]   --->   Operation 1907 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1908 [3/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %b_num_load_36, i32 %eps_2" [../src/ban.cpp:222]   --->   Operation 1908 'fadd' 'tmp_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 171> <Delay = 6.43>
ST_193 : Operation 1909 [2/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %b_num_load_34, i32 %eps_0" [../src/ban.cpp:222]   --->   Operation 1909 'fadd' 'tmp_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1910 [2/4] (6.43ns)   --->   "%tmp_23 = fadd i32 %b_num_load_35, i32 %eps_1" [../src/ban.cpp:222]   --->   Operation 1910 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1911 [2/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %b_num_load_36, i32 %eps_2" [../src/ban.cpp:222]   --->   Operation 1911 'fadd' 'tmp_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 172> <Delay = 6.43>
ST_194 : Operation 1912 [1/1] (0.00ns)   --->   "%eps_tmp_0_1_load = load i32 %eps_tmp_0_1" [../src/ban.cpp:228]   --->   Operation 1912 'load' 'eps_tmp_0_1_load' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1913 [1/1] (0.00ns)   --->   "%eps_tmp_1_8_load = load i32 %eps_tmp_1_8" [../src/ban.cpp:228]   --->   Operation 1913 'load' 'eps_tmp_1_8_load' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1914 [1/1] (0.00ns)   --->   "%eps_tmp_2_6_load = load i32 %eps_tmp_2_6" [../src/ban.cpp:228]   --->   Operation 1914 'load' 'eps_tmp_2_6_load' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1915 [1/1] (0.00ns)   --->   "%den_norm_2852_loc_load = load i32 %den_norm_2852_loc"   --->   Operation 1915 'load' 'den_norm_2852_loc_load' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1916 [1/1] (0.00ns)   --->   "%den_norm_1851_loc_load = load i32 %den_norm_1851_loc"   --->   Operation 1916 'load' 'den_norm_1851_loc_load' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1917 [1/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %b_num_load_34, i32 %eps_0" [../src/ban.cpp:222]   --->   Operation 1917 'fadd' 'tmp_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1918 [1/4] (6.43ns)   --->   "%tmp_23 = fadd i32 %b_num_load_35, i32 %eps_1" [../src/ban.cpp:222]   --->   Operation 1918 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1919 [1/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %b_num_load_36, i32 %eps_2" [../src/ban.cpp:222]   --->   Operation 1919 'fadd' 'tmp_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1920 [2/2] (0.42ns)   --->   "%call_ret13 = call i96 @_mul.161, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_1851_loc_load, i32 %den_norm_2852_loc_load, i32 %eps_tmp_0_1_load, i32 %eps_tmp_1_8_load, i32 %eps_tmp_2_6_load" [../src/ban.cpp:228]   --->   Operation 1920 'call' 'call_ret13' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 195 <SV = 173> <Delay = 6.88>
ST_195 : Operation 1921 [1/2] (0.44ns)   --->   "%call_ret13 = call i96 @_mul.161, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_1851_loc_load, i32 %den_norm_2852_loc_load, i32 %eps_tmp_0_1_load, i32 %eps_tmp_1_8_load, i32 %eps_tmp_2_6_load" [../src/ban.cpp:228]   --->   Operation 1921 'call' 'call_ret13' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_195 : Operation 1922 [1/1] (0.00ns)   --->   "%eps_tmp_0 = extractvalue i96 %call_ret13" [../src/ban.cpp:228]   --->   Operation 1922 'extractvalue' 'eps_tmp_0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1923 [1/1] (0.00ns)   --->   "%eps_tmp_1 = extractvalue i96 %call_ret13" [../src/ban.cpp:228]   --->   Operation 1923 'extractvalue' 'eps_tmp_1' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1924 [1/1] (0.00ns)   --->   "%eps_tmp_2 = extractvalue i96 %call_ret13" [../src/ban.cpp:228]   --->   Operation 1924 'extractvalue' 'eps_tmp_2' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1925 [4/4] (6.43ns)   --->   "%tmp_25 = fadd i32 %tmp_22, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 1925 'fadd' 'tmp_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1926 [4/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp_23, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 1926 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1927 [4/4] (6.43ns)   --->   "%tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 1927 'fadd' 'tmp_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 174> <Delay = 6.43>
ST_196 : Operation 1928 [3/4] (6.43ns)   --->   "%tmp_25 = fadd i32 %tmp_22, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 1928 'fadd' 'tmp_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1929 [3/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp_23, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 1929 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1930 [3/4] (6.43ns)   --->   "%tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 1930 'fadd' 'tmp_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 175> <Delay = 6.43>
ST_197 : Operation 1931 [2/4] (6.43ns)   --->   "%tmp_25 = fadd i32 %tmp_22, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 1931 'fadd' 'tmp_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1932 [2/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp_23, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 1932 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1933 [2/4] (6.43ns)   --->   "%tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 1933 'fadd' 'tmp_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 176> <Delay = 6.43>
ST_198 : Operation 1934 [1/4] (6.43ns)   --->   "%tmp_25 = fadd i32 %tmp_22, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 1934 'fadd' 'tmp_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1935 [1/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp_23, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 1935 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1936 [1/4] (6.43ns)   --->   "%tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 1936 'fadd' 'tmp_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1937 [2/2] (0.42ns)   --->   "%call_ret14 = call i96 @_mul.161, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_1851_loc_load, i32 %den_norm_2852_loc_load, i32 %eps_0, i32 %eps_1, i32 %eps_2" [../src/ban.cpp:235]   --->   Operation 1937 'call' 'call_ret14' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 199 <SV = 177> <Delay = 6.88>
ST_199 : Operation 1938 [1/2] (0.44ns)   --->   "%call_ret14 = call i96 @_mul.161, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_1851_loc_load, i32 %den_norm_2852_loc_load, i32 %eps_0, i32 %eps_1, i32 %eps_2" [../src/ban.cpp:235]   --->   Operation 1938 'call' 'call_ret14' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_199 : Operation 1939 [1/1] (0.00ns)   --->   "%eps_0_4 = extractvalue i96 %call_ret14" [../src/ban.cpp:235]   --->   Operation 1939 'extractvalue' 'eps_0_4' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1940 [1/1] (0.00ns)   --->   "%eps_1_4 = extractvalue i96 %call_ret14" [../src/ban.cpp:235]   --->   Operation 1940 'extractvalue' 'eps_1_4' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1941 [1/1] (0.00ns)   --->   "%eps_2_1 = extractvalue i96 %call_ret14" [../src/ban.cpp:235]   --->   Operation 1941 'extractvalue' 'eps_2_1' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1942 [4/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_25, i32 %eps_0_4" [../src/ban.cpp:238]   --->   Operation 1942 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1943 [4/4] (6.43ns)   --->   "%tmp_29 = fadd i32 %tmp_26, i32 %eps_1_4" [../src/ban.cpp:238]   --->   Operation 1943 'fadd' 'tmp_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1944 [4/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_27, i32 %eps_2_1" [../src/ban.cpp:238]   --->   Operation 1944 'fadd' 'tmp_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 178> <Delay = 6.43>
ST_200 : Operation 1945 [3/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_25, i32 %eps_0_4" [../src/ban.cpp:238]   --->   Operation 1945 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1946 [3/4] (6.43ns)   --->   "%tmp_29 = fadd i32 %tmp_26, i32 %eps_1_4" [../src/ban.cpp:238]   --->   Operation 1946 'fadd' 'tmp_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1947 [3/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_27, i32 %eps_2_1" [../src/ban.cpp:238]   --->   Operation 1947 'fadd' 'tmp_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 179> <Delay = 6.43>
ST_201 : Operation 1948 [2/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_25, i32 %eps_0_4" [../src/ban.cpp:238]   --->   Operation 1948 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1949 [2/4] (6.43ns)   --->   "%tmp_29 = fadd i32 %tmp_26, i32 %eps_1_4" [../src/ban.cpp:238]   --->   Operation 1949 'fadd' 'tmp_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1950 [2/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_27, i32 %eps_2_1" [../src/ban.cpp:238]   --->   Operation 1950 'fadd' 'tmp_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 180> <Delay = 6.43>
ST_202 : Operation 1951 [1/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_25, i32 %eps_0_4" [../src/ban.cpp:238]   --->   Operation 1951 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1952 [1/4] (6.43ns)   --->   "%tmp_29 = fadd i32 %tmp_26, i32 %eps_1_4" [../src/ban.cpp:238]   --->   Operation 1952 'fadd' 'tmp_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1953 [1/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_27, i32 %eps_2_1" [../src/ban.cpp:238]   --->   Operation 1953 'fadd' 'tmp_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 181> <Delay = 7.05>
ST_203 : Operation 1954 [9/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_28, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1954 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1955 [9/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_29, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1955 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1956 [9/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_30, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1956 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 182> <Delay = 7.05>
ST_204 : Operation 1957 [8/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_28, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1957 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1958 [8/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_29, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1958 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1959 [8/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_30, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1959 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 183> <Delay = 7.05>
ST_205 : Operation 1960 [7/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_28, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1960 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1961 [7/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_29, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1961 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1962 [7/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_30, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1962 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 184> <Delay = 7.05>
ST_206 : Operation 1963 [6/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_28, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1963 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1964 [6/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_29, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1964 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1965 [6/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_30, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1965 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 185> <Delay = 7.05>
ST_207 : Operation 1966 [5/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_28, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1966 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1967 [5/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_29, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1967 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1968 [5/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_30, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1968 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 186> <Delay = 7.05>
ST_208 : Operation 1969 [4/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_28, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1969 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1970 [4/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_29, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1970 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1971 [4/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_30, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1971 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 187> <Delay = 7.05>
ST_209 : Operation 1972 [3/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_28, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1972 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1973 [3/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_29, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1973 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1974 [3/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_30, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1974 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 188> <Delay = 7.05>
ST_210 : Operation 1975 [2/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_28, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1975 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1976 [2/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_29, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1976 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1977 [2/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_30, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1977 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 189> <Delay = 7.05>
ST_211 : Operation 1978 [1/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_28, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1978 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1979 [1/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_29, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1979 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1980 [1/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_30, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 1980 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 190> <Delay = 2.78>
ST_212 : Operation 1981 [1/1] (1.23ns)   --->   "%store_ln256 = store i32 %tmp_31, i6 %b_num_addr_36" [../src/ban.cpp:256]   --->   Operation 1981 'store' 'store_ln256' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_212 : Operation 1982 [1/1] (0.00ns)   --->   "%bitcast_ln77_7 = bitcast i32 %tmp_31" [../src/ban.cpp:77]   --->   Operation 1982 'bitcast' 'bitcast_ln77_7' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1983 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_7, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 1983 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1984 [1/1] (0.00ns)   --->   "%trunc_ln77_7 = trunc i32 %bitcast_ln77_7" [../src/ban.cpp:77]   --->   Operation 1984 'trunc' 'trunc_ln77_7' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1985 [1/1] (0.84ns)   --->   "%icmp_ln77_16 = icmp_ne  i8 %tmp_198, i8 255" [../src/ban.cpp:77]   --->   Operation 1985 'icmp' 'icmp_ln77_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1986 [1/1] (1.05ns)   --->   "%icmp_ln77_17 = icmp_eq  i23 %trunc_ln77_7, i23 0" [../src/ban.cpp:77]   --->   Operation 1986 'icmp' 'icmp_ln77_17' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1987 [2/2] (2.78ns)   --->   "%tmp_199 = fcmp_oeq  i32 %tmp_31, i32 0" [../src/ban.cpp:77]   --->   Operation 1987 'fcmp' 'tmp_199' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 191> <Delay = 3.06>
ST_213 : Operation 1988 [1/1] (1.23ns)   --->   "%store_ln256 = store i32 %tmp_32, i6 %b_num_addr_37" [../src/ban.cpp:256]   --->   Operation 1988 'store' 'store_ln256' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_213 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_7)   --->   "%or_ln77_7 = or i1 %icmp_ln77_17, i1 %icmp_ln77_16" [../src/ban.cpp:77]   --->   Operation 1989 'or' 'or_ln77_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1990 [1/2] (2.78ns)   --->   "%tmp_199 = fcmp_oeq  i32 %tmp_31, i32 0" [../src/ban.cpp:77]   --->   Operation 1990 'fcmp' 'tmp_199' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1991 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_7 = and i1 %or_ln77_7, i1 %tmp_199" [../src/ban.cpp:77]   --->   Operation 1991 'and' 'and_ln77_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 192> <Delay = 1.23>
ST_214 : Operation 1992 [1/1] (1.23ns)   --->   "%store_ln256 = store i32 %tmp_33, i6 %b_num_addr_38" [../src/ban.cpp:256]   --->   Operation 1992 'store' 'store_ln256' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_214 : Operation 1993 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %and_ln77_7, void %_ZN3Ban14to_normal_formEv.exit.i784, void %.preheader13.preheader" [../src/ban.cpp:77]   --->   Operation 1993 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>

State 215 <SV = 193> <Delay = 2.01>
ST_215 : Operation 1994 [2/2] (2.01ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_147, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_39_loc" [../src/ban.cpp:542]   --->   Operation 1994 'call' 'call_ln542' <Predicate = true> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 216 <SV = 194> <Delay = 0.00>
ST_216 : Operation 1995 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_147, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_39_loc" [../src/ban.cpp:542]   --->   Operation 1995 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 217 <SV = 195> <Delay = 2.24>
ST_217 : Operation 1996 [1/1] (0.00ns)   --->   "%idx_tmp_39_loc_load = load i32 %idx_tmp_39_loc"   --->   Operation 1996 'load' 'idx_tmp_39_loc_load' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1997 [1/1] (0.00ns)   --->   "%empty_80 = trunc i32 %idx_tmp_39_loc_load"   --->   Operation 1997 'trunc' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1998 [1/1] (0.99ns)   --->   "%icmp_ln92_11 = icmp_ult  i32 %idx_tmp_39_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 1998 'icmp' 'icmp_ln92_11' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1999 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92_11, void %.thread1853, void %.lr.ph12.i.i760" [../src/ban.cpp:92]   --->   Operation 1999 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2000 [1/1] (0.67ns)   --->   "%store_ln98 = store i32 0, i4 %b_p_addr_12" [../src/ban.cpp:98]   --->   Operation 2000 'store' 'store_ln98' <Predicate = (!icmp_ln92_11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_217 : Operation 2001 [1/1] (0.42ns)   --->   "%br_ln104 = br void %.lr.ph.i.i776" [../src/ban.cpp:104]   --->   Operation 2001 'br' 'br_ln104' <Predicate = (!icmp_ln92_11)> <Delay = 0.42>
ST_217 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_4)   --->   "%xor_ln92_7 = xor i2 %empty_80, i2 3" [../src/ban.cpp:92]   --->   Operation 2002 'xor' 'xor_ln92_7' <Predicate = (icmp_ln92_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2003 [1/1] (0.99ns)   --->   "%icmp_ln92_12 = icmp_ne  i32 %idx_tmp_39_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 2003 'icmp' 'icmp_ln92_12' <Predicate = (icmp_ln92_11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2004 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln92_4 = select i1 %icmp_ln92_12, i2 %xor_ln92_7, i2 1" [../src/ban.cpp:92]   --->   Operation 2004 'select' 'select_ln92_4' <Predicate = (icmp_ln92_11)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 2005 [2/2] (0.42ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_248, i2 %empty_80, i2 %select_ln92_4, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 2005 'call' 'call_ln92' <Predicate = (icmp_ln92_11)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_217 : Operation 2006 [1/1] (0.54ns)   --->   "%sub_ln92_6 = sub i2 2, i2 %empty_80" [../src/ban.cpp:92]   --->   Operation 2006 'sub' 'sub_ln92_6' <Predicate = (icmp_ln92_11)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node tmp_200)   --->   "%xor_ln100_5 = xor i2 %sub_ln92_6, i2 2" [../src/ban.cpp:100]   --->   Operation 2007 'xor' 'xor_ln100_5' <Predicate = (icmp_ln92_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node tmp_200)   --->   "%sext_ln100_4 = sext i2 %xor_ln100_5" [../src/ban.cpp:100]   --->   Operation 2008 'sext' 'sext_ln100_4' <Predicate = (icmp_ln92_11)> <Delay = 0.00>
ST_217 : Operation 2009 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_200 = add i32 %sext_ln100_4, i32 %sub_ln395" [../src/ban.cpp:100]   --->   Operation 2009 'add' 'tmp_200' <Predicate = (icmp_ln92_11)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2010 [1/1] (0.67ns)   --->   "%store_ln101 = store i32 %tmp_200, i4 %b_p_addr_12" [../src/ban.cpp:101]   --->   Operation 2010 'store' 'store_ln101' <Predicate = (icmp_ln92_11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 218 <SV = 196> <Delay = 1.42>
ST_218 : Operation 2011 [1/2] (0.00ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_248, i2 %empty_80, i2 %select_ln92_4, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 2011 'call' 'call_ln92' <Predicate = (icmp_ln92_11)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_218 : Operation 2012 [1/1] (0.54ns)   --->   "%base_34 = add i2 %sub_ln92_6, i2 1" [../src/ban.cpp:97]   --->   Operation 2012 'add' 'base_34' <Predicate = (icmp_ln92_11)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2013 [1/1] (0.44ns)   --->   "%icmp_ln104_19 = icmp_eq  i2 %base_34, i2 3" [../src/ban.cpp:104]   --->   Operation 2013 'icmp' 'icmp_ln104_19' <Predicate = (icmp_ln92_11)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2014 [1/1] (0.42ns)   --->   "%br_ln104 = br i1 %icmp_ln104_19, void %.lr.ph.i.i776, void %._crit_edge.i.i783" [../src/ban.cpp:104]   --->   Operation 2014 'br' 'br_ln104' <Predicate = (icmp_ln92_11)> <Delay = 0.42>

State 219 <SV = 197> <Delay = 3.20>
ST_219 : Operation 2015 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i77118511855 = phi i2 0, void %.thread1853, i2 %base_34, void %.lr.ph12.i.i760"   --->   Operation 2015 'phi' 'base_0_lcssa_i_i77118511855' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2016 [1/1] (0.00ns)   --->   "%zext_ln104_7 = zext i2 %base_0_lcssa_i_i77118511855" [../src/ban.cpp:104]   --->   Operation 2016 'zext' 'zext_ln104_7' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2017 [1/1] (0.44ns)   --->   "%icmp_ln104_20 = icmp_ne  i2 %base_0_lcssa_i_i77118511855, i2 3" [../src/ban.cpp:104]   --->   Operation 2017 'icmp' 'icmp_ln104_20' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2018 [1/1] (0.54ns)   --->   "%add_ln104_7 = add i3 %zext_ln104_7, i3 1" [../src/ban.cpp:104]   --->   Operation 2018 'add' 'add_ln104_7' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2019 [1/1] (0.20ns)   --->   "%select_ln104_7 = select i1 %icmp_ln104_20, i3 3, i3 %add_ln104_7" [../src/ban.cpp:104]   --->   Operation 2019 'select' 'select_ln104_7' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_219 : Operation 2020 [2/2] (2.44ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_349, i2 %base_0_lcssa_i_i77118511855, i3 %select_ln104_7, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 2020 'call' 'call_ln97' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 220 <SV = 198> <Delay = 0.67>
ST_220 : Operation 2021 [1/2] (0.00ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_349, i2 %base_0_lcssa_i_i77118511855, i3 %select_ln104_7, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 2021 'call' 'call_ln97' <Predicate = (!and_ln61_17 & and_ln77_7 & !icmp_ln104_19) | (!and_ln61_17 & and_ln77_7 & !icmp_ln92_11)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_220 : Operation 2022 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.i.i783"   --->   Operation 2022 'br' 'br_ln0' <Predicate = (!and_ln61_17 & and_ln77_7 & !icmp_ln104_19) | (!and_ln61_17 & and_ln77_7 & !icmp_ln92_11)> <Delay = 0.00>
ST_220 : Operation 2023 [1/1] (0.00ns)   --->   "%br_ln107 = br void %_ZN3Ban14to_normal_formEv.exit.i784" [../src/ban.cpp:107]   --->   Operation 2023 'br' 'br_ln107' <Predicate = (!and_ln61_17 & and_ln77_7)> <Delay = 0.00>
ST_220 : Operation 2024 [1/1] (0.00ns)   --->   "%store_ln401 = store i32 %den_norm_2_2_loc_load, i32 %den_norm_2_0222" [../src/ban.cpp:401]   --->   Operation 2024 'store' 'store_ln401' <Predicate = (!and_ln61_17)> <Delay = 0.00>
ST_220 : Operation 2025 [1/1] (0.00ns)   --->   "%store_ln401 = store i32 %den_norm_1_2_loc_load, i32 %den_norm_1_0221" [../src/ban.cpp:401]   --->   Operation 2025 'store' 'store_ln401' <Predicate = (!and_ln61_17)> <Delay = 0.00>
ST_220 : Operation 2026 [1/1] (0.00ns)   --->   "%store_ln401 = store i32 %eps_tmp_2, i32 %eps_tmp_2_6" [../src/ban.cpp:401]   --->   Operation 2026 'store' 'store_ln401' <Predicate = (!and_ln61_17)> <Delay = 0.00>
ST_220 : Operation 2027 [1/1] (0.00ns)   --->   "%store_ln401 = store i32 %eps_tmp_1, i32 %eps_tmp_1_8" [../src/ban.cpp:401]   --->   Operation 2027 'store' 'store_ln401' <Predicate = (!and_ln61_17)> <Delay = 0.00>
ST_220 : Operation 2028 [1/1] (0.00ns)   --->   "%store_ln401 = store i32 %eps_tmp_0, i32 %eps_tmp_0_1" [../src/ban.cpp:401]   --->   Operation 2028 'store' 'store_ln401' <Predicate = (!and_ln61_17)> <Delay = 0.00>
ST_220 : Operation 2029 [1/1] (0.00ns)   --->   "%store_ln401 = store i32 %den_norm_2852_loc_load, i32 %den_norm_28591023" [../src/ban.cpp:401]   --->   Operation 2029 'store' 'store_ln401' <Predicate = (!and_ln61_17)> <Delay = 0.00>
ST_220 : Operation 2030 [1/1] (0.00ns)   --->   "%store_ln401 = store i32 %den_norm_1851_loc_load, i32 %den_norm_18581018" [../src/ban.cpp:401]   --->   Operation 2030 'store' 'store_ln401' <Predicate = (!and_ln61_17)> <Delay = 0.00>
ST_220 : Operation 2031 [1/1] (0.00ns)   --->   "%store_ln401 = store i32 %eps_2_1, i32 %eps_2_13" [../src/ban.cpp:401]   --->   Operation 2031 'store' 'store_ln401' <Predicate = (!and_ln61_17)> <Delay = 0.00>
ST_220 : Operation 2032 [1/1] (0.00ns)   --->   "%store_ln401 = store i32 %eps_1_4, i32 %eps_1_14" [../src/ban.cpp:401]   --->   Operation 2032 'store' 'store_ln401' <Predicate = (!and_ln61_17)> <Delay = 0.00>
ST_220 : Operation 2033 [1/1] (0.00ns)   --->   "%store_ln401 = store i32 %eps_0_4, i32 %eps_0_5" [../src/ban.cpp:401]   --->   Operation 2033 'store' 'store_ln401' <Predicate = (!and_ln61_17)> <Delay = 0.00>
ST_220 : Operation 2034 [1/1] (0.00ns)   --->   "%br_ln401 = br void %_ZN3BandVERKS_.exit" [../src/ban.cpp:401]   --->   Operation 2034 'br' 'br_ln401' <Predicate = (!and_ln61_17)> <Delay = 0.00>
ST_220 : Operation 2035 [1/1] (0.00ns)   --->   "%v_addr_1 = getelementptr i32 %v, i64 0, i64 %add_ln712" [../test/vivado_main.cpp:75]   --->   Operation 2035 'getelementptr' 'v_addr_1' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2036 [2/2] (0.67ns)   --->   "%v_load = load i4 %v_addr_1" [../test/vivado_main.cpp:75]   --->   Operation 2036 'load' 'v_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 221 <SV = 199> <Delay = 1.23>
ST_221 : Operation 2037 [2/2] (1.23ns)   --->   "%b_num_load_38 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:73]   --->   Operation 2037 'load' 'b_num_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_221 : Operation 2038 [2/2] (1.23ns)   --->   "%b_num_load_39 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:73]   --->   Operation 2038 'load' 'b_num_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_221 : Operation 2039 [1/2] (0.67ns)   --->   "%v_load = load i4 %v_addr_1" [../test/vivado_main.cpp:75]   --->   Operation 2039 'load' 'v_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 222 <SV = 200> <Delay = 2.87>
ST_222 : Operation 2040 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i12 %idx_159" [../test/vivado_main.cpp:73]   --->   Operation 2040 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2041 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i12 %idx_159" [../test/vivado_main.cpp:73]   --->   Operation 2041 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2042 [1/1] (0.00ns)   --->   "%tmp_273_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln73, i2 0" [../test/vivado_main.cpp:73]   --->   Operation 2042 'bitconcatenate' 'tmp_273_cast' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2043 [1/1] (0.82ns)   --->   "%sub_ln73 = sub i13 %tmp_273_cast, i13 %zext_ln73_1" [../test/vivado_main.cpp:73]   --->   Operation 2043 'sub' 'sub_ln73' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2044 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i13 %sub_ln73" [../test/vivado_main.cpp:73]   --->   Operation 2044 'zext' 'zext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2045 [1/1] (0.00ns)   --->   "%r_num_addr_89 = getelementptr i32 %r_num, i64 0, i64 %zext_ln73_2" [../test/vivado_main.cpp:73]   --->   Operation 2045 'getelementptr' 'r_num_addr_89' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2046 [1/1] (0.82ns)   --->   "%add_ln73 = add i13 %sub_ln73, i13 1" [../test/vivado_main.cpp:73]   --->   Operation 2046 'add' 'add_ln73' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2047 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i13 %add_ln73" [../test/vivado_main.cpp:73]   --->   Operation 2047 'zext' 'zext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2048 [1/1] (0.00ns)   --->   "%r_num_addr_90 = getelementptr i32 %r_num, i64 0, i64 %zext_ln73_3" [../test/vivado_main.cpp:73]   --->   Operation 2048 'getelementptr' 'r_num_addr_90' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2049 [2/2] (0.67ns)   --->   "%b_p_load_10 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:73]   --->   Operation 2049 'load' 'b_p_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_222 : Operation 2050 [1/2] (1.23ns)   --->   "%b_num_load_38 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:73]   --->   Operation 2050 'load' 'b_num_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_222 : Operation 2051 [1/2] (1.23ns)   --->   "%b_num_load_39 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:73]   --->   Operation 2051 'load' 'b_num_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_222 : Operation 2052 [2/2] (1.23ns)   --->   "%b_num_load_40 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:73]   --->   Operation 2052 'load' 'b_num_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_222 : Operation 2053 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %b_num_load_38, i13 %r_num_addr_89" [../test/vivado_main.cpp:73]   --->   Operation 2053 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_222 : Operation 2054 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %b_num_load_39, i13 %r_num_addr_90" [../test/vivado_main.cpp:73]   --->   Operation 2054 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 223 <SV = 201> <Delay = 2.69>
ST_223 : Operation 2055 [1/1] (0.80ns)   --->   "%idx_160 = add i12 %trunc_ln54, i12 17" [../test/vivado_main.cpp:73]   --->   Operation 2055 'add' 'idx_160' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2056 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i12 %idx_159" [../test/vivado_main.cpp:73]   --->   Operation 2056 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2057 [1/1] (0.82ns)   --->   "%add_ln73_1 = add i13 %sub_ln73, i13 2" [../test/vivado_main.cpp:73]   --->   Operation 2057 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2058 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i13 %add_ln73_1" [../test/vivado_main.cpp:73]   --->   Operation 2058 'zext' 'zext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2059 [1/1] (0.00ns)   --->   "%r_num_addr_91 = getelementptr i32 %r_num, i64 0, i64 %zext_ln73_4" [../test/vivado_main.cpp:73]   --->   Operation 2059 'getelementptr' 'r_num_addr_91' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2060 [1/1] (0.00ns)   --->   "%r_p_addr_30 = getelementptr i32 %r_p, i64 0, i64 %zext_ln73" [../test/vivado_main.cpp:73]   --->   Operation 2060 'getelementptr' 'r_p_addr_30' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2061 [1/2] (0.67ns)   --->   "%b_p_load_10 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:73]   --->   Operation 2061 'load' 'b_p_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_223 : Operation 2062 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i32 %b_p_load_10" [../test/vivado_main.cpp:73]   --->   Operation 2062 'trunc' 'trunc_ln73_1' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2063 [1/2] (1.23ns)   --->   "%b_num_load_40 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:73]   --->   Operation 2063 'load' 'b_num_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_223 : Operation 2064 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %b_p_load_10, i12 %r_p_addr_30" [../test/vivado_main.cpp:73]   --->   Operation 2064 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_223 : Operation 2065 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %b_num_load_40, i13 %r_num_addr_91" [../test/vivado_main.cpp:73]   --->   Operation 2065 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_223 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %b_p_load_10, i32 31" [../src/ban.cpp:715]   --->   Operation 2066 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2067 [1/1] (0.00ns)   --->   "%br_ln715 = br i1 %tmp_201, void, void %.preheader11.preheader" [../src/ban.cpp:715]   --->   Operation 2067 'br' 'br_ln715' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2068 [1/1] (1.01ns)   --->   "%add_ln717 = add i32 %b_p_load_10, i32 4294967293" [../src/ban.cpp:717]   --->   Operation 2068 'add' 'add_ln717' <Predicate = (!tmp_201)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2069 [1/1] (0.00ns)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln717, i32 31" [../src/ban.cpp:717]   --->   Operation 2069 'bitselect' 'tmp_202' <Predicate = (!tmp_201)> <Delay = 0.00>
ST_223 : Operation 2070 [1/1] (0.00ns)   --->   "%br_ln717 = br i1 %tmp_202, void %_ZN3BanpLEf.exitthread-pre-split, void" [../src/ban.cpp:717]   --->   Operation 2070 'br' 'br_ln717' <Predicate = (!tmp_201)> <Delay = 0.00>
ST_223 : Operation 2071 [1/1] (0.78ns)   --->   "%add_ln723 = add i6 %sub_ln542, i6 %trunc_ln73_1" [../src/ban.cpp:723]   --->   Operation 2071 'add' 'add_ln723' <Predicate = (!tmp_201 & tmp_202)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2072 [1/1] (0.00ns)   --->   "%zext_ln723 = zext i6 %add_ln723" [../src/ban.cpp:723]   --->   Operation 2072 'zext' 'zext_ln723' <Predicate = (!tmp_201 & tmp_202)> <Delay = 0.00>
ST_223 : Operation 2073 [1/1] (0.00ns)   --->   "%b_num_addr_48 = getelementptr i32 %b_num, i64 0, i64 %zext_ln723" [../src/ban.cpp:723]   --->   Operation 2073 'getelementptr' 'b_num_addr_48' <Predicate = (!tmp_201 & tmp_202)> <Delay = 0.00>
ST_223 : Operation 2074 [2/2] (1.23ns)   --->   "%b_num_load_41 = load i6 %b_num_addr_48" [../src/ban.cpp:723]   --->   Operation 2074 'load' 'b_num_load_41' <Predicate = (!tmp_201 & tmp_202)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 224 <SV = 202> <Delay = 1.23>
ST_224 : Operation 2075 [1/2] (1.23ns)   --->   "%b_num_load_41 = load i6 %b_num_addr_48" [../src/ban.cpp:723]   --->   Operation 2075 'load' 'b_num_load_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 225 <SV = 203> <Delay = 6.43>
ST_225 : Operation 2076 [4/4] (6.43ns)   --->   "%add_i = fadd i32 %b_num_load_41, i32 %v_load" [../src/ban.cpp:723]   --->   Operation 2076 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 204> <Delay = 6.43>
ST_226 : Operation 2077 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %b_num_load_41, i32 %v_load" [../src/ban.cpp:723]   --->   Operation 2077 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 205> <Delay = 6.43>
ST_227 : Operation 2078 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %b_num_load_41, i32 %v_load" [../src/ban.cpp:723]   --->   Operation 2078 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 206> <Delay = 6.43>
ST_228 : Operation 2079 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %b_num_load_41, i32 %v_load" [../src/ban.cpp:723]   --->   Operation 2079 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 207> <Delay = 1.23>
ST_229 : Operation 2080 [1/1] (1.23ns)   --->   "%store_ln723 = store i32 %add_i, i6 %b_num_addr_48" [../src/ban.cpp:723]   --->   Operation 2080 'store' 'store_ln723' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 230 <SV = 208> <Delay = 1.23>
ST_230 : Operation 2081 [2/2] (1.23ns)   --->   "%b_num_load_42 = load i6 %b_num_addr_36" [../src/ban.cpp:77]   --->   Operation 2081 'load' 'b_num_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 231 <SV = 209> <Delay = 4.01>
ST_231 : Operation 2082 [1/2] (1.23ns)   --->   "%b_num_load_42 = load i6 %b_num_addr_36" [../src/ban.cpp:77]   --->   Operation 2082 'load' 'b_num_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_231 : Operation 2083 [1/1] (0.00ns)   --->   "%bitcast_ln77_8 = bitcast i32 %b_num_load_42" [../src/ban.cpp:77]   --->   Operation 2083 'bitcast' 'bitcast_ln77_8' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_8, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 2084 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2085 [1/1] (0.00ns)   --->   "%trunc_ln77_8 = trunc i32 %bitcast_ln77_8" [../src/ban.cpp:77]   --->   Operation 2085 'trunc' 'trunc_ln77_8' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2086 [1/1] (0.84ns)   --->   "%icmp_ln77_18 = icmp_ne  i8 %tmp_203, i8 255" [../src/ban.cpp:77]   --->   Operation 2086 'icmp' 'icmp_ln77_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2087 [1/1] (1.05ns)   --->   "%icmp_ln77_19 = icmp_eq  i23 %trunc_ln77_8, i23 0" [../src/ban.cpp:77]   --->   Operation 2087 'icmp' 'icmp_ln77_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2088 [2/2] (2.78ns)   --->   "%tmp_204 = fcmp_oeq  i32 %b_num_load_42, i32 0" [../src/ban.cpp:77]   --->   Operation 2088 'fcmp' 'tmp_204' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 210> <Delay = 5.08>
ST_232 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_8)   --->   "%or_ln77_8 = or i1 %icmp_ln77_19, i1 %icmp_ln77_18" [../src/ban.cpp:77]   --->   Operation 2089 'or' 'or_ln77_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2090 [1/2] (2.78ns)   --->   "%tmp_204 = fcmp_oeq  i32 %b_num_load_42, i32 0" [../src/ban.cpp:77]   --->   Operation 2090 'fcmp' 'tmp_204' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2091 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_8 = and i1 %or_ln77_8, i1 %tmp_204" [../src/ban.cpp:77]   --->   Operation 2091 'and' 'and_ln77_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2092 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %and_ln77_8, void %_ZN3Ban14to_normal_formEv.exit.i832, void %.preheader12.preheader" [../src/ban.cpp:77]   --->   Operation 2092 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2093 [2/2] (2.01ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_150, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_42_loc" [../src/ban.cpp:542]   --->   Operation 2093 'call' 'call_ln542' <Predicate = (and_ln77_8)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 233 <SV = 211> <Delay = 0.00>
ST_233 : Operation 2094 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_150, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_42_loc" [../src/ban.cpp:542]   --->   Operation 2094 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 234 <SV = 212> <Delay = 2.24>
ST_234 : Operation 2095 [1/1] (0.00ns)   --->   "%idx_tmp_42_loc_load = load i32 %idx_tmp_42_loc"   --->   Operation 2095 'load' 'idx_tmp_42_loc_load' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2096 [1/1] (0.00ns)   --->   "%empty_81 = trunc i32 %idx_tmp_42_loc_load"   --->   Operation 2096 'trunc' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2097 [1/1] (0.99ns)   --->   "%icmp_ln92_13 = icmp_ult  i32 %idx_tmp_42_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 2097 'icmp' 'icmp_ln92_13' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2098 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92_13, void %.thread1859, void %.lr.ph12.i.i805" [../src/ban.cpp:92]   --->   Operation 2098 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2099 [1/1] (0.67ns)   --->   "%store_ln98 = store i32 0, i4 %b_p_addr_12" [../src/ban.cpp:98]   --->   Operation 2099 'store' 'store_ln98' <Predicate = (!icmp_ln92_13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_234 : Operation 2100 [1/1] (0.42ns)   --->   "%br_ln104 = br void %.lr.ph.i.i824" [../src/ban.cpp:104]   --->   Operation 2100 'br' 'br_ln104' <Predicate = (!icmp_ln92_13)> <Delay = 0.42>
ST_234 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_5)   --->   "%xor_ln92_8 = xor i2 %empty_81, i2 3" [../src/ban.cpp:92]   --->   Operation 2101 'xor' 'xor_ln92_8' <Predicate = (icmp_ln92_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2102 [1/1] (0.99ns)   --->   "%icmp_ln92_14 = icmp_ne  i32 %idx_tmp_42_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 2102 'icmp' 'icmp_ln92_14' <Predicate = (icmp_ln92_13)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2103 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln92_5 = select i1 %icmp_ln92_14, i2 %xor_ln92_8, i2 1" [../src/ban.cpp:92]   --->   Operation 2103 'select' 'select_ln92_5' <Predicate = (icmp_ln92_13)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_234 : Operation 2104 [2/2] (0.42ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_251, i2 %empty_81, i2 %select_ln92_5, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 2104 'call' 'call_ln92' <Predicate = (icmp_ln92_13)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_234 : Operation 2105 [1/1] (0.54ns)   --->   "%sub_ln92_7 = sub i2 2, i2 %empty_81" [../src/ban.cpp:92]   --->   Operation 2105 'sub' 'sub_ln92_7' <Predicate = (icmp_ln92_13)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node tmp_205)   --->   "%xor_ln100_6 = xor i2 %sub_ln92_7, i2 2" [../src/ban.cpp:100]   --->   Operation 2106 'xor' 'xor_ln100_6' <Predicate = (icmp_ln92_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node tmp_205)   --->   "%sext_ln100_5 = sext i2 %xor_ln100_6" [../src/ban.cpp:100]   --->   Operation 2107 'sext' 'sext_ln100_5' <Predicate = (icmp_ln92_13)> <Delay = 0.00>
ST_234 : Operation 2108 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_205 = add i32 %sext_ln100_5, i32 %b_p_load_10" [../src/ban.cpp:100]   --->   Operation 2108 'add' 'tmp_205' <Predicate = (icmp_ln92_13)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2109 [1/1] (0.67ns)   --->   "%store_ln101 = store i32 %tmp_205, i4 %b_p_addr_12" [../src/ban.cpp:101]   --->   Operation 2109 'store' 'store_ln101' <Predicate = (icmp_ln92_13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 235 <SV = 213> <Delay = 1.42>
ST_235 : Operation 2110 [1/2] (0.00ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_251, i2 %empty_81, i2 %select_ln92_5, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 2110 'call' 'call_ln92' <Predicate = (icmp_ln92_13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_235 : Operation 2111 [1/1] (0.54ns)   --->   "%base_35 = add i2 %sub_ln92_7, i2 1" [../src/ban.cpp:97]   --->   Operation 2111 'add' 'base_35' <Predicate = (icmp_ln92_13)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2112 [1/1] (0.44ns)   --->   "%icmp_ln104_21 = icmp_eq  i2 %base_35, i2 3" [../src/ban.cpp:104]   --->   Operation 2112 'icmp' 'icmp_ln104_21' <Predicate = (icmp_ln92_13)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2113 [1/1] (0.42ns)   --->   "%br_ln104 = br i1 %icmp_ln104_21, void %.lr.ph.i.i824, void %._crit_edge.i.i831" [../src/ban.cpp:104]   --->   Operation 2113 'br' 'br_ln104' <Predicate = (icmp_ln92_13)> <Delay = 0.42>

State 236 <SV = 214> <Delay = 3.20>
ST_236 : Operation 2114 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i81618571861 = phi i2 0, void %.thread1859, i2 %base_35, void %.lr.ph12.i.i805"   --->   Operation 2114 'phi' 'base_0_lcssa_i_i81618571861' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2115 [1/1] (0.00ns)   --->   "%zext_ln104_8 = zext i2 %base_0_lcssa_i_i81618571861" [../src/ban.cpp:104]   --->   Operation 2115 'zext' 'zext_ln104_8' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2116 [1/1] (0.44ns)   --->   "%icmp_ln104_22 = icmp_ne  i2 %base_0_lcssa_i_i81618571861, i2 3" [../src/ban.cpp:104]   --->   Operation 2116 'icmp' 'icmp_ln104_22' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2117 [1/1] (0.54ns)   --->   "%add_ln104_8 = add i3 %zext_ln104_8, i3 1" [../src/ban.cpp:104]   --->   Operation 2117 'add' 'add_ln104_8' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2118 [1/1] (0.20ns)   --->   "%select_ln104_8 = select i1 %icmp_ln104_22, i3 3, i3 %add_ln104_8" [../src/ban.cpp:104]   --->   Operation 2118 'select' 'select_ln104_8' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_236 : Operation 2119 [2/2] (2.44ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_352, i2 %base_0_lcssa_i_i81618571861, i3 %select_ln104_8, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 2119 'call' 'call_ln97' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 237 <SV = 215> <Delay = 0.67>
ST_237 : Operation 2120 [1/2] (0.00ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_352, i2 %base_0_lcssa_i_i81618571861, i3 %select_ln104_8, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 2120 'call' 'call_ln97' <Predicate = (tmp_202 & and_ln77_8 & !icmp_ln104_21) | (tmp_202 & and_ln77_8 & !icmp_ln92_13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_237 : Operation 2121 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.i.i831"   --->   Operation 2121 'br' 'br_ln0' <Predicate = (tmp_202 & and_ln77_8 & !icmp_ln104_21) | (tmp_202 & and_ln77_8 & !icmp_ln92_13)> <Delay = 0.00>
ST_237 : Operation 2122 [1/1] (0.00ns)   --->   "%br_ln107 = br void %_ZN3Ban14to_normal_formEv.exit.i832" [../src/ban.cpp:107]   --->   Operation 2122 'br' 'br_ln107' <Predicate = (tmp_202 & and_ln77_8)> <Delay = 0.00>
ST_237 : Operation 2123 [1/1] (0.00ns)   --->   "%br_ln726 = br void %_ZN3BanpLEf.exitthread-pre-split" [../src/ban.cpp:726]   --->   Operation 2123 'br' 'br_ln726' <Predicate = (tmp_202)> <Delay = 0.00>
ST_237 : Operation 2124 [2/2] (0.67ns)   --->   "%b_p_load_11 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:75]   --->   Operation 2124 'load' 'b_p_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 238 <SV = 216> <Delay = 1.23>
ST_238 : Operation 2125 [1/2] (0.67ns)   --->   "%b_p_load_11 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:75]   --->   Operation 2125 'load' 'b_p_load_11' <Predicate = (!tmp_201)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_238 : Operation 2126 [1/1] (0.42ns)   --->   "%br_ln75 = br void %_ZN3BanpLEf.exit" [../test/vivado_main.cpp:75]   --->   Operation 2126 'br' 'br_ln75' <Predicate = (!tmp_201)> <Delay = 0.42>
ST_238 : Operation 2127 [2/2] (1.23ns)   --->   "%b_num_load_43 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:75]   --->   Operation 2127 'load' 'b_num_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_238 : Operation 2128 [2/2] (1.23ns)   --->   "%b_num_load_44 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:75]   --->   Operation 2128 'load' 'b_num_load_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 239 <SV = 202> <Delay = 1.01>
ST_239 : Operation 2129 [1/1] (1.01ns)   --->   "%sub_ln629 = sub i32 0, i32 %b_p_load_10" [../src/ban.cpp:629]   --->   Operation 2129 'sub' 'sub_ln629' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 2130 [2/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_627_1, i6 %sub_ln542, i32 %b_num, i32 %sub_ln629, i6 %trunc_ln73_1" [../src/ban.cpp:542]   --->   Operation 2130 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_239 : Operation 2131 [1/1] (0.67ns)   --->   "%store_ln730 = store i32 0, i4 %b_p_addr_12" [../src/ban.cpp:730]   --->   Operation 2131 'store' 'store_ln730' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 240 <SV = 203> <Delay = 0.00>
ST_240 : Operation 2132 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_627_1, i6 %sub_ln542, i32 %b_num, i32 %sub_ln629, i6 %trunc_ln73_1" [../src/ban.cpp:542]   --->   Operation 2132 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 241 <SV = 204> <Delay = 1.23>
ST_241 : Operation 2133 [1/1] (1.23ns)   --->   "%store_ln636 = store i32 %v_load, i6 %b_num_addr_36" [../src/ban.cpp:636]   --->   Operation 2133 'store' 'store_ln636' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_241 : Operation 2134 [1/1] (0.42ns)   --->   "%br_ln732 = br void %_ZN3BanpLEf.exit" [../src/ban.cpp:732]   --->   Operation 2134 'br' 'br_ln732' <Predicate = true> <Delay = 0.42>

State 242 <SV = 217> <Delay = 2.87>
ST_242 : Operation 2135 [1/1] (0.00ns)   --->   "%p_0113 = phi i32 %b_p_load_11, void %_ZN3BanpLEf.exitthread-pre-split, i32 0, void %.preheader11.preheader" [../test/vivado_main.cpp:75]   --->   Operation 2135 'phi' 'p_0113' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2136 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i12 %idx_160" [../test/vivado_main.cpp:75]   --->   Operation 2136 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2137 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i12 %idx_160" [../test/vivado_main.cpp:75]   --->   Operation 2137 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2138 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i12 %idx_160" [../test/vivado_main.cpp:75]   --->   Operation 2138 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2139 [1/1] (0.00ns)   --->   "%tmp_279_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln75, i2 0" [../test/vivado_main.cpp:75]   --->   Operation 2139 'bitconcatenate' 'tmp_279_cast' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2140 [1/1] (0.82ns)   --->   "%sub_ln75 = sub i13 %tmp_279_cast, i13 %zext_ln75_1" [../test/vivado_main.cpp:75]   --->   Operation 2140 'sub' 'sub_ln75' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2141 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i13 %sub_ln75" [../test/vivado_main.cpp:75]   --->   Operation 2141 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2142 [1/1] (0.00ns)   --->   "%r_num_addr_92 = getelementptr i32 %r_num, i64 0, i64 %zext_ln75_2" [../test/vivado_main.cpp:75]   --->   Operation 2142 'getelementptr' 'r_num_addr_92' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2143 [1/1] (0.82ns)   --->   "%add_ln75 = add i13 %sub_ln75, i13 1" [../test/vivado_main.cpp:75]   --->   Operation 2143 'add' 'add_ln75' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2144 [1/1] (0.00ns)   --->   "%zext_ln75_3 = zext i13 %add_ln75" [../test/vivado_main.cpp:75]   --->   Operation 2144 'zext' 'zext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2145 [1/1] (0.00ns)   --->   "%r_num_addr_93 = getelementptr i32 %r_num, i64 0, i64 %zext_ln75_3" [../test/vivado_main.cpp:75]   --->   Operation 2145 'getelementptr' 'r_num_addr_93' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2146 [1/1] (0.00ns)   --->   "%r_p_addr_31 = getelementptr i32 %r_p, i64 0, i64 %zext_ln75" [../test/vivado_main.cpp:75]   --->   Operation 2146 'getelementptr' 'r_p_addr_31' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2147 [1/2] (1.23ns)   --->   "%b_num_load_43 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:75]   --->   Operation 2147 'load' 'b_num_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_242 : Operation 2148 [1/2] (1.23ns)   --->   "%b_num_load_44 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:75]   --->   Operation 2148 'load' 'b_num_load_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_242 : Operation 2149 [2/2] (1.23ns)   --->   "%b_num_load_45 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:75]   --->   Operation 2149 'load' 'b_num_load_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_242 : Operation 2150 [1/1] (1.23ns)   --->   "%store_ln75 = store i32 %p_0113, i12 %r_p_addr_31" [../test/vivado_main.cpp:75]   --->   Operation 2150 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_242 : Operation 2151 [1/1] (1.23ns)   --->   "%store_ln75 = store i32 %b_num_load_43, i13 %r_num_addr_92" [../test/vivado_main.cpp:75]   --->   Operation 2151 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_242 : Operation 2152 [1/1] (1.23ns)   --->   "%store_ln75 = store i32 %b_num_load_44, i13 %r_num_addr_93" [../test/vivado_main.cpp:75]   --->   Operation 2152 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_242 : Operation 2153 [1/1] (0.00ns)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_0113, i32 31" [../src/ban.cpp:715]   --->   Operation 2153 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>

State 243 <SV = 218> <Delay = 2.47>
ST_243 : Operation 2154 [1/1] (0.80ns)   --->   "%idx_161 = add i12 %trunc_ln54, i12 18" [../test/vivado_main.cpp:75]   --->   Operation 2154 'add' 'idx_161' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2155 [1/1] (0.82ns)   --->   "%add_ln75_1 = add i13 %sub_ln75, i13 2" [../test/vivado_main.cpp:75]   --->   Operation 2155 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2156 [1/1] (0.00ns)   --->   "%zext_ln75_4 = zext i13 %add_ln75_1" [../test/vivado_main.cpp:75]   --->   Operation 2156 'zext' 'zext_ln75_4' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2157 [1/1] (0.00ns)   --->   "%r_num_addr_94 = getelementptr i32 %r_num, i64 0, i64 %zext_ln75_4" [../test/vivado_main.cpp:75]   --->   Operation 2157 'getelementptr' 'r_num_addr_94' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2158 [1/2] (1.23ns)   --->   "%b_num_load_45 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:75]   --->   Operation 2158 'load' 'b_num_load_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_243 : Operation 2159 [1/1] (1.23ns)   --->   "%store_ln75 = store i32 %b_num_load_45, i13 %r_num_addr_94" [../test/vivado_main.cpp:75]   --->   Operation 2159 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_243 : Operation 2160 [1/1] (0.00ns)   --->   "%bitcast_ln93 = bitcast i32 %v_load" [../test/../src/ban.h:93]   --->   Operation 2160 'bitcast' 'bitcast_ln93' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2161 [1/1] (0.35ns)   --->   "%xor_ln93 = xor i32 %bitcast_ln93, i32 2147483648" [../test/../src/ban.h:93]   --->   Operation 2161 'xor' 'xor_ln93' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2162 [1/1] (0.00ns)   --->   "%bitcast_ln93_1 = bitcast i32 %xor_ln93" [../test/../src/ban.h:93]   --->   Operation 2162 'bitcast' 'bitcast_ln93_1' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2163 [1/1] (0.00ns)   --->   "%br_ln715 = br i1 %tmp_206, void, void %.preheader9.preheader" [../src/ban.cpp:715]   --->   Operation 2163 'br' 'br_ln715' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2164 [1/1] (1.01ns)   --->   "%add_ln717_1 = add i32 %p_0113, i32 4294967293" [../src/ban.cpp:717]   --->   Operation 2164 'add' 'add_ln717_1' <Predicate = (!tmp_206)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2165 [1/1] (0.00ns)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln717_1, i32 31" [../src/ban.cpp:717]   --->   Operation 2165 'bitselect' 'tmp_207' <Predicate = (!tmp_206)> <Delay = 0.00>
ST_243 : Operation 2166 [1/1] (0.00ns)   --->   "%br_ln717 = br i1 %tmp_207, void %_ZN3BanmIEf.exit, void" [../src/ban.cpp:717]   --->   Operation 2166 'br' 'br_ln717' <Predicate = (!tmp_206)> <Delay = 0.00>
ST_243 : Operation 2167 [1/1] (0.00ns)   --->   "%trunc_ln723 = trunc i32 %p_0113" [../src/ban.cpp:723]   --->   Operation 2167 'trunc' 'trunc_ln723' <Predicate = (!tmp_206 & tmp_207)> <Delay = 0.00>
ST_243 : Operation 2168 [1/1] (0.78ns)   --->   "%add_ln723_1 = add i6 %sub_ln542, i6 %trunc_ln723" [../src/ban.cpp:723]   --->   Operation 2168 'add' 'add_ln723_1' <Predicate = (!tmp_206 & tmp_207)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2169 [1/1] (0.00ns)   --->   "%zext_ln723_1 = zext i6 %add_ln723_1" [../src/ban.cpp:723]   --->   Operation 2169 'zext' 'zext_ln723_1' <Predicate = (!tmp_206 & tmp_207)> <Delay = 0.00>
ST_243 : Operation 2170 [1/1] (0.00ns)   --->   "%b_num_addr_49 = getelementptr i32 %b_num, i64 0, i64 %zext_ln723_1" [../src/ban.cpp:723]   --->   Operation 2170 'getelementptr' 'b_num_addr_49' <Predicate = (!tmp_206 & tmp_207)> <Delay = 0.00>
ST_243 : Operation 2171 [2/2] (1.23ns)   --->   "%b_num_load_46 = load i6 %b_num_addr_49" [../src/ban.cpp:723]   --->   Operation 2171 'load' 'b_num_load_46' <Predicate = (!tmp_206 & tmp_207)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_243 : Operation 2172 [2/2] (0.67ns)   --->   "%b_p_load_12 = load i4 %b_p_addr_12" [../src/ban.cpp:629]   --->   Operation 2172 'load' 'b_p_load_12' <Predicate = (tmp_206)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_243 : Operation 2173 [1/1] (0.67ns)   --->   "%store_ln730 = store i32 0, i4 %b_p_addr_12" [../src/ban.cpp:730]   --->   Operation 2173 'store' 'store_ln730' <Predicate = (tmp_206)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 244 <SV = 219> <Delay = 1.23>
ST_244 : Operation 2174 [1/2] (1.23ns)   --->   "%b_num_load_46 = load i6 %b_num_addr_49" [../src/ban.cpp:723]   --->   Operation 2174 'load' 'b_num_load_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 245 <SV = 220> <Delay = 6.43>
ST_245 : Operation 2175 [4/4] (6.43ns)   --->   "%add_i_i = fsub i32 %b_num_load_46, i32 %v_load" [../src/ban.cpp:723]   --->   Operation 2175 'fsub' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 221> <Delay = 6.43>
ST_246 : Operation 2176 [3/4] (6.43ns)   --->   "%add_i_i = fsub i32 %b_num_load_46, i32 %v_load" [../src/ban.cpp:723]   --->   Operation 2176 'fsub' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 222> <Delay = 6.43>
ST_247 : Operation 2177 [2/4] (6.43ns)   --->   "%add_i_i = fsub i32 %b_num_load_46, i32 %v_load" [../src/ban.cpp:723]   --->   Operation 2177 'fsub' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 223> <Delay = 6.43>
ST_248 : Operation 2178 [1/4] (6.43ns)   --->   "%add_i_i = fsub i32 %b_num_load_46, i32 %v_load" [../src/ban.cpp:723]   --->   Operation 2178 'fsub' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 224> <Delay = 1.23>
ST_249 : Operation 2179 [1/1] (1.23ns)   --->   "%store_ln723 = store i32 %add_i_i, i6 %b_num_addr_49" [../src/ban.cpp:723]   --->   Operation 2179 'store' 'store_ln723' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 250 <SV = 225> <Delay = 1.23>
ST_250 : Operation 2180 [2/2] (1.23ns)   --->   "%b_num_load_47 = load i6 %b_num_addr_36" [../src/ban.cpp:77]   --->   Operation 2180 'load' 'b_num_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 251 <SV = 226> <Delay = 4.01>
ST_251 : Operation 2181 [1/2] (1.23ns)   --->   "%b_num_load_47 = load i6 %b_num_addr_36" [../src/ban.cpp:77]   --->   Operation 2181 'load' 'b_num_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_251 : Operation 2182 [1/1] (0.00ns)   --->   "%bitcast_ln77_9 = bitcast i32 %b_num_load_47" [../src/ban.cpp:77]   --->   Operation 2182 'bitcast' 'bitcast_ln77_9' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2183 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_9, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 2183 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2184 [1/1] (0.00ns)   --->   "%trunc_ln77_9 = trunc i32 %bitcast_ln77_9" [../src/ban.cpp:77]   --->   Operation 2184 'trunc' 'trunc_ln77_9' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2185 [1/1] (0.84ns)   --->   "%icmp_ln77_20 = icmp_ne  i8 %tmp_208, i8 255" [../src/ban.cpp:77]   --->   Operation 2185 'icmp' 'icmp_ln77_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2186 [1/1] (1.05ns)   --->   "%icmp_ln77_21 = icmp_eq  i23 %trunc_ln77_9, i23 0" [../src/ban.cpp:77]   --->   Operation 2186 'icmp' 'icmp_ln77_21' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2187 [2/2] (2.78ns)   --->   "%tmp_209 = fcmp_oeq  i32 %b_num_load_47, i32 0" [../src/ban.cpp:77]   --->   Operation 2187 'fcmp' 'tmp_209' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 227> <Delay = 5.08>
ST_252 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_9)   --->   "%or_ln77_9 = or i1 %icmp_ln77_21, i1 %icmp_ln77_20" [../src/ban.cpp:77]   --->   Operation 2188 'or' 'or_ln77_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2189 [1/2] (2.78ns)   --->   "%tmp_209 = fcmp_oeq  i32 %b_num_load_47, i32 0" [../src/ban.cpp:77]   --->   Operation 2189 'fcmp' 'tmp_209' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2190 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_9 = and i1 %or_ln77_9, i1 %tmp_209" [../src/ban.cpp:77]   --->   Operation 2190 'and' 'and_ln77_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2191 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %and_ln77_9, void %_ZN3Ban14to_normal_formEv.exit.i.i884, void %.preheader10.preheader" [../src/ban.cpp:77]   --->   Operation 2191 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2192 [2/2] (2.01ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_153, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_45_loc" [../src/ban.cpp:542]   --->   Operation 2192 'call' 'call_ln542' <Predicate = (and_ln77_9)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 253 <SV = 228> <Delay = 0.00>
ST_253 : Operation 2193 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_153, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_45_loc" [../src/ban.cpp:542]   --->   Operation 2193 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 254 <SV = 229> <Delay = 1.70>
ST_254 : Operation 2194 [1/1] (0.00ns)   --->   "%idx_tmp_45_loc_load = load i32 %idx_tmp_45_loc"   --->   Operation 2194 'load' 'idx_tmp_45_loc_load' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2195 [1/1] (0.00ns)   --->   "%empty_82 = trunc i32 %idx_tmp_45_loc_load"   --->   Operation 2195 'trunc' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2196 [1/1] (0.99ns)   --->   "%icmp_ln92_15 = icmp_ult  i32 %idx_tmp_45_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 2196 'icmp' 'icmp_ln92_15' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2197 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92_15, void %.thread1865, void %.lr.ph12.i.i.i857" [../src/ban.cpp:92]   --->   Operation 2197 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2198 [1/1] (0.67ns)   --->   "%store_ln98 = store i32 0, i4 %b_p_addr_12" [../src/ban.cpp:98]   --->   Operation 2198 'store' 'store_ln98' <Predicate = (!icmp_ln92_15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_254 : Operation 2199 [1/1] (0.42ns)   --->   "%br_ln104 = br void %.lr.ph.i.i.i876" [../src/ban.cpp:104]   --->   Operation 2199 'br' 'br_ln104' <Predicate = (!icmp_ln92_15)> <Delay = 0.42>
ST_254 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_6)   --->   "%xor_ln92_9 = xor i2 %empty_82, i2 3" [../src/ban.cpp:92]   --->   Operation 2200 'xor' 'xor_ln92_9' <Predicate = (icmp_ln92_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2201 [1/1] (0.99ns)   --->   "%icmp_ln92_16 = icmp_ne  i32 %idx_tmp_45_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 2201 'icmp' 'icmp_ln92_16' <Predicate = (icmp_ln92_15)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2202 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln92_6 = select i1 %icmp_ln92_16, i2 %xor_ln92_9, i2 1" [../src/ban.cpp:92]   --->   Operation 2202 'select' 'select_ln92_6' <Predicate = (icmp_ln92_15)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_254 : Operation 2203 [2/2] (0.42ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_254, i2 %empty_82, i2 %select_ln92_6, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 2203 'call' 'call_ln92' <Predicate = (icmp_ln92_15)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_254 : Operation 2204 [2/2] (0.67ns)   --->   "%b_p_load_13 = load i4 %b_p_addr_12" [../src/ban.cpp:100]   --->   Operation 2204 'load' 'b_p_load_13' <Predicate = (icmp_ln92_15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 255 <SV = 230> <Delay = 2.37>
ST_255 : Operation 2205 [1/2] (0.00ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_254, i2 %empty_82, i2 %select_ln92_6, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 2205 'call' 'call_ln92' <Predicate = (icmp_ln92_15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_255 : Operation 2206 [1/1] (0.54ns)   --->   "%sub_ln92_8 = sub i2 2, i2 %empty_82" [../src/ban.cpp:92]   --->   Operation 2206 'sub' 'sub_ln92_8' <Predicate = (icmp_ln92_15)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2207 [1/1] (0.54ns)   --->   "%base_36 = add i2 %sub_ln92_8, i2 1" [../src/ban.cpp:97]   --->   Operation 2207 'add' 'base_36' <Predicate = (icmp_ln92_15)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2208 [1/2] (0.67ns)   --->   "%b_p_load_13 = load i4 %b_p_addr_12" [../src/ban.cpp:100]   --->   Operation 2208 'load' 'b_p_load_13' <Predicate = (icmp_ln92_15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_255 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node tmp_210)   --->   "%xor_ln100_7 = xor i2 %sub_ln92_8, i2 2" [../src/ban.cpp:100]   --->   Operation 2209 'xor' 'xor_ln100_7' <Predicate = (icmp_ln92_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node tmp_210)   --->   "%sext_ln100_6 = sext i2 %xor_ln100_7" [../src/ban.cpp:100]   --->   Operation 2210 'sext' 'sext_ln100_6' <Predicate = (icmp_ln92_15)> <Delay = 0.00>
ST_255 : Operation 2211 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_210 = add i32 %sext_ln100_6, i32 %b_p_load_13" [../src/ban.cpp:100]   --->   Operation 2211 'add' 'tmp_210' <Predicate = (icmp_ln92_15)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2212 [1/1] (0.67ns)   --->   "%store_ln101 = store i32 %tmp_210, i4 %b_p_addr_12" [../src/ban.cpp:101]   --->   Operation 2212 'store' 'store_ln101' <Predicate = (icmp_ln92_15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_255 : Operation 2213 [1/1] (0.44ns)   --->   "%icmp_ln104_23 = icmp_eq  i2 %base_36, i2 3" [../src/ban.cpp:104]   --->   Operation 2213 'icmp' 'icmp_ln104_23' <Predicate = (icmp_ln92_15)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2214 [1/1] (0.42ns)   --->   "%br_ln104 = br i1 %icmp_ln104_23, void %.lr.ph.i.i.i876, void %._crit_edge.i.i.i883" [../src/ban.cpp:104]   --->   Operation 2214 'br' 'br_ln104' <Predicate = (icmp_ln92_15)> <Delay = 0.42>

State 256 <SV = 231> <Delay = 3.20>
ST_256 : Operation 2215 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i_i86818631867 = phi i2 0, void %.thread1865, i2 %base_36, void %.lr.ph12.i.i.i857"   --->   Operation 2215 'phi' 'base_0_lcssa_i_i_i86818631867' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2216 [1/1] (0.00ns)   --->   "%zext_ln104_9 = zext i2 %base_0_lcssa_i_i_i86818631867" [../src/ban.cpp:104]   --->   Operation 2216 'zext' 'zext_ln104_9' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2217 [1/1] (0.44ns)   --->   "%icmp_ln104_24 = icmp_ne  i2 %base_0_lcssa_i_i_i86818631867, i2 3" [../src/ban.cpp:104]   --->   Operation 2217 'icmp' 'icmp_ln104_24' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2218 [1/1] (0.54ns)   --->   "%add_ln104_9 = add i3 %zext_ln104_9, i3 1" [../src/ban.cpp:104]   --->   Operation 2218 'add' 'add_ln104_9' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2219 [1/1] (0.20ns)   --->   "%select_ln104_9 = select i1 %icmp_ln104_24, i3 3, i3 %add_ln104_9" [../src/ban.cpp:104]   --->   Operation 2219 'select' 'select_ln104_9' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_256 : Operation 2220 [2/2] (2.44ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_355, i2 %base_0_lcssa_i_i_i86818631867, i3 %select_ln104_9, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 2220 'call' 'call_ln97' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 257 <SV = 232> <Delay = 0.00>
ST_257 : Operation 2221 [1/2] (0.00ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_355, i2 %base_0_lcssa_i_i_i86818631867, i3 %select_ln104_9, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 2221 'call' 'call_ln97' <Predicate = (!tmp_206 & tmp_207 & and_ln77_9 & !icmp_ln104_23) | (!tmp_206 & tmp_207 & and_ln77_9 & !icmp_ln92_15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_257 : Operation 2222 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.i.i.i883"   --->   Operation 2222 'br' 'br_ln0' <Predicate = (!tmp_206 & tmp_207 & and_ln77_9 & !icmp_ln104_23) | (!tmp_206 & tmp_207 & and_ln77_9 & !icmp_ln92_15)> <Delay = 0.00>
ST_257 : Operation 2223 [1/1] (0.00ns)   --->   "%br_ln107 = br void %_ZN3Ban14to_normal_formEv.exit.i.i884" [../src/ban.cpp:107]   --->   Operation 2223 'br' 'br_ln107' <Predicate = (!tmp_206 & tmp_207 & and_ln77_9)> <Delay = 0.00>
ST_257 : Operation 2224 [1/1] (0.00ns)   --->   "%br_ln726 = br void %_ZN3BanmIEf.exit" [../src/ban.cpp:726]   --->   Operation 2224 'br' 'br_ln726' <Predicate = (!tmp_206 & tmp_207)> <Delay = 0.00>

State 258 <SV = 219> <Delay = 1.69>
ST_258 : Operation 2225 [1/2] (0.67ns)   --->   "%b_p_load_12 = load i4 %b_p_addr_12" [../src/ban.cpp:629]   --->   Operation 2225 'load' 'b_p_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_258 : Operation 2226 [1/1] (0.00ns)   --->   "%trunc_ln629 = trunc i32 %b_p_load_12" [../src/ban.cpp:629]   --->   Operation 2226 'trunc' 'trunc_ln629' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2227 [1/1] (1.01ns)   --->   "%sub_ln629_1 = sub i32 0, i32 %b_p_load_12" [../src/ban.cpp:629]   --->   Operation 2227 'sub' 'sub_ln629_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2228 [2/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_627_156, i6 %sub_ln542, i32 %b_num, i32 %sub_ln629_1, i6 %trunc_ln629" [../src/ban.cpp:542]   --->   Operation 2228 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 259 <SV = 220> <Delay = 0.00>
ST_259 : Operation 2229 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_627_156, i6 %sub_ln542, i32 %b_num, i32 %sub_ln629_1, i6 %trunc_ln629" [../src/ban.cpp:542]   --->   Operation 2229 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 260 <SV = 221> <Delay = 1.23>
ST_260 : Operation 2230 [1/1] (1.23ns)   --->   "%store_ln636 = store i32 %bitcast_ln93_1, i6 %b_num_addr_36" [../src/ban.cpp:636]   --->   Operation 2230 'store' 'store_ln636' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_260 : Operation 2231 [1/1] (0.00ns)   --->   "%br_ln732 = br void %_ZN3BanmIEf.exit" [../src/ban.cpp:732]   --->   Operation 2231 'br' 'br_ln732' <Predicate = true> <Delay = 0.00>

State 261 <SV = 233> <Delay = 1.23>
ST_261 : Operation 2232 [2/2] (1.23ns)   --->   "%b_num_load_48 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:76]   --->   Operation 2232 'load' 'b_num_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 262 <SV = 234> <Delay = 1.23>
ST_262 : Operation 2233 [1/2] (1.23ns)   --->   "%b_num_load_48 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:76]   --->   Operation 2233 'load' 'b_num_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_262 : Operation 2234 [2/2] (1.23ns)   --->   "%b_num_load_49 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:76]   --->   Operation 2234 'load' 'b_num_load_49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 263 <SV = 235> <Delay = 7.01>
ST_263 : Operation 2235 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i12 %idx_161" [../test/vivado_main.cpp:76]   --->   Operation 2235 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2236 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i12 %idx_161" [../test/vivado_main.cpp:76]   --->   Operation 2236 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2237 [1/1] (0.00ns)   --->   "%tmp_285_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln76, i2 0" [../test/vivado_main.cpp:76]   --->   Operation 2237 'bitconcatenate' 'tmp_285_cast' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2238 [1/1] (0.82ns)   --->   "%sub_ln76 = sub i13 %tmp_285_cast, i13 %zext_ln76_1" [../test/vivado_main.cpp:76]   --->   Operation 2238 'sub' 'sub_ln76' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2239 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i13 %sub_ln76" [../test/vivado_main.cpp:76]   --->   Operation 2239 'zext' 'zext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2240 [1/1] (0.00ns)   --->   "%r_num_addr_95 = getelementptr i32 %r_num, i64 0, i64 %zext_ln76_2" [../test/vivado_main.cpp:76]   --->   Operation 2240 'getelementptr' 'r_num_addr_95' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2241 [1/1] (0.82ns)   --->   "%add_ln76 = add i13 %sub_ln76, i13 1" [../test/vivado_main.cpp:76]   --->   Operation 2241 'add' 'add_ln76' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2242 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i13 %add_ln76" [../test/vivado_main.cpp:76]   --->   Operation 2242 'zext' 'zext_ln76_3' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2243 [1/1] (0.00ns)   --->   "%r_num_addr_96 = getelementptr i32 %r_num, i64 0, i64 %zext_ln76_3" [../test/vivado_main.cpp:76]   --->   Operation 2243 'getelementptr' 'r_num_addr_96' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2244 [1/2] (1.23ns)   --->   "%b_num_load_49 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:76]   --->   Operation 2244 'load' 'b_num_load_49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_263 : Operation 2245 [2/2] (1.23ns)   --->   "%b_num_load_50 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:76]   --->   Operation 2245 'load' 'b_num_load_50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_263 : Operation 2246 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 %b_num_load_48, i13 %r_num_addr_95" [../test/vivado_main.cpp:76]   --->   Operation 2246 'store' 'store_ln76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_263 : Operation 2247 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 %b_num_load_49, i13 %r_num_addr_96" [../test/vivado_main.cpp:76]   --->   Operation 2247 'store' 'store_ln76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_263 : Operation 2248 [3/3] (7.01ns)   --->   "%tmp_34 = fmul i32 %b_num_load_48, i32 %v_load" [../src/ban.cpp:744]   --->   Operation 2248 'fmul' 'tmp_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 236> <Delay = 7.01>
ST_264 : Operation 2249 [1/1] (0.82ns)   --->   "%add_ln76_1 = add i13 %sub_ln76, i13 2" [../test/vivado_main.cpp:76]   --->   Operation 2249 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2250 [1/1] (0.00ns)   --->   "%zext_ln76_4 = zext i13 %add_ln76_1" [../test/vivado_main.cpp:76]   --->   Operation 2250 'zext' 'zext_ln76_4' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2251 [1/1] (0.00ns)   --->   "%r_num_addr_97 = getelementptr i32 %r_num, i64 0, i64 %zext_ln76_4" [../test/vivado_main.cpp:76]   --->   Operation 2251 'getelementptr' 'r_num_addr_97' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2252 [1/2] (1.23ns)   --->   "%b_num_load_50 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:76]   --->   Operation 2252 'load' 'b_num_load_50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_264 : Operation 2253 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 %b_num_load_50, i13 %r_num_addr_97" [../test/vivado_main.cpp:76]   --->   Operation 2253 'store' 'store_ln76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_264 : Operation 2254 [2/3] (7.01ns)   --->   "%tmp_34 = fmul i32 %b_num_load_48, i32 %v_load" [../src/ban.cpp:744]   --->   Operation 2254 'fmul' 'tmp_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2255 [3/3] (7.01ns)   --->   "%tmp_35 = fmul i32 %b_num_load_49, i32 %v_load" [../src/ban.cpp:744]   --->   Operation 2255 'fmul' 'tmp_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 237> <Delay = 7.01>
ST_265 : Operation 2256 [1/3] (7.01ns)   --->   "%tmp_34 = fmul i32 %b_num_load_48, i32 %v_load" [../src/ban.cpp:744]   --->   Operation 2256 'fmul' 'tmp_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2257 [2/3] (7.01ns)   --->   "%tmp_35 = fmul i32 %b_num_load_49, i32 %v_load" [../src/ban.cpp:744]   --->   Operation 2257 'fmul' 'tmp_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2258 [3/3] (7.01ns)   --->   "%tmp_36 = fmul i32 %b_num_load_50, i32 %v_load" [../src/ban.cpp:744]   --->   Operation 2258 'fmul' 'tmp_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 238> <Delay = 7.01>
ST_266 : Operation 2259 [1/1] (1.23ns)   --->   "%store_ln745 = store i32 %tmp_34, i6 %b_num_addr_36" [../src/ban.cpp:745]   --->   Operation 2259 'store' 'store_ln745' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_266 : Operation 2260 [1/3] (7.01ns)   --->   "%tmp_35 = fmul i32 %b_num_load_49, i32 %v_load" [../src/ban.cpp:744]   --->   Operation 2260 'fmul' 'tmp_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2261 [2/3] (7.01ns)   --->   "%tmp_36 = fmul i32 %b_num_load_50, i32 %v_load" [../src/ban.cpp:744]   --->   Operation 2261 'fmul' 'tmp_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2262 [1/1] (0.00ns)   --->   "%bitcast_ln77_10 = bitcast i32 %tmp_34" [../src/ban.cpp:77]   --->   Operation 2262 'bitcast' 'bitcast_ln77_10' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2263 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_10, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 2263 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2264 [1/1] (0.00ns)   --->   "%trunc_ln77_10 = trunc i32 %bitcast_ln77_10" [../src/ban.cpp:77]   --->   Operation 2264 'trunc' 'trunc_ln77_10' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2265 [1/1] (0.84ns)   --->   "%icmp_ln77_22 = icmp_ne  i8 %tmp_211, i8 255" [../src/ban.cpp:77]   --->   Operation 2265 'icmp' 'icmp_ln77_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2266 [1/1] (1.05ns)   --->   "%icmp_ln77_23 = icmp_eq  i23 %trunc_ln77_10, i23 0" [../src/ban.cpp:77]   --->   Operation 2266 'icmp' 'icmp_ln77_23' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2267 [2/2] (2.78ns)   --->   "%tmp_212 = fcmp_oeq  i32 %tmp_34, i32 0" [../src/ban.cpp:77]   --->   Operation 2267 'fcmp' 'tmp_212' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 239> <Delay = 7.01>
ST_267 : Operation 2268 [2/2] (0.67ns)   --->   "%b_p_load_14 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:76]   --->   Operation 2268 'load' 'b_p_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_267 : Operation 2269 [1/1] (1.23ns)   --->   "%store_ln745 = store i32 %tmp_35, i6 %b_num_addr_37" [../src/ban.cpp:745]   --->   Operation 2269 'store' 'store_ln745' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_267 : Operation 2270 [1/3] (7.01ns)   --->   "%tmp_36 = fmul i32 %b_num_load_50, i32 %v_load" [../src/ban.cpp:744]   --->   Operation 2270 'fmul' 'tmp_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_10)   --->   "%or_ln77_10 = or i1 %icmp_ln77_23, i1 %icmp_ln77_22" [../src/ban.cpp:77]   --->   Operation 2271 'or' 'or_ln77_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2272 [1/2] (2.78ns)   --->   "%tmp_212 = fcmp_oeq  i32 %tmp_34, i32 0" [../src/ban.cpp:77]   --->   Operation 2272 'fcmp' 'tmp_212' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2273 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_10 = and i1 %or_ln77_10, i1 %tmp_212" [../src/ban.cpp:77]   --->   Operation 2273 'and' 'and_ln77_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 240> <Delay = 1.91>
ST_268 : Operation 2274 [1/1] (0.80ns)   --->   "%idx_162 = add i12 %trunc_ln54, i12 19" [../test/vivado_main.cpp:76]   --->   Operation 2274 'add' 'idx_162' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2275 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i12 %idx_161" [../test/vivado_main.cpp:76]   --->   Operation 2275 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2276 [1/1] (0.00ns)   --->   "%r_p_addr_32 = getelementptr i32 %r_p, i64 0, i64 %zext_ln76" [../test/vivado_main.cpp:76]   --->   Operation 2276 'getelementptr' 'r_p_addr_32' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2277 [1/2] (0.67ns)   --->   "%b_p_load_14 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:76]   --->   Operation 2277 'load' 'b_p_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_268 : Operation 2278 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 %b_p_load_14, i12 %r_p_addr_32" [../test/vivado_main.cpp:76]   --->   Operation 2278 'store' 'store_ln76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_268 : Operation 2279 [1/1] (1.23ns)   --->   "%store_ln745 = store i32 %tmp_36, i6 %b_num_addr_38" [../src/ban.cpp:745]   --->   Operation 2279 'store' 'store_ln745' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_268 : Operation 2280 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %and_ln77_10, void %_ZN3BanmLEf.exit, void %.preheader8.preheader" [../src/ban.cpp:77]   --->   Operation 2280 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>

State 269 <SV = 241> <Delay = 2.01>
ST_269 : Operation 2281 [2/2] (2.01ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_157, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_48_loc" [../src/ban.cpp:542]   --->   Operation 2281 'call' 'call_ln542' <Predicate = true> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 270 <SV = 242> <Delay = 0.00>
ST_270 : Operation 2282 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_157, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_48_loc" [../src/ban.cpp:542]   --->   Operation 2282 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 271 <SV = 243> <Delay = 2.24>
ST_271 : Operation 2283 [1/1] (0.00ns)   --->   "%idx_tmp_48_loc_load = load i32 %idx_tmp_48_loc"   --->   Operation 2283 'load' 'idx_tmp_48_loc_load' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2284 [1/1] (0.00ns)   --->   "%empty_83 = trunc i32 %idx_tmp_48_loc_load"   --->   Operation 2284 'trunc' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2285 [1/1] (0.99ns)   --->   "%icmp_ln92_17 = icmp_ult  i32 %idx_tmp_48_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 2285 'icmp' 'icmp_ln92_17' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2286 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92_17, void %.thread1871, void %.lr.ph12.i.i904" [../src/ban.cpp:92]   --->   Operation 2286 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2287 [1/1] (0.67ns)   --->   "%store_ln98 = store i32 0, i4 %b_p_addr_12" [../src/ban.cpp:98]   --->   Operation 2287 'store' 'store_ln98' <Predicate = (!icmp_ln92_17)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_271 : Operation 2288 [1/1] (0.42ns)   --->   "%br_ln104 = br void %.lr.ph.i.i923" [../src/ban.cpp:104]   --->   Operation 2288 'br' 'br_ln104' <Predicate = (!icmp_ln92_17)> <Delay = 0.42>
ST_271 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_7)   --->   "%xor_ln92_10 = xor i2 %empty_83, i2 3" [../src/ban.cpp:92]   --->   Operation 2289 'xor' 'xor_ln92_10' <Predicate = (icmp_ln92_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2290 [1/1] (0.99ns)   --->   "%icmp_ln92_18 = icmp_ne  i32 %idx_tmp_48_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 2290 'icmp' 'icmp_ln92_18' <Predicate = (icmp_ln92_17)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2291 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln92_7 = select i1 %icmp_ln92_18, i2 %xor_ln92_10, i2 1" [../src/ban.cpp:92]   --->   Operation 2291 'select' 'select_ln92_7' <Predicate = (icmp_ln92_17)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_271 : Operation 2292 [2/2] (0.42ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_258, i2 %empty_83, i2 %select_ln92_7, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 2292 'call' 'call_ln92' <Predicate = (icmp_ln92_17)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_271 : Operation 2293 [1/1] (0.54ns)   --->   "%sub_ln92_9 = sub i2 2, i2 %empty_83" [../src/ban.cpp:92]   --->   Operation 2293 'sub' 'sub_ln92_9' <Predicate = (icmp_ln92_17)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node tmp_213)   --->   "%xor_ln100_8 = xor i2 %sub_ln92_9, i2 2" [../src/ban.cpp:100]   --->   Operation 2294 'xor' 'xor_ln100_8' <Predicate = (icmp_ln92_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node tmp_213)   --->   "%sext_ln100_7 = sext i2 %xor_ln100_8" [../src/ban.cpp:100]   --->   Operation 2295 'sext' 'sext_ln100_7' <Predicate = (icmp_ln92_17)> <Delay = 0.00>
ST_271 : Operation 2296 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_213 = add i32 %sext_ln100_7, i32 %b_p_load_14" [../src/ban.cpp:100]   --->   Operation 2296 'add' 'tmp_213' <Predicate = (icmp_ln92_17)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2297 [1/1] (0.67ns)   --->   "%store_ln101 = store i32 %tmp_213, i4 %b_p_addr_12" [../src/ban.cpp:101]   --->   Operation 2297 'store' 'store_ln101' <Predicate = (icmp_ln92_17)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 272 <SV = 244> <Delay = 1.42>
ST_272 : Operation 2298 [1/2] (0.00ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_258, i2 %empty_83, i2 %select_ln92_7, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 2298 'call' 'call_ln92' <Predicate = (icmp_ln92_17)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_272 : Operation 2299 [1/1] (0.54ns)   --->   "%base_37 = add i2 %sub_ln92_9, i2 1" [../src/ban.cpp:97]   --->   Operation 2299 'add' 'base_37' <Predicate = (icmp_ln92_17)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2300 [1/1] (0.44ns)   --->   "%icmp_ln104_25 = icmp_eq  i2 %base_37, i2 3" [../src/ban.cpp:104]   --->   Operation 2300 'icmp' 'icmp_ln104_25' <Predicate = (icmp_ln92_17)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2301 [1/1] (0.42ns)   --->   "%br_ln104 = br i1 %icmp_ln104_25, void %.lr.ph.i.i923, void %._crit_edge.i.i930" [../src/ban.cpp:104]   --->   Operation 2301 'br' 'br_ln104' <Predicate = (icmp_ln92_17)> <Delay = 0.42>

State 273 <SV = 245> <Delay = 3.20>
ST_273 : Operation 2302 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i91518691873 = phi i2 0, void %.thread1871, i2 %base_37, void %.lr.ph12.i.i904"   --->   Operation 2302 'phi' 'base_0_lcssa_i_i91518691873' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2303 [1/1] (0.00ns)   --->   "%zext_ln104_10 = zext i2 %base_0_lcssa_i_i91518691873" [../src/ban.cpp:104]   --->   Operation 2303 'zext' 'zext_ln104_10' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2304 [1/1] (0.44ns)   --->   "%icmp_ln104_26 = icmp_ne  i2 %base_0_lcssa_i_i91518691873, i2 3" [../src/ban.cpp:104]   --->   Operation 2304 'icmp' 'icmp_ln104_26' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2305 [1/1] (0.54ns)   --->   "%add_ln104_10 = add i3 %zext_ln104_10, i3 1" [../src/ban.cpp:104]   --->   Operation 2305 'add' 'add_ln104_10' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2306 [1/1] (0.20ns)   --->   "%select_ln104_10 = select i1 %icmp_ln104_26, i3 3, i3 %add_ln104_10" [../src/ban.cpp:104]   --->   Operation 2306 'select' 'select_ln104_10' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_273 : Operation 2307 [2/2] (2.44ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_359, i2 %base_0_lcssa_i_i91518691873, i3 %select_ln104_10, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 2307 'call' 'call_ln97' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 274 <SV = 246> <Delay = 0.00>
ST_274 : Operation 2308 [1/2] (0.00ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_359, i2 %base_0_lcssa_i_i91518691873, i3 %select_ln104_10, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 2308 'call' 'call_ln97' <Predicate = (and_ln77_10 & !icmp_ln104_25) | (and_ln77_10 & !icmp_ln92_17)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_274 : Operation 2309 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.i.i930"   --->   Operation 2309 'br' 'br_ln0' <Predicate = (and_ln77_10 & !icmp_ln104_25) | (and_ln77_10 & !icmp_ln92_17)> <Delay = 0.00>
ST_274 : Operation 2310 [1/1] (0.00ns)   --->   "%br_ln107 = br void %_ZN3BanmLEf.exit" [../src/ban.cpp:107]   --->   Operation 2310 'br' 'br_ln107' <Predicate = (and_ln77_10)> <Delay = 0.00>

State 275 <SV = 247> <Delay = 1.23>
ST_275 : Operation 2311 [2/2] (1.23ns)   --->   "%b_num_load_51 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:77]   --->   Operation 2311 'load' 'b_num_load_51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 276 <SV = 248> <Delay = 4.01>
ST_276 : Operation 2312 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i12 %idx_162" [../test/vivado_main.cpp:77]   --->   Operation 2312 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2313 [1/1] (0.00ns)   --->   "%trunc_ln77_11 = trunc i12 %idx_162" [../test/vivado_main.cpp:77]   --->   Operation 2313 'trunc' 'trunc_ln77_11' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2314 [1/1] (0.00ns)   --->   "%tmp_291_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln77_11, i2 0" [../test/vivado_main.cpp:77]   --->   Operation 2314 'bitconcatenate' 'tmp_291_cast' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2315 [1/1] (0.82ns)   --->   "%sub_ln77 = sub i13 %tmp_291_cast, i13 %zext_ln77_1" [../test/vivado_main.cpp:77]   --->   Operation 2315 'sub' 'sub_ln77' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 2316 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i13 %sub_ln77" [../test/vivado_main.cpp:77]   --->   Operation 2316 'zext' 'zext_ln77_2' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2317 [1/1] (0.00ns)   --->   "%r_num_addr_98 = getelementptr i32 %r_num, i64 0, i64 %zext_ln77_2" [../test/vivado_main.cpp:77]   --->   Operation 2317 'getelementptr' 'r_num_addr_98' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2318 [2/2] (0.67ns)   --->   "%b_p_load_15 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:77]   --->   Operation 2318 'load' 'b_p_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_276 : Operation 2319 [1/2] (1.23ns)   --->   "%b_num_load_51 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:77]   --->   Operation 2319 'load' 'b_num_load_51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_276 : Operation 2320 [2/2] (1.23ns)   --->   "%b_num_load_52 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:77]   --->   Operation 2320 'load' 'b_num_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_276 : Operation 2321 [2/2] (1.23ns)   --->   "%b_num_load_53 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:77]   --->   Operation 2321 'load' 'b_num_load_53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_276 : Operation 2322 [1/1] (1.23ns)   --->   "%store_ln77 = store i32 %b_num_load_51, i13 %r_num_addr_98" [../test/vivado_main.cpp:77]   --->   Operation 2322 'store' 'store_ln77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_276 : Operation 2323 [2/2] (2.78ns)   --->   "%tmp_215 = fcmp_oeq  i32 %b_num_load_51, i32 0" [../src/ban.cpp:61]   --->   Operation 2323 'fcmp' 'tmp_215' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 249> <Delay = 7.05>
ST_277 : Operation 2324 [1/1] (0.80ns)   --->   "%idx_163 = add i12 %trunc_ln54, i12 20" [../test/vivado_main.cpp:77]   --->   Operation 2324 'add' 'idx_163' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2325 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i12 %idx_162" [../test/vivado_main.cpp:77]   --->   Operation 2325 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2326 [1/1] (0.82ns)   --->   "%add_ln77 = add i13 %sub_ln77, i13 1" [../test/vivado_main.cpp:77]   --->   Operation 2326 'add' 'add_ln77' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2327 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i13 %add_ln77" [../test/vivado_main.cpp:77]   --->   Operation 2327 'zext' 'zext_ln77_3' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2328 [1/1] (0.00ns)   --->   "%r_num_addr_99 = getelementptr i32 %r_num, i64 0, i64 %zext_ln77_3" [../test/vivado_main.cpp:77]   --->   Operation 2328 'getelementptr' 'r_num_addr_99' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2329 [1/1] (0.82ns)   --->   "%add_ln77_1 = add i13 %sub_ln77, i13 2" [../test/vivado_main.cpp:77]   --->   Operation 2329 'add' 'add_ln77_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2330 [1/1] (0.00ns)   --->   "%zext_ln77_4 = zext i13 %add_ln77_1" [../test/vivado_main.cpp:77]   --->   Operation 2330 'zext' 'zext_ln77_4' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2331 [1/1] (0.00ns)   --->   "%r_num_addr_100 = getelementptr i32 %r_num, i64 0, i64 %zext_ln77_4" [../test/vivado_main.cpp:77]   --->   Operation 2331 'getelementptr' 'r_num_addr_100' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2332 [1/1] (0.00ns)   --->   "%r_p_addr_33 = getelementptr i32 %r_p, i64 0, i64 %zext_ln77" [../test/vivado_main.cpp:77]   --->   Operation 2332 'getelementptr' 'r_p_addr_33' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2333 [1/2] (0.67ns)   --->   "%b_p_load_15 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:77]   --->   Operation 2333 'load' 'b_p_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_277 : Operation 2334 [1/2] (1.23ns)   --->   "%b_num_load_52 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:77]   --->   Operation 2334 'load' 'b_num_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_277 : Operation 2335 [1/2] (1.23ns)   --->   "%b_num_load_53 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:77]   --->   Operation 2335 'load' 'b_num_load_53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_277 : Operation 2336 [1/1] (1.23ns)   --->   "%store_ln77 = store i32 %b_p_load_15, i12 %r_p_addr_33" [../test/vivado_main.cpp:77]   --->   Operation 2336 'store' 'store_ln77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_277 : Operation 2337 [1/1] (1.23ns)   --->   "%store_ln77 = store i32 %b_num_load_52, i13 %r_num_addr_99" [../test/vivado_main.cpp:77]   --->   Operation 2337 'store' 'store_ln77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_277 : Operation 2338 [1/1] (1.23ns)   --->   "%store_ln77 = store i32 %b_num_load_53, i13 %r_num_addr_100" [../test/vivado_main.cpp:77]   --->   Operation 2338 'store' 'store_ln77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_277 : Operation 2339 [1/1] (0.99ns)   --->   "%icmp_ln61_8 = icmp_eq  i32 %b_p_load_15, i32 0" [../src/ban.cpp:61]   --->   Operation 2339 'icmp' 'icmp_ln61_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2340 [1/1] (0.00ns)   --->   "%bitcast_ln61_10 = bitcast i32 %b_num_load_51" [../src/ban.cpp:61]   --->   Operation 2340 'bitcast' 'bitcast_ln61_10' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2341 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_10, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 2341 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2342 [1/1] (0.00ns)   --->   "%trunc_ln61_13 = trunc i32 %bitcast_ln61_10" [../src/ban.cpp:61]   --->   Operation 2342 'trunc' 'trunc_ln61_13' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2343 [1/1] (0.84ns)   --->   "%icmp_ln61_33 = icmp_ne  i8 %tmp_214, i8 255" [../src/ban.cpp:61]   --->   Operation 2343 'icmp' 'icmp_ln61_33' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2344 [1/1] (1.05ns)   --->   "%icmp_ln61_34 = icmp_eq  i23 %trunc_ln61_13, i23 0" [../src/ban.cpp:61]   --->   Operation 2344 'icmp' 'icmp_ln61_34' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_19)   --->   "%or_ln61_15 = or i1 %icmp_ln61_34, i1 %icmp_ln61_33" [../src/ban.cpp:61]   --->   Operation 2345 'or' 'or_ln61_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2346 [1/2] (2.78ns)   --->   "%tmp_215 = fcmp_oeq  i32 %b_num_load_51, i32 0" [../src/ban.cpp:61]   --->   Operation 2346 'fcmp' 'tmp_215' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_19)   --->   "%and_ln61_18 = and i1 %or_ln61_15, i1 %tmp_215" [../src/ban.cpp:61]   --->   Operation 2347 'and' 'and_ln61_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2348 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_19 = and i1 %and_ln61_18, i1 %icmp_ln61_8" [../src/ban.cpp:61]   --->   Operation 2348 'and' 'and_ln61_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2349 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_19, void %_ZNK3BaneqEf.exit.i937, void %_ZN3BandVEf.exit" [../src/ban.cpp:61]   --->   Operation 2349 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2350 [9/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2350 'fdiv' 'tmp_37' <Predicate = (!and_ln61_19)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 250> <Delay = 7.05>
ST_278 : Operation 2351 [8/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2351 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 2352 [9/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2352 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 2353 [9/9] (7.05ns)   --->   "%tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2353 'fdiv' 'tmp_39' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 251> <Delay = 7.05>
ST_279 : Operation 2354 [7/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2354 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 2355 [8/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2355 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 2356 [8/9] (7.05ns)   --->   "%tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2356 'fdiv' 'tmp_39' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 252> <Delay = 7.05>
ST_280 : Operation 2357 [6/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2357 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 2358 [7/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2358 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 2359 [7/9] (7.05ns)   --->   "%tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2359 'fdiv' 'tmp_39' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 253> <Delay = 7.05>
ST_281 : Operation 2360 [5/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2360 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 2361 [6/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2361 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 2362 [6/9] (7.05ns)   --->   "%tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2362 'fdiv' 'tmp_39' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 254> <Delay = 7.05>
ST_282 : Operation 2363 [4/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2363 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 2364 [5/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2364 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 2365 [5/9] (7.05ns)   --->   "%tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2365 'fdiv' 'tmp_39' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 255> <Delay = 7.05>
ST_283 : Operation 2366 [3/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2366 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 2367 [4/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2367 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 2368 [4/9] (7.05ns)   --->   "%tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2368 'fdiv' 'tmp_39' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 256> <Delay = 7.05>
ST_284 : Operation 2369 [2/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2369 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 2370 [3/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2370 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 2371 [3/9] (7.05ns)   --->   "%tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2371 'fdiv' 'tmp_39' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 257> <Delay = 7.05>
ST_285 : Operation 2372 [1/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2372 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2373 [2/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2373 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2374 [2/9] (7.05ns)   --->   "%tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2374 'fdiv' 'tmp_39' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 258> <Delay = 7.05>
ST_286 : Operation 2375 [1/1] (1.23ns)   --->   "%store_ln766 = store i32 %tmp_37, i6 %b_num_addr_36" [../src/ban.cpp:766]   --->   Operation 2375 'store' 'store_ln766' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_286 : Operation 2376 [1/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2376 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 2377 [1/9] (7.05ns)   --->   "%tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load" [../src/ban.cpp:765]   --->   Operation 2377 'fdiv' 'tmp_39' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 2378 [1/1] (0.00ns)   --->   "%bitcast_ln77_11 = bitcast i32 %tmp_37" [../src/ban.cpp:77]   --->   Operation 2378 'bitcast' 'bitcast_ln77_11' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2379 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_11, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 2379 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2380 [1/1] (0.00ns)   --->   "%trunc_ln77_12 = trunc i32 %bitcast_ln77_11" [../src/ban.cpp:77]   --->   Operation 2380 'trunc' 'trunc_ln77_12' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2381 [1/1] (0.84ns)   --->   "%icmp_ln77_24 = icmp_ne  i8 %tmp_216, i8 255" [../src/ban.cpp:77]   --->   Operation 2381 'icmp' 'icmp_ln77_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 2382 [1/1] (1.05ns)   --->   "%icmp_ln77_25 = icmp_eq  i23 %trunc_ln77_12, i23 0" [../src/ban.cpp:77]   --->   Operation 2382 'icmp' 'icmp_ln77_25' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 2383 [2/2] (2.78ns)   --->   "%tmp_217 = fcmp_oeq  i32 %tmp_37, i32 0" [../src/ban.cpp:77]   --->   Operation 2383 'fcmp' 'tmp_217' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 259> <Delay = 3.06>
ST_287 : Operation 2384 [1/1] (1.23ns)   --->   "%store_ln766 = store i32 %tmp_38, i6 %b_num_addr_37" [../src/ban.cpp:766]   --->   Operation 2384 'store' 'store_ln766' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_287 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_11)   --->   "%or_ln77_11 = or i1 %icmp_ln77_25, i1 %icmp_ln77_24" [../src/ban.cpp:77]   --->   Operation 2385 'or' 'or_ln77_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 2386 [1/2] (2.78ns)   --->   "%tmp_217 = fcmp_oeq  i32 %tmp_37, i32 0" [../src/ban.cpp:77]   --->   Operation 2386 'fcmp' 'tmp_217' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 2387 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_11 = and i1 %or_ln77_11, i1 %tmp_217" [../src/ban.cpp:77]   --->   Operation 2387 'and' 'and_ln77_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 260> <Delay = 1.23>
ST_288 : Operation 2388 [1/1] (1.23ns)   --->   "%store_ln766 = store i32 %tmp_39, i6 %b_num_addr_38" [../src/ban.cpp:766]   --->   Operation 2388 'store' 'store_ln766' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_288 : Operation 2389 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %and_ln77_11, void %_ZN3Ban14to_normal_formEv.exit.i978, void %.preheader7.preheader" [../src/ban.cpp:77]   --->   Operation 2389 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>

State 289 <SV = 261> <Delay = 2.01>
ST_289 : Operation 2390 [2/2] (2.01ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_160, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_51_loc" [../src/ban.cpp:542]   --->   Operation 2390 'call' 'call_ln542' <Predicate = true> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 290 <SV = 262> <Delay = 0.00>
ST_290 : Operation 2391 [1/2] (0.00ns)   --->   "%call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_160, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_51_loc" [../src/ban.cpp:542]   --->   Operation 2391 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 291 <SV = 263> <Delay = 2.24>
ST_291 : Operation 2392 [1/1] (0.00ns)   --->   "%idx_tmp_51_loc_load = load i32 %idx_tmp_51_loc"   --->   Operation 2392 'load' 'idx_tmp_51_loc_load' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2393 [1/1] (0.00ns)   --->   "%empty_84 = trunc i32 %idx_tmp_51_loc_load"   --->   Operation 2393 'trunc' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2394 [1/1] (0.99ns)   --->   "%icmp_ln92_19 = icmp_ult  i32 %idx_tmp_51_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 2394 'icmp' 'icmp_ln92_19' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2395 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92_19, void %.thread1877, void %.lr.ph12.i.i952" [../src/ban.cpp:92]   --->   Operation 2395 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2396 [1/1] (0.67ns)   --->   "%store_ln98 = store i32 0, i4 %b_p_addr_12" [../src/ban.cpp:98]   --->   Operation 2396 'store' 'store_ln98' <Predicate = (!icmp_ln92_19)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_291 : Operation 2397 [1/1] (0.42ns)   --->   "%br_ln104 = br void %.lr.ph.i.i970" [../src/ban.cpp:104]   --->   Operation 2397 'br' 'br_ln104' <Predicate = (!icmp_ln92_19)> <Delay = 0.42>
ST_291 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_8)   --->   "%xor_ln92_11 = xor i2 %empty_84, i2 3" [../src/ban.cpp:92]   --->   Operation 2398 'xor' 'xor_ln92_11' <Predicate = (icmp_ln92_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2399 [1/1] (0.99ns)   --->   "%icmp_ln92_20 = icmp_ne  i32 %idx_tmp_51_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 2399 'icmp' 'icmp_ln92_20' <Predicate = (icmp_ln92_19)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2400 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln92_8 = select i1 %icmp_ln92_20, i2 %xor_ln92_11, i2 1" [../src/ban.cpp:92]   --->   Operation 2400 'select' 'select_ln92_8' <Predicate = (icmp_ln92_19)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_291 : Operation 2401 [2/2] (0.42ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_261, i2 %empty_84, i2 %select_ln92_8, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 2401 'call' 'call_ln92' <Predicate = (icmp_ln92_19)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_291 : Operation 2402 [1/1] (0.54ns)   --->   "%sub_ln92_10 = sub i2 2, i2 %empty_84" [../src/ban.cpp:92]   --->   Operation 2402 'sub' 'sub_ln92_10' <Predicate = (icmp_ln92_19)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node tmp_218)   --->   "%xor_ln100_9 = xor i2 %sub_ln92_10, i2 2" [../src/ban.cpp:100]   --->   Operation 2403 'xor' 'xor_ln100_9' <Predicate = (icmp_ln92_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node tmp_218)   --->   "%sext_ln100_8 = sext i2 %xor_ln100_9" [../src/ban.cpp:100]   --->   Operation 2404 'sext' 'sext_ln100_8' <Predicate = (icmp_ln92_19)> <Delay = 0.00>
ST_291 : Operation 2405 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_218 = add i32 %sext_ln100_8, i32 %b_p_load_15" [../src/ban.cpp:100]   --->   Operation 2405 'add' 'tmp_218' <Predicate = (icmp_ln92_19)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2406 [1/1] (0.67ns)   --->   "%store_ln101 = store i32 %tmp_218, i4 %b_p_addr_12" [../src/ban.cpp:101]   --->   Operation 2406 'store' 'store_ln101' <Predicate = (icmp_ln92_19)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 292 <SV = 264> <Delay = 1.42>
ST_292 : Operation 2407 [1/2] (0.00ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_261, i2 %empty_84, i2 %select_ln92_8, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:92]   --->   Operation 2407 'call' 'call_ln92' <Predicate = (icmp_ln92_19)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_292 : Operation 2408 [1/1] (0.54ns)   --->   "%base_38 = add i2 %sub_ln92_10, i2 1" [../src/ban.cpp:97]   --->   Operation 2408 'add' 'base_38' <Predicate = (icmp_ln92_19)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 2409 [1/1] (0.44ns)   --->   "%icmp_ln104_27 = icmp_eq  i2 %base_38, i2 3" [../src/ban.cpp:104]   --->   Operation 2409 'icmp' 'icmp_ln104_27' <Predicate = (icmp_ln92_19)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 2410 [1/1] (0.42ns)   --->   "%br_ln104 = br i1 %icmp_ln104_27, void %.lr.ph.i.i970, void %._crit_edge.i.i977" [../src/ban.cpp:104]   --->   Operation 2410 'br' 'br_ln104' <Predicate = (icmp_ln92_19)> <Delay = 0.42>

State 293 <SV = 265> <Delay = 3.20>
ST_293 : Operation 2411 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i96318751879 = phi i2 0, void %.thread1877, i2 %base_38, void %.lr.ph12.i.i952"   --->   Operation 2411 'phi' 'base_0_lcssa_i_i96318751879' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2412 [1/1] (0.00ns)   --->   "%zext_ln104_11 = zext i2 %base_0_lcssa_i_i96318751879" [../src/ban.cpp:104]   --->   Operation 2412 'zext' 'zext_ln104_11' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2413 [1/1] (0.44ns)   --->   "%icmp_ln104_28 = icmp_ne  i2 %base_0_lcssa_i_i96318751879, i2 3" [../src/ban.cpp:104]   --->   Operation 2413 'icmp' 'icmp_ln104_28' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2414 [1/1] (0.54ns)   --->   "%add_ln104_11 = add i3 %zext_ln104_11, i3 1" [../src/ban.cpp:104]   --->   Operation 2414 'add' 'add_ln104_11' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2415 [1/1] (0.20ns)   --->   "%select_ln104_11 = select i1 %icmp_ln104_28, i3 3, i3 %add_ln104_11" [../src/ban.cpp:104]   --->   Operation 2415 'select' 'select_ln104_11' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_293 : Operation 2416 [2/2] (2.44ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_362, i2 %base_0_lcssa_i_i96318751879, i3 %select_ln104_11, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 2416 'call' 'call_ln97' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 294 <SV = 266> <Delay = 1.01>
ST_294 : Operation 2417 [1/2] (0.00ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_362, i2 %base_0_lcssa_i_i96318751879, i3 %select_ln104_11, i6 %sub_ln542, i32 %b_num" [../src/ban.cpp:97]   --->   Operation 2417 'call' 'call_ln97' <Predicate = (!and_ln61_19 & and_ln77_11 & !icmp_ln104_27) | (!and_ln61_19 & and_ln77_11 & !icmp_ln92_19)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_294 : Operation 2418 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.i.i977"   --->   Operation 2418 'br' 'br_ln0' <Predicate = (!and_ln61_19 & and_ln77_11 & !icmp_ln104_27) | (!and_ln61_19 & and_ln77_11 & !icmp_ln92_19)> <Delay = 0.00>
ST_294 : Operation 2419 [1/1] (0.00ns)   --->   "%br_ln107 = br void %_ZN3Ban14to_normal_formEv.exit.i978" [../src/ban.cpp:107]   --->   Operation 2419 'br' 'br_ln107' <Predicate = (!and_ln61_19 & and_ln77_11)> <Delay = 0.00>
ST_294 : Operation 2420 [1/1] (0.00ns)   --->   "%br_ln771 = br void %_ZN3BandVEf.exit" [../src/ban.cpp:771]   --->   Operation 2420 'br' 'br_ln771' <Predicate = (!and_ln61_19)> <Delay = 0.00>
ST_294 : Operation 2421 [1/1] (1.01ns)   --->   "%idx_164 = add i32 %idx_14, i32 21" [../test/vivado_main.cpp:78]   --->   Operation 2421 'add' 'idx_164' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2422 [2/2] (0.67ns)   --->   "%b_p_load_16 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:78]   --->   Operation 2422 'load' 'b_p_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_294 : Operation 2423 [1/1] (0.00ns)   --->   "%store_ln89 = store i32 %ref_tmp95_1_2, i32 %ref_tmp95_1_2_0237" [../test/../src/ban.h:89]   --->   Operation 2423 'store' 'store_ln89' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2424 [1/1] (0.00ns)   --->   "%store_ln89 = store i32 %ref_tmp95_1_1, i32 %ref_tmp95_1_1_0236" [../test/../src/ban.h:89]   --->   Operation 2424 'store' 'store_ln89' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2425 [1/1] (0.00ns)   --->   "%store_ln89 = store i32 %ref_tmp95_1, i32 %ref_tmp95_1_0_0235" [../test/../src/ban.h:89]   --->   Operation 2425 'store' 'store_ln89' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2426 [1/1] (0.00ns)   --->   "%store_ln62 = store i32 %ref_tmp87_1_2, i32 %ref_tmp87_1_2_0234" [../test/vivado_main.cpp:62]   --->   Operation 2426 'store' 'store_ln62' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2427 [1/1] (0.00ns)   --->   "%store_ln62 = store i32 %ref_tmp87_1_1, i32 %ref_tmp87_1_1_0233" [../test/vivado_main.cpp:62]   --->   Operation 2427 'store' 'store_ln62' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2428 [1/1] (0.00ns)   --->   "%store_ln62 = store i32 %ref_tmp87_1, i32 %ref_tmp87_1_0_0232" [../test/vivado_main.cpp:62]   --->   Operation 2428 'store' 'store_ln62' <Predicate = true> <Delay = 0.00>

State 295 <SV = 267> <Delay = 1.91>
ST_295 : Operation 2429 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i12 %idx_163" [../test/vivado_main.cpp:78]   --->   Operation 2429 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2430 [1/1] (0.00ns)   --->   "%r_p_addr_34 = getelementptr i32 %r_p, i64 0, i64 %zext_ln78" [../test/vivado_main.cpp:78]   --->   Operation 2430 'getelementptr' 'r_p_addr_34' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2431 [1/2] (0.67ns)   --->   "%b_p_load_16 = load i4 %b_p_addr_12" [../test/vivado_main.cpp:78]   --->   Operation 2431 'load' 'b_p_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_295 : Operation 2432 [2/2] (1.23ns)   --->   "%b_num_load_54 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:78]   --->   Operation 2432 'load' 'b_num_load_54' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_295 : Operation 2433 [2/2] (1.23ns)   --->   "%b_num_load_55 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:78]   --->   Operation 2433 'load' 'b_num_load_55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_295 : Operation 2434 [1/1] (1.23ns)   --->   "%store_ln78 = store i32 %b_p_load_16, i12 %r_p_addr_34" [../test/vivado_main.cpp:78]   --->   Operation 2434 'store' 'store_ln78' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>

State 296 <SV = 268> <Delay = 2.87>
ST_296 : Operation 2435 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i12 %idx_163" [../test/vivado_main.cpp:78]   --->   Operation 2435 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2436 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i12 %idx_163" [../test/vivado_main.cpp:78]   --->   Operation 2436 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2437 [1/1] (0.00ns)   --->   "%tmp_299_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln78, i2 0" [../test/vivado_main.cpp:78]   --->   Operation 2437 'bitconcatenate' 'tmp_299_cast' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2438 [1/1] (0.82ns)   --->   "%sub_ln78 = sub i13 %tmp_299_cast, i13 %zext_ln78_1" [../test/vivado_main.cpp:78]   --->   Operation 2438 'sub' 'sub_ln78' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 2439 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i13 %sub_ln78" [../test/vivado_main.cpp:78]   --->   Operation 2439 'zext' 'zext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2440 [1/1] (0.00ns)   --->   "%r_num_addr_101 = getelementptr i32 %r_num, i64 0, i64 %zext_ln78_2" [../test/vivado_main.cpp:78]   --->   Operation 2440 'getelementptr' 'r_num_addr_101' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2441 [1/1] (0.82ns)   --->   "%add_ln78_1 = add i13 %sub_ln78, i13 1" [../test/vivado_main.cpp:78]   --->   Operation 2441 'add' 'add_ln78_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 2442 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i13 %add_ln78_1" [../test/vivado_main.cpp:78]   --->   Operation 2442 'zext' 'zext_ln78_3' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2443 [1/1] (0.00ns)   --->   "%r_num_addr_102 = getelementptr i32 %r_num, i64 0, i64 %zext_ln78_3" [../test/vivado_main.cpp:78]   --->   Operation 2443 'getelementptr' 'r_num_addr_102' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2444 [1/2] (1.23ns)   --->   "%b_num_load_54 = load i6 %b_num_addr_36" [../test/vivado_main.cpp:78]   --->   Operation 2444 'load' 'b_num_load_54' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_296 : Operation 2445 [1/2] (1.23ns)   --->   "%b_num_load_55 = load i6 %b_num_addr_37" [../test/vivado_main.cpp:78]   --->   Operation 2445 'load' 'b_num_load_55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_296 : Operation 2446 [2/2] (1.23ns)   --->   "%b_num_load_56 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:78]   --->   Operation 2446 'load' 'b_num_load_56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_296 : Operation 2447 [1/1] (1.23ns)   --->   "%store_ln78 = store i32 %b_num_load_54, i13 %r_num_addr_101" [../test/vivado_main.cpp:78]   --->   Operation 2447 'store' 'store_ln78' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_296 : Operation 2448 [1/1] (1.23ns)   --->   "%store_ln78 = store i32 %b_num_load_55, i13 %r_num_addr_102" [../test/vivado_main.cpp:78]   --->   Operation 2448 'store' 'store_ln78' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 297 <SV = 269> <Delay = 2.47>
ST_297 : Operation 2449 [1/1] (0.82ns)   --->   "%add_ln78_2 = add i13 %sub_ln78, i13 2" [../test/vivado_main.cpp:78]   --->   Operation 2449 'add' 'add_ln78_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 2450 [1/1] (0.00ns)   --->   "%zext_ln78_4 = zext i13 %add_ln78_2" [../test/vivado_main.cpp:78]   --->   Operation 2450 'zext' 'zext_ln78_4' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2451 [1/1] (0.00ns)   --->   "%r_num_addr_103 = getelementptr i32 %r_num, i64 0, i64 %zext_ln78_4" [../test/vivado_main.cpp:78]   --->   Operation 2451 'getelementptr' 'r_num_addr_103' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2452 [1/2] (1.23ns)   --->   "%b_num_load_56 = load i6 %b_num_addr_38" [../test/vivado_main.cpp:78]   --->   Operation 2452 'load' 'b_num_load_56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_297 : Operation 2453 [1/1] (1.23ns)   --->   "%store_ln78 = store i32 %b_num_load_56, i13 %r_num_addr_103" [../test/vivado_main.cpp:78]   --->   Operation 2453 'store' 'store_ln78' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_297 : Operation 2454 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2454 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 298 <SV = 39> <Delay = 0.87>
ST_298 : Operation 2455 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_163, i32 %b1500_num_2_0_loc, i32 %b1500_num_1_0_loc, i32 %b1500_num_0_0_loc, i32 %b1500_num_load_loc"   --->   Operation 2455 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_298 : Operation 2456 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_164, i32 %b1501_num_0_0921_loc, i32 %b1501_num_1_0920_loc, i32 %b1501_num_2_0919_loc"   --->   Operation 2456 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_298 : Operation 2457 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_165, i32 %b1502_num_0_0918_loc, i32 %b1502_num_1_0917_loc, i32 %b1502_num_2_0916_loc"   --->   Operation 2457 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 299 <SV = 40> <Delay = 2.78>
ST_299 : Operation 2458 [1/1] (0.00ns)   --->   "%b1500_num_load = load i32 %b1500_num_load_loc"   --->   Operation 2458 'load' 'b1500_num_load' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2459 [1/1] (0.00ns)   --->   "%b1501_num_0_0921_loc_load = load i32 %b1501_num_0_0921_loc"   --->   Operation 2459 'load' 'b1501_num_0_0921_loc_load' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2460 [1/1] (0.00ns)   --->   "%bitcast_ln61_3 = bitcast i32 %b1500_num_load" [../src/ban.cpp:61]   --->   Operation 2460 'bitcast' 'bitcast_ln61_3' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2461 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_3, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 2461 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2462 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61_3" [../src/ban.cpp:61]   --->   Operation 2462 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2463 [1/1] (0.84ns)   --->   "%icmp_ln61_13 = icmp_ne  i8 %tmp_133, i8 255" [../src/ban.cpp:61]   --->   Operation 2463 'icmp' 'icmp_ln61_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2464 [1/1] (1.05ns)   --->   "%icmp_ln61_14 = icmp_eq  i23 %trunc_ln61, i23 0" [../src/ban.cpp:61]   --->   Operation 2464 'icmp' 'icmp_ln61_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2465 [2/2] (2.78ns)   --->   "%tmp_134 = fcmp_oeq  i32 %b1500_num_load, i32 0" [../src/ban.cpp:61]   --->   Operation 2465 'fcmp' 'tmp_134' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2466 [2/2] (2.78ns)   --->   "%tmp_136 = fcmp_oeq  i32 %b1501_num_0_0921_loc_load, i32 0" [../src/ban.cpp:61]   --->   Operation 2466 'fcmp' 'tmp_136' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 41> <Delay = 3.83>
ST_300 : Operation 2467 [1/1] (0.00ns)   --->   "%b1500_num_2_0_loc_load = load i32 %b1500_num_2_0_loc"   --->   Operation 2467 'load' 'b1500_num_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2468 [1/1] (0.00ns)   --->   "%b1500_num_1_0_loc_load = load i32 %b1500_num_1_0_loc"   --->   Operation 2468 'load' 'b1500_num_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2469 [1/1] (0.00ns)   --->   "%b1500_num_0_0_loc_load = load i32 %b1500_num_0_0_loc"   --->   Operation 2469 'load' 'b1500_num_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2470 [1/1] (0.00ns)   --->   "%b1501_num_1_0920_loc_load = load i32 %b1501_num_1_0920_loc"   --->   Operation 2470 'load' 'b1501_num_1_0920_loc_load' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2471 [1/1] (0.00ns)   --->   "%b1501_num_2_0919_loc_load = load i32 %b1501_num_2_0919_loc"   --->   Operation 2471 'load' 'b1501_num_2_0919_loc_load' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2472 [1/1] (0.00ns)   --->   "%b1502_num_0_0918_loc_load = load i32 %b1502_num_0_0918_loc"   --->   Operation 2472 'load' 'b1502_num_0_0918_loc_load' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2473 [1/1] (0.00ns)   --->   "%b1502_num_1_0917_loc_load = load i32 %b1502_num_1_0917_loc"   --->   Operation 2473 'load' 'b1502_num_1_0917_loc_load' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2474 [1/1] (0.00ns)   --->   "%b1502_num_2_0916_loc_load = load i32 %b1502_num_2_0916_loc"   --->   Operation 2474 'load' 'b1502_num_2_0916_loc_load' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_4)   --->   "%or_ln61_5 = or i1 %icmp_ln61_14, i1 %icmp_ln61_13" [../src/ban.cpp:61]   --->   Operation 2475 'or' 'or_ln61_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2476 [1/2] (2.78ns)   --->   "%tmp_134 = fcmp_oeq  i32 %b1500_num_load, i32 0" [../src/ban.cpp:61]   --->   Operation 2476 'fcmp' 'tmp_134' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2477 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_4 = and i1 %or_ln61_5, i1 %tmp_134" [../src/ban.cpp:61]   --->   Operation 2477 'and' 'and_ln61_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2478 [1/1] (0.00ns)   --->   "%bitcast_ln61_4 = bitcast i32 %b1501_num_0_0921_loc_load" [../src/ban.cpp:61]   --->   Operation 2478 'bitcast' 'bitcast_ln61_4' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2479 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_4, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 2479 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2480 [1/1] (0.00ns)   --->   "%trunc_ln61_4 = trunc i32 %bitcast_ln61_4" [../src/ban.cpp:61]   --->   Operation 2480 'trunc' 'trunc_ln61_4' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2481 [1/1] (0.84ns)   --->   "%icmp_ln61_15 = icmp_ne  i8 %tmp_135, i8 255" [../src/ban.cpp:61]   --->   Operation 2481 'icmp' 'icmp_ln61_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2482 [1/1] (1.05ns)   --->   "%icmp_ln61_16 = icmp_eq  i23 %trunc_ln61_4, i23 0" [../src/ban.cpp:61]   --->   Operation 2482 'icmp' 'icmp_ln61_16' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node or_ln61_7)   --->   "%or_ln61_6 = or i1 %icmp_ln61_16, i1 %icmp_ln61_15" [../src/ban.cpp:61]   --->   Operation 2483 'or' 'or_ln61_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2484 [1/2] (2.78ns)   --->   "%tmp_136 = fcmp_oeq  i32 %b1501_num_0_0921_loc_load, i32 0" [../src/ban.cpp:61]   --->   Operation 2484 'fcmp' 'tmp_136' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node or_ln61_7)   --->   "%and_ln61_5 = and i1 %or_ln61_6, i1 %tmp_136" [../src/ban.cpp:61]   --->   Operation 2485 'and' 'and_ln61_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2486 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln61_7 = or i1 %and_ln61_5, i1 %and_ln61_4" [../src/ban.cpp:61]   --->   Operation 2486 'or' 'or_ln61_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2487 [1/1] (0.42ns)   --->   "%br_ln205 = br i1 %or_ln61_7, void %.critedge1588, void %_ZNK3BanmlERKS_.51.73.exit" [../src/ban.cpp:205]   --->   Operation 2487 'br' 'br_ln205' <Predicate = true> <Delay = 0.42>
ST_300 : Operation 2488 [2/2] (0.47ns)   --->   "%call_ret9 = call i128 @mul_body.1, i32 %b1500_num_0_0_loc_load, i32 %b1500_num_1_0_loc_load, i32 %b1500_num_2_0_loc_load, i32 %b1501_num_0_0921_loc_load, i32 %b1501_num_1_0920_loc_load, i32 %b1501_num_2_0919_loc_load" [../src/ban.cpp:208]   --->   Operation 2488 'call' 'call_ret9' <Predicate = (!or_ln61_7)> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 301 <SV = 42> <Delay = 0.47>
ST_301 : Operation 2489 [1/2] (0.47ns)   --->   "%call_ret9 = call i128 @mul_body.1, i32 %b1500_num_0_0_loc_load, i32 %b1500_num_1_0_loc_load, i32 %b1500_num_2_0_loc_load, i32 %b1501_num_0_0921_loc_load, i32 %b1501_num_1_0920_loc_load, i32 %b1501_num_2_0919_loc_load" [../src/ban.cpp:208]   --->   Operation 2489 'call' 'call_ret9' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_301 : Operation 2490 [1/1] (0.00ns)   --->   "%call_ret1 = extractvalue i128 %call_ret9" [../src/ban.cpp:208]   --->   Operation 2490 'extractvalue' 'call_ret1' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 2491 [1/1] (0.00ns)   --->   "%ref_tmp224_1_0_ret = extractvalue i128 %call_ret9" [../src/ban.cpp:208]   --->   Operation 2491 'extractvalue' 'ref_tmp224_1_0_ret' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 2492 [1/1] (0.00ns)   --->   "%ref_tmp224_1_1_ret = extractvalue i128 %call_ret9" [../src/ban.cpp:208]   --->   Operation 2492 'extractvalue' 'ref_tmp224_1_1_ret' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 2493 [1/1] (0.00ns)   --->   "%ref_tmp224_1_2_ret = extractvalue i128 %call_ret9" [../src/ban.cpp:208]   --->   Operation 2493 'extractvalue' 'ref_tmp224_1_2_ret' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 2494 [1/1] (0.42ns)   --->   "%br_ln208 = br void %_ZNK3BanmlERKS_.51.73.exit" [../src/ban.cpp:208]   --->   Operation 2494 'br' 'br_ln208' <Predicate = true> <Delay = 0.42>

State 302 <SV = 43> <Delay = 1.23>
ST_302 : Operation 2495 [1/1] (0.00ns)   --->   "%ref_tmp224_1_0_0 = phi i32 %ref_tmp224_1_0_ret, void %.critedge1588, i32 0, void %memcpy-split18.preheader" [../src/ban.cpp:208]   --->   Operation 2495 'phi' 'ref_tmp224_1_0_0' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 2496 [1/1] (0.00ns)   --->   "%ref_tmp224_1_1_0 = phi i32 %ref_tmp224_1_1_ret, void %.critedge1588, i32 0, void %memcpy-split18.preheader" [../src/ban.cpp:208]   --->   Operation 2496 'phi' 'ref_tmp224_1_1_0' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 2497 [1/1] (0.00ns)   --->   "%ref_tmp224_0249_0 = phi i32 %call_ret1, void %.critedge1588, i32 0, void %memcpy-split18.preheader" [../src/ban.cpp:208]   --->   Operation 2497 'phi' 'ref_tmp224_0249_0' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 2498 [1/1] (0.00ns)   --->   "%r_p_addr_2 = getelementptr i32 %r_p, i64 0, i64 1175" [../test/vivado_main.cpp:90]   --->   Operation 2498 'getelementptr' 'r_p_addr_2' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 2499 [1/1] (1.23ns)   --->   "%store_ln90 = store i32 %ref_tmp224_0249_0, i12 %r_p_addr_2" [../test/vivado_main.cpp:90]   --->   Operation 2499 'store' 'store_ln90' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_302 : Operation 2500 [1/1] (1.23ns)   --->   "%store_ln90 = store i32 %ref_tmp224_1_0_0, i13 %r_num_addr" [../test/vivado_main.cpp:90]   --->   Operation 2500 'store' 'store_ln90' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_302 : Operation 2501 [1/1] (1.23ns)   --->   "%store_ln90 = store i32 %ref_tmp224_1_1_0, i13 %r_num_addr_21" [../test/vivado_main.cpp:90]   --->   Operation 2501 'store' 'store_ln90' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 303 <SV = 44> <Delay = 1.23>
ST_303 : Operation 2502 [1/1] (0.00ns)   --->   "%ref_tmp224_1_2_0 = phi i32 %ref_tmp224_1_2_ret, void %.critedge1588, i32 0, void %memcpy-split18.preheader" [../src/ban.cpp:208]   --->   Operation 2502 'phi' 'ref_tmp224_1_2_0' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 2503 [1/1] (1.23ns)   --->   "%store_ln90 = store i32 %ref_tmp224_1_2_0, i13 %r_num_addr_22" [../test/vivado_main.cpp:90]   --->   Operation 2503 'store' 'store_ln90' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_303 : Operation 2504 [1/1] (0.52ns)   --->   "%br_ln351 = br i1 %and_ln61_4, void %_ZNK3BaneqEf.exit13.i1018.preheader, void %_ZN3BanmLERKS_.exit1113" [../src/ban.cpp:351]   --->   Operation 2504 'br' 'br_ln351' <Predicate = true> <Delay = 0.52>
ST_303 : Operation 2505 [2/2] (0.47ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_169_166, i32 %b1500_num_0_0_loc_load, i32 %b1500_num_1_0_loc_load, i32 %b1500_num_2_0_loc_load, i32 %b1502_num_0_0918_loc_load, i32 %b1502_num_1_0917_loc_load, i32 %b1502_num_2_0916_loc_load, i32 %aux_3"   --->   Operation 2505 'call' 'call_ln0' <Predicate = (!and_ln61_4)> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 304 <SV = 45> <Delay = 0.00>
ST_304 : Operation 2506 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_169_166, i32 %b1500_num_0_0_loc_load, i32 %b1500_num_1_0_loc_load, i32 %b1500_num_2_0_loc_load, i32 %b1502_num_0_0918_loc_load, i32 %b1502_num_1_0917_loc_load, i32 %b1502_num_2_0916_loc_load, i32 %aux_3"   --->   Operation 2506 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 305 <SV = 46> <Delay = 0.42>
ST_305 : Operation 2507 [2/2] (0.42ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_187_167, i32 %b1500_num_2_0_loc_load, i32 %b1500_num_1_0_loc_load, i32 %b1500_num_0_0_loc_load, i32 %aux_3, i32 %b1500_num_2_2_loc, i32 %b1500_num_1_2_loc, i32 %b1500_num_0_2_loc"   --->   Operation 2507 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 306 <SV = 47> <Delay = 0.87>
ST_306 : Operation 2508 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_187_167, i32 %b1500_num_2_0_loc_load, i32 %b1500_num_1_0_loc_load, i32 %b1500_num_0_0_loc_load, i32 %aux_3, i32 %b1500_num_2_2_loc, i32 %b1500_num_1_2_loc, i32 %b1500_num_0_2_loc"   --->   Operation 2508 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 307 <SV = 48> <Delay = 2.78>
ST_307 : Operation 2509 [1/1] (0.00ns)   --->   "%b1500_num_0_2_loc_load = load i32 %b1500_num_0_2_loc"   --->   Operation 2509 'load' 'b1500_num_0_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2510 [2/2] (2.78ns)   --->   "%tmp_150 = fcmp_oeq  i32 %b1500_num_0_2_loc_load, i32 0" [../src/ban.cpp:77]   --->   Operation 2510 'fcmp' 'tmp_150' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 49> <Delay = 3.59>
ST_308 : Operation 2511 [1/1] (0.00ns)   --->   "%b1500_num_2_2_loc_load = load i32 %b1500_num_2_2_loc"   --->   Operation 2511 'load' 'b1500_num_2_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2512 [1/1] (0.00ns)   --->   "%b1500_num_1_2_loc_load = load i32 %b1500_num_1_2_loc"   --->   Operation 2512 'load' 'b1500_num_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2513 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %b1500_num_0_2_loc_load" [../src/ban.cpp:77]   --->   Operation 2513 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2514 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 2514 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2515 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 2515 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2516 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_149, i8 255" [../src/ban.cpp:77]   --->   Operation 2516 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 2517 [1/1] (1.05ns)   --->   "%icmp_ln77_3 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 2517 'icmp' 'icmp_ln77_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_3, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 2518 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 2519 [1/2] (2.78ns)   --->   "%tmp_150 = fcmp_oeq  i32 %b1500_num_0_2_loc_load, i32 0" [../src/ban.cpp:77]   --->   Operation 2519 'fcmp' 'tmp_150' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 2520 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_150" [../src/ban.cpp:77]   --->   Operation 2520 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 2521 [1/1] (0.52ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZN3BanmLERKS_.exit1113, void %.preheader6.preheader" [../src/ban.cpp:77]   --->   Operation 2521 'br' 'br_ln77' <Predicate = true> <Delay = 0.52>
ST_308 : Operation 2522 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_84_168, i32 %b1500_num_0_2_loc_load, i32 %b1500_num_1_2_loc_load, i32 %b1500_num_2_2_loc_load, i32 %idx_tmp_19_loc"   --->   Operation 2522 'call' 'call_ln0' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 309 <SV = 50> <Delay = 0.44>
ST_309 : Operation 2523 [1/2] (0.44ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_84_168, i32 %b1500_num_0_2_loc_load, i32 %b1500_num_1_2_loc_load, i32 %b1500_num_2_2_loc_load, i32 %idx_tmp_19_loc"   --->   Operation 2523 'call' 'call_ln0' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 310 <SV = 51> <Delay = 1.41>
ST_310 : Operation 2524 [1/1] (0.00ns)   --->   "%idx_tmp_19_loc_load = load i32 %idx_tmp_19_loc"   --->   Operation 2524 'load' 'idx_tmp_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2525 [1/1] (0.00ns)   --->   "%empty_85 = trunc i32 %idx_tmp_19_loc_load"   --->   Operation 2525 'trunc' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2526 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_19_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 2526 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 2527 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i.i1104, void %.lr.ph12.i.i1085" [../src/ban.cpp:92]   --->   Operation 2527 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_310 : Operation 2528 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty_85, i2 3" [../src/ban.cpp:92]   --->   Operation 2528 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 2529 [2/2] (0.42ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_269, i32 %b1500_num_2_2_loc_load, i32 %b1500_num_1_2_loc_load, i32 %b1500_num_0_2_loc_load, i2 %empty_85, i2 %xor_ln92, i32 %b1500_num_2_4_loc, i32 %b1500_num_1_4_loc, i32 %b1500_num_0_4_loc" [../src/ban.cpp:92]   --->   Operation 2529 'call' 'call_ln92' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 311 <SV = 52> <Delay = 0.44>
ST_311 : Operation 2530 [1/2] (0.44ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_269, i32 %b1500_num_2_2_loc_load, i32 %b1500_num_1_2_loc_load, i32 %b1500_num_0_2_loc_load, i2 %empty_85, i2 %xor_ln92, i32 %b1500_num_2_4_loc, i32 %b1500_num_1_4_loc, i32 %b1500_num_0_4_loc" [../src/ban.cpp:92]   --->   Operation 2530 'call' 'call_ln92' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 312 <SV = 53> <Delay = 2.06>
ST_312 : Operation 2531 [1/1] (0.00ns)   --->   "%b1500_num_2_4_loc_load = load i32 %b1500_num_2_4_loc"   --->   Operation 2531 'load' 'b1500_num_2_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2532 [1/1] (0.00ns)   --->   "%b1500_num_1_4_loc_load = load i32 %b1500_num_1_4_loc"   --->   Operation 2532 'load' 'b1500_num_1_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2533 [1/1] (0.00ns)   --->   "%b1500_num_0_4_loc_load = load i32 %b1500_num_0_4_loc"   --->   Operation 2533 'load' 'b1500_num_0_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2534 [1/1] (0.54ns)   --->   "%tmp_231 = sub i2 2, i2 %empty_85" [../src/ban.cpp:92]   --->   Operation 2534 'sub' 'tmp_231' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 2535 [1/1] (0.54ns)   --->   "%base = add i2 %tmp_231, i2 1" [../src/ban.cpp:97]   --->   Operation 2535 'add' 'base' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 2536 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 2536 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 2537 [1/1] (0.52ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i.i1104, void %_ZN3BanmLERKS_.exit1113" [../src/ban.cpp:104]   --->   Operation 2537 'br' 'br_ln104' <Predicate = true> <Delay = 0.52>

State 313 <SV = 54> <Delay = 1.18>
ST_313 : Operation 2538 [1/1] (0.00ns)   --->   "%b1500_num_2_6 = phi i32 %b1500_num_2_2_loc_load, void %.preheader6.preheader, i32 %b1500_num_2_4_loc_load, void %.lr.ph12.i.i1085"   --->   Operation 2538 'phi' 'b1500_num_2_6' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2539 [1/1] (0.00ns)   --->   "%b1500_num_1_6 = phi i32 %b1500_num_1_2_loc_load, void %.preheader6.preheader, i32 %b1500_num_1_4_loc_load, void %.lr.ph12.i.i1085"   --->   Operation 2539 'phi' 'b1500_num_1_6' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2540 [1/1] (0.00ns)   --->   "%b1500_num_0_6 = phi i32 %b1500_num_0_2_loc_load, void %.preheader6.preheader, i32 %b1500_num_0_4_loc_load, void %.lr.ph12.i.i1085"   --->   Operation 2540 'phi' 'b1500_num_0_6' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2541 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i109618811885 = phi i2 0, void %.preheader6.preheader, i2 %base, void %.lr.ph12.i.i1085"   --->   Operation 2541 'phi' 'base_0_lcssa_i_i109618811885' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2542 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i_i109618811885" [../src/ban.cpp:104]   --->   Operation 2542 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2543 [1/1] (0.44ns)   --->   "%icmp_ln104_5 = icmp_ne  i2 %base_0_lcssa_i_i109618811885, i2 3" [../src/ban.cpp:104]   --->   Operation 2543 'icmp' 'icmp_ln104_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2544 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 2544 'add' 'add_ln104' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2545 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_5, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 2545 'select' 'select_ln104' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_313 : Operation 2546 [2/2] (0.42ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_370, i32 %b1500_num_2_6, i32 %b1500_num_1_6, i32 %b1500_num_0_6, i2 %base_0_lcssa_i_i109618811885, i3 %select_ln104, i32 %b1500_num_2_7_loc, i32 %b1500_num_1_7_loc, i32 %b1500_num_0_7_loc" [../src/ban.cpp:97]   --->   Operation 2546 'call' 'call_ln97' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 314 <SV = 55> <Delay = 1.13>
ST_314 : Operation 2547 [1/2] (1.13ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_370, i32 %b1500_num_2_6, i32 %b1500_num_1_6, i32 %b1500_num_0_6, i2 %base_0_lcssa_i_i109618811885, i3 %select_ln104, i32 %b1500_num_2_7_loc, i32 %b1500_num_1_7_loc, i32 %b1500_num_0_7_loc" [../src/ban.cpp:97]   --->   Operation 2547 'call' 'call_ln97' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 315 <SV = 56> <Delay = 1.23>
ST_315 : Operation 2548 [1/1] (0.00ns)   --->   "%p_09315671887 = phi i2 0, void %.preheader6.preheader, i2 %tmp_231, void %.lr.ph12.i.i1085"   --->   Operation 2548 'phi' 'p_09315671887' <Predicate = (!and_ln61_4 & and_ln77 & !icmp_ln104) | (!and_ln61_4 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_315 : Operation 2549 [1/1] (0.00ns)   --->   "%b1500_num_2_7_loc_load = load i32 %b1500_num_2_7_loc"   --->   Operation 2549 'load' 'b1500_num_2_7_loc_load' <Predicate = (!and_ln61_4 & and_ln77 & !icmp_ln104) | (!and_ln61_4 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_315 : Operation 2550 [1/1] (0.00ns)   --->   "%b1500_num_1_7_loc_load = load i32 %b1500_num_1_7_loc"   --->   Operation 2550 'load' 'b1500_num_1_7_loc_load' <Predicate = (!and_ln61_4 & and_ln77 & !icmp_ln104) | (!and_ln61_4 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_315 : Operation 2551 [1/1] (0.00ns)   --->   "%b1500_num_0_7_loc_load = load i32 %b1500_num_0_7_loc"   --->   Operation 2551 'load' 'b1500_num_0_7_loc_load' <Predicate = (!and_ln61_4 & and_ln77 & !icmp_ln104) | (!and_ln61_4 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_315 : Operation 2552 [1/1] (0.52ns)   --->   "%br_ln0 = br void %_ZN3BanmLERKS_.exit1113"   --->   Operation 2552 'br' 'br_ln0' <Predicate = (!and_ln61_4 & and_ln77 & !icmp_ln104) | (!and_ln61_4 & and_ln77 & !icmp_ln92)> <Delay = 0.52>
ST_315 : Operation 2553 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_171, i32 %b1503_num_0_0915_loc, i32 %b1503_num_1_0914_loc, i32 %b1503_num_2_0913_loc"   --->   Operation 2553 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_315 : Operation 2554 [1/1] (0.00ns)   --->   "%r_p_addr_14 = getelementptr i32 %r_p, i64 0, i64 1179" [../test/vivado_main.cpp:101]   --->   Operation 2554 'getelementptr' 'r_p_addr_14' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 2555 [1/1] (1.23ns)   --->   "%store_ln101 = store i32 2, i12 %r_p_addr_14" [../test/vivado_main.cpp:101]   --->   Operation 2555 'store' 'store_ln101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_315 : Operation 2556 [2/2] (0.47ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_362_1, i32 %b8_num_0_0_loc_load, i32 %b8_num_1_0_loc_load, i32 %b8_num_2_0_loc_load, i32 %num_aux_2170_0885_loc, i32 %num_aux_1169_0884_loc, i32 %num_aux_0_0883_loc"   --->   Operation 2556 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 316 <SV = 57> <Delay = 1.23>
ST_316 : Operation 2557 [1/1] (0.00ns)   --->   "%b1500_num_2_9 = phi i32 %b1500_num_2_7_loc_load, void %.lr.ph.i.i1104, i32 %b1500_num_2_0_loc_load, void %_ZNK3BanmlERKS_.51.73.exit, i32 %b1500_num_2_2_loc_load, void %_ZNK3BaneqEf.exit13.i1018.preheader, i32 %b1500_num_2_4_loc_load, void %.lr.ph12.i.i1085"   --->   Operation 2557 'phi' 'b1500_num_2_9' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 2558 [1/1] (0.00ns)   --->   "%b1500_num_1_9 = phi i32 %b1500_num_1_7_loc_load, void %.lr.ph.i.i1104, i32 %b1500_num_1_0_loc_load, void %_ZNK3BanmlERKS_.51.73.exit, i32 %b1500_num_1_2_loc_load, void %_ZNK3BaneqEf.exit13.i1018.preheader, i32 %b1500_num_1_4_loc_load, void %.lr.ph12.i.i1085"   --->   Operation 2558 'phi' 'b1500_num_1_9' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 2559 [1/1] (0.00ns)   --->   "%b1500_num_0_9 = phi i32 %b1500_num_0_7_loc_load, void %.lr.ph.i.i1104, i32 %b1500_num_0_0_loc_load, void %_ZNK3BanmlERKS_.51.73.exit, i32 %b1500_num_0_2_loc_load, void %_ZNK3BaneqEf.exit13.i1018.preheader, i32 %b1500_num_0_4_loc_load, void %.lr.ph12.i.i1085"   --->   Operation 2559 'phi' 'b1500_num_0_9' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 2560 [1/1] (0.00ns)   --->   "%p_093 = phi i2 %p_09315671887, void %.lr.ph.i.i1104, i2 0, void %_ZNK3BanmlERKS_.51.73.exit, i2 2, void %_ZNK3BaneqEf.exit13.i1018.preheader, i2 %tmp_231, void %.lr.ph12.i.i1085"   --->   Operation 2560 'phi' 'p_093' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 2561 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i2 %p_093" [../test/vivado_main.cpp:91]   --->   Operation 2561 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 2562 [1/1] (0.00ns)   --->   "%r_p_addr_8 = getelementptr i32 %r_p, i64 0, i64 1176" [../test/vivado_main.cpp:91]   --->   Operation 2562 'getelementptr' 'r_p_addr_8' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 2563 [1/1] (1.23ns)   --->   "%store_ln91 = store i32 %zext_ln91, i12 %r_p_addr_8" [../test/vivado_main.cpp:91]   --->   Operation 2563 'store' 'store_ln91' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_316 : Operation 2564 [1/1] (1.23ns)   --->   "%store_ln91 = store i32 %b1500_num_0_9, i13 %r_num_addr_23" [../test/vivado_main.cpp:91]   --->   Operation 2564 'store' 'store_ln91' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_316 : Operation 2565 [1/1] (1.23ns)   --->   "%store_ln91 = store i32 %b1500_num_1_9, i13 %r_num_addr_36" [../test/vivado_main.cpp:91]   --->   Operation 2565 'store' 'store_ln91' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_316 : Operation 2566 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_171, i32 %b1503_num_0_0915_loc, i32 %b1503_num_1_0914_loc, i32 %b1503_num_2_0913_loc"   --->   Operation 2566 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_316 : Operation 2567 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_362_1, i32 %b8_num_0_0_loc_load, i32 %b8_num_1_0_loc_load, i32 %b8_num_2_0_loc_load, i32 %num_aux_2170_0885_loc, i32 %num_aux_1169_0884_loc, i32 %num_aux_0_0883_loc"   --->   Operation 2567 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 317 <SV = 58> <Delay = 1.23>
ST_317 : Operation 2568 [1/1] (1.23ns)   --->   "%store_ln91 = store i32 %b1500_num_2_9, i13 %r_num_addr_37" [../test/vivado_main.cpp:91]   --->   Operation 2568 'store' 'store_ln91' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_317 : Operation 2569 [1/1] (0.00ns)   --->   "%b1503_num_0_0915_loc_load = load i32 %b1503_num_0_0915_loc"   --->   Operation 2569 'load' 'b1503_num_0_0915_loc_load' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 2570 [1/1] (0.00ns)   --->   "%b1503_num_1_0914_loc_load = load i32 %b1503_num_1_0914_loc"   --->   Operation 2570 'load' 'b1503_num_1_0914_loc_load' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 2571 [1/1] (0.00ns)   --->   "%b1503_num_2_0913_loc_load = load i32 %b1503_num_2_0913_loc"   --->   Operation 2571 'load' 'b1503_num_2_0913_loc_load' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 2572 [2/2] (0.44ns)   --->   "%call_ret2 = call i128 @operator/.1, i32 %b1503_num_0_0915_loc_load, i32 %b1503_num_1_0914_loc_load, i32 %b1503_num_2_0913_loc_load" [../test/vivado_main.cpp:96]   --->   Operation 2572 'call' 'call_ret2' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_317 : Operation 2573 [2/2] (0.47ns)   --->   "%call_ret3 = call i128 @operator/.2, i32 %b1502_num_0_0918_loc_load, i32 %b1502_num_1_0917_loc_load, i32 %b1502_num_2_0916_loc_load, i32 %b1503_num_0_0915_loc_load, i32 %b1503_num_1_0914_loc_load, i32 %b1503_num_2_0913_loc_load" [../test/vivado_main.cpp:97]   --->   Operation 2573 'call' 'call_ret3' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_317 : Operation 2574 [1/1] (1.23ns)   --->   "%store_ln101 = store i32 %this_num_0_read_assign_loc_load, i13 %r_num_addr_44" [../test/vivado_main.cpp:101]   --->   Operation 2574 'store' 'store_ln101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_317 : Operation 2575 [1/1] (0.00ns)   --->   "%r_p_addr_15 = getelementptr i32 %r_p, i64 0, i64 1180" [../test/vivado_main.cpp:102]   --->   Operation 2575 'getelementptr' 'r_p_addr_15' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 2576 [1/1] (1.23ns)   --->   "%store_ln102 = store i32 0, i12 %r_p_addr_15" [../test/vivado_main.cpp:102]   --->   Operation 2576 'store' 'store_ln102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_317 : Operation 2577 [1/1] (0.00ns)   --->   "%num_aux_2170_0885_loc_load = load i32 %num_aux_2170_0885_loc"   --->   Operation 2577 'load' 'num_aux_2170_0885_loc_load' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 2578 [1/1] (0.00ns)   --->   "%num_aux_1169_0884_loc_load = load i32 %num_aux_1169_0884_loc"   --->   Operation 2578 'load' 'num_aux_1169_0884_loc_load' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 2579 [1/1] (0.00ns)   --->   "%num_aux_0_0883_loc_load = load i32 %num_aux_0_0883_loc"   --->   Operation 2579 'load' 'num_aux_0_0883_loc_load' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 2580 [2/2] (0.47ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_169_172, i32 %b8_num_0_0_loc_load, i32 %b8_num_1_0_loc_load, i32 %b8_num_2_0_loc_load, i32 %num_aux_0_0883_loc_load, i32 %num_aux_1169_0884_loc_load, i32 %num_aux_2170_0885_loc_load, i32 %aux"   --->   Operation 2580 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 318 <SV = 59> <Delay = 1.71>
ST_318 : Operation 2581 [1/2] (0.47ns)   --->   "%call_ret2 = call i128 @operator/.1, i32 %b1503_num_0_0915_loc_load, i32 %b1503_num_1_0914_loc_load, i32 %b1503_num_2_0913_loc_load" [../test/vivado_main.cpp:96]   --->   Operation 2581 'call' 'call_ret2' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_318 : Operation 2582 [1/1] (0.00ns)   --->   "%ref_tmp233_s = extractvalue i128 %call_ret2" [../test/vivado_main.cpp:96]   --->   Operation 2582 'extractvalue' 'ref_tmp233_s' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 2583 [1/1] (0.00ns)   --->   "%ref_tmp233_1 = extractvalue i128 %call_ret2" [../test/vivado_main.cpp:96]   --->   Operation 2583 'extractvalue' 'ref_tmp233_1' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 2584 [1/1] (0.00ns)   --->   "%ref_tmp233_1_1 = extractvalue i128 %call_ret2" [../test/vivado_main.cpp:96]   --->   Operation 2584 'extractvalue' 'ref_tmp233_1_1' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 2585 [1/1] (0.00ns)   --->   "%ref_tmp233_1_2 = extractvalue i128 %call_ret2" [../test/vivado_main.cpp:96]   --->   Operation 2585 'extractvalue' 'ref_tmp233_1_2' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 2586 [1/1] (0.00ns)   --->   "%r_p_addr_12 = getelementptr i32 %r_p, i64 0, i64 1177" [../test/vivado_main.cpp:96]   --->   Operation 2586 'getelementptr' 'r_p_addr_12' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 2587 [1/1] (1.23ns)   --->   "%store_ln96 = store i32 %ref_tmp233_s, i12 %r_p_addr_12" [../test/vivado_main.cpp:96]   --->   Operation 2587 'store' 'store_ln96' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_318 : Operation 2588 [1/2] (0.47ns)   --->   "%call_ret3 = call i128 @operator/.2, i32 %b1502_num_0_0918_loc_load, i32 %b1502_num_1_0917_loc_load, i32 %b1502_num_2_0916_loc_load, i32 %b1503_num_0_0915_loc_load, i32 %b1503_num_1_0914_loc_load, i32 %b1503_num_2_0913_loc_load" [../test/vivado_main.cpp:97]   --->   Operation 2588 'call' 'call_ret3' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_318 : Operation 2589 [1/1] (0.00ns)   --->   "%ref_tmp237_s = extractvalue i128 %call_ret3" [../test/vivado_main.cpp:97]   --->   Operation 2589 'extractvalue' 'ref_tmp237_s' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 2590 [1/1] (0.00ns)   --->   "%ref_tmp237_1 = extractvalue i128 %call_ret3" [../test/vivado_main.cpp:97]   --->   Operation 2590 'extractvalue' 'ref_tmp237_1' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 2591 [1/1] (0.00ns)   --->   "%ref_tmp237_1_1 = extractvalue i128 %call_ret3" [../test/vivado_main.cpp:97]   --->   Operation 2591 'extractvalue' 'ref_tmp237_1_1' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 2592 [1/1] (0.00ns)   --->   "%ref_tmp237_1_2 = extractvalue i128 %call_ret3" [../test/vivado_main.cpp:97]   --->   Operation 2592 'extractvalue' 'ref_tmp237_1_2' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 2593 [1/1] (0.00ns)   --->   "%r_p_addr_13 = getelementptr i32 %r_p, i64 0, i64 1178" [../test/vivado_main.cpp:97]   --->   Operation 2593 'getelementptr' 'r_p_addr_13' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 2594 [1/1] (1.23ns)   --->   "%store_ln97 = store i32 %ref_tmp237_s, i12 %r_p_addr_13" [../test/vivado_main.cpp:97]   --->   Operation 2594 'store' 'store_ln97' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_318 : Operation 2595 [1/1] (1.23ns)   --->   "%store_ln101 = store i32 %this_num_1_read_assign_loc_load, i13 %r_num_addr_45" [../test/vivado_main.cpp:101]   --->   Operation 2595 'store' 'store_ln101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_318 : Operation 2596 [1/1] (1.23ns)   --->   "%store_ln101 = store i32 %this_num_2_read_assign_loc_load, i13 %r_num_addr_46" [../test/vivado_main.cpp:101]   --->   Operation 2596 'store' 'store_ln101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_318 : Operation 2597 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_169_172, i32 %b8_num_0_0_loc_load, i32 %b8_num_1_0_loc_load, i32 %b8_num_2_0_loc_load, i32 %num_aux_0_0883_loc_load, i32 %num_aux_1169_0884_loc_load, i32 %num_aux_2170_0885_loc_load, i32 %aux"   --->   Operation 2597 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 319 <SV = 60> <Delay = 1.23>
ST_319 : Operation 2598 [1/1] (1.23ns)   --->   "%store_ln102 = store i32 1, i13 %r_num_addr_47" [../test/vivado_main.cpp:102]   --->   Operation 2598 'store' 'store_ln102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_319 : Operation 2599 [1/1] (1.23ns)   --->   "%store_ln102 = store i32 0, i13 %r_num_addr_48" [../test/vivado_main.cpp:102]   --->   Operation 2599 'store' 'store_ln102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_319 : Operation 2600 [2/2] (0.42ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_187_173, i32 %b8_num_2_0_loc_load, i32 %b8_num_1_0_loc_load, i32 %b8_num_0_0_loc_load, i32 %b8_num_load, i32 %b8_num_load_3, i32 %b8_num_load_7, i32 %aux, i32 %b8_num_2_2_loc, i32 %b8_num_1_2_loc, i32 %b8_num_0_2_loc, i32 %b8_num_load_6970_loc, i32 %b8_num_load_5962_loc, i32 %b8_num_load_3_loc"   --->   Operation 2600 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 320 <SV = 61> <Delay = 1.23>
ST_320 : Operation 2601 [1/1] (1.23ns)   --->   "%store_ln96 = store i32 %ref_tmp233_1, i13 %r_num_addr_38" [../test/vivado_main.cpp:96]   --->   Operation 2601 'store' 'store_ln96' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_320 : Operation 2602 [1/1] (1.23ns)   --->   "%store_ln102 = store i32 0, i13 %r_num_addr_49" [../test/vivado_main.cpp:102]   --->   Operation 2602 'store' 'store_ln102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_320 : Operation 2603 [1/2] (0.87ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_187_173, i32 %b8_num_2_0_loc_load, i32 %b8_num_1_0_loc_load, i32 %b8_num_0_0_loc_load, i32 %b8_num_load, i32 %b8_num_load_3, i32 %b8_num_load_7, i32 %aux, i32 %b8_num_2_2_loc, i32 %b8_num_1_2_loc, i32 %b8_num_0_2_loc, i32 %b8_num_load_6970_loc, i32 %b8_num_load_5962_loc, i32 %b8_num_load_3_loc"   --->   Operation 2603 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 321 <SV = 62> <Delay = 1.23>
ST_321 : Operation 2604 [1/1] (1.23ns)   --->   "%store_ln96 = store i32 %ref_tmp233_1_1, i13 %r_num_addr_39" [../test/vivado_main.cpp:96]   --->   Operation 2604 'store' 'store_ln96' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_321 : Operation 2605 [1/1] (1.23ns)   --->   "%store_ln96 = store i32 %ref_tmp233_1_2, i13 %r_num_addr_40" [../test/vivado_main.cpp:96]   --->   Operation 2605 'store' 'store_ln96' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 322 <SV = 63> <Delay = 2.78>
ST_322 : Operation 2606 [1/1] (1.23ns)   --->   "%store_ln97 = store i32 %ref_tmp237_1, i13 %r_num_addr_41" [../test/vivado_main.cpp:97]   --->   Operation 2606 'store' 'store_ln97' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_322 : Operation 2607 [1/1] (1.23ns)   --->   "%store_ln97 = store i32 %ref_tmp237_1_1, i13 %r_num_addr_42" [../test/vivado_main.cpp:97]   --->   Operation 2607 'store' 'store_ln97' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_322 : Operation 2608 [1/1] (0.00ns)   --->   "%b8_num_load_10 = load i32 %b8_num_load_3_loc"   --->   Operation 2608 'load' 'b8_num_load_10' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 2609 [2/2] (2.78ns)   --->   "%tmp_152 = fcmp_oeq  i32 %b8_num_load_10, i32 0" [../src/ban.cpp:77]   --->   Operation 2609 'fcmp' 'tmp_152' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 64> <Delay = 3.54>
ST_323 : Operation 2610 [1/1] (1.23ns)   --->   "%store_ln97 = store i32 %ref_tmp237_1_2, i13 %r_num_addr_43" [../test/vivado_main.cpp:97]   --->   Operation 2610 'store' 'store_ln97' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_323 : Operation 2611 [1/1] (0.00ns)   --->   "%b8_num_2_2_loc_load = load i32 %b8_num_2_2_loc"   --->   Operation 2611 'load' 'b8_num_2_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2612 [1/1] (0.00ns)   --->   "%b8_num_1_2_loc_load = load i32 %b8_num_1_2_loc"   --->   Operation 2612 'load' 'b8_num_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2613 [1/1] (0.00ns)   --->   "%b8_num_0_2_loc_load = load i32 %b8_num_0_2_loc"   --->   Operation 2613 'load' 'b8_num_0_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2614 [1/1] (0.00ns)   --->   "%b8_num_load_8 = load i32 %b8_num_load_6970_loc"   --->   Operation 2614 'load' 'b8_num_load_8' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2615 [1/1] (0.00ns)   --->   "%b8_num_load_9 = load i32 %b8_num_load_5962_loc"   --->   Operation 2615 'load' 'b8_num_load_9' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2616 [1/1] (0.00ns)   --->   "%bitcast_ln77_2 = bitcast i32 %b8_num_load_10" [../src/ban.cpp:77]   --->   Operation 2616 'bitcast' 'bitcast_ln77_2' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2617 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_2, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 2617 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2618 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i32 %bitcast_ln77_2" [../src/ban.cpp:77]   --->   Operation 2618 'trunc' 'trunc_ln77_1' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2619 [1/1] (0.84ns)   --->   "%icmp_ln77_6 = icmp_ne  i8 %tmp_151, i8 255" [../src/ban.cpp:77]   --->   Operation 2619 'icmp' 'icmp_ln77_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 2620 [1/1] (1.05ns)   --->   "%icmp_ln77_7 = icmp_eq  i23 %trunc_ln77_1, i23 0" [../src/ban.cpp:77]   --->   Operation 2620 'icmp' 'icmp_ln77_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 2621 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%or_ln77_2 = or i1 %icmp_ln77_7, i1 %icmp_ln77_6" [../src/ban.cpp:77]   --->   Operation 2621 'or' 'or_ln77_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 2622 [1/2] (2.78ns)   --->   "%tmp_152 = fcmp_oeq  i32 %b8_num_load_10, i32 0" [../src/ban.cpp:77]   --->   Operation 2622 'fcmp' 'tmp_152' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 2623 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_2 = and i1 %or_ln77_2, i1 %tmp_152" [../src/ban.cpp:77]   --->   Operation 2623 'and' 'and_ln77_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 2624 [1/1] (0.47ns)   --->   "%br_ln77 = br i1 %and_ln77_2, void %_ZN3BanmLERKS_.exit1243, void %.preheader5.preheader" [../src/ban.cpp:77]   --->   Operation 2624 'br' 'br_ln77' <Predicate = true> <Delay = 0.47>
ST_323 : Operation 2625 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_84_174, i32 %b8_num_0_2_loc_load, i32 %b8_num_1_2_loc_load, i32 %b8_num_2_2_loc_load, i32 %idx_tmp_25_loc"   --->   Operation 2625 'call' 'call_ln0' <Predicate = (and_ln77_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 324 <SV = 65> <Delay = 0.44>
ST_324 : Operation 2626 [1/2] (0.44ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_84_174, i32 %b8_num_0_2_loc_load, i32 %b8_num_1_2_loc_load, i32 %b8_num_2_2_loc_load, i32 %idx_tmp_25_loc"   --->   Operation 2626 'call' 'call_ln0' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 325 <SV = 66> <Delay = 1.41>
ST_325 : Operation 2627 [1/1] (0.00ns)   --->   "%idx_tmp_25_loc_load = load i32 %idx_tmp_25_loc"   --->   Operation 2627 'load' 'idx_tmp_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 2628 [1/1] (0.00ns)   --->   "%empty_86 = trunc i32 %idx_tmp_25_loc_load"   --->   Operation 2628 'trunc' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 2629 [1/1] (0.99ns)   --->   "%icmp_ln92_1 = icmp_ult  i32 %idx_tmp_25_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 2629 'icmp' 'icmp_ln92_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 2630 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92_1, void %.lr.ph.i.i1234, void %.lr.ph12.i.i1215" [../src/ban.cpp:92]   --->   Operation 2630 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_325 : Operation 2631 [1/1] (0.28ns)   --->   "%xor_ln92_2 = xor i2 %empty_86, i2 3" [../src/ban.cpp:92]   --->   Operation 2631 'xor' 'xor_ln92_2' <Predicate = (icmp_ln92_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 2632 [2/2] (0.42ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_275, i32 %b8_num_2_2_loc_load, i32 %b8_num_1_2_loc_load, i32 %b8_num_0_2_loc_load, i32 %b8_num_load_8, i32 %b8_num_load_9, i32 %b8_num_load_10, i2 %empty_86, i2 %xor_ln92_2, i32 %b8_num_load_6967_loc, i32 %b8_num_load_5959_loc, i32 %b8_num_load_4953_loc" [../src/ban.cpp:92]   --->   Operation 2632 'call' 'call_ln92' <Predicate = (icmp_ln92_1)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 326 <SV = 67> <Delay = 0.44>
ST_326 : Operation 2633 [1/2] (0.44ns)   --->   "%call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_275, i32 %b8_num_2_2_loc_load, i32 %b8_num_1_2_loc_load, i32 %b8_num_0_2_loc_load, i32 %b8_num_load_8, i32 %b8_num_load_9, i32 %b8_num_load_10, i2 %empty_86, i2 %xor_ln92_2, i32 %b8_num_load_6967_loc, i32 %b8_num_load_5959_loc, i32 %b8_num_load_4953_loc" [../src/ban.cpp:92]   --->   Operation 2633 'call' 'call_ln92' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 327 <SV = 68> <Delay = 2.01>
ST_327 : Operation 2634 [1/1] (0.00ns)   --->   "%b8_num_load_11 = load i32 %b8_num_load_6967_loc"   --->   Operation 2634 'load' 'b8_num_load_11' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2635 [1/1] (0.00ns)   --->   "%b8_num_load_12 = load i32 %b8_num_load_5959_loc"   --->   Operation 2635 'load' 'b8_num_load_12' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2636 [1/1] (0.00ns)   --->   "%b8_num_load_13 = load i32 %b8_num_load_4953_loc"   --->   Operation 2636 'load' 'b8_num_load_13' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2637 [1/1] (0.54ns)   --->   "%tmp_232 = sub i2 2, i2 %empty_86" [../src/ban.cpp:92]   --->   Operation 2637 'sub' 'tmp_232' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 2638 [1/1] (0.54ns)   --->   "%base_28 = add i2 %tmp_232, i2 1" [../src/ban.cpp:97]   --->   Operation 2638 'add' 'base_28' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 2639 [1/1] (0.44ns)   --->   "%icmp_ln104_9 = icmp_eq  i2 %base_28, i2 3" [../src/ban.cpp:104]   --->   Operation 2639 'icmp' 'icmp_ln104_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 2640 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104_9, void %.lr.ph.i.i1234, void %_ZN3BanmLERKS_.exit1243" [../src/ban.cpp:104]   --->   Operation 2640 'br' 'br_ln104' <Predicate = true> <Delay = 0.47>

State 328 <SV = 69> <Delay = 1.18>
ST_328 : Operation 2641 [1/1] (0.00ns)   --->   "%b8_num_load_6966 = phi i32 %b8_num_load_8, void %.preheader5.preheader, i32 %b8_num_load_11, void %.lr.ph12.i.i1215"   --->   Operation 2641 'phi' 'b8_num_load_6966' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2642 [1/1] (0.00ns)   --->   "%b8_num_load_5958 = phi i32 %b8_num_load_9, void %.preheader5.preheader, i32 %b8_num_load_12, void %.lr.ph12.i.i1215"   --->   Operation 2642 'phi' 'b8_num_load_5958' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2643 [1/1] (0.00ns)   --->   "%b8_num_load_4952 = phi i32 %b8_num_load_10, void %.preheader5.preheader, i32 %b8_num_load_13, void %.lr.ph12.i.i1215"   --->   Operation 2643 'phi' 'b8_num_load_4952' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2644 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i122618891893 = phi i2 0, void %.preheader5.preheader, i2 %base_28, void %.lr.ph12.i.i1215"   --->   Operation 2644 'phi' 'base_0_lcssa_i_i122618891893' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2645 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i2 %base_0_lcssa_i_i122618891893" [../src/ban.cpp:104]   --->   Operation 2645 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2646 [1/1] (0.44ns)   --->   "%icmp_ln104_10 = icmp_ne  i2 %base_0_lcssa_i_i122618891893, i2 3" [../src/ban.cpp:104]   --->   Operation 2646 'icmp' 'icmp_ln104_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 2647 [1/1] (0.54ns)   --->   "%add_ln104_2 = add i3 %zext_ln104_1, i3 1" [../src/ban.cpp:104]   --->   Operation 2647 'add' 'add_ln104_2' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 2648 [1/1] (0.20ns)   --->   "%select_ln104_2 = select i1 %icmp_ln104_10, i3 3, i3 %add_ln104_2" [../src/ban.cpp:104]   --->   Operation 2648 'select' 'select_ln104_2' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_328 : Operation 2649 [2/2] (0.42ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_376, i32 %b8_num_load_6966, i32 %b8_num_load_5958, i32 %b8_num_load_4952, i2 %base_0_lcssa_i_i122618891893, i3 %select_ln104_2, i32 %b8_num_load_6964_loc, i32 %b8_num_load_5956_loc, i32 %b8_num_load_4950_loc" [../src/ban.cpp:97]   --->   Operation 2649 'call' 'call_ln97' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 329 <SV = 70> <Delay = 1.13>
ST_329 : Operation 2650 [1/2] (1.13ns)   --->   "%call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_376, i32 %b8_num_load_6966, i32 %b8_num_load_5958, i32 %b8_num_load_4952, i2 %base_0_lcssa_i_i122618891893, i3 %select_ln104_2, i32 %b8_num_load_6964_loc, i32 %b8_num_load_5956_loc, i32 %b8_num_load_4950_loc" [../src/ban.cpp:97]   --->   Operation 2650 'call' 'call_ln97' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 330 <SV = 71> <Delay = 7.01>
ST_330 : Operation 2651 [1/1] (0.00ns)   --->   "%p_07315741895 = phi i2 0, void %.preheader5.preheader, i2 %tmp_232, void %.lr.ph12.i.i1215"   --->   Operation 2651 'phi' 'p_07315741895' <Predicate = (and_ln77_2 & !icmp_ln104_9) | (and_ln77_2 & !icmp_ln92_1)> <Delay = 0.00>
ST_330 : Operation 2652 [1/1] (0.00ns)   --->   "%b8_num_load_14 = load i32 %b8_num_load_6964_loc"   --->   Operation 2652 'load' 'b8_num_load_14' <Predicate = (and_ln77_2 & !icmp_ln104_9) | (and_ln77_2 & !icmp_ln92_1)> <Delay = 0.00>
ST_330 : Operation 2653 [1/1] (0.00ns)   --->   "%b8_num_load_15 = load i32 %b8_num_load_5956_loc"   --->   Operation 2653 'load' 'b8_num_load_15' <Predicate = (and_ln77_2 & !icmp_ln104_9) | (and_ln77_2 & !icmp_ln92_1)> <Delay = 0.00>
ST_330 : Operation 2654 [1/1] (0.00ns)   --->   "%b8_num_load_16 = load i32 %b8_num_load_4950_loc"   --->   Operation 2654 'load' 'b8_num_load_16' <Predicate = (and_ln77_2 & !icmp_ln104_9) | (and_ln77_2 & !icmp_ln92_1)> <Delay = 0.00>
ST_330 : Operation 2655 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZN3BanmLERKS_.exit1243"   --->   Operation 2655 'br' 'br_ln0' <Predicate = (and_ln77_2 & !icmp_ln104_9) | (and_ln77_2 & !icmp_ln92_1)> <Delay = 0.47>
ST_330 : Operation 2656 [1/1] (0.00ns)   --->   "%r_p_addr_22 = getelementptr i32 %r_p, i64 0, i64 1182" [../test/vivado_main.cpp:104]   --->   Operation 2656 'getelementptr' 'r_p_addr_22' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 2657 [1/1] (1.23ns)   --->   "%store_ln104 = store i32 2, i12 %r_p_addr_22" [../test/vivado_main.cpp:104]   --->   Operation 2657 'store' 'store_ln104' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_330 : Operation 2658 [3/3] (7.01ns)   --->   "%tmp_233 = fmul i32 %b5_num_load_9, i32 0" [../src/ban.cpp:744]   --->   Operation 2658 'fmul' 'tmp_233' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 72> <Delay = 7.01>
ST_331 : Operation 2659 [1/1] (0.00ns)   --->   "%b8_num_load_6 = phi i32 %b8_num_load_14, void %.lr.ph.i.i1234, i32 %b8_num_load_8, void %_ZN3BanmLERKS_.exit1113, i32 %b8_num_load_11, void %.lr.ph12.i.i1215"   --->   Operation 2659 'phi' 'b8_num_load_6' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2660 [1/1] (0.00ns)   --->   "%b8_num_load_5 = phi i32 %b8_num_load_15, void %.lr.ph.i.i1234, i32 %b8_num_load_9, void %_ZN3BanmLERKS_.exit1113, i32 %b8_num_load_12, void %.lr.ph12.i.i1215"   --->   Operation 2660 'phi' 'b8_num_load_5' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2661 [1/1] (0.00ns)   --->   "%b8_num_load_4 = phi i32 %b8_num_load_16, void %.lr.ph.i.i1234, i32 %b8_num_load_10, void %_ZN3BanmLERKS_.exit1113, i32 %b8_num_load_13, void %.lr.ph12.i.i1215"   --->   Operation 2661 'phi' 'b8_num_load_4' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2662 [1/1] (0.00ns)   --->   "%p_073 = phi i2 %p_07315741895, void %.lr.ph.i.i1234, i2 2, void %_ZN3BanmLERKS_.exit1113, i2 %tmp_232, void %.lr.ph12.i.i1215"   --->   Operation 2662 'phi' 'p_073' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2663 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %p_073" [../test/vivado_main.cpp:103]   --->   Operation 2663 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2664 [1/1] (0.00ns)   --->   "%r_p_addr_16 = getelementptr i32 %r_p, i64 0, i64 1181" [../test/vivado_main.cpp:103]   --->   Operation 2664 'getelementptr' 'r_p_addr_16' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2665 [1/1] (1.23ns)   --->   "%store_ln103 = store i32 %zext_ln103, i12 %r_p_addr_16" [../test/vivado_main.cpp:103]   --->   Operation 2665 'store' 'store_ln103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_331 : Operation 2666 [1/1] (1.23ns)   --->   "%store_ln103 = store i32 %b8_num_load_4, i13 %r_num_addr_50" [../test/vivado_main.cpp:103]   --->   Operation 2666 'store' 'store_ln103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_331 : Operation 2667 [1/1] (1.23ns)   --->   "%store_ln103 = store i32 %b8_num_load_5, i13 %r_num_addr_66" [../test/vivado_main.cpp:103]   --->   Operation 2667 'store' 'store_ln103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_331 : Operation 2668 [2/3] (7.01ns)   --->   "%tmp_233 = fmul i32 %b5_num_load_9, i32 0" [../src/ban.cpp:744]   --->   Operation 2668 'fmul' 'tmp_233' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2669 [3/3] (7.01ns)   --->   "%tmp_234 = fmul i32 %b5_num_load_8, i32 0" [../src/ban.cpp:744]   --->   Operation 2669 'fmul' 'tmp_234' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2670 [3/3] (7.01ns)   --->   "%tmp_235 = fmul i32 %b5_num_load, i32 0" [../src/ban.cpp:744]   --->   Operation 2670 'fmul' 'tmp_235' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 73> <Delay = 7.01>
ST_332 : Operation 2671 [1/1] (1.23ns)   --->   "%store_ln103 = store i32 %b8_num_load_6, i13 %r_num_addr_67" [../test/vivado_main.cpp:103]   --->   Operation 2671 'store' 'store_ln103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_332 : Operation 2672 [1/1] (1.23ns)   --->   "%store_ln104 = store i32 %b4_num_0_0895_loc_load, i13 %r_num_addr_68" [../test/vivado_main.cpp:104]   --->   Operation 2672 'store' 'store_ln104' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_332 : Operation 2673 [1/3] (7.01ns)   --->   "%tmp_233 = fmul i32 %b5_num_load_9, i32 0" [../src/ban.cpp:744]   --->   Operation 2673 'fmul' 'tmp_233' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 2674 [2/3] (7.01ns)   --->   "%tmp_234 = fmul i32 %b5_num_load_8, i32 0" [../src/ban.cpp:744]   --->   Operation 2674 'fmul' 'tmp_234' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 2675 [2/3] (7.01ns)   --->   "%tmp_235 = fmul i32 %b5_num_load, i32 0" [../src/ban.cpp:744]   --->   Operation 2675 'fmul' 'tmp_235' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 74> <Delay = 7.01>
ST_333 : Operation 2676 [1/1] (1.23ns)   --->   "%store_ln104 = store i32 %b4_num_1_0896_loc_load, i13 %r_num_addr_69" [../test/vivado_main.cpp:104]   --->   Operation 2676 'store' 'store_ln104' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_333 : Operation 2677 [1/1] (1.23ns)   --->   "%store_ln104 = store i32 %b4_num_2_0897_loc_load, i13 %r_num_addr_70" [../test/vivado_main.cpp:104]   --->   Operation 2677 'store' 'store_ln104' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_333 : Operation 2678 [1/3] (7.01ns)   --->   "%tmp_234 = fmul i32 %b5_num_load_8, i32 0" [../src/ban.cpp:744]   --->   Operation 2678 'fmul' 'tmp_234' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 2679 [1/3] (7.01ns)   --->   "%tmp_235 = fmul i32 %b5_num_load, i32 0" [../src/ban.cpp:744]   --->   Operation 2679 'fmul' 'tmp_235' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 2680 [2/2] (2.78ns)   --->   "%tmp_159 = fcmp_oeq  i32 %tmp_233, i32 0" [../src/ban.cpp:77]   --->   Operation 2680 'fcmp' 'tmp_159' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 75> <Delay = 3.54>
ST_334 : Operation 2681 [1/1] (0.00ns)   --->   "%bitcast_ln77_3 = bitcast i32 %tmp_233" [../src/ban.cpp:77]   --->   Operation 2681 'bitcast' 'bitcast_ln77_3' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 2682 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_3, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 2682 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 2683 [1/1] (0.00ns)   --->   "%trunc_ln77_2 = trunc i32 %bitcast_ln77_3" [../src/ban.cpp:77]   --->   Operation 2683 'trunc' 'trunc_ln77_2' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 2684 [1/1] (0.84ns)   --->   "%icmp_ln77_8 = icmp_ne  i8 %tmp_158, i8 255" [../src/ban.cpp:77]   --->   Operation 2684 'icmp' 'icmp_ln77_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 2685 [1/1] (1.05ns)   --->   "%icmp_ln77_9 = icmp_eq  i23 %trunc_ln77_2, i23 0" [../src/ban.cpp:77]   --->   Operation 2685 'icmp' 'icmp_ln77_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_3)   --->   "%or_ln77_3 = or i1 %icmp_ln77_9, i1 %icmp_ln77_8" [../src/ban.cpp:77]   --->   Operation 2686 'or' 'or_ln77_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 2687 [1/2] (2.78ns)   --->   "%tmp_159 = fcmp_oeq  i32 %tmp_233, i32 0" [../src/ban.cpp:77]   --->   Operation 2687 'fcmp' 'tmp_159' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 2688 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_3 = and i1 %or_ln77_3, i1 %tmp_159" [../src/ban.cpp:77]   --->   Operation 2688 'and' 'and_ln77_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 2689 [1/1] (0.47ns)   --->   "%br_ln77 = br i1 %and_ln77_3, void %_ZN3BanmLEf.exit1291, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 2689 'br' 'br_ln77' <Predicate = true> <Delay = 0.47>
ST_334 : Operation 2690 [2/2] (0.00ns)   --->   "%call_ln744 = call void @main_Pipeline_VITIS_LOOP_84_177, i32 %tmp_233, i32 %tmp_234, i32 %tmp_235, i32 %idx_tmp_loc" [../src/ban.cpp:744]   --->   Operation 2690 'call' 'call_ln744' <Predicate = (and_ln77_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 335 <SV = 76> <Delay = 0.44>
ST_335 : Operation 2691 [1/2] (0.44ns)   --->   "%call_ln744 = call void @main_Pipeline_VITIS_LOOP_84_177, i32 %tmp_233, i32 %tmp_234, i32 %tmp_235, i32 %idx_tmp_loc" [../src/ban.cpp:744]   --->   Operation 2691 'call' 'call_ln744' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 336 <SV = 77> <Delay = 1.41>
ST_336 : Operation 2692 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 2692 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 2693 [1/1] (0.00ns)   --->   "%empty_87 = trunc i32 %idx_tmp_loc_load"   --->   Operation 2693 'trunc' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 2694 [1/1] (0.99ns)   --->   "%icmp_ln92_2 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 2694 'icmp' 'icmp_ln92_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 2695 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92_2, void %.lr.ph.i.i1282, void %.lr.ph12.i.i1263" [../src/ban.cpp:92]   --->   Operation 2695 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_336 : Operation 2696 [1/1] (0.28ns)   --->   "%xor_ln92_3 = xor i2 %empty_87, i2 3" [../src/ban.cpp:92]   --->   Operation 2696 'xor' 'xor_ln92_3' <Predicate = (icmp_ln92_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 2697 [2/2] (0.42ns)   --->   "%call_ln744 = call void @main_Pipeline_VITIS_LOOP_92_278, i32 %tmp_235, i32 %tmp_234, i32 %tmp_233, i2 %empty_87, i2 %xor_ln92_3, i32 %b5_num_load_7987_loc, i32 %b5_num_load_6981_loc, i32 %b5_num_load_5975_loc" [../src/ban.cpp:744]   --->   Operation 2697 'call' 'call_ln744' <Predicate = (icmp_ln92_2)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 337 <SV = 78> <Delay = 0.44>
ST_337 : Operation 2698 [1/2] (0.44ns)   --->   "%call_ln744 = call void @main_Pipeline_VITIS_LOOP_92_278, i32 %tmp_235, i32 %tmp_234, i32 %tmp_233, i2 %empty_87, i2 %xor_ln92_3, i32 %b5_num_load_7987_loc, i32 %b5_num_load_6981_loc, i32 %b5_num_load_5975_loc" [../src/ban.cpp:744]   --->   Operation 2698 'call' 'call_ln744' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 338 <SV = 79> <Delay = 2.01>
ST_338 : Operation 2699 [1/1] (0.00ns)   --->   "%b5_num_load_10 = load i32 %b5_num_load_7987_loc"   --->   Operation 2699 'load' 'b5_num_load_10' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 2700 [1/1] (0.00ns)   --->   "%b5_num_load_11 = load i32 %b5_num_load_6981_loc"   --->   Operation 2700 'load' 'b5_num_load_11' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 2701 [1/1] (0.00ns)   --->   "%b5_num_load_12 = load i32 %b5_num_load_5975_loc"   --->   Operation 2701 'load' 'b5_num_load_12' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 2702 [1/1] (0.54ns)   --->   "%sub_ln92_2 = sub i2 2, i2 %empty_87" [../src/ban.cpp:92]   --->   Operation 2702 'sub' 'sub_ln92_2' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 2703 [1/1] (0.54ns)   --->   "%base_29 = add i2 %sub_ln92_2, i2 1" [../src/ban.cpp:97]   --->   Operation 2703 'add' 'base_29' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 2704 [1/1] (0.28ns)   --->   "%tmp_236 = xor i2 %sub_ln92_2, i2 2" [../src/ban.cpp:100]   --->   Operation 2704 'xor' 'tmp_236' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 2705 [1/1] (0.44ns)   --->   "%icmp_ln104_11 = icmp_eq  i2 %base_29, i2 3" [../src/ban.cpp:104]   --->   Operation 2705 'icmp' 'icmp_ln104_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 2706 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104_11, void %.lr.ph.i.i1282, void %_ZN3BanmLEf.exit1291" [../src/ban.cpp:104]   --->   Operation 2706 'br' 'br_ln104' <Predicate = true> <Delay = 0.47>

State 339 <SV = 80> <Delay = 1.18>
ST_339 : Operation 2707 [1/1] (0.00ns)   --->   "%b5_num_load_7985 = phi i32 %tmp_235, void %.preheader.preheader, i32 %b5_num_load_10, void %.lr.ph12.i.i1263"   --->   Operation 2707 'phi' 'b5_num_load_7985' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 2708 [1/1] (0.00ns)   --->   "%b5_num_load_6979 = phi i32 %tmp_234, void %.preheader.preheader, i32 %b5_num_load_11, void %.lr.ph12.i.i1263"   --->   Operation 2708 'phi' 'b5_num_load_6979' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 2709 [1/1] (0.00ns)   --->   "%b5_num_load_5973 = phi i32 %tmp_233, void %.preheader.preheader, i32 %b5_num_load_12, void %.lr.ph12.i.i1263"   --->   Operation 2709 'phi' 'b5_num_load_5973' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 2710 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i127418971901 = phi i2 0, void %.preheader.preheader, i2 %base_29, void %.lr.ph12.i.i1263"   --->   Operation 2710 'phi' 'base_0_lcssa_i_i127418971901' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 2711 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i2 %base_0_lcssa_i_i127418971901" [../src/ban.cpp:104]   --->   Operation 2711 'zext' 'zext_ln104_2' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 2712 [1/1] (0.44ns)   --->   "%icmp_ln104_12 = icmp_ne  i2 %base_0_lcssa_i_i127418971901, i2 3" [../src/ban.cpp:104]   --->   Operation 2712 'icmp' 'icmp_ln104_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 2713 [1/1] (0.54ns)   --->   "%add_ln104_3 = add i3 %zext_ln104_2, i3 1" [../src/ban.cpp:104]   --->   Operation 2713 'add' 'add_ln104_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 2714 [1/1] (0.20ns)   --->   "%select_ln104_3 = select i1 %icmp_ln104_12, i3 3, i3 %add_ln104_3" [../src/ban.cpp:104]   --->   Operation 2714 'select' 'select_ln104_3' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_339 : Operation 2715 [2/2] (0.42ns)   --->   "%call_ln744 = call void @main_Pipeline_VITIS_LOOP_104_379, i32 %b5_num_load_7985, i32 %b5_num_load_6979, i32 %b5_num_load_5973, i2 %base_0_lcssa_i_i127418971901, i3 %select_ln104_3, i32 %b5_num_load_7984_loc, i32 %b5_num_load_6978_loc, i32 %b5_num_load_5972_loc" [../src/ban.cpp:744]   --->   Operation 2715 'call' 'call_ln744' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 340 <SV = 81> <Delay = 1.13>
ST_340 : Operation 2716 [1/2] (1.13ns)   --->   "%call_ln744 = call void @main_Pipeline_VITIS_LOOP_104_379, i32 %b5_num_load_7985, i32 %b5_num_load_6979, i32 %b5_num_load_5973, i2 %base_0_lcssa_i_i127418971901, i3 %select_ln104_3, i32 %b5_num_load_7984_loc, i32 %b5_num_load_6978_loc, i32 %b5_num_load_5972_loc" [../src/ban.cpp:744]   --->   Operation 2716 'call' 'call_ln744' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 341 <SV = 82> <Delay = 0.47>
ST_341 : Operation 2717 [1/1] (0.00ns)   --->   "%b5_01_0 = phi i2 0, void %.preheader.preheader, i2 %tmp_236, void %.lr.ph12.i.i1263"   --->   Operation 2717 'phi' 'b5_01_0' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 2718 [1/1] (0.00ns)   --->   "%b5_num_load_13 = load i32 %b5_num_load_7984_loc"   --->   Operation 2718 'load' 'b5_num_load_13' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 2719 [1/1] (0.00ns)   --->   "%b5_num_load_14 = load i32 %b5_num_load_6978_loc"   --->   Operation 2719 'load' 'b5_num_load_14' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 2720 [1/1] (0.00ns)   --->   "%b5_num_load_15 = load i32 %b5_num_load_5972_loc"   --->   Operation 2720 'load' 'b5_num_load_15' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 2721 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZN3BanmLEf.exit1291"   --->   Operation 2721 'br' 'br_ln0' <Predicate = true> <Delay = 0.47>

State 342 <SV = 83> <Delay = 1.23>
ST_342 : Operation 2722 [1/1] (0.00ns)   --->   "%b5_num_load_7 = phi i32 %b5_num_load_13, void %.lr.ph.i.i1282, i32 %tmp_235, void %_ZN3BanmLERKS_.exit1243, i32 %b5_num_load_10, void %.lr.ph12.i.i1263"   --->   Operation 2722 'phi' 'b5_num_load_7' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2723 [1/1] (0.00ns)   --->   "%b5_num_load_6 = phi i32 %b5_num_load_14, void %.lr.ph.i.i1282, i32 %tmp_234, void %_ZN3BanmLERKS_.exit1243, i32 %b5_num_load_11, void %.lr.ph12.i.i1263"   --->   Operation 2723 'phi' 'b5_num_load_6' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2724 [1/1] (0.00ns)   --->   "%b5_num_load_5 = phi i32 %b5_num_load_15, void %.lr.ph.i.i1282, i32 %tmp_233, void %_ZN3BanmLERKS_.exit1243, i32 %b5_num_load_12, void %.lr.ph12.i.i1263"   --->   Operation 2724 'phi' 'b5_num_load_5' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2725 [1/1] (0.00ns)   --->   "%b5_01_2 = phi i2 %b5_01_0, void %.lr.ph.i.i1282, i2 0, void %_ZN3BanmLERKS_.exit1243, i2 %tmp_236, void %.lr.ph12.i.i1263"   --->   Operation 2725 'phi' 'b5_01_2' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2726 [1/1] (0.00ns)   --->   "%i_46 = alloca i32 1"   --->   Operation 2726 'alloca' 'i_46' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2727 [1/1] (0.00ns)   --->   "%f_p_1 = alloca i32 1"   --->   Operation 2727 'alloca' 'f_p_1' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2728 [1/1] (0.00ns)   --->   "%f_num_2_1 = alloca i32 1"   --->   Operation 2728 'alloca' 'f_num_2_1' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2729 [1/1] (0.00ns)   --->   "%f_num_1_1 = alloca i32 1"   --->   Operation 2729 'alloca' 'f_num_1_1' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2730 [1/1] (0.00ns)   --->   "%f_num_0_1 = alloca i32 1"   --->   Operation 2730 'alloca' 'f_num_0_1' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i2 %b5_01_2" [../test/vivado_main.cpp:105]   --->   Operation 2731 'sext' 'sext_ln105' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2732 [1/1] (0.00ns)   --->   "%r_p_addr_23 = getelementptr i32 %r_p, i64 0, i64 1183" [../test/vivado_main.cpp:105]   --->   Operation 2732 'getelementptr' 'r_p_addr_23' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2733 [1/1] (1.23ns)   --->   "%store_ln105 = store i32 %sext_ln105, i12 %r_p_addr_23" [../test/vivado_main.cpp:105]   --->   Operation 2733 'store' 'store_ln105' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_342 : Operation 2734 [1/1] (1.23ns)   --->   "%store_ln105 = store i32 %b5_num_load_5, i13 %r_num_addr_71" [../test/vivado_main.cpp:105]   --->   Operation 2734 'store' 'store_ln105' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_342 : Operation 2735 [1/1] (1.23ns)   --->   "%store_ln105 = store i32 %b5_num_load_6, i13 %r_num_addr_72" [../test/vivado_main.cpp:105]   --->   Operation 2735 'store' 'store_ln105' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_342 : Operation 2736 [1/1] (0.00ns)   --->   "%r_p_addr_24 = getelementptr i32 %r_p, i64 0, i64 1184" [../test/vivado_main.cpp:106]   --->   Operation 2736 'getelementptr' 'r_p_addr_24' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2737 [1/1] (1.23ns)   --->   "%store_ln106 = store i32 0, i12 %r_p_addr_24" [../test/vivado_main.cpp:106]   --->   Operation 2737 'store' 'store_ln106' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_342 : Operation 2738 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_44_1, i32 %f_num_1_1, i32 %f_num_2_1"   --->   Operation 2738 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_342 : Operation 2739 [1/1] (0.42ns)   --->   "%store_ln111 = store i32 0, i32 %f_num_0_1" [../test/vivado_main.cpp:111]   --->   Operation 2739 'store' 'store_ln111' <Predicate = true> <Delay = 0.42>
ST_342 : Operation 2740 [1/1] (0.42ns)   --->   "%store_ln111 = store i32 0, i32 %f_p_1" [../test/vivado_main.cpp:111]   --->   Operation 2740 'store' 'store_ln111' <Predicate = true> <Delay = 0.42>
ST_342 : Operation 2741 [1/1] (0.42ns)   --->   "%store_ln111 = store i12 0, i12 %i_46" [../test/vivado_main.cpp:111]   --->   Operation 2741 'store' 'store_ln111' <Predicate = true> <Delay = 0.42>

State 343 <SV = 84> <Delay = 1.23>
ST_343 : Operation 2742 [1/1] (1.23ns)   --->   "%store_ln105 = store i32 %b5_num_load_7, i13 %r_num_addr_73" [../test/vivado_main.cpp:105]   --->   Operation 2742 'store' 'store_ln105' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_343 : Operation 2743 [1/1] (1.23ns)   --->   "%store_ln106 = store i32 0, i13 %r_num_addr_74" [../test/vivado_main.cpp:106]   --->   Operation 2743 'store' 'store_ln106' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_343 : Operation 2744 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_44_1, i32 %f_num_1_1, i32 %f_num_2_1"   --->   Operation 2744 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 344 <SV = 85> <Delay = 1.23>
ST_344 : Operation 2745 [1/1] (1.23ns)   --->   "%store_ln106 = store i32 0, i13 %r_num_addr_75" [../test/vivado_main.cpp:106]   --->   Operation 2745 'store' 'store_ln106' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_344 : Operation 2746 [1/1] (1.23ns)   --->   "%store_ln106 = store i32 0, i13 %r_num_addr_76" [../test/vivado_main.cpp:106]   --->   Operation 2746 'store' 'store_ln106' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 345 <SV = 86> <Delay = 1.23>
ST_345 : Operation 2747 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 0, i13 %r_num_addr_77" [../test/vivado_main.cpp:107]   --->   Operation 2747 'store' 'store_ln107' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_345 : Operation 2748 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 0, i13 %r_num_addr_78" [../test/vivado_main.cpp:107]   --->   Operation 2748 'store' 'store_ln107' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 346 <SV = 87> <Delay = 1.23>
ST_346 : Operation 2749 [1/1] (0.00ns)   --->   "%r_p_addr_25 = getelementptr i32 %r_p, i64 0, i64 1185" [../test/vivado_main.cpp:107]   --->   Operation 2749 'getelementptr' 'r_p_addr_25' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 2750 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 0, i12 %r_p_addr_25" [../test/vivado_main.cpp:107]   --->   Operation 2750 'store' 'store_ln107' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_346 : Operation 2751 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 0, i13 %r_num_addr_79" [../test/vivado_main.cpp:107]   --->   Operation 2751 'store' 'store_ln107' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_346 : Operation 2752 [1/1] (0.00ns)   --->   "%br_ln111 = br void %_ZN3BanC2Ef.exit1307" [../test/vivado_main.cpp:111]   --->   Operation 2752 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 347 <SV = 88> <Delay = 1.40>
ST_347 : Operation 2753 [1/1] (0.00ns)   --->   "%i_62 = load i12 %i_46" [../test/vivado_main.cpp:111]   --->   Operation 2753 'load' 'i_62' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 2754 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i12 %i_62" [../test/vivado_main.cpp:111]   --->   Operation 2754 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 2755 [1/1] (0.97ns)   --->   "%icmp_ln111 = icmp_eq  i12 %i_62, i12 2131" [../test/vivado_main.cpp:111]   --->   Operation 2755 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2756 [1/1] (0.00ns)   --->   "%empty_88 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2131, i64 2131, i64 2131"   --->   Operation 2756 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 2757 [1/1] (0.80ns)   --->   "%add_ln111 = add i12 %i_62, i12 1" [../test/vivado_main.cpp:111]   --->   Operation 2757 'add' 'add_ln111' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2758 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %.split, void" [../test/vivado_main.cpp:111]   --->   Operation 2758 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 2759 [1/1] (0.00ns)   --->   "%r_p_addr_26 = getelementptr i32 %r_p, i64 0, i64 %zext_ln111" [../test/vivado_main.cpp:112]   --->   Operation 2759 'getelementptr' 'r_p_addr_26' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_347 : Operation 2760 [2/2] (1.23ns)   --->   "%r_p_load = load i12 %r_p_addr_26" [../test/vivado_main.cpp:112]   --->   Operation 2760 'load' 'r_p_load' <Predicate = (!icmp_ln111)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_347 : Operation 2761 [1/1] (0.42ns)   --->   "%store_ln111 = store i12 %add_ln111, i12 %i_46" [../test/vivado_main.cpp:111]   --->   Operation 2761 'store' 'store_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.42>
ST_347 : Operation 2762 [1/1] (0.00ns)   --->   "%ret_ln116 = ret i32 0" [../test/vivado_main.cpp:116]   --->   Operation 2762 'ret' 'ret_ln116' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 348 <SV = 89> <Delay = 4.01>
ST_348 : Operation 2763 [1/1] (0.00ns)   --->   "%f_p_1_load = load i32 %f_p_1" [../test/vivado_main.cpp:112]   --->   Operation 2763 'load' 'f_p_1_load' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 2764 [1/1] (0.00ns)   --->   "%f_num_2_1_load = load i32 %f_num_2_1" [../test/vivado_main.cpp:112]   --->   Operation 2764 'load' 'f_num_2_1_load' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 2765 [1/1] (0.00ns)   --->   "%f_num_1_1_load = load i32 %f_num_1_1" [../test/vivado_main.cpp:112]   --->   Operation 2765 'load' 'f_num_1_1_load' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 2766 [1/1] (0.00ns)   --->   "%f_num_0_1_load = load i32 %f_num_0_1" [../test/vivado_main.cpp:112]   --->   Operation 2766 'load' 'f_num_0_1_load' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 2767 [1/2] (1.23ns)   --->   "%r_p_load = load i12 %r_p_addr_26" [../test/vivado_main.cpp:112]   --->   Operation 2767 'load' 'r_p_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2131> <RAM>
ST_348 : Operation 2768 [2/2] (2.78ns)   --->   "%call_ret11 = call i128 @operator+.3, i32 %f_p_1_load, i32 %f_num_0_1_load, i32 %f_num_1_1_load, i32 %f_num_2_1_load, i32 %r_p_load, i32 %r_num, i12 %i_62" [../test/vivado_main.cpp:112]   --->   Operation 2768 'call' 'call_ret11' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 349 <SV = 90> <Delay = 7.01>
ST_349 : Operation 2769 [1/2] (7.01ns)   --->   "%call_ret11 = call i128 @operator+.3, i32 %f_p_1_load, i32 %f_num_0_1_load, i32 %f_num_1_1_load, i32 %f_num_2_1_load, i32 %r_p_load, i32 %r_num, i12 %i_62" [../test/vivado_main.cpp:112]   --->   Operation 2769 'call' 'call_ret11' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_349 : Operation 2770 [1/1] (0.00ns)   --->   "%f_p = extractvalue i128 %call_ret11" [../test/vivado_main.cpp:112]   --->   Operation 2770 'extractvalue' 'f_p' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 2771 [1/1] (0.00ns)   --->   "%f_num_0 = extractvalue i128 %call_ret11" [../test/vivado_main.cpp:112]   --->   Operation 2771 'extractvalue' 'f_num_0' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 2772 [1/1] (0.00ns)   --->   "%f_num_1 = extractvalue i128 %call_ret11" [../test/vivado_main.cpp:112]   --->   Operation 2772 'extractvalue' 'f_num_1' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 2773 [1/1] (0.00ns)   --->   "%f_num_2 = extractvalue i128 %call_ret11" [../test/vivado_main.cpp:112]   --->   Operation 2773 'extractvalue' 'f_num_2' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 2774 [1/1] (0.00ns)   --->   "%store_ln112 = store i32 %f_num_1, i32 %f_num_1_1" [../test/vivado_main.cpp:112]   --->   Operation 2774 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 2775 [1/1] (0.00ns)   --->   "%store_ln112 = store i32 %f_num_2, i32 %f_num_2_1" [../test/vivado_main.cpp:112]   --->   Operation 2775 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>

State 350 <SV = 91> <Delay = 0.42>
ST_350 : Operation 2776 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [../test/vivado_main.cpp:111]   --->   Operation 2776 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 2777 [1/1] (0.42ns)   --->   "%store_ln112 = store i32 %f_num_0, i32 %f_num_0_1" [../test/vivado_main.cpp:112]   --->   Operation 2777 'store' 'store_ln112' <Predicate = true> <Delay = 0.42>
ST_350 : Operation 2778 [1/1] (0.42ns)   --->   "%store_ln112 = store i32 %f_p, i32 %f_p_1" [../test/vivado_main.cpp:112]   --->   Operation 2778 'store' 'store_ln112' <Predicate = true> <Delay = 0.42>
ST_350 : Operation 2779 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3BanC2Ef.exit1307"   --->   Operation 2779 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.677ns
The critical path consists of the following:
	'alloca' operation ('b.p', ../test/vivado_main.cpp:35) [153]  (0 ns)
	'getelementptr' operation ('b_p_addr', ../test/vivado_main.cpp:35) [277]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of constant 2 on array 'b.p', ../test/vivado_main.cpp:35 [278]  (0.677 ns)

 <State 2>: 0.873ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'main_Pipeline_VITIS_LOOP_21_1' [226]  (0.873 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr', ../test/vivado_main.cpp:35) [155]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b0_num_0_0886_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [279]  (1.24 ns)

 <State 4>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_1', ../test/vivado_main.cpp:35) [156]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b0_num_1_0887_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [280]  (1.24 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_2', ../test/vivado_main.cpp:35) [157]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b0_num_2_0888_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [281]  (1.24 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_3', ../test/vivado_main.cpp:35) [158]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b1_num_0_0889_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [284]  (1.24 ns)

 <State 7>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_4', ../test/vivado_main.cpp:35) [159]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b1_num_1_0890_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [285]  (1.24 ns)

 <State 8>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_5', ../test/vivado_main.cpp:35) [160]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b1_num_2_0891_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [286]  (1.24 ns)

 <State 9>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_6', ../test/vivado_main.cpp:35) [161]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b2_num_0_0892_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [289]  (1.24 ns)

 <State 10>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_7', ../test/vivado_main.cpp:35) [162]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b2_num_1_0893_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [290]  (1.24 ns)

 <State 11>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_8', ../test/vivado_main.cpp:35) [163]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b2_num_2_0894_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [291]  (1.24 ns)

 <State 12>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_9', ../test/vivado_main.cpp:35) [164]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'this_num_0_read_assign_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [294]  (1.24 ns)

 <State 13>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_10', ../test/vivado_main.cpp:35) [165]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'this_num_1_read_assign_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [295]  (1.24 ns)

 <State 14>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_11', ../test/vivado_main.cpp:35) [166]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'this_num_2_read_assign_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [296]  (1.24 ns)

 <State 15>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_12', ../test/vivado_main.cpp:35) [167]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b4_num_0_0895_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [299]  (1.24 ns)

 <State 16>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_13', ../test/vivado_main.cpp:35) [168]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b4_num_1_0896_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [300]  (1.24 ns)

 <State 17>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_14', ../test/vivado_main.cpp:35) [169]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b4_num_2_0897_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [301]  (1.24 ns)

 <State 18>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_15', ../test/vivado_main.cpp:35) [170]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b5_num_load_9' on array 'b.num', ../test/vivado_main.cpp:35 [304]  (1.24 ns)

 <State 19>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_16', ../test/vivado_main.cpp:35) [171]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b5_num_load_8' on array 'b.num', ../test/vivado_main.cpp:35 [305]  (1.24 ns)

 <State 20>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_17', ../test/vivado_main.cpp:35) [172]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b5_num_load' on array 'b.num', ../test/vivado_main.cpp:35 [306]  (1.24 ns)

 <State 21>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_18', ../test/vivado_main.cpp:35) [173]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b6_num_0_0898_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [309]  (1.24 ns)

 <State 22>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_19', ../test/vivado_main.cpp:35) [174]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b6_num_1_0899_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [310]  (1.24 ns)

 <State 23>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_20', ../test/vivado_main.cpp:35) [175]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b6_num_2_0900_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [311]  (1.24 ns)

 <State 24>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_21', ../test/vivado_main.cpp:35) [176]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b7_num_0_0_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [314]  (1.24 ns)

 <State 25>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_22', ../test/vivado_main.cpp:35) [177]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b7_num_1_0_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [315]  (1.24 ns)

 <State 26>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_23', ../test/vivado_main.cpp:35) [178]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b7_num_2_0_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [316]  (1.24 ns)

 <State 27>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_24', ../test/vivado_main.cpp:35) [179]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b8_num_load_7' on array 'b.num', ../test/vivado_main.cpp:35 [319]  (1.24 ns)

 <State 28>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_25', ../test/vivado_main.cpp:35) [180]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b8_num_load_3' on array 'b.num', ../test/vivado_main.cpp:35 [320]  (1.24 ns)

 <State 29>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_26', ../test/vivado_main.cpp:35) [181]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b8_num_load' on array 'b.num', ../test/vivado_main.cpp:35 [321]  (1.24 ns)

 <State 30>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_27', ../test/vivado_main.cpp:35) [182]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b9_num_0_0901_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [324]  (1.24 ns)

 <State 31>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_28', ../test/vivado_main.cpp:35) [183]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b9_num_1_0902_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [325]  (1.24 ns)

 <State 32>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_29', ../test/vivado_main.cpp:35) [184]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b9_num_2_0903_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [326]  (1.24 ns)

 <State 33>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_30', ../test/vivado_main.cpp:35) [185]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b10_num_0_0904_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [329]  (1.24 ns)

 <State 34>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_31', ../test/vivado_main.cpp:35) [186]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b10_num_1_0905_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [330]  (1.24 ns)

 <State 35>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_32', ../test/vivado_main.cpp:35) [187]  (0 ns)
	'store' operation ('store_ln35', ../test/vivado_main.cpp:35) of variable 'b10_num_2_0906_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [331]  (1.24 ns)

 <State 36>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_33', ../test/vivado_main.cpp:36) [188]  (0 ns)
	'store' operation ('store_ln36', ../test/vivado_main.cpp:36) of variable 'b11_num_0_0907_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [334]  (1.24 ns)

 <State 37>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_34', ../test/vivado_main.cpp:36) [189]  (0 ns)
	'store' operation ('store_ln36', ../test/vivado_main.cpp:36) of variable 'b11_num_1_0908_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [335]  (1.24 ns)

 <State 38>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_35', ../test/vivado_main.cpp:36) [190]  (0 ns)
	'store' operation ('store_ln36', ../test/vivado_main.cpp:36) of variable 'b11_num_2_0909_loc_load' on array 'b.num', ../test/vivado_main.cpp:35 [336]  (1.24 ns)

 <State 39>: 2.8ns
The critical path consists of the following:
	'load' operation ('i', ../test/vivado_main.cpp:54) on local variable 'i' [344]  (0 ns)
	'sub' operation ('sub_ln542', ../src/ban.cpp:542) [359]  (0.781 ns)
	'add' operation ('add_ln155', ../src/ban.cpp:155) [362]  (0.781 ns)
	'getelementptr' operation ('b_num_addr_37', ../src/ban.cpp:155) [364]  (0 ns)
	'load' operation ('b_num_load_1', ../src/ban.cpp:155) on array 'b.num', ../test/vivado_main.cpp:35 [381]  (1.24 ns)

 <State 40>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_num_load', ../src/ban.cpp:542) on array 'b.num', ../test/vivado_main.cpp:35 [371]  (1.24 ns)
	'fcmp' operation ('tmp_127', ../src/ban.cpp:542) [378]  (2.78 ns)

 <State 41>: 4.75ns
The critical path consists of the following:
	'fcmp' operation ('tmp_127', ../src/ban.cpp:542) [378]  (2.78 ns)
	'and' operation ('and_ln542', ../src/ban.cpp:542) [379]  (0.287 ns)
	'select' operation ('select_ln542_2', ../src/ban.cpp:542) [393]  (0.449 ns)
	'store' operation ('store_ln51', ../test/vivado_main.cpp:51) of variable 'select_ln542_2', ../src/ban.cpp:542 on array 'r.num', ../test/vivado_main.cpp:44 [409]  (1.24 ns)

 <State 42>: 2.85ns
The critical path consists of the following:
	'add' operation ('idx', ../test/vivado_main.cpp:51) [394]  (0.798 ns)
	'sub' operation ('sub_ln52', ../test/vivado_main.cpp:52) [422]  (0.82 ns)
	'getelementptr' operation ('r_num_addr_6', ../test/vivado_main.cpp:52) [424]  (0 ns)
	'store' operation ('store_ln52', ../test/vivado_main.cpp:52) of variable 'ref_tmp30_1', ../test/vivado_main.cpp:52 on array 'r.num', ../test/vivado_main.cpp:44 [433]  (1.24 ns)

 <State 43>: 2.06ns
The critical path consists of the following:
	'add' operation ('add_ln52', ../test/vivado_main.cpp:52) [425]  (0.82 ns)
	'getelementptr' operation ('r_num_addr_7', ../test/vivado_main.cpp:52) [427]  (0 ns)
	'store' operation ('store_ln52', ../test/vivado_main.cpp:52) of variable 'ref_tmp30_1_1', ../test/vivado_main.cpp:52 on array 'r.num', ../test/vivado_main.cpp:44 [434]  (1.24 ns)

 <State 44>: 1.56ns
The critical path consists of the following:
	'phi' operation ('j', ../src/ban.cpp:481) with incoming values : ('zext_ln50', ../test/vivado_main.cpp:50) ('add_ln712', ../src/ban.cpp:712) [438]  (0 ns)
	'sub' operation ('sub_ln155', ../src/ban.cpp:155) [446]  (0.781 ns)
	'add' operation ('add_ln155_2', ../src/ban.cpp:155) [449]  (0.781 ns)

 <State 45>: 2.7ns
The critical path consists of the following:
	'load' operation ('res.p', ../test/vivado_main.cpp:55) on array 'b.p', ../test/vivado_main.cpp:35 [462]  (0.677 ns)
	'call' operation ('call_ret', ../test/vivado_main.cpp:55) to 'operator+' [464]  (2.02 ns)

 <State 46>: 3.1ns
The critical path consists of the following:
	'call' operation ('call_ret', ../test/vivado_main.cpp:55) to 'operator+' [464]  (1.86 ns)
	'store' operation ('store_ln55', ../test/vivado_main.cpp:55) of variable 'tmp_1', ../test/vivado_main.cpp:55 on array 'r.p', ../test/vivado_main.cpp:44 [484]  (1.24 ns)

 <State 47>: 2.06ns
The critical path consists of the following:
	'add' operation ('add_ln55_1', ../test/vivado_main.cpp:55) [480]  (0.82 ns)
	'getelementptr' operation ('r_num_addr_11', ../test/vivado_main.cpp:55) [482]  (0 ns)
	'store' operation ('store_ln55', ../test/vivado_main.cpp:55) of variable 'ref_tmp37_1_2', ../test/vivado_main.cpp:55 on array 'r.num', ../test/vivado_main.cpp:44 [487]  (1.24 ns)

 <State 48>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_3', ../src/ban.cpp:155) on array 'b.num', ../test/vivado_main.cpp:35 [488]  (1.24 ns)

 <State 49>: 2.37ns
The critical path consists of the following:
	'xor' operation ('xor_ln159_3', ../src/ban.cpp:159) [492]  (0.351 ns)
	'call' operation ('call_ret4', ../test/../src/ban.h:62) to 'operator+.2' [500]  (2.02 ns)

 <State 50>: 3.69ns
The critical path consists of the following:
	'add' operation ('idx', ../test/vivado_main.cpp:55) [469]  (0.809 ns)
	'sub' operation ('sub_ln56', ../test/vivado_main.cpp:56) [510]  (0.82 ns)
	'add' operation ('add_ln56', ../test/vivado_main.cpp:56) [513]  (0.82 ns)
	'getelementptr' operation ('r_num_addr_13', ../test/vivado_main.cpp:56) [515]  (0 ns)
	'store' operation ('store_ln56', ../test/vivado_main.cpp:56) of variable 'ref_tmp45_1_1', ../test/../src/ban.h:62 on array 'r.num', ../test/vivado_main.cpp:44 [522]  (1.24 ns)

 <State 51>: 3.36ns
The critical path consists of the following:
	'fcmp' operation ('tmp_129', ../src/ban.cpp:61) [531]  (2.78 ns)
	'and' operation ('and_ln61', ../src/ban.cpp:61) [532]  (0.287 ns)
	'xor' operation ('xor_ln61', ../src/ban.cpp:61) [533]  (0 ns)
	'or' operation ('or_ln61', ../src/ban.cpp:61) [534]  (0.287 ns)

 <State 52>: 5.87ns
The critical path consists of the following:
	'fcmp' operation ('tmp_131', ../src/ban.cpp:61) [543]  (2.78 ns)
	'and' operation ('and_ln61_2', ../src/ban.cpp:61) [544]  (0 ns)
	'and' operation ('and_ln61_3', ../src/ban.cpp:61) [545]  (0.287 ns)
	blocking operation 2.8 ns on control path)

 <State 53>: 2.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln57', ../test/vivado_main.cpp:57) [575]  (0.82 ns)
	'add' operation ('add_ln57', ../test/vivado_main.cpp:57) [578]  (0.82 ns)
	'getelementptr' operation ('r_num_addr_16', ../test/vivado_main.cpp:57) [580]  (0 ns)
	'store' operation ('store_ln57', ../test/vivado_main.cpp:57) of variable 'ref_tmp53_1_1_0_load_1', ../test/vivado_main.cpp:57 on array 'r.num', ../test/vivado_main.cpp:44 [587]  (1.24 ns)

 <State 54>: 2.06ns
The critical path consists of the following:
	'add' operation ('add_ln57_1', ../test/vivado_main.cpp:57) [581]  (0.82 ns)
	'getelementptr' operation ('r_num_addr_17', ../test/vivado_main.cpp:57) [583]  (0 ns)
	'store' operation ('store_ln57', ../test/vivado_main.cpp:57) of variable 'ref_tmp53_1_2_0_load_1', ../test/vivado_main.cpp:57 on array 'r.num', ../test/vivado_main.cpp:44 [588]  (1.24 ns)

 <State 55>: 3.69ns
The critical path consists of the following:
	'add' operation ('idx', ../test/vivado_main.cpp:57) [570]  (0.809 ns)
	'sub' operation ('sub_ln58', ../test/vivado_main.cpp:58) [599]  (0.82 ns)
	'add' operation ('add_ln58', ../test/vivado_main.cpp:58) [602]  (0.82 ns)
	'getelementptr' operation ('r_num_addr_19', ../test/vivado_main.cpp:58) [604]  (0 ns)
	'store' operation ('store_ln58', ../test/vivado_main.cpp:58) of variable 'ref_tmp61_1_1', ../test/vivado_main.cpp:58 on array 'r.num', ../test/vivado_main.cpp:44 [611]  (1.24 ns)

 <State 56>: 3.01ns
The critical path consists of the following:
	'add' operation ('add_ln58_1', ../test/vivado_main.cpp:58) [605]  (0.82 ns)
	'getelementptr' operation ('r_num_addr_20', ../test/vivado_main.cpp:58) [607]  (0 ns)
	'store' operation ('store_ln58', ../test/vivado_main.cpp:58) of variable 'ref_tmp61_1_2', ../test/vivado_main.cpp:58 on array 'r.num', ../test/vivado_main.cpp:44 [612]  (1.24 ns)
	blocking operation 0.952 ns on control path)

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 5.62ns
The critical path consists of the following:
	'load' operation ('res_loc_load') on local variable 'res_loc' [617]  (0 ns)
	multiplexor before 'phi' operation ('retval_0_i') with incoming values : ('res_loc_load') [620]  (0.427 ns)
	'phi' operation ('retval_0_i') with incoming values : ('res_loc_load') [620]  (0 ns)
	'uitofp' operation ('n', ../test/vivado_main.cpp:59) [622]  (5.2 ns)

 <State 59>: 5.2ns
The critical path consists of the following:
	'uitofp' operation ('n', ../test/vivado_main.cpp:59) [622]  (5.2 ns)

 <State 60>: 5.2ns
The critical path consists of the following:
	'uitofp' operation ('n', ../test/vivado_main.cpp:59) [622]  (5.2 ns)

 <State 61>: 6.43ns
The critical path consists of the following:
	'uitofp' operation ('n', ../test/vivado_main.cpp:59) [622]  (5.2 ns)
	'store' operation ('store_ln59', ../test/vivado_main.cpp:59) of variable 'n', ../test/vivado_main.cpp:59 on array 'r.num', ../test/vivado_main.cpp:44 [639]  (1.24 ns)

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 3.54ns
The critical path consists of the following:
	'fcmp' operation ('tmp_142', ../src/ban.cpp:444) [677]  (2.78 ns)
	'and' operation ('and_ln444_2', ../src/ban.cpp:444) [678]  (0 ns)
	'and' operation ('and_ln444', ../src/ban.cpp:444) [681]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i533') with incoming values : ('res_3_loc_load') [686]  (0.476 ns)

 <State 64>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_144', ../src/ban.cpp:451) [652]  (2.78 ns)
	'and' operation ('and_ln451_1', ../src/ban.cpp:451) [653]  (0.287 ns)

 <State 65>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_141', ../src/ban.cpp:444) [673]  (2.78 ns)
	'and' operation ('and_ln444_1', ../src/ban.cpp:444) [674]  (0.287 ns)

 <State 66>: 5.2ns
The critical path consists of the following:
	'phi' operation ('retval_0_i533') with incoming values : ('res_3_loc_load') [686]  (0 ns)
	'uitofp' operation ('n', ../test/vivado_main.cpp:60) [694]  (5.2 ns)

 <State 67>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:678) [767]  (7.02 ns)

 <State 68>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:678) [767]  (7.02 ns)

 <State 69>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:678) [767]  (7.02 ns)

 <State 70>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:678) [768]  (7.02 ns)

 <State 71>: 3.54ns
The critical path consists of the following:
	'fcmp' operation ('tmp_164', ../src/ban.cpp:77) [776]  (2.78 ns)
	'and' operation ('and_ln77_1', ../src/ban.cpp:77) [777]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:678) ('res_num_load_10') ('res_num_load_13') [816]  (0.476 ns)

 <State 72>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln678', ../src/ban.cpp:678) to 'main_Pipeline_VITIS_LOOP_84_1' [780]  (0.446 ns)

 <State 73>: 1.71ns
The critical path consists of the following:
	'load' operation ('idx_tmp_22_loc_load') on local variable 'idx_tmp_22_loc' [781]  (0 ns)
	'icmp' operation ('icmp_ln92_4', ../src/ban.cpp:92) [787]  (0.991 ns)
	'select' operation ('select_ln92', ../src/ban.cpp:92) [788]  (0.287 ns)
	'call' operation ('call_ln678', ../src/ban.cpp:678) to 'main_Pipeline_VITIS_LOOP_92_2' [789]  (0.427 ns)

 <State 74>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln678', ../src/ban.cpp:678) to 'main_Pipeline_VITIS_LOOP_92_2' [789]  (0.446 ns)

 <State 75>: 4.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln92', ../src/ban.cpp:92) [793]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [794]  (0.548 ns)
	'icmp' operation ('icmp_ln104_7', ../src/ban.cpp:104) [798]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [805]  (0.476 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [805]  (0 ns)
	'add' operation ('add_ln104_1', ../src/ban.cpp:104) [808]  (0.548 ns)
	'select' operation ('select_ln104_1', ../src/ban.cpp:104) [809]  (0.208 ns)
	'call' operation ('call_ln678', ../src/ban.cpp:678) to 'main_Pipeline_VITIS_LOOP_104_3' [810]  (1.53 ns)

 <State 76>: 1.01ns
The critical path consists of the following:
	'call' operation ('call_ln678', ../src/ban.cpp:678) to 'main_Pipeline_VITIS_LOOP_104_3' [810]  (1.01 ns)

 <State 77>: 2.06ns
The critical path consists of the following:
	'sub' operation ('sub_ln64', ../test/vivado_main.cpp:64) [825]  (0.82 ns)
	'getelementptr' operation ('r_num_addr_51', ../test/vivado_main.cpp:64) [827]  (0 ns)
	'store' operation ('store_ln64', ../test/vivado_main.cpp:64) of variable 'tmp' on array 'r.num', ../test/vivado_main.cpp:44 [836]  (1.24 ns)

 <State 78>: 2.06ns
The critical path consists of the following:
	'add' operation ('add_ln64', ../test/vivado_main.cpp:64) [828]  (0.82 ns)
	'getelementptr' operation ('r_num_addr_52', ../test/vivado_main.cpp:64) [830]  (0 ns)
	'store' operation ('store_ln64', ../test/vivado_main.cpp:64) of variable 'tmp' on array 'r.num', ../test/vivado_main.cpp:44 [837]  (1.24 ns)

 <State 79>: 2.78ns
The critical path consists of the following:
	'call' operation ('call_ret10', ../test/vivado_main.cpp:66) to 'operator/' [863]  (2.78 ns)

 <State 80>: 2.87ns
The critical path consists of the following:
	'add' operation ('idx', ../test/vivado_main.cpp:65) [844]  (0.809 ns)
	'sub' operation ('sub_ln66', ../test/vivado_main.cpp:66) [873]  (0.82 ns)
	'getelementptr' operation ('r_num_addr_57', ../test/vivado_main.cpp:66) [875]  (0 ns)
	'store' operation ('store_ln66', ../test/vivado_main.cpp:66) of variable 'ref_tmp119_1', ../test/vivado_main.cpp:66 on array 'r.num', ../test/vivado_main.cpp:44 [884]  (1.24 ns)

 <State 81>: 5.09ns
The critical path consists of the following:
	'fcmp' operation ('tmp_166', ../src/ban.cpp:61) [893]  (2.78 ns)
	'and' operation ('and_ln61_7', ../src/ban.cpp:61) [894]  (0 ns)
	'xor' operation ('xor_ln61_1', ../src/ban.cpp:61) [895]  (0 ns)
	'or' operation ('or_ln61_2', ../src/ban.cpp:61) [896]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i561') with incoming values : ('res_4_loc_load') [903]  (0.427 ns)
	blocking operation 1.59 ns on control path)

 <State 82>: 0ns
The critical path consists of the following:

 <State 83>: 5.62ns
The critical path consists of the following:
	'load' operation ('res_4_loc_load') on local variable 'res_4_loc' [900]  (0 ns)
	multiplexor before 'phi' operation ('retval_0_i561') with incoming values : ('res_4_loc_load') [903]  (0.427 ns)
	'phi' operation ('retval_0_i561') with incoming values : ('res_4_loc_load') [903]  (0 ns)
	'uitofp' operation ('n', ../test/vivado_main.cpp:67) [905]  (5.2 ns)

 <State 84>: 5.2ns
The critical path consists of the following:
	'uitofp' operation ('n', ../test/vivado_main.cpp:67) [905]  (5.2 ns)

 <State 85>: 5.2ns
The critical path consists of the following:
	'uitofp' operation ('n', ../test/vivado_main.cpp:67) [905]  (5.2 ns)

 <State 86>: 6.43ns
The critical path consists of the following:
	'uitofp' operation ('n', ../test/vivado_main.cpp:67) [905]  (5.2 ns)
	'store' operation ('store_ln67', ../test/vivado_main.cpp:67) of variable 'n', ../test/vivado_main.cpp:67 on array 'r.num', ../test/vivado_main.cpp:44 [922]  (1.24 ns)

 <State 87>: 3.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_169', ../src/ban.cpp:490) [929]  (2.78 ns)
	'and' operation ('and_ln490', ../src/ban.cpp:490) [930]  (0 ns)
	'or' operation ('or_ln490', ../src/ban.cpp:490) [931]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i577', ../src/ban.cpp:473) with incoming values : ('res_6_loc_load') ('and_ln473', ../src/ban.cpp:473) [946]  (0.525 ns)

 <State 88>: 5.09ns
The critical path consists of the following:
	'fcmp' operation ('tmp_170', ../src/ban.cpp:492) [934]  (2.78 ns)
	'and' operation ('and_ln492', ../src/ban.cpp:492) [935]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i577', ../src/ban.cpp:473) with incoming values : ('res_6_loc_load') ('and_ln473', ../src/ban.cpp:473) [946]  (0.525 ns)
	blocking operation 1.49 ns on control path)

 <State 89>: 0ns
The critical path consists of the following:

 <State 90>: 5.72ns
The critical path consists of the following:
	'load' operation ('res_6_loc_load') on local variable 'res_6_loc' [939]  (0 ns)
	multiplexor before 'phi' operation ('retval_0_i577', ../src/ban.cpp:473) with incoming values : ('res_6_loc_load') ('and_ln473', ../src/ban.cpp:473) [946]  (0.525 ns)
	'phi' operation ('retval_0_i577', ../src/ban.cpp:473) with incoming values : ('res_6_loc_load') ('and_ln473', ../src/ban.cpp:473) [946]  (0 ns)
	'uitofp' operation ('n', ../test/vivado_main.cpp:68) [948]  (5.2 ns)

 <State 91>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_167', ../src/ban.cpp:473) [942]  (2.78 ns)
	'and' operation ('and_ln473', ../src/ban.cpp:473) [943]  (0.287 ns)

 <State 92>: 5.2ns
The critical path consists of the following:
	'uitofp' operation ('n', ../test/vivado_main.cpp:68) [948]  (5.2 ns)

 <State 93>: 5.2ns
The critical path consists of the following:
	'uitofp' operation ('n', ../test/vivado_main.cpp:68) [948]  (5.2 ns)

 <State 94>: 6.43ns
The critical path consists of the following:
	'uitofp' operation ('n', ../test/vivado_main.cpp:68) [948]  (5.2 ns)
	'store' operation ('store_ln68', ../test/vivado_main.cpp:68) of variable 'n', ../test/vivado_main.cpp:68 on array 'r.num', ../test/vivado_main.cpp:44 [965]  (1.24 ns)

 <State 95>: 2.47ns
The critical path consists of the following:
	'load' operation ('b_num_load_6', ../src/ban.cpp:290) on array 'b.num', ../test/vivado_main.cpp:35 [985]  (1.24 ns)
	'store' operation ('store_ln290', ../src/ban.cpp:290) of variable 'b_num_load_6', ../src/ban.cpp:290 on array 'b.num', ../test/vivado_main.cpp:35 [989]  (1.24 ns)

 <State 96>: 2.47ns
The critical path consists of the following:
	'load' operation ('b_num_load_7', ../src/ban.cpp:290) on array 'b.num', ../test/vivado_main.cpp:35 [986]  (1.24 ns)
	'store' operation ('store_ln290', ../src/ban.cpp:290) of variable 'b_num_load_7', ../src/ban.cpp:290 on array 'b.num', ../test/vivado_main.cpp:35 [990]  (1.24 ns)

 <State 97>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln290', ../src/ban.cpp:290) of variable 'b_num_load_8', ../src/ban.cpp:290 on array 'b.num', ../test/vivado_main.cpp:35 [991]  (1.24 ns)

 <State 98>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_num_load_9', ../src/ban.cpp:61) on array 'b.num', ../test/vivado_main.cpp:35 [997]  (1.24 ns)
	'fcmp' operation ('tmp_172', ../src/ban.cpp:61) [1004]  (2.78 ns)

 <State 99>: 5.09ns
The critical path consists of the following:
	'sub' operation ('diff_p', ../src/ban.cpp:297) [1008]  (1.02 ns)
	'sub' operation ('sub_ln328', ../src/ban.cpp:328) [1023]  (0.548 ns)
	'add' operation ('add_ln328', ../src/ban.cpp:328) [1025]  (0.781 ns)
	'getelementptr' operation ('b_num_addr_45', ../src/ban.cpp:328) [1027]  (0 ns)
	'load' operation ('b_num_load_13', ../src/ban.cpp:328) on array 'b.num', ../test/vivado_main.cpp:35 [1028]  (1.24 ns)
	blocking operation 1.5 ns on control path)

 <State 100>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_13', ../src/ban.cpp:328) on array 'b.num', ../test/vivado_main.cpp:35 [1028]  (1.24 ns)

 <State 101>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1029]  (6.44 ns)

 <State 102>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1029]  (6.44 ns)

 <State 103>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1029]  (6.44 ns)

 <State 104>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1029]  (6.44 ns)

 <State 105>: 2.02ns
The critical path consists of the following:
	'xor' operation ('xor_ln328', ../src/ban.cpp:328) [1037]  (0 ns)
	'add' operation ('add_ln328_1', ../src/ban.cpp:328) [1039]  (0.781 ns)
	'getelementptr' operation ('b_num_addr_46', ../src/ban.cpp:328) [1041]  (0 ns)
	'load' operation ('b_num_load_14', ../src/ban.cpp:328) on array 'b.num', ../test/vivado_main.cpp:35 [1042]  (1.24 ns)

 <State 106>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_14', ../src/ban.cpp:328) on array 'b.num', ../test/vivado_main.cpp:35 [1042]  (1.24 ns)

 <State 107>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1043]  (6.44 ns)

 <State 108>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1043]  (6.44 ns)

 <State 109>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1043]  (6.44 ns)

 <State 110>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1043]  (6.44 ns)

 <State 111>: 2.57ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_1', ../src/ban.cpp:328) [1047]  (0.548 ns)
	'add' operation ('add_ln328_2', ../src/ban.cpp:328) [1049]  (0.781 ns)
	'getelementptr' operation ('b_num_addr_47', ../src/ban.cpp:328) [1051]  (0 ns)
	'load' operation ('b_num_load_15', ../src/ban.cpp:328) on array 'b.num', ../test/vivado_main.cpp:35 [1052]  (1.24 ns)

 <State 112>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_15', ../src/ban.cpp:328) on array 'b.num', ../test/vivado_main.cpp:35 [1052]  (1.24 ns)

 <State 113>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1053]  (6.44 ns)

 <State 114>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1053]  (6.44 ns)

 <State 115>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1053]  (6.44 ns)

 <State 116>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1053]  (6.44 ns)

 <State 117>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_16', ../src/ban.cpp:77) on array 'b.num', ../test/vivado_main.cpp:35 [1075]  (1.24 ns)

 <State 118>: 0.873ns
The critical path consists of the following:
	'call' operation ('call_ln542', ../src/ban.cpp:542) to 'main_Pipeline_VITIS_LOOP_311_1' [1060]  (0.873 ns)

 <State 119>: 2.57ns
The critical path consists of the following:
	'sub' operation ('sub11_i', ../src/ban.cpp:297) [1064]  (0.548 ns)
	'call' operation ('call_ln290', ../src/ban.cpp:290) to 'main_Pipeline_VITIS_LOOP_315_2' [1065]  (2.02 ns)

 <State 120>: 0ns
The critical path consists of the following:

 <State 121>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_num_load_16', ../src/ban.cpp:77) on array 'b.num', ../test/vivado_main.cpp:35 [1075]  (1.24 ns)
	'fcmp' operation ('tmp_176', ../src/ban.cpp:77) [1082]  (2.78 ns)

 <State 122>: 5.09ns
The critical path consists of the following:
	'fcmp' operation ('tmp_176', ../src/ban.cpp:77) [1082]  (2.78 ns)
	'and' operation ('and_ln77_4', ../src/ban.cpp:77) [1083]  (0.287 ns)
	blocking operation 2.02 ns on control path)

 <State 123>: 0ns
The critical path consists of the following:

 <State 124>: 1.71ns
The critical path consists of the following:
	'load' operation ('idx_tmp_30_loc_load') on local variable 'idx_tmp_30_loc' [1087]  (0 ns)
	'icmp' operation ('icmp_ln92_6', ../src/ban.cpp:92) [1096]  (0.991 ns)
	'select' operation ('select_ln92_1', ../src/ban.cpp:92) [1097]  (0.287 ns)
	'call' operation ('call_ln92', ../src/ban.cpp:92) to 'main_Pipeline_VITIS_LOOP_92_237' [1098]  (0.427 ns)

 <State 125>: 2.37ns
The critical path consists of the following:
	'load' operation ('b_p_load_2', ../src/ban.cpp:100) on array 'b.p', ../test/vivado_main.cpp:35 [1101]  (0.677 ns)
	'add' operation ('tmp', ../src/ban.cpp:100) [1104]  (1.02 ns)
	'store' operation ('store_ln101', ../src/ban.cpp:101) of variable 'tmp', ../src/ban.cpp:100 on array 'b.p', ../test/vivado_main.cpp:35 [1105]  (0.677 ns)

 <State 126>: 3.2ns
The critical path consists of the following:
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [1109]  (0 ns)
	'add' operation ('add_ln104_4', ../src/ban.cpp:104) [1112]  (0.548 ns)
	'select' operation ('select_ln104_4', ../src/ban.cpp:104) [1113]  (0.208 ns)
	'call' operation ('call_ln97', ../src/ban.cpp:97) to 'main_Pipeline_VITIS_LOOP_104_338' [1114]  (2.45 ns)

 <State 127>: 0ns
The critical path consists of the following:

 <State 128>: 2.47ns
The critical path consists of the following:
	'load' operation ('b_num_load_10', ../src/ban.cpp:304) on array 'b.num', ../test/vivado_main.cpp:35 [1123]  (1.24 ns)
	'store' operation ('store_ln304', ../src/ban.cpp:304) of variable 'b_num_load_10', ../src/ban.cpp:304 on array 'b.num', ../test/vivado_main.cpp:35 [1127]  (1.24 ns)

 <State 129>: 2.47ns
The critical path consists of the following:
	'load' operation ('b_num_load_11', ../src/ban.cpp:304) on array 'b.num', ../test/vivado_main.cpp:35 [1124]  (1.24 ns)
	'store' operation ('store_ln304', ../src/ban.cpp:304) of variable 'b_num_load_11', ../src/ban.cpp:304 on array 'b.num', ../test/vivado_main.cpp:35 [1128]  (1.24 ns)

 <State 130>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln304', ../src/ban.cpp:304) of variable 'b_num_load_12', ../src/ban.cpp:304 on array 'b.num', ../test/vivado_main.cpp:35 [1129]  (1.24 ns)

 <State 131>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_17', ../test/vivado_main.cpp:70) on array 'b.num', ../test/vivado_main.cpp:35 [1148]  (1.24 ns)

 <State 132>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_num_load_17', ../test/vivado_main.cpp:70) on array 'b.num', ../test/vivado_main.cpp:35 [1148]  (1.24 ns)
	'fcmp' operation ('tmp_179', ../src/ban.cpp:61) [1176]  (2.78 ns)

 <State 133>: 4.37ns
The critical path consists of the following:
	'load' operation ('b_num_load_20', ../src/ban.cpp:155) on array 'b.num', ../test/vivado_main.cpp:35 [1156]  (1.24 ns)
	'xor' operation ('xor_ln159_6', ../src/ban.cpp:159) [1161]  (0.351 ns)
	'fcmp' operation ('tmp_181', ../src/ban.cpp:61) [1186]  (2.78 ns)

 <State 134>: 5.09ns
The critical path consists of the following:
	'fcmp' operation ('tmp_181', ../src/ban.cpp:61) [1186]  (2.78 ns)
	'and' operation ('and_ln61_11', ../src/ban.cpp:61) [1187]  (0 ns)
	'and' operation ('and_ln61_12', ../src/ban.cpp:61) [1188]  (0.287 ns)
	blocking operation 2.02 ns on control path)

 <State 135>: 6.91ns
The critical path consists of the following:
	'mux' operation ('tmp_183', ../src/ban.cpp:328) [1206]  (0.476 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1207]  (6.44 ns)

 <State 136>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1207]  (6.44 ns)

 <State 137>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1207]  (6.44 ns)

 <State 138>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1207]  (6.44 ns)

 <State 139>: 6.89ns
The critical path consists of the following:
	'select' operation ('select_ln328', ../src/ban.cpp:328) [1216]  (0.449 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1217]  (6.44 ns)

 <State 140>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1217]  (6.44 ns)

 <State 141>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1217]  (6.44 ns)

 <State 142>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1217]  (6.44 ns)

 <State 143>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln329', ../src/ban.cpp:329) of variable 'tmp', ../src/ban.cpp:328 on array 'b.num', ../test/vivado_main.cpp:35 [1218]  (1.24 ns)

 <State 144>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1223]  (6.44 ns)

 <State 145>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1223]  (6.44 ns)

 <State 146>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1223]  (6.44 ns)

 <State 147>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:328) [1223]  (6.44 ns)

 <State 148>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_23', ../src/ban.cpp:77) on array 'b.num', ../test/vivado_main.cpp:35 [1245]  (1.24 ns)

 <State 149>: 0.873ns
The critical path consists of the following:
	'call' operation ('call_ln542', ../src/ban.cpp:542) to 'main_Pipeline_VITIS_LOOP_311_139' [1230]  (0.873 ns)

 <State 150>: 1.1ns
The critical path consists of the following:
	'sub' operation ('sub11_i_i', ../src/ban.cpp:297) [1234]  (0.548 ns)
	'call' operation ('call_ln542', ../src/ban.cpp:542) to 'main_Pipeline_VITIS_LOOP_315_240' [1235]  (0.548 ns)

 <State 151>: 0ns
The critical path consists of the following:

 <State 152>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_num_load_23', ../src/ban.cpp:77) on array 'b.num', ../test/vivado_main.cpp:35 [1245]  (1.24 ns)
	'fcmp' operation ('tmp_187', ../src/ban.cpp:77) [1252]  (2.78 ns)

 <State 153>: 5.09ns
The critical path consists of the following:
	'fcmp' operation ('tmp_187', ../src/ban.cpp:77) [1252]  (2.78 ns)
	'and' operation ('and_ln77_5', ../src/ban.cpp:77) [1253]  (0.287 ns)
	blocking operation 2.02 ns on control path)

 <State 154>: 0ns
The critical path consists of the following:

 <State 155>: 1.71ns
The critical path consists of the following:
	'load' operation ('idx_tmp_33_loc_load') on local variable 'idx_tmp_33_loc' [1257]  (0 ns)
	'icmp' operation ('icmp_ln92_8', ../src/ban.cpp:92) [1266]  (0.991 ns)
	'select' operation ('select_ln92_2', ../src/ban.cpp:92) [1267]  (0.287 ns)
	'call' operation ('call_ln92', ../src/ban.cpp:92) to 'main_Pipeline_VITIS_LOOP_92_242' [1268]  (0.427 ns)

 <State 156>: 2.37ns
The critical path consists of the following:
	'load' operation ('b_p_load_5', ../src/ban.cpp:100) on array 'b.p', ../test/vivado_main.cpp:35 [1271]  (0.677 ns)
	'add' operation ('tmp', ../src/ban.cpp:100) [1274]  (1.02 ns)
	'store' operation ('store_ln101', ../src/ban.cpp:101) of variable 'tmp', ../src/ban.cpp:100 on array 'b.p', ../test/vivado_main.cpp:35 [1275]  (0.677 ns)

 <State 157>: 3.2ns
The critical path consists of the following:
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [1279]  (0 ns)
	'add' operation ('add_ln104_5', ../src/ban.cpp:104) [1282]  (0.548 ns)
	'select' operation ('select_ln104_5', ../src/ban.cpp:104) [1283]  (0.208 ns)
	'call' operation ('call_ln97', ../src/ban.cpp:97) to 'main_Pipeline_VITIS_LOOP_104_343' [1284]  (2.45 ns)

 <State 158>: 0ns
The critical path consists of the following:

 <State 159>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln304', ../src/ban.cpp:304) of variable 'tmp', ../src/ban.cpp:159 on array 'b.num', ../test/vivado_main.cpp:35 [1295]  (1.24 ns)

 <State 160>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln304', ../src/ban.cpp:304) of variable 'tmp', ../src/ban.cpp:159 on array 'b.num', ../test/vivado_main.cpp:35 [1296]  (1.24 ns)

 <State 161>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln290', ../src/ban.cpp:290) of variable 'tmp', ../src/ban.cpp:159 on array 'b.num', ../test/vivado_main.cpp:35 [1301]  (1.24 ns)

 <State 162>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln290', ../src/ban.cpp:290) of variable 'tmp', ../src/ban.cpp:159 on array 'b.num', ../test/vivado_main.cpp:35 [1302]  (1.24 ns)

 <State 163>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_24', ../test/vivado_main.cpp:71) on array 'b.num', ../test/vivado_main.cpp:35 [1321]  (1.24 ns)

 <State 164>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_num_load_24', ../test/vivado_main.cpp:71) on array 'b.num', ../test/vivado_main.cpp:35 [1321]  (1.24 ns)
	'fcmp' operation ('tmp_190', ../src/ban.cpp:61) [1335]  (2.78 ns)

 <State 165>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_190', ../src/ban.cpp:61) [1335]  (2.78 ns)
	'and' operation ('and_ln61_13', ../src/ban.cpp:61) [1336]  (0 ns)
	'and' operation ('and_ln61_14', ../src/ban.cpp:61) [1337]  (0.287 ns)

 <State 166>: 1.67ns
The critical path consists of the following:
	'load' operation ('b_p_load_7', ../src/ban.cpp:61) on array 'b.p', ../test/vivado_main.cpp:35 [1340]  (0.677 ns)
	'icmp' operation ('icmp_ln61_6', ../src/ban.cpp:61) [1341]  (0.991 ns)

 <State 167>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_num_load_27', ../src/ban.cpp:61) on array 'b.num', ../test/vivado_main.cpp:35 [1344]  (1.24 ns)
	'fcmp' operation ('tmp_192', ../src/ban.cpp:61) [1351]  (2.78 ns)

 <State 168>: 4.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_192', ../src/ban.cpp:61) [1351]  (2.78 ns)
	'and' operation ('and_ln61_15', ../src/ban.cpp:61) [1352]  (0.287 ns)
	blocking operation 1.24 ns on control path)

 <State 169>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_28', ../src/ban.cpp:173) on array 'b.num', ../test/vivado_main.cpp:35 [1355]  (1.24 ns)

 <State 170>: 2.02ns
The critical path consists of the following:
	'call' operation ('call_ln542', ../src/ban.cpp:542) to 'main_Pipeline_VITIS_LOOP_169_1' [1358]  (2.02 ns)

 <State 171>: 0ns
The critical path consists of the following:

 <State 172>: 0ns
The critical path consists of the following:

 <State 173>: 0ns
The critical path consists of the following:

 <State 174>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_31', ../src/ban.cpp:77) on array 'b.num', ../test/vivado_main.cpp:35 [1362]  (1.24 ns)

 <State 175>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_num_load_31', ../src/ban.cpp:77) on array 'b.num', ../test/vivado_main.cpp:35 [1362]  (1.24 ns)
	'fcmp' operation ('tmp_194', ../src/ban.cpp:77) [1369]  (2.78 ns)

 <State 176>: 5.09ns
The critical path consists of the following:
	'fcmp' operation ('tmp_194', ../src/ban.cpp:77) [1369]  (2.78 ns)
	'and' operation ('and_ln77_6', ../src/ban.cpp:77) [1370]  (0.287 ns)
	blocking operation 2.02 ns on control path)

 <State 177>: 0ns
The critical path consists of the following:

 <State 178>: 2.24ns
The critical path consists of the following:
	'load' operation ('idx_tmp_36_loc_load') on local variable 'idx_tmp_36_loc' [1374]  (0 ns)
	'sub' operation ('sub_ln92_5', ../src/ban.cpp:92) [1386]  (0.548 ns)
	'xor' operation ('xor_ln100_4', ../src/ban.cpp:100) [1388]  (0 ns)
	'add' operation ('tmp', ../src/ban.cpp:100) [1390]  (1.02 ns)
	'store' operation ('store_ln101', ../src/ban.cpp:101) of variable 'tmp', ../src/ban.cpp:100 on array 'b.p', ../test/vivado_main.cpp:35 [1391]  (0.677 ns)

 <State 179>: 1.42ns
The critical path consists of the following:
	'add' operation ('base', ../src/ban.cpp:97) [1387]  (0.548 ns)
	'icmp' operation ('icmp_ln104_17', ../src/ban.cpp:104) [1392]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [1395]  (0.427 ns)

 <State 180>: 3.2ns
The critical path consists of the following:
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [1395]  (0 ns)
	'add' operation ('add_ln104_6', ../src/ban.cpp:104) [1398]  (0.548 ns)
	'select' operation ('select_ln104_6', ../src/ban.cpp:104) [1399]  (0.208 ns)
	'call' operation ('call_ln97', ../src/ban.cpp:97) to 'main_Pipeline_VITIS_LOOP_104_346' [1400]  (2.45 ns)

 <State 181>: 0ns
The critical path consists of the following:

 <State 182>: 2.47ns
The critical path consists of the following:
	'load' operation ('b_num_load_32', ../src/ban.cpp:354) on array 'b.num', ../test/vivado_main.cpp:35 [1407]  (1.24 ns)
	'store' operation ('store_ln354', ../src/ban.cpp:354) of variable 'b_num_load_32', ../src/ban.cpp:354 on array 'b.num', ../test/vivado_main.cpp:35 [1411]  (1.24 ns)

 <State 183>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln354', ../src/ban.cpp:354) of variable 'b_num_load_33', ../src/ban.cpp:354 on array 'b.num', ../test/vivado_main.cpp:35 [1412]  (1.24 ns)

 <State 184>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_34', ../test/vivado_main.cpp:72) on array 'b.num', ../test/vivado_main.cpp:35 [1431]  (1.24 ns)

 <State 185>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_num_load_34', ../test/vivado_main.cpp:72) on array 'b.num', ../test/vivado_main.cpp:35 [1431]  (1.24 ns)
	'fcmp' operation ('tmp_197', ../src/ban.cpp:61) [1445]  (2.78 ns)

 <State 186>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_197', ../src/ban.cpp:61) [1445]  (2.78 ns)
	'and' operation ('and_ln61_16', ../src/ban.cpp:61) [1446]  (0 ns)
	'and' operation ('and_ln61_17', ../src/ban.cpp:61) [1447]  (0.287 ns)

 <State 187>: 2.37ns
The critical path consists of the following:
	'load' operation ('b_p_load_9', ../src/ban.cpp:395) on array 'b.p', ../test/vivado_main.cpp:35 [1460]  (0.677 ns)
	'sub' operation ('sub_ln395', ../src/ban.cpp:395) [1461]  (1.02 ns)
	'store' operation ('store_ln395', ../src/ban.cpp:395) of variable 'sub_ln395', ../src/ban.cpp:395 on array 'b.p', ../test/vivado_main.cpp:35 [1462]  (0.677 ns)

 <State 188>: 2.02ns
The critical path consists of the following:
	'load' operation ('den_norm_18581018_load') on local variable 'den_norm_18581018' [1453]  (0 ns)
	'call' operation ('call_ln290', ../src/ban.cpp:290) to 'main_Pipeline_VITIS_LOOP_215_1' [1464]  (2.02 ns)

 <State 189>: 0ns
The critical path consists of the following:

 <State 190>: 2.8ns
The critical path consists of the following:
	'load' operation ('eps_0_5_load', ../src/ban.cpp:218) on local variable 'eps[0]' [1450]  (0 ns)
	'call' operation ('call_ret12', ../src/ban.cpp:218) to '_mul.1' [1469]  (2.8 ns)

 <State 191>: 6.89ns
The critical path consists of the following:
	'call' operation ('call_ret12', ../src/ban.cpp:218) to '_mul.1' [1469]  (0.449 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:222) [1473]  (6.44 ns)

 <State 192>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:222) [1473]  (6.44 ns)

 <State 193>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:222) [1473]  (6.44 ns)

 <State 194>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:222) [1473]  (6.44 ns)

 <State 195>: 6.89ns
The critical path consists of the following:
	'call' operation ('call_ret13', ../src/ban.cpp:228) to '_mul.161' [1476]  (0.449 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:231) [1480]  (6.44 ns)

 <State 196>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:231) [1480]  (6.44 ns)

 <State 197>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:231) [1480]  (6.44 ns)

 <State 198>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:231) [1480]  (6.44 ns)

 <State 199>: 6.89ns
The critical path consists of the following:
	'call' operation ('call_ret14', ../src/ban.cpp:235) to '_mul.161' [1483]  (0.449 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:238) [1487]  (6.44 ns)

 <State 200>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [1487]  (6.44 ns)

 <State 201>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [1487]  (6.44 ns)

 <State 202>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [1487]  (6.44 ns)

 <State 203>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [1490]  (7.06 ns)

 <State 204>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [1490]  (7.06 ns)

 <State 205>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [1490]  (7.06 ns)

 <State 206>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [1490]  (7.06 ns)

 <State 207>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [1490]  (7.06 ns)

 <State 208>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [1490]  (7.06 ns)

 <State 209>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [1490]  (7.06 ns)

 <State 210>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [1490]  (7.06 ns)

 <State 211>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [1490]  (7.06 ns)

 <State 212>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_199', ../src/ban.cpp:77) [1502]  (2.78 ns)

 <State 213>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_199', ../src/ban.cpp:77) [1502]  (2.78 ns)
	'and' operation ('and_ln77_7', ../src/ban.cpp:77) [1503]  (0.287 ns)

 <State 214>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln256', ../src/ban.cpp:256) of variable 'tmp', ../src/ban.cpp:255 on array 'b.num', ../test/vivado_main.cpp:35 [1495]  (1.24 ns)

 <State 215>: 2.02ns
The critical path consists of the following:
	'call' operation ('call_ln542', ../src/ban.cpp:542) to 'main_Pipeline_VITIS_LOOP_84_147' [1506]  (2.02 ns)

 <State 216>: 0ns
The critical path consists of the following:

 <State 217>: 2.24ns
The critical path consists of the following:
	'load' operation ('idx_tmp_39_loc_load') on local variable 'idx_tmp_39_loc' [1507]  (0 ns)
	'sub' operation ('sub_ln92_6', ../src/ban.cpp:92) [1519]  (0.548 ns)
	'xor' operation ('xor_ln100_5', ../src/ban.cpp:100) [1521]  (0 ns)
	'add' operation ('tmp', ../src/ban.cpp:100) [1523]  (1.02 ns)
	'store' operation ('store_ln101', ../src/ban.cpp:101) of variable 'tmp', ../src/ban.cpp:100 on array 'b.p', ../test/vivado_main.cpp:35 [1524]  (0.677 ns)

 <State 218>: 1.42ns
The critical path consists of the following:
	'add' operation ('base', ../src/ban.cpp:97) [1520]  (0.548 ns)
	'icmp' operation ('icmp_ln104_19', ../src/ban.cpp:104) [1525]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [1528]  (0.427 ns)

 <State 219>: 3.2ns
The critical path consists of the following:
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [1528]  (0 ns)
	'add' operation ('add_ln104_7', ../src/ban.cpp:104) [1531]  (0.548 ns)
	'select' operation ('select_ln104_7', ../src/ban.cpp:104) [1532]  (0.208 ns)
	'call' operation ('call_ln97', ../src/ban.cpp:97) to 'main_Pipeline_VITIS_LOOP_104_349' [1533]  (2.45 ns)

 <State 220>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_1', ../test/vivado_main.cpp:75) [1574]  (0 ns)
	'load' operation ('n', ../test/vivado_main.cpp:75) on array 'v' [1575]  (0.677 ns)

 <State 221>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_38', ../test/vivado_main.cpp:73) on array 'b.num', ../test/vivado_main.cpp:35 [1567]  (1.24 ns)

 <State 222>: 2.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln73', ../test/vivado_main.cpp:73) [1555]  (0.82 ns)
	'add' operation ('add_ln73', ../test/vivado_main.cpp:73) [1558]  (0.82 ns)
	'getelementptr' operation ('r_num_addr_90', ../test/vivado_main.cpp:73) [1560]  (0 ns)
	'store' operation ('store_ln73', ../test/vivado_main.cpp:73) of variable 'b_num_load_39', ../test/vivado_main.cpp:73 on array 'r.num', ../test/vivado_main.cpp:44 [1572]  (1.24 ns)

 <State 223>: 2.7ns
The critical path consists of the following:
	'load' operation ('b_p_load_10', ../test/vivado_main.cpp:73) on array 'b.p', ../test/vivado_main.cpp:35 [1565]  (0.677 ns)
	'add' operation ('add_ln723', ../src/ban.cpp:723) [1583]  (0.781 ns)
	'getelementptr' operation ('b_num_addr_48', ../src/ban.cpp:723) [1585]  (0 ns)
	'load' operation ('b_num_load_41', ../src/ban.cpp:723) on array 'b.num', ../test/vivado_main.cpp:35 [1586]  (1.24 ns)

 <State 224>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_41', ../src/ban.cpp:723) on array 'b.num', ../test/vivado_main.cpp:35 [1586]  (1.24 ns)

 <State 225>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/ban.cpp:723) [1587]  (6.44 ns)

 <State 226>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/ban.cpp:723) [1587]  (6.44 ns)

 <State 227>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/ban.cpp:723) [1587]  (6.44 ns)

 <State 228>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/ban.cpp:723) [1587]  (6.44 ns)

 <State 229>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln723', ../src/ban.cpp:723) of variable 'add_i', ../src/ban.cpp:723 on array 'b.num', ../test/vivado_main.cpp:35 [1588]  (1.24 ns)

 <State 230>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_42', ../src/ban.cpp:77) on array 'b.num', ../test/vivado_main.cpp:35 [1589]  (1.24 ns)

 <State 231>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_num_load_42', ../src/ban.cpp:77) on array 'b.num', ../test/vivado_main.cpp:35 [1589]  (1.24 ns)
	'fcmp' operation ('tmp_204', ../src/ban.cpp:77) [1596]  (2.78 ns)

 <State 232>: 5.09ns
The critical path consists of the following:
	'fcmp' operation ('tmp_204', ../src/ban.cpp:77) [1596]  (2.78 ns)
	'and' operation ('and_ln77_8', ../src/ban.cpp:77) [1597]  (0.287 ns)
	blocking operation 2.02 ns on control path)

 <State 233>: 0ns
The critical path consists of the following:

 <State 234>: 2.24ns
The critical path consists of the following:
	'load' operation ('idx_tmp_42_loc_load') on local variable 'idx_tmp_42_loc' [1601]  (0 ns)
	'sub' operation ('sub_ln92_7', ../src/ban.cpp:92) [1613]  (0.548 ns)
	'xor' operation ('xor_ln100_6', ../src/ban.cpp:100) [1615]  (0 ns)
	'add' operation ('tmp', ../src/ban.cpp:100) [1617]  (1.02 ns)
	'store' operation ('store_ln101', ../src/ban.cpp:101) of variable 'tmp', ../src/ban.cpp:100 on array 'b.p', ../test/vivado_main.cpp:35 [1618]  (0.677 ns)

 <State 235>: 1.42ns
The critical path consists of the following:
	'add' operation ('base', ../src/ban.cpp:97) [1614]  (0.548 ns)
	'icmp' operation ('icmp_ln104_21', ../src/ban.cpp:104) [1619]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [1622]  (0.427 ns)

 <State 236>: 3.2ns
The critical path consists of the following:
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [1622]  (0 ns)
	'add' operation ('add_ln104_8', ../src/ban.cpp:104) [1625]  (0.548 ns)
	'select' operation ('select_ln104_8', ../src/ban.cpp:104) [1626]  (0.208 ns)
	'call' operation ('call_ln97', ../src/ban.cpp:97) to 'main_Pipeline_VITIS_LOOP_104_352' [1627]  (2.45 ns)

 <State 237>: 0.677ns
The critical path consists of the following:
	'load' operation ('b_p_load_11', ../test/vivado_main.cpp:75) on array 'b.p', ../test/vivado_main.cpp:35 [1634]  (0.677 ns)

 <State 238>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_43', ../test/vivado_main.cpp:75) on array 'b.num', ../test/vivado_main.cpp:35 [1659]  (1.24 ns)

 <State 239>: 1.02ns
The critical path consists of the following:
	'sub' operation ('sub_ln629', ../src/ban.cpp:629) [1637]  (1.02 ns)

 <State 240>: 0ns
The critical path consists of the following:

 <State 241>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln636', ../src/ban.cpp:636) of variable 'n', ../test/vivado_main.cpp:75 on array 'b.num', ../test/vivado_main.cpp:35 [1639]  (1.24 ns)

 <State 242>: 2.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln75', ../test/vivado_main.cpp:75) [1649]  (0.82 ns)
	'add' operation ('add_ln75', ../test/vivado_main.cpp:75) [1652]  (0.82 ns)
	'getelementptr' operation ('r_num_addr_93', ../test/vivado_main.cpp:75) [1654]  (0 ns)
	'store' operation ('store_ln75', ../test/vivado_main.cpp:75) of variable 'b_num_load_44', ../test/vivado_main.cpp:75 on array 'r.num', ../test/vivado_main.cpp:44 [1664]  (1.24 ns)

 <State 243>: 2.47ns
The critical path consists of the following:
	'load' operation ('b_num_load_45', ../test/vivado_main.cpp:75) on array 'b.num', ../test/vivado_main.cpp:35 [1661]  (1.24 ns)
	'store' operation ('store_ln75', ../test/vivado_main.cpp:75) of variable 'b_num_load_45', ../test/vivado_main.cpp:75 on array 'r.num', ../test/vivado_main.cpp:44 [1665]  (1.24 ns)

 <State 244>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_46', ../src/ban.cpp:723) on array 'b.num', ../test/vivado_main.cpp:35 [1680]  (1.24 ns)

 <State 245>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('add_i_i', ../src/ban.cpp:723) [1681]  (6.44 ns)

 <State 246>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('add_i_i', ../src/ban.cpp:723) [1681]  (6.44 ns)

 <State 247>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('add_i_i', ../src/ban.cpp:723) [1681]  (6.44 ns)

 <State 248>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('add_i_i', ../src/ban.cpp:723) [1681]  (6.44 ns)

 <State 249>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln723', ../src/ban.cpp:723) of variable 'add_i_i', ../src/ban.cpp:723 on array 'b.num', ../test/vivado_main.cpp:35 [1682]  (1.24 ns)

 <State 250>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_47', ../src/ban.cpp:77) on array 'b.num', ../test/vivado_main.cpp:35 [1683]  (1.24 ns)

 <State 251>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_num_load_47', ../src/ban.cpp:77) on array 'b.num', ../test/vivado_main.cpp:35 [1683]  (1.24 ns)
	'fcmp' operation ('tmp_209', ../src/ban.cpp:77) [1690]  (2.78 ns)

 <State 252>: 5.09ns
The critical path consists of the following:
	'fcmp' operation ('tmp_209', ../src/ban.cpp:77) [1690]  (2.78 ns)
	'and' operation ('and_ln77_9', ../src/ban.cpp:77) [1691]  (0.287 ns)
	blocking operation 2.02 ns on control path)

 <State 253>: 0ns
The critical path consists of the following:

 <State 254>: 1.71ns
The critical path consists of the following:
	'load' operation ('idx_tmp_45_loc_load') on local variable 'idx_tmp_45_loc' [1695]  (0 ns)
	'icmp' operation ('icmp_ln92_16', ../src/ban.cpp:92) [1704]  (0.991 ns)
	'select' operation ('select_ln92_6', ../src/ban.cpp:92) [1705]  (0.287 ns)
	'call' operation ('call_ln92', ../src/ban.cpp:92) to 'main_Pipeline_VITIS_LOOP_92_254' [1706]  (0.427 ns)

 <State 255>: 2.37ns
The critical path consists of the following:
	'load' operation ('b_p_load_13', ../src/ban.cpp:100) on array 'b.p', ../test/vivado_main.cpp:35 [1709]  (0.677 ns)
	'add' operation ('tmp', ../src/ban.cpp:100) [1712]  (1.02 ns)
	'store' operation ('store_ln101', ../src/ban.cpp:101) of variable 'tmp', ../src/ban.cpp:100 on array 'b.p', ../test/vivado_main.cpp:35 [1713]  (0.677 ns)

 <State 256>: 3.2ns
The critical path consists of the following:
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [1717]  (0 ns)
	'add' operation ('add_ln104_9', ../src/ban.cpp:104) [1720]  (0.548 ns)
	'select' operation ('select_ln104_9', ../src/ban.cpp:104) [1721]  (0.208 ns)
	'call' operation ('call_ln97', ../src/ban.cpp:97) to 'main_Pipeline_VITIS_LOOP_104_355' [1722]  (2.45 ns)

 <State 257>: 0ns
The critical path consists of the following:

 <State 258>: 1.69ns
The critical path consists of the following:
	'load' operation ('b_p_load_12', ../src/ban.cpp:629) on array 'b.p', ../test/vivado_main.cpp:35 [1729]  (0.677 ns)
	'sub' operation ('sub_ln629_1', ../src/ban.cpp:629) [1731]  (1.02 ns)

 <State 259>: 0ns
The critical path consists of the following:

 <State 260>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln636', ../src/ban.cpp:636) of variable 'n', ../test/../src/ban.h:93 on array 'b.num', ../test/vivado_main.cpp:35 [1733]  (1.24 ns)

 <State 261>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_48', ../test/vivado_main.cpp:76) on array 'b.num', ../test/vivado_main.cpp:35 [1753]  (1.24 ns)

 <State 262>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_48', ../test/vivado_main.cpp:76) on array 'b.num', ../test/vivado_main.cpp:35 [1753]  (1.24 ns)

 <State 263>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:744) [1760]  (7.02 ns)

 <State 264>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:744) [1760]  (7.02 ns)

 <State 265>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:744) [1760]  (7.02 ns)

 <State 266>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:744) [1762]  (7.02 ns)

 <State 267>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:744) [1764]  (7.02 ns)

 <State 268>: 1.91ns
The critical path consists of the following:
	'load' operation ('b_p_load_14', ../test/vivado_main.cpp:76) on array 'b.p', ../test/vivado_main.cpp:35 [1752]  (0.677 ns)
	'store' operation ('store_ln76', ../test/vivado_main.cpp:76) of variable 'b_p_load_14', ../test/vivado_main.cpp:76 on array 'r.p', ../test/vivado_main.cpp:44 [1756]  (1.24 ns)

 <State 269>: 2.02ns
The critical path consists of the following:
	'call' operation ('call_ln542', ../src/ban.cpp:542) to 'main_Pipeline_VITIS_LOOP_84_157' [1776]  (2.02 ns)

 <State 270>: 0ns
The critical path consists of the following:

 <State 271>: 2.24ns
The critical path consists of the following:
	'load' operation ('idx_tmp_48_loc_load') on local variable 'idx_tmp_48_loc' [1777]  (0 ns)
	'sub' operation ('sub_ln92_9', ../src/ban.cpp:92) [1789]  (0.548 ns)
	'xor' operation ('xor_ln100_8', ../src/ban.cpp:100) [1791]  (0 ns)
	'add' operation ('tmp', ../src/ban.cpp:100) [1793]  (1.02 ns)
	'store' operation ('store_ln101', ../src/ban.cpp:101) of variable 'tmp', ../src/ban.cpp:100 on array 'b.p', ../test/vivado_main.cpp:35 [1794]  (0.677 ns)

 <State 272>: 1.42ns
The critical path consists of the following:
	'add' operation ('base', ../src/ban.cpp:97) [1790]  (0.548 ns)
	'icmp' operation ('icmp_ln104_25', ../src/ban.cpp:104) [1795]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [1798]  (0.427 ns)

 <State 273>: 3.2ns
The critical path consists of the following:
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [1798]  (0 ns)
	'add' operation ('add_ln104_10', ../src/ban.cpp:104) [1801]  (0.548 ns)
	'select' operation ('select_ln104_10', ../src/ban.cpp:104) [1802]  (0.208 ns)
	'call' operation ('call_ln97', ../src/ban.cpp:97) to 'main_Pipeline_VITIS_LOOP_104_359' [1803]  (2.45 ns)

 <State 274>: 0ns
The critical path consists of the following:

 <State 275>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_51', ../test/vivado_main.cpp:77) on array 'b.num', ../test/vivado_main.cpp:35 [1824]  (1.24 ns)

 <State 276>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_num_load_51', ../test/vivado_main.cpp:77) on array 'b.num', ../test/vivado_main.cpp:35 [1824]  (1.24 ns)
	'fcmp' operation ('tmp_215', ../src/ban.cpp:61) [1838]  (2.78 ns)

 <State 277>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:765) [1843]  (7.06 ns)

 <State 278>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:765) [1843]  (7.06 ns)

 <State 279>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:765) [1843]  (7.06 ns)

 <State 280>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:765) [1843]  (7.06 ns)

 <State 281>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:765) [1843]  (7.06 ns)

 <State 282>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:765) [1843]  (7.06 ns)

 <State 283>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:765) [1843]  (7.06 ns)

 <State 284>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:765) [1843]  (7.06 ns)

 <State 285>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:765) [1843]  (7.06 ns)

 <State 286>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:765) [1845]  (7.06 ns)

 <State 287>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_217', ../src/ban.cpp:77) [1855]  (2.78 ns)
	'and' operation ('and_ln77_11', ../src/ban.cpp:77) [1856]  (0.287 ns)

 <State 288>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln766', ../src/ban.cpp:766) of variable 'tmp', ../src/ban.cpp:765 on array 'b.num', ../test/vivado_main.cpp:35 [1848]  (1.24 ns)

 <State 289>: 2.02ns
The critical path consists of the following:
	'call' operation ('call_ln542', ../src/ban.cpp:542) to 'main_Pipeline_VITIS_LOOP_84_160' [1859]  (2.02 ns)

 <State 290>: 0ns
The critical path consists of the following:

 <State 291>: 2.24ns
The critical path consists of the following:
	'load' operation ('idx_tmp_51_loc_load') on local variable 'idx_tmp_51_loc' [1860]  (0 ns)
	'sub' operation ('sub_ln92_10', ../src/ban.cpp:92) [1872]  (0.548 ns)
	'xor' operation ('xor_ln100_9', ../src/ban.cpp:100) [1874]  (0 ns)
	'add' operation ('tmp', ../src/ban.cpp:100) [1876]  (1.02 ns)
	'store' operation ('store_ln101', ../src/ban.cpp:101) of variable 'tmp', ../src/ban.cpp:100 on array 'b.p', ../test/vivado_main.cpp:35 [1877]  (0.677 ns)

 <State 292>: 1.42ns
The critical path consists of the following:
	'add' operation ('base', ../src/ban.cpp:97) [1873]  (0.548 ns)
	'icmp' operation ('icmp_ln104_27', ../src/ban.cpp:104) [1878]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [1881]  (0.427 ns)

 <State 293>: 3.2ns
The critical path consists of the following:
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [1881]  (0 ns)
	'add' operation ('add_ln104_11', ../src/ban.cpp:104) [1884]  (0.548 ns)
	'select' operation ('select_ln104_11', ../src/ban.cpp:104) [1885]  (0.208 ns)
	'call' operation ('call_ln97', ../src/ban.cpp:97) to 'main_Pipeline_VITIS_LOOP_104_362' [1886]  (2.45 ns)

 <State 294>: 1.02ns
The critical path consists of the following:
	'add' operation ('idx', ../test/vivado_main.cpp:78) [1893]  (1.02 ns)

 <State 295>: 1.91ns
The critical path consists of the following:
	'load' operation ('b_p_load_16', ../test/vivado_main.cpp:78) on array 'b.p', ../test/vivado_main.cpp:35 [1908]  (0.677 ns)
	'store' operation ('store_ln78', ../test/vivado_main.cpp:78) of variable 'b_p_load_16', ../test/vivado_main.cpp:78 on array 'r.p', ../test/vivado_main.cpp:44 [1912]  (1.24 ns)

 <State 296>: 2.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln78', ../test/vivado_main.cpp:78) [1898]  (0.82 ns)
	'add' operation ('add_ln78_1', ../test/vivado_main.cpp:78) [1901]  (0.82 ns)
	'getelementptr' operation ('r_num_addr_102', ../test/vivado_main.cpp:78) [1903]  (0 ns)
	'store' operation ('store_ln78', ../test/vivado_main.cpp:78) of variable 'b_num_load_55', ../test/vivado_main.cpp:78 on array 'r.num', ../test/vivado_main.cpp:44 [1914]  (1.24 ns)

 <State 297>: 2.47ns
The critical path consists of the following:
	'load' operation ('b_num_load_56', ../test/vivado_main.cpp:78) on array 'b.num', ../test/vivado_main.cpp:35 [1911]  (1.24 ns)
	'store' operation ('store_ln78', ../test/vivado_main.cpp:78) of variable 'b_num_load_56', ../test/vivado_main.cpp:78 on array 'r.num', ../test/vivado_main.cpp:44 [1915]  (1.24 ns)

 <State 298>: 0.873ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'main_Pipeline_VITIS_LOOP_21_163' [1940]  (0.873 ns)

 <State 299>: 2.78ns
The critical path consists of the following:
	'load' operation ('b1500_num_load') on local variable 'b1500_num_load_loc' [1944]  (0 ns)
	'fcmp' operation ('tmp_134', ../src/ban.cpp:61) [1959]  (2.78 ns)

 <State 300>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_134', ../src/ban.cpp:61) [1959]  (2.78 ns)
	'and' operation ('and_ln61_4', ../src/ban.cpp:61) [1960]  (0.287 ns)
	'or' operation ('or_ln61_7', ../src/ban.cpp:61) [1969]  (0.287 ns)
	multiplexor before 'phi' operation ('ref_tmp224_1_0_0', ../src/ban.cpp:208) with incoming values : ('ref_tmp224_1_0_ret', ../src/ban.cpp:208) [1979]  (0.427 ns)
	blocking operation 0.049 ns on control path)

 <State 301>: 0.476ns
The critical path consists of the following:
	'call' operation ('call_ret9', ../src/ban.cpp:208) to 'mul_body.1' [1972]  (0.476 ns)

 <State 302>: 1.24ns
The critical path consists of the following:
	'phi' operation ('ref_tmp224_0249_0', ../src/ban.cpp:208) with incoming values : ('call_ret1', ../src/ban.cpp:208) [1982]  (0 ns)
	'store' operation ('store_ln90', ../test/vivado_main.cpp:90) of variable 'ref_tmp224_0249_0', ../src/ban.cpp:208 on array 'r.p', ../test/vivado_main.cpp:44 [1984]  (1.24 ns)

 <State 303>: 1.24ns
The critical path consists of the following:
	'phi' operation ('ref_tmp224_1_2_0', ../src/ban.cpp:208) with incoming values : ('ref_tmp224_1_2_ret', ../src/ban.cpp:208) [1981]  (0 ns)
	'store' operation ('store_ln90', ../test/vivado_main.cpp:90) of variable 'ref_tmp224_1_2_0', ../src/ban.cpp:208 on array 'r.num', ../test/vivado_main.cpp:44 [1987]  (1.24 ns)

 <State 304>: 0ns
The critical path consists of the following:

 <State 305>: 0.427ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'main_Pipeline_VITIS_LOOP_187_167' [1991]  (0.427 ns)

 <State 306>: 0.873ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'main_Pipeline_VITIS_LOOP_187_167' [1991]  (0.873 ns)

 <State 307>: 2.78ns
The critical path consists of the following:
	'load' operation ('b1500_num_0_2_loc_load') on local variable 'b1500_num_0_2_loc' [1994]  (0 ns)
	'fcmp' operation ('tmp_150', ../src/ban.cpp:77) [2001]  (2.78 ns)

 <State 308>: 3.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_150', ../src/ban.cpp:77) [2001]  (2.78 ns)
	'and' operation ('and_ln77', ../src/ban.cpp:77) [2002]  (0.287 ns)
	multiplexor before 'phi' operation ('b1500_num_2_9') with incoming values : ('b1500_num_2_0_loc_load') ('b1500_num_2_2_loc_load') ('b1500_num_2_4_loc_load') ('b1500_num_2_7_loc_load') [2036]  (0.525 ns)

 <State 309>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'main_Pipeline_VITIS_LOOP_84_168' [2005]  (0.446 ns)

 <State 310>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_19_loc_load') on local variable 'idx_tmp_19_loc' [2006]  (0 ns)
	'icmp' operation ('icmp_ln92', ../src/ban.cpp:92) [2008]  (0.991 ns)
	multiplexor before 'phi' operation ('b1500_num_2_6') with incoming values : ('b1500_num_2_2_loc_load') ('b1500_num_2_4_loc_load') [2021]  (0.427 ns)

 <State 311>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln92', ../src/ban.cpp:92) to 'main_Pipeline_VITIS_LOOP_92_269' [2012]  (0.446 ns)

 <State 312>: 2.07ns
The critical path consists of the following:
	'sub' operation ('tmp', ../src/ban.cpp:92) [2016]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [2017]  (0.548 ns)
	'icmp' operation ('icmp_ln104', ../src/ban.cpp:104) [2018]  (0.446 ns)
	multiplexor before 'phi' operation ('b1500_num_2_9') with incoming values : ('b1500_num_2_0_loc_load') ('b1500_num_2_2_loc_load') ('b1500_num_2_4_loc_load') ('b1500_num_2_7_loc_load') [2036]  (0.525 ns)

 <State 313>: 1.18ns
The critical path consists of the following:
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [2025]  (0 ns)
	'add' operation ('add_ln104', ../src/ban.cpp:104) [2028]  (0.548 ns)
	'select' operation ('select_ln104', ../src/ban.cpp:104) [2029]  (0.208 ns)
	'call' operation ('call_ln97', ../src/ban.cpp:97) to 'main_Pipeline_VITIS_LOOP_104_370' [2030]  (0.427 ns)

 <State 314>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln97', ../src/ban.cpp:97) to 'main_Pipeline_VITIS_LOOP_104_370' [2030]  (1.13 ns)

 <State 315>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('r_p_addr_14', ../test/vivado_main.cpp:101) [2070]  (0 ns)
	'store' operation ('store_ln101', ../test/vivado_main.cpp:101) of constant 2 on array 'r.p', ../test/vivado_main.cpp:44 [2071]  (1.24 ns)

 <State 316>: 1.24ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:92) [2039]  (0 ns)
	'store' operation ('store_ln91', ../test/vivado_main.cpp:91) of variable 'zext_ln91', ../test/vivado_main.cpp:91 on array 'r.p', ../test/vivado_main.cpp:44 [2042]  (1.24 ns)

 <State 317>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln91', ../test/vivado_main.cpp:91) of variable 'b1500_num_2_9' on array 'r.num', ../test/vivado_main.cpp:44 [2045]  (1.24 ns)

 <State 318>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret2', ../test/vivado_main.cpp:96) to 'operator/.1' [2050]  (0.476 ns)
	'store' operation ('store_ln96', ../test/vivado_main.cpp:96) of variable 'ref_tmp233_s', ../test/vivado_main.cpp:96 on array 'r.p', ../test/vivado_main.cpp:44 [2056]  (1.24 ns)

 <State 319>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln102', ../test/vivado_main.cpp:102) of constant 1 on array 'r.num', ../test/vivado_main.cpp:44 [2077]  (1.24 ns)

 <State 320>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln96', ../test/vivado_main.cpp:96) of variable 'ref_tmp233_1', ../test/vivado_main.cpp:96 on array 'r.num', ../test/vivado_main.cpp:44 [2057]  (1.24 ns)

 <State 321>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln96', ../test/vivado_main.cpp:96) of variable 'ref_tmp233_1_1', ../test/vivado_main.cpp:96 on array 'r.num', ../test/vivado_main.cpp:44 [2058]  (1.24 ns)

 <State 322>: 2.78ns
The critical path consists of the following:
	'load' operation ('b8_num_load_10') on local variable 'b8_num_load_3_loc' [2091]  (0 ns)
	'fcmp' operation ('tmp_152', ../src/ban.cpp:77) [2098]  (2.78 ns)

 <State 323>: 3.54ns
The critical path consists of the following:
	'fcmp' operation ('tmp_152', ../src/ban.cpp:77) [2098]  (2.78 ns)
	'and' operation ('and_ln77_2', ../src/ban.cpp:77) [2099]  (0.287 ns)
	multiplexor before 'phi' operation ('b8_num_load_6') with incoming values : ('b8_num_load_8') ('b8_num_load_11') ('b8_num_load_14') [2133]  (0.476 ns)

 <State 324>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'main_Pipeline_VITIS_LOOP_84_174' [2102]  (0.446 ns)

 <State 325>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_25_loc_load') on local variable 'idx_tmp_25_loc' [2103]  (0 ns)
	'icmp' operation ('icmp_ln92_1', ../src/ban.cpp:92) [2105]  (0.991 ns)
	multiplexor before 'phi' operation ('b8_num_load_6966') with incoming values : ('b8_num_load_8') ('b8_num_load_11') [2118]  (0.427 ns)

 <State 326>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln92', ../src/ban.cpp:92) to 'main_Pipeline_VITIS_LOOP_92_275' [2109]  (0.446 ns)

 <State 327>: 2.02ns
The critical path consists of the following:
	'sub' operation ('tmp', ../src/ban.cpp:92) [2113]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [2114]  (0.548 ns)
	'icmp' operation ('icmp_ln104_9', ../src/ban.cpp:104) [2115]  (0.446 ns)
	multiplexor before 'phi' operation ('b8_num_load_6') with incoming values : ('b8_num_load_8') ('b8_num_load_11') ('b8_num_load_14') [2133]  (0.476 ns)

 <State 328>: 1.18ns
The critical path consists of the following:
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [2122]  (0 ns)
	'add' operation ('add_ln104_2', ../src/ban.cpp:104) [2125]  (0.548 ns)
	'select' operation ('select_ln104_2', ../src/ban.cpp:104) [2126]  (0.208 ns)
	'call' operation ('call_ln97', ../src/ban.cpp:97) to 'main_Pipeline_VITIS_LOOP_104_376' [2127]  (0.427 ns)

 <State 329>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln97', ../src/ban.cpp:97) to 'main_Pipeline_VITIS_LOOP_104_376' [2127]  (1.13 ns)

 <State 330>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:744) [2148]  (7.02 ns)

 <State 331>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:744) [2148]  (7.02 ns)

 <State 332>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:744) [2148]  (7.02 ns)

 <State 333>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:744) [2149]  (7.02 ns)

 <State 334>: 3.54ns
The critical path consists of the following:
	'fcmp' operation ('tmp_159', ../src/ban.cpp:77) [2157]  (2.78 ns)
	'and' operation ('and_ln77_3', ../src/ban.cpp:77) [2158]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:744) ('b5_num_load_10') ('b5_num_load_13') [2193]  (0.476 ns)

 <State 335>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln744', ../src/ban.cpp:744) to 'main_Pipeline_VITIS_LOOP_84_177' [2161]  (0.446 ns)

 <State 336>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_loc_load') on local variable 'idx_tmp_loc' [2162]  (0 ns)
	'icmp' operation ('icmp_ln92_2', ../src/ban.cpp:92) [2164]  (0.991 ns)
	multiplexor before 'phi' operation ('b5.num[2]') with incoming values : ('tmp', ../src/ban.cpp:744) ('b5_num_load_10') [2178]  (0.427 ns)

 <State 337>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln744', ../src/ban.cpp:744) to 'main_Pipeline_VITIS_LOOP_92_278' [2168]  (0.446 ns)

 <State 338>: 2.02ns
The critical path consists of the following:
	'sub' operation ('sub_ln92_2', ../src/ban.cpp:92) [2172]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [2173]  (0.548 ns)
	'icmp' operation ('icmp_ln104_11', ../src/ban.cpp:104) [2175]  (0.446 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:744) ('b5_num_load_10') ('b5_num_load_13') [2193]  (0.476 ns)

 <State 339>: 1.18ns
The critical path consists of the following:
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [2182]  (0 ns)
	'add' operation ('add_ln104_3', ../src/ban.cpp:104) [2185]  (0.548 ns)
	'select' operation ('select_ln104_3', ../src/ban.cpp:104) [2186]  (0.208 ns)
	'call' operation ('call_ln744', ../src/ban.cpp:744) to 'main_Pipeline_VITIS_LOOP_104_379' [2187]  (0.427 ns)

 <State 340>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln744', ../src/ban.cpp:744) to 'main_Pipeline_VITIS_LOOP_104_379' [2187]  (1.13 ns)

 <State 341>: 0.476ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:744) ('b5_num_load_10') ('b5_num_load_13') [2193]  (0.476 ns)

 <State 342>: 1.24ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:100) [2196]  (0 ns)
	'store' operation ('store_ln105', ../test/vivado_main.cpp:105) of variable 'sext_ln105', ../test/vivado_main.cpp:105 on array 'r.p', ../test/vivado_main.cpp:44 [2204]  (1.24 ns)

 <State 343>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln105', ../test/vivado_main.cpp:105) of variable 'tmp' on array 'r.num', ../test/vivado_main.cpp:44 [2207]  (1.24 ns)

 <State 344>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln106', ../test/vivado_main.cpp:106) of constant 0 on array 'r.num', ../test/vivado_main.cpp:44 [2211]  (1.24 ns)

 <State 345>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln107', ../test/vivado_main.cpp:107) of constant 0 on array 'r.num', ../test/vivado_main.cpp:44 [2215]  (1.24 ns)

 <State 346>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('r_p_addr_25', ../test/vivado_main.cpp:107) [2213]  (0 ns)
	'store' operation ('store_ln107', ../test/vivado_main.cpp:107) of constant 0 on array 'r.p', ../test/vivado_main.cpp:44 [2214]  (1.24 ns)

 <State 347>: 1.4ns
The critical path consists of the following:
	'load' operation ('i', ../test/vivado_main.cpp:111) on local variable 'i' [2224]  (0 ns)
	'getelementptr' operation ('r_p_addr_26', ../test/vivado_main.cpp:112) [2236]  (0 ns)
	'load' operation ('r_p_load', ../test/vivado_main.cpp:112) on array 'r.p', ../test/vivado_main.cpp:44 [2237]  (1.24 ns)
	blocking operation 0.165 ns on control path)

 <State 348>: 4.02ns
The critical path consists of the following:
	'load' operation ('r_p_load', ../test/vivado_main.cpp:112) on array 'r.p', ../test/vivado_main.cpp:44 [2237]  (1.24 ns)
	'call' operation ('call_ret11', ../test/vivado_main.cpp:112) to 'operator+.3' [2238]  (2.78 ns)

 <State 349>: 7.01ns
The critical path consists of the following:
	'call' operation ('call_ret11', ../test/vivado_main.cpp:112) to 'operator+.3' [2238]  (7.01 ns)

 <State 350>: 0.427ns
The critical path consists of the following:
	'store' operation ('store_ln112', ../test/vivado_main.cpp:112) of variable 'f.num[0]', ../test/vivado_main.cpp:112 on local variable 'f.num[0]' [2243]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
