

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Dec  6 16:38:45 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     2.679|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    8|    8| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @"pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4>"(i360* %q_input_1_V, i16* %layer4_out_0_V, i16* %layer4_out_1_V, i16* %layer4_out_2_V, i16* %layer4_out_3_V, i16* %layer4_out_4_V, i16* %layer4_out_5_V, i16* %layer4_out_6_V, i16* %layer4_out_7_V, i16* %layer4_out_8_V, i16* %layer4_out_9_V, i16* %layer4_out_10_V, i16* %layer4_out_11_V, i16* %layer4_out_12_V, i16* %layer4_out_13_V, i16* %layer4_out_14_V, i16* %layer4_out_15_V, i16* %layer4_out_16_V, i16* %layer4_out_17_V, i16* %layer4_out_18_V, i16* %layer4_out_19_V, i16* %layer4_out_20_V, i16* %layer4_out_21_V, i16* %layer4_out_22_V, i16* %layer4_out_23_V, i16* %layer4_out_24_V, i16* %layer4_out_25_V, i16* %layer4_out_26_V, i16* %layer4_out_27_V, i16* %layer4_out_28_V, i16* %layer4_out_29_V, i16* %layer4_out_30_V, i16* %layer4_out_31_V, i16* %layer4_out_32_V, i16* %layer4_out_33_V, i16* %layer4_out_34_V, i16* %layer4_out_35_V, i16* %layer4_out_36_V, i16* %layer4_out_37_V, i16* %layer4_out_38_V, i16* %layer4_out_39_V, i16* %layer4_out_40_V, i16* %layer4_out_41_V, i16* %layer4_out_42_V, i16* %layer4_out_43_V, i16* %layer4_out_44_V, i16* %layer4_out_45_V, i16* %layer4_out_46_V, i16* %layer4_out_47_V, i16* %layer4_out_48_V, i16* %layer4_out_49_V, i16* %layer4_out_50_V, i16* %layer4_out_51_V, i16* %layer4_out_52_V, i16* %layer4_out_53_V, i16* %layer4_out_54_V, i16* %layer4_out_55_V, i16* %layer4_out_56_V, i16* %layer4_out_57_V, i16* %layer4_out_58_V, i16* %layer4_out_59_V)"   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.67>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str4) nounwind" [firmware/myproject.cpp:15]   --->   Operation 4 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_59_V), !map !83"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_58_V), !map !89"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_57_V), !map !95"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_56_V), !map !101"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_55_V), !map !107"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_54_V), !map !113"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_53_V), !map !119"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_52_V), !map !125"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_51_V), !map !131"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_50_V), !map !137"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_49_V), !map !143"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_48_V), !map !149"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_47_V), !map !155"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_46_V), !map !161"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_45_V), !map !167"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_44_V), !map !173"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_43_V), !map !179"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_42_V), !map !185"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_41_V), !map !191"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_40_V), !map !197"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_39_V), !map !203"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_38_V), !map !209"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_37_V), !map !215"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_36_V), !map !221"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_35_V), !map !227"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_34_V), !map !233"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_33_V), !map !239"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_32_V), !map !245"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_31_V), !map !251"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_30_V), !map !257"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_29_V), !map !263"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_28_V), !map !269"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_27_V), !map !275"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_26_V), !map !281"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_25_V), !map !287"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_24_V), !map !293"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_23_V), !map !299"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_22_V), !map !305"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_21_V), !map !311"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_20_V), !map !317"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_19_V), !map !323"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_18_V), !map !329"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_17_V), !map !335"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_16_V), !map !341"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_15_V), !map !347"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_14_V), !map !353"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_13_V), !map !359"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_12_V), !map !365"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_11_V), !map !371"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_10_V), !map !377"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_9_V), !map !383"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_8_V), !map !389"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_7_V), !map !395"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_6_V), !map !401"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_5_V), !map !407"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_4_V), !map !413"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_3_V), !map !419"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_2_V), !map !425"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_1_V), !map !431"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer4_out_0_V), !map !437"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i360* %q_input_1_V), !map !443"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 66 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i360* %q_input_1_V, [7 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_0_V, i16* %layer4_out_1_V, i16* %layer4_out_2_V, i16* %layer4_out_3_V, i16* %layer4_out_4_V, i16* %layer4_out_5_V, i16* %layer4_out_6_V, i16* %layer4_out_7_V, i16* %layer4_out_8_V, i16* %layer4_out_9_V, i16* %layer4_out_10_V, i16* %layer4_out_11_V, i16* %layer4_out_12_V, i16* %layer4_out_13_V, i16* %layer4_out_14_V, i16* %layer4_out_15_V, i16* %layer4_out_16_V, i16* %layer4_out_17_V, i16* %layer4_out_18_V, i16* %layer4_out_19_V, i16* %layer4_out_20_V, i16* %layer4_out_21_V, i16* %layer4_out_22_V, i16* %layer4_out_23_V, i16* %layer4_out_24_V, i16* %layer4_out_25_V, i16* %layer4_out_26_V, i16* %layer4_out_27_V, i16* %layer4_out_28_V, i16* %layer4_out_29_V, i16* %layer4_out_30_V, i16* %layer4_out_31_V, i16* %layer4_out_32_V, i16* %layer4_out_33_V, i16* %layer4_out_34_V, i16* %layer4_out_35_V, i16* %layer4_out_36_V, i16* %layer4_out_37_V, i16* %layer4_out_38_V, i16* %layer4_out_39_V, i16* %layer4_out_40_V, i16* %layer4_out_41_V, i16* %layer4_out_42_V, i16* %layer4_out_43_V, i16* %layer4_out_44_V, i16* %layer4_out_45_V, i16* %layer4_out_46_V, i16* %layer4_out_47_V, i16* %layer4_out_48_V, i16* %layer4_out_49_V, i16* %layer4_out_50_V, i16* %layer4_out_51_V, i16* %layer4_out_52_V, i16* %layer4_out_53_V, i16* %layer4_out_54_V, i16* %layer4_out_55_V, i16* %layer4_out_56_V, i16* %layer4_out_57_V, i16* %layer4_out_58_V, i16* %layer4_out_59_V, [7 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [firmware/myproject.cpp:14]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/2] (2.67ns)   --->   "call fastcc void @"pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4>"(i360* %q_input_1_V, i16* %layer4_out_0_V, i16* %layer4_out_1_V, i16* %layer4_out_2_V, i16* %layer4_out_3_V, i16* %layer4_out_4_V, i16* %layer4_out_5_V, i16* %layer4_out_6_V, i16* %layer4_out_7_V, i16* %layer4_out_8_V, i16* %layer4_out_9_V, i16* %layer4_out_10_V, i16* %layer4_out_11_V, i16* %layer4_out_12_V, i16* %layer4_out_13_V, i16* %layer4_out_14_V, i16* %layer4_out_15_V, i16* %layer4_out_16_V, i16* %layer4_out_17_V, i16* %layer4_out_18_V, i16* %layer4_out_19_V, i16* %layer4_out_20_V, i16* %layer4_out_21_V, i16* %layer4_out_22_V, i16* %layer4_out_23_V, i16* %layer4_out_24_V, i16* %layer4_out_25_V, i16* %layer4_out_26_V, i16* %layer4_out_27_V, i16* %layer4_out_28_V, i16* %layer4_out_29_V, i16* %layer4_out_30_V, i16* %layer4_out_31_V, i16* %layer4_out_32_V, i16* %layer4_out_33_V, i16* %layer4_out_34_V, i16* %layer4_out_35_V, i16* %layer4_out_36_V, i16* %layer4_out_37_V, i16* %layer4_out_38_V, i16* %layer4_out_39_V, i16* %layer4_out_40_V, i16* %layer4_out_41_V, i16* %layer4_out_42_V, i16* %layer4_out_43_V, i16* %layer4_out_44_V, i16* %layer4_out_45_V, i16* %layer4_out_46_V, i16* %layer4_out_47_V, i16* %layer4_out_48_V, i16* %layer4_out_49_V, i16* %layer4_out_50_V, i16* %layer4_out_51_V, i16* %layer4_out_52_V, i16* %layer4_out_53_V, i16* %layer4_out_54_V, i16* %layer4_out_55_V, i16* %layer4_out_56_V, i16* %layer4_out_57_V, i16* %layer4_out_58_V, i16* %layer4_out_59_V)"   --->   Operation 69 'call' <Predicate = true> <Delay = 2.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:35]   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 2.68ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4>' [127]  (2.68 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
