<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64ISelLowering.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">14.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AArch64ISelLowering.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64ISelLowering_8h_source.html">AArch64ISelLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64CallingConvention_8h_source.html">AArch64CallingConvention.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64ExpandImm_8h_source.html">AArch64ExpandImm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MachineFunctionInfo_8h_source.html">AArch64MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64PerfectShuffle_8h_source.html">AArch64PerfectShuffle.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterInfo_8h_source.html">AArch64RegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64AddressingModes_8h_source.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64BaseInfo_8h_source.html">Utils/AArch64BaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="APFloat_8h_source.html">llvm/ADT/APFloat.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="APInt_8h_source.html">llvm/ADT/APInt.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ArrayRef_8h_source.html">llvm/ADT/ArrayRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringRef_8h_source.html">llvm/ADT/StringRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Triple_8h_source.html">llvm/ADT/Triple.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Twine_8h_source.html">llvm/ADT/Twine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MemoryLocation_8h_source.html">llvm/Analysis/MemoryLocation.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ObjCARCUtil_8h_source.html">llvm/Analysis/ObjCARCUtil.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="VectorUtils_8h_source.html">llvm/Analysis/VectorUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2CodeGen_2Analysis_8h_source.html">llvm/CodeGen/Analysis.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CallingConvLower_8h_source.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ISDOpcodes_8h_source.html">llvm/CodeGen/ISDOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineMemOperand_8h_source.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RuntimeLibcalls_8h_source.html">llvm/CodeGen/RuntimeLibcalls.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAG_8h_source.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAGNodes_8h_source.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetCallingConv_8h_source.html">llvm/CodeGen/TargetCallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ValueTypes_8h_source.html">llvm/CodeGen/ValueTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Attributes_8h_source.html">llvm/IR/Attributes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DataLayout_8h_source.html">llvm/IR/DataLayout.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugLoc_8h_source.html">llvm/IR/DebugLoc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DerivedTypes_8h_source.html">llvm/IR/DerivedTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GetElementPtrTypeIterator_8h_source.html">llvm/IR/GetElementPtrTypeIterator.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalValue_8h_source.html">llvm/IR/GlobalValue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IRBuilder_8h_source.html">llvm/IR/IRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IR_2Instruction_8h_source.html">llvm/IR/Instruction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Instructions_8h_source.html">llvm/IR/Instructions.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IntrinsicInst_8h_source.html">llvm/IR/IntrinsicInst.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Intrinsics_8h_source.html">llvm/IR/Intrinsics.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAArch64.h&quot;</code><br />
<code>#include &quot;<a class="el" href="Module_8h_source.html">llvm/IR/Module.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="OperandTraits_8h_source.html">llvm/IR/OperandTraits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PatternMatch_8h_source.html">llvm/IR/PatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Type_8h_source.html">llvm/IR/Type.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Use_8h_source.html">llvm/IR/Use.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Value_8h_source.html">llvm/IR/Value.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCRegisterInfo_8h_source.html">llvm/MC/MCRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Casting_8h_source.html">llvm/Support/Casting.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_8h_source.html">llvm/Support/CodeGen.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Compiler_8h_source.html">llvm/Support/Compiler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="KnownBits_8h_source.html">llvm/Support/KnownBits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineValueType_8h_source.html">llvm/Support/MachineValueType.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;bitset&gt;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;cctype&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;cstdlib&gt;</code><br />
<code>#include &lt;iterator&gt;</code><br />
<code>#include &lt;limits&gt;</code><br />
<code>#include &lt;tuple&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
<code>#include &quot;AArch64GenAsmMatcher.inc&quot;</code><br />
</div>
<p><a href="AArch64ISelLowering_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGenericSetCCInfo.html">GenericSetCCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to keep track of ISD::SET_CC operands.  <a href="structGenericSetCCInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAArch64SetCCInfo.html">AArch64SetCCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to keep track of a SET_CC lowered into AArch64 code.  <a href="structAArch64SetCCInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionSetCCInfo.html">SetCCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to keep track of SetCC information.  <a href="unionSetCCInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to be able to read SetCC information.  <a href="structSetCCInfoAndKind.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-lower&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3612a9f67cfd6294483557fe592ad037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="el" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>,  <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,  <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a3612a9f67cfd6294483557fe592ad037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e769d29cd5e6ae3becf6fc0afec9e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3e769d29cd5e6ae3becf6fc0afec9e06">LCALLNAME4</a>(<a class="el" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>,  <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)</td></tr>
<tr class="separator:a3e769d29cd5e6ae3becf6fc0afec9e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3aa65ce9bb27dc1f4c2ecd0bb4f641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aeb3aa65ce9bb27dc1f4c2ecd0bb4f641">LCALLNAME5</a>(<a class="el" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>,  <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)</td></tr>
<tr class="separator:aeb3aa65ce9bb27dc1f4c2ecd0bb4f641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb469989985105371cdb192ac9a26f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8fb469989985105371cdb192ac9a26f1">MAKE_CASE</a>(V)</td></tr>
<tr class="separator:a8fb469989985105371cdb192ac9a26f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97de2baad077d3029a9cb8f211cf67c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a97de2baad077d3029a9cb8f211cf67c1">GET_REGISTER_MATCHER</a></td></tr>
<tr class="separator:a97de2baad077d3029a9cb8f211cf67c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ada83aca5979cc25fd3af0d660cb50d3d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3d">PredicateConstraint</a> { <a class="el" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f">Upl</a>
, <a class="el" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3da16bbb9c27b36802b223e886f6a9527a0">Upa</a>
, <a class="el" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3dae962ea8b0b3a376575ad0e616eeac474">Invalid</a>
 }</td></tr>
<tr class="separator:ada83aca5979cc25fd3af0d660cb50d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a38e4db8f05f5d3fe014af90a4fe9993b">STATISTIC</a> (NumTailCalls, &quot;Number of tail <a class="el" href="LibCallsShrinkWrap_8cpp.html#ad69a360cbb9e0e837f4dbf4d33af74d8">calls</a>&quot;)</td></tr>
<tr class="separator:a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967be3ec17a5edbe4fd5b45cd2bc75e7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a967be3ec17a5edbe4fd5b45cd2bc75e7">STATISTIC</a> (NumShiftInserts, &quot;Number of vector shift inserts&quot;)</td></tr>
<tr class="separator:a967be3ec17a5edbe4fd5b45cd2bc75e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f96d02cdaf11793d6e4cec4462ae26"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a53f96d02cdaf11793d6e4cec4462ae26">STATISTIC</a> (NumOptimizedImms, &quot;Number of times immediates were optimized&quot;)</td></tr>
<tr class="separator:a53f96d02cdaf11793d6e4cec4462ae26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468ab481eae62623c2ef12e743b420b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a468ab481eae62623c2ef12e743b420b5">getPackedSVEVectorVT</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a468ab481eae62623c2ef12e743b420b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10dbef9a9ca0f0c0f10ac6c1ff581fa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad10dbef9a9ca0f0c0f10ac6c1ff581fa">getPackedSVEVectorVT</a> (<a class="el" href="classllvm_1_1ElementCount.html">ElementCount</a> EC)</td></tr>
<tr class="separator:ad10dbef9a9ca0f0c0f10ac6c1ff581fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83fc29419d3244b75d7a1d31d8d10d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa83fc29419d3244b75d7a1d31d8d10d2">getPromotedVTForPredicate</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:aa83fc29419d3244b75d7a1d31d8d10d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0581b9db1cc9ac63ca3c7eb944d4fd8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad0581b9db1cc9ac63ca3c7eb944d4fd8">isPackedVectorType</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad0581b9db1cc9ac63ca3c7eb944d4fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if VT's elements occupy the lowest bit positions of its associated register class without any intervening space.  <a href="AArch64ISelLowering_8cpp.html#ad0581b9db1cc9ac63ca3c7eb944d4fd8">More...</a><br /></td></tr>
<tr class="separator:ad0581b9db1cc9ac63ca3c7eb944d4fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4505ad2680dadef830f15ef8a28c16"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a2e4505ad2680dadef830f15ef8a28c16">isMergePassthruOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a2e4505ad2680dadef830f15ef8a28c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a882ed852a717e7421c4dd8ede4908d92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a882ed852a717e7421c4dd8ede4908d92">optimizeLogicalImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="el" href="classuint64__t.html">uint64_t</a> Imm, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Demanded, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLowering::TargetLoweringOpt</a> &amp;TLO, <a class="el" href="classunsigned.html">unsigned</a> NewOpc)</td></tr>
<tr class="separator:a882ed852a717e7421c4dd8ede4908d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10930c52b74a578790352742b8139389"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a10930c52b74a578790352742b8139389">getContainerForFixedLengthVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a10930c52b74a578790352742b8139389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad979c12cf8b226899e08c1c0d8bfdf8a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad979c12cf8b226899e08c1c0d8bfdf8a">convertToScalableVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:ad979c12cf8b226899e08c1c0d8bfdf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb001768f7eb9930ca97753a1e39e5e0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#afb001768f7eb9930ca97753a1e39e5e0">convertFromScalableVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:afb001768f7eb9930ca97753a1e39e5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147fca66ac9f8b920b2a542b9c78a6ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a147fca66ac9f8b920b2a542b9c78a6ee">convertFixedMaskToScalableVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a147fca66ac9f8b920b2a542b9c78a6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f640528921c3098a4dbaeef460e2ae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a94f640528921c3098a4dbaeef460e2ae">getPredicateForScalableVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a94f640528921c3098a4dbaeef460e2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed5232dabde8c9cc04bfc41f179213a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a1ed5232dabde8c9cc04bfc41f179213a">isZerosVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a1ed5232dabde8c9cc04bfc41f179213a"><td class="mdescLeft">&#160;</td><td class="mdescRight">isZerosVector - Check whether SDNode N is a zero-filled vector.  <a href="AArch64ISelLowering_8cpp.html#a1ed5232dabde8c9cc04bfc41f179213a">More...</a><br /></td></tr>
<tr class="separator:a1ed5232dabde8c9cc04bfc41f179213a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b22e9412602b7ac342d65a53308f17"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a84b22e9412602b7ac342d65a53308f17">changeIntCCToAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC)</td></tr>
<tr class="memdesc:a84b22e9412602b7ac342d65a53308f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeIntCCToAArch64CC - Convert a DAG integer condition code to an AArch64 CC  <a href="AArch64ISelLowering_8cpp.html#a84b22e9412602b7ac342d65a53308f17">More...</a><br /></td></tr>
<tr class="separator:a84b22e9412602b7ac342d65a53308f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f429073a46ec763cee3e892f2b6116e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e">changeFPCCToAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2)</td></tr>
<tr class="memdesc:a3f429073a46ec763cee3e892f2b6116e"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC.  <a href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e">More...</a><br /></td></tr>
<tr class="separator:a3f429073a46ec763cee3e892f2b6116e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8526c2421f7be2bffb71de4318a9fe6"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa8526c2421f7be2bffb71de4318a9fe6">changeFPCCToANDAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2)</td></tr>
<tr class="memdesc:aa8526c2421f7be2bffb71de4318a9fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a DAG fp condition code to an AArch64 CC.  <a href="AArch64ISelLowering_8cpp.html#aa8526c2421f7be2bffb71de4318a9fe6">More...</a><br /></td></tr>
<tr class="separator:aa8526c2421f7be2bffb71de4318a9fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035894ecbe9618f59e48813449bbfc55"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a035894ecbe9618f59e48813449bbfc55">changeVectorFPCCToAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2, <a class="el" href="classbool.html">bool</a> &amp;Invert)</td></tr>
<tr class="memdesc:a035894ecbe9618f59e48813449bbfc55"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeVectorFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC usable with the vector instructions.  <a href="AArch64ISelLowering_8cpp.html#a035894ecbe9618f59e48813449bbfc55">More...</a><br /></td></tr>
<tr class="separator:a035894ecbe9618f59e48813449bbfc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed62699b7aa575737f0a85b362eaee2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)</td></tr>
<tr class="separator:a0ed62699b7aa575737f0a85b362eaee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade26f57722dfb847f2313d9674fa0cba"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ade26f57722dfb847f2313d9674fa0cba">isCMN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC)</td></tr>
<tr class="separator:ade26f57722dfb847f2313d9674fa0cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad57c14466df9ca7e050fb6e324867538"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad57c14466df9ca7e050fb6e324867538">emitStrictFPComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classbool.html">bool</a> IsSignaling)</td></tr>
<tr class="separator:ad57c14466df9ca7e050fb6e324867538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0194fe7dca15bfabd4f391e01ba7606d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0194fe7dca15bfabd4f391e01ba7606d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a86d15e1fdf8466af2d669ffd5bf745"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8a86d15e1fdf8466af2d669ffd5bf745">getCmpOperandFoldingProfit</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="memdesc:a8a86d15e1fdf8466af2d669ffd5bf745"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how profitable it is to fold a comparison's operand's shift and/or extension operations.  <a href="AArch64ISelLowering_8cpp.html#a8a86d15e1fdf8466af2d669ffd5bf745">More...</a><br /></td></tr>
<tr class="separator:a8a86d15e1fdf8466af2d669ffd5bf745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46d1ba5c3f2f00b06659c2ba7dc5c7c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af46d1ba5c3f2f00b06659c2ba7dc5c7c">getAArch64Cmp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;AArch64cc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:af46d1ba5c3f2f00b06659c2ba7dc5c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9899d90221eb3ba20a23f61a1663ed2a"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9899d90221eb3ba20a23f61a1663ed2a">getAArch64XALUOOp</a> (<a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CC, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9899d90221eb3ba20a23f61a1663ed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c84d6babf56cd968fd59671fab96ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab6c84d6babf56cd968fd59671fab96ed">LowerADDC_ADDE_SUBC_SUBE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab6c84d6babf56cd968fd59671fab96ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a86623773ed13c55fc451727aa234f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa5a86623773ed13c55fc451727aa234f">LowerXALUO</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa5a86623773ed13c55fc451727aa234f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b284b652f676b448812e5ba2f1b9c70"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9b284b652f676b448812e5ba2f1b9c70">LowerPREFETCH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9b284b652f676b448812e5ba2f1b9c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b15e3bc244c5fde8d06c39e9fc7ef6d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a2b15e3bc244c5fde8d06c39e9fc7ef6d">getSVEContainerType</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ContentTy)</td></tr>
<tr class="separator:a2b15e3bc244c5fde8d06c39e9fc7ef6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f87d8844454c664483111762bd8dab7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4f87d8844454c664483111762bd8dab7">getExtensionTo64Bits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;OrigVT)</td></tr>
<tr class="separator:a4f87d8844454c664483111762bd8dab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938ec58a3fc5f05e1af0cf46d4924d96"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a938ec58a3fc5f05e1af0cf46d4924d96">addRequiredExtensionForVectorMULL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;OrigTy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;ExtTy, <a class="el" href="classunsigned.html">unsigned</a> ExtOpcode)</td></tr>
<tr class="separator:a938ec58a3fc5f05e1af0cf46d4924d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c49319d93381e455f0138e221896629"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6c49319d93381e455f0138e221896629">isExtendedBUILD_VECTOR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> isSigned)</td></tr>
<tr class="separator:a6c49319d93381e455f0138e221896629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca66750f8ee53c16cb1f5de41009e426"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aca66750f8ee53c16cb1f5de41009e426">skipExtensionForVectorMULL</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aca66750f8ee53c16cb1f5de41009e426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ca6ec71f3b7fbe0cdf298de7dea6f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">isSignExtended</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad5ca6ec71f3b7fbe0cdf298de7dea6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72a699a06faa16c6e8dc15ed5ea2250"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad72a699a06faa16c6e8dc15ed5ea2250">isZeroExtended</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad72a699a06faa16c6e8dc15ed5ea2250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b88feeb3710cc54997cad1540860f08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a7b88feeb3710cc54997cad1540860f08">isAddSubSExt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a7b88feeb3710cc54997cad1540860f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792e04e2a436db3281f42173654da414"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a792e04e2a436db3281f42173654da414">isAddSubZExt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a792e04e2a436db3281f42173654da414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e8f5ebe7b9c8e50171b610abef56677"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9e8f5ebe7b9c8e50171b610abef56677">getPTrue</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, int <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>)</td></tr>
<tr class="separator:a9e8f5ebe7b9c8e50171b610abef56677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9f75bc502fc7514bea7310fef86ffc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a7b9f75bc502fc7514bea7310fef86ffc">lowerConvertToSVBool</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a7b9f75bc502fc7514bea7310fef86ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13aff93a53ab4054e4a16e471811a1e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a13aff93a53ab4054e4a16e471811a1e0">getGatherVecOpcode</a> (<a class="el" href="classbool.html">bool</a> IsScaled, <a class="el" href="classbool.html">bool</a> IsSigned, <a class="el" href="classbool.html">bool</a> NeedsExtend)</td></tr>
<tr class="separator:a13aff93a53ab4054e4a16e471811a1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a175c70d16f03b83cc9b3dd7d09dfcc2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a175c70d16f03b83cc9b3dd7d09dfcc2d">getScatterVecOpcode</a> (<a class="el" href="classbool.html">bool</a> IsScaled, <a class="el" href="classbool.html">bool</a> IsSigned, <a class="el" href="classbool.html">bool</a> NeedsExtend)</td></tr>
<tr class="separator:a175c70d16f03b83cc9b3dd7d09dfcc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826a885b5bd89966db69c1bd9f57d25e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a826a885b5bd89966db69c1bd9f57d25e">getSignExtendedGatherOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a826a885b5bd89966db69c1bd9f57d25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c14430e2e133ffba97e8704491f847"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad6c14430e2e133ffba97e8704491f847">getGatherScatterIndexIsExtended</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ELFObjHandler_8cpp.html#aef61945034b9431b804748fc317c5548">Index</a>)</td></tr>
<tr class="separator:ad6c14430e2e133ffba97e8704491f847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8684d14c11c0d5069e6a55cec7e67981"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8684d14c11c0d5069e6a55cec7e67981">selectGatherScatterAddrMode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;BasePtr, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#aef61945034b9431b804748fc317c5548">Index</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opcode, <a class="el" href="classbool.html">bool</a> IsGather, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8684d14c11c0d5069e6a55cec7e67981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4110b1e3bbc8037545ca4a7440a681b1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4110b1e3bbc8037545ca4a7440a681b1">LowerTruncateVectorStore</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *ST, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4110b1e3bbc8037545ca4a7440a681b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf41e18f7132ffe3bccbcfc61bbd8cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#adbf41e18f7132ffe3bccbcfc61bbd8cf">canGuaranteeTCO</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC, <a class="el" href="classbool.html">bool</a> GuaranteeTailCalls)</td></tr>
<tr class="memdesc:adbf41e18f7132ffe3bccbcfc61bbd8cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the calling convention is one that we can guarantee TCO for.  <a href="AArch64ISelLowering_8cpp.html#adbf41e18f7132ffe3bccbcfc61bbd8cf">More...</a><br /></td></tr>
<tr class="separator:adbf41e18f7132ffe3bccbcfc61bbd8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae812d40144fafed6fd7c00cffb790504"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC)</td></tr>
<tr class="memdesc:ae812d40144fafed6fd7c00cffb790504"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if we might ever do TCO for calls with this calling convention.  <a href="AArch64ISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">More...</a><br /></td></tr>
<tr class="separator:ae812d40144fafed6fd7c00cffb790504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab51eccb824edbda20ca098e164d9779b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab51eccb824edbda20ca098e164d9779b">checkZExtBool</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab51eccb824edbda20ca098e164d9779b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8b96705d5c658c53dbf174dc6a33f7b"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad8b96705d5c658c53dbf174dc6a33f7b">lookThroughSignExtension</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val)</td></tr>
<tr class="separator:ad8b96705d5c658c53dbf174dc6a33f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae07d5efbe94a4af292ffa12c5e9de0e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae07d5efbe94a4af292ffa12c5e9de0e5">getEstimate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *ST, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, int &amp;ExtraSteps)</td></tr>
<tr class="separator:ae07d5efbe94a4af292ffa12c5e9de0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ce09c231d7ca9cfe90971a604cafce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1PredicateConstraint.html">PredicateConstraint</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac5ce09c231d7ca9cfe90971a604cafce">parsePredicateConstraint</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Constraint)</td></tr>
<tr class="separator:ac5ce09c231d7ca9cfe90971a604cafce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae138473fc11097221f02e42677663dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V64Reg, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aae138473fc11097221f02e42677663dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">WidenVector - Given a value in the V64 register class, produce the equivalent value in the V128 register class.  <a href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">More...</a><br /></td></tr>
<tr class="separator:aae138473fc11097221f02e42677663dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94d01adfba8b1a65f781ecd925111ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae94d01adfba8b1a65f781ecd925111ea">getExtFactor</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V)</td></tr>
<tr class="memdesc:ae94d01adfba8b1a65f781ecd925111ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">getExtFactor - Determine the adjustment factor for the position when generating an "extract from vector registers" instruction.  <a href="AArch64ISelLowering_8cpp.html#ae94d01adfba8b1a65f781ecd925111ea">More...</a><br /></td></tr>
<tr class="separator:ae94d01adfba8b1a65f781ecd925111ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ae77c55dfbf20a719b9851d73d1900"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900">NarrowVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V128Reg, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a15ae77c55dfbf20a719b9851d73d1900"><td class="mdescLeft">&#160;</td><td class="mdescRight">NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class.  <a href="AArch64ISelLowering_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900">More...</a><br /></td></tr>
<tr class="separator:a15ae77c55dfbf20a719b9851d73d1900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0547dd3b2c2f8064c78de596bd957c92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0547dd3b2c2f8064c78de596bd957c92">isSingletonEXTMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;Imm)</td></tr>
<tr class="separator:a0547dd3b2c2f8064c78de596bd957c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670137fe83c1213c3c2e82b8144e9af3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a670137fe83c1213c3c2e82b8144e9af3">isWideDUPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;DupLaneOp)</td></tr>
<tr class="memdesc:a670137fe83c1213c3c2e82b8144e9af3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a vector shuffle corresponds to a DUP instructions with a larger element width than the vector lane type.  <a href="AArch64ISelLowering_8cpp.html#a670137fe83c1213c3c2e82b8144e9af3">More...</a><br /></td></tr>
<tr class="separator:a670137fe83c1213c3c2e82b8144e9af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ebdafbae1fdc29135b25d537a89cd61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9ebdafbae1fdc29135b25d537a89cd61">isEXTMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> &amp;ReverseEXT, <a class="el" href="classunsigned.html">unsigned</a> &amp;Imm)</td></tr>
<tr class="separator:a9ebdafbae1fdc29135b25d537a89cd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195d7dc249759221f9ee792a901a462c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c">isREVMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a>)</td></tr>
<tr class="memdesc:a195d7dc249759221f9ee792a901a462c"><td class="mdescLeft">&#160;</td><td class="mdescRight">isREVMask - Check if a vector shuffle corresponds to a REV instruction with the specified blocksize.  <a href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c">More...</a><br /></td></tr>
<tr class="separator:a195d7dc249759221f9ee792a901a462c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad14c27fea2964289d4310614a18788e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad14c27fea2964289d4310614a18788e5">isZIPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:ad14c27fea2964289d4310614a18788e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c927e76bc590a0a6f0ee9df64a7176"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a38c927e76bc590a0a6f0ee9df64a7176">isUZPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:a38c927e76bc590a0a6f0ee9df64a7176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f57aa158e655e87bc9db644d26bdcc6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3f57aa158e655e87bc9db644d26bdcc6">isTRNMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:a3f57aa158e655e87bc9db644d26bdcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d6419fc209e6d03e89a3bb8b3675a6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af9d6419fc209e6d03e89a3bb8b3675a6">isZIP_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:af9d6419fc209e6d03e89a3bb8b3675a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">isZIP_v_undef_Mask - Special case of isZIPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef".  <a href="AArch64ISelLowering_8cpp.html#af9d6419fc209e6d03e89a3bb8b3675a6">More...</a><br /></td></tr>
<tr class="separator:af9d6419fc209e6d03e89a3bb8b3675a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5254c39b86764ce2ca093701342756"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3b5254c39b86764ce2ca093701342756">isUZP_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:a3b5254c39b86764ce2ca093701342756"><td class="mdescLeft">&#160;</td><td class="mdescRight">isUZP_v_undef_Mask - Special case of isUZPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef".  <a href="AArch64ISelLowering_8cpp.html#a3b5254c39b86764ce2ca093701342756">More...</a><br /></td></tr>
<tr class="separator:a3b5254c39b86764ce2ca093701342756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1476240ebd4bc1b48535567993515fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad1476240ebd4bc1b48535567993515fb">isTRN_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:ad1476240ebd4bc1b48535567993515fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">isTRN_v_undef_Mask - Special case of isTRNMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef".  <a href="AArch64ISelLowering_8cpp.html#ad1476240ebd4bc1b48535567993515fb">More...</a><br /></td></tr>
<tr class="separator:ad1476240ebd4bc1b48535567993515fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db00b480bde7c4005a6d9091b8648d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5db00b480bde7c4005a6d9091b8648d2">isINSMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, int NumInputElements, <a class="el" href="classbool.html">bool</a> &amp;DstIsLeft, int &amp;Anomaly)</td></tr>
<tr class="separator:a5db00b480bde7c4005a6d9091b8648d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016f7b15a2e335153beb2421ac622ce5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a016f7b15a2e335153beb2421ac622ce5">isConcatMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> SplitLHS)</td></tr>
<tr class="separator:a016f7b15a2e335153beb2421ac622ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b61f0543f51a5dca686a9f9f258240"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a95b61f0543f51a5dca686a9f9f258240">tryFormConcatFromShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a95b61f0543f51a5dca686a9f9f258240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab412ed28f090cbd85f13e2dbf3a52377"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab412ed28f090cbd85f13e2dbf3a52377">GeneratePerfectShuffle</a> (<a class="el" href="classunsigned.html">unsigned</a> PFEntry, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:ab412ed28f090cbd85f13e2dbf3a52377"><td class="mdescLeft">&#160;</td><td class="mdescRight">GeneratePerfectShuffle - Given an entry in the perfect-shuffle table, emit the specified operations to build the shuffle.  <a href="AArch64ISelLowering_8cpp.html#ab412ed28f090cbd85f13e2dbf3a52377">More...</a><br /></td></tr>
<tr class="separator:ab412ed28f090cbd85f13e2dbf3a52377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07cdd12114b2452d5dc26ab23460bb60"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a07cdd12114b2452d5dc26ab23460bb60">GenerateTBL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; ShuffleMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a07cdd12114b2452d5dc26ab23460bb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f064ee27555e0a70ef944b728969ce9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3f064ee27555e0a70ef944b728969ce9">getDUPLANEOp</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> EltType)</td></tr>
<tr class="separator:a3f064ee27555e0a70ef944b728969ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd62ec61571d2805d0d609d279a3e3e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5bd62ec61571d2805d0d609d279a3e3e">constructDup</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, int Lane, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5bd62ec61571d2805d0d609d279a3e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad4b345ad0cb65872e51e8eebfac19b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#afad4b345ad0cb65872e51e8eebfac19b">isWideTypeMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;NewMask)</td></tr>
<tr class="separator:afad4b345ad0cb65872e51e8eebfac19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9cb8881ecb22d3225e564b5b2fb01c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9d9cb8881ecb22d3225e564b5b2fb01c">tryWidenMaskForShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9d9cb8881ecb22d3225e564b5b2fb01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4f153e2f8d9dd1c45d089ea3c7499f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5f4f153e2f8d9dd1c45d089ea3c7499f">resolveBuildVector</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVN, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;CnstBits, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UndefBits)</td></tr>
<tr class="separator:a5f4f153e2f8d9dd1c45d089ea3c7499f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b49fd007d3e59011c1e924579f3a80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a52b49fd007d3e59011c1e924579f3a80">tryAdvSIMDModImm64</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a52b49fd007d3e59011c1e924579f3a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed120dd6850080b309b6054efd2b142b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aed120dd6850080b309b6054efd2b142b">tryAdvSIMDModImm32</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *<a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>=nullptr)</td></tr>
<tr class="separator:aed120dd6850080b309b6054efd2b142b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cce50ef77513b8bd1cbeb48b4d9339d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3cce50ef77513b8bd1cbeb48b4d9339d">tryAdvSIMDModImm16</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *<a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>=nullptr)</td></tr>
<tr class="separator:a3cce50ef77513b8bd1cbeb48b4d9339d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b6b0ccb484e79d3d1558e8d9c12cd8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a91b6b0ccb484e79d3d1558e8d9c12cd8">tryAdvSIMDModImm321s</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a91b6b0ccb484e79d3d1558e8d9c12cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e427e6bf5d495e92fbbe9ba86e9990"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a55e427e6bf5d495e92fbbe9ba86e9990">tryAdvSIMDModImm8</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a55e427e6bf5d495e92fbbe9ba86e9990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41506ddab8a425491f9ebf969036eb84"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a41506ddab8a425491f9ebf969036eb84">tryAdvSIMDModImmFP</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a41506ddab8a425491f9ebf969036eb84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab17595c13740973595e3e453704985a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aab17595c13740973595e3e453704985a">isAllConstantBuildVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;PotentialBVec, <a class="el" href="classuint64__t.html">uint64_t</a> &amp;ConstVal)</td></tr>
<tr class="separator:aab17595c13740973595e3e453704985a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62766c75f88612ffa652342472e755f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a62766c75f88612ffa652342472e755f6">getIntrinsicID</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a62766c75f88612ffa652342472e755f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254b0db030fe653dbe78f9336bf97c39"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a254b0db030fe653dbe78f9336bf97c39">tryLowerToSLI</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a254b0db030fe653dbe78f9336bf97c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06205ea56e17027e23e321056e351c58"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a06205ea56e17027e23e321056e351c58">NormalizeBuildVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a06205ea56e17027e23e321056e351c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46baa445306c81581d7e08af58dc6e82"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a46baa445306c81581d7e08af58dc6e82">ConstantBuildVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a46baa445306c81581d7e08af58dc6e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a7657d8603c0ab8844fb6a8202c1a1b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5a7657d8603c0ab8844fb6a8202c1a1b">isPow2Splat</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classuint64__t.html">uint64_t</a> &amp;SplatVal, <a class="el" href="classbool.html">bool</a> &amp;Negated)</td></tr>
<tr class="separator:a5a7657d8603c0ab8844fb6a8202c1a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8488e7918427cbc59c4216e0249bc8ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8488e7918427cbc59c4216e0249bc8ee">getVShiftImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> ElementBits, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:a8488e7918427cbc59c4216e0249bc8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">getVShiftImm - Check if this is a valid build_vector for the immediate operand of a vector shift operation, where all the elements of the build_vector must have the same constant integer value.  <a href="AArch64ISelLowering_8cpp.html#a8488e7918427cbc59c4216e0249bc8ee">More...</a><br /></td></tr>
<tr class="separator:a8488e7918427cbc59c4216e0249bc8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34aa0262dce6014056d3d3be02682af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad34aa0262dce6014056d3d3be02682af">isVShiftLImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> isLong, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:ad34aa0262dce6014056d3d3be02682af"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVShiftLImm - Check if this is a valid build_vector for the immediate operand of a vector shift left operation.  <a href="AArch64ISelLowering_8cpp.html#ad34aa0262dce6014056d3d3be02682af">More...</a><br /></td></tr>
<tr class="separator:ad34aa0262dce6014056d3d3be02682af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ce20d2138535663fed2e0fcc5ec604"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a03ce20d2138535663fed2e0fcc5ec604">isVShiftRImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> isNarrow, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:a03ce20d2138535663fed2e0fcc5ec604"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVShiftRImm - Check if this is a valid build_vector for the immediate operand of a vector shift right operation.  <a href="AArch64ISelLowering_8cpp.html#a03ce20d2138535663fed2e0fcc5ec604">More...</a><br /></td></tr>
<tr class="separator:a03ce20d2138535663fed2e0fcc5ec604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01bdf0d462d6df94d15c1763169f4cf1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a01bdf0d462d6df94d15c1763169f4cf1">EmitVectorComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC, <a class="el" href="classbool.html">bool</a> NoNans, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a01bdf0d462d6df94d15c1763169f4cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3390c8a9d3a6ed6f269b74f7be888638"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3390c8a9d3a6ed6f269b74f7be888638">getReductionSDNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScalarOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3390c8a9d3a6ed6f269b74f7be888638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430025e146710444567fa8bd1da2d3a9"><td class="memTemplParams" colspan="2">template&lt;unsigned NumVecs&gt; </td></tr>
<tr class="memitem:a430025e146710444567fa8bd1da2d3a9"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a430025e146710444567fa8bd1da2d3a9">setInfoSVEStN</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, AArch64TargetLowering::IntrinsicInfo &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;CI)</td></tr>
<tr class="memdesc:a430025e146710444567fa8bd1da2d3a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the IntrinsicInfo for the <code>aarch64_sve_st&lt;N&gt;</code> intrinsics.  <a href="AArch64ISelLowering_8cpp.html#a430025e146710444567fa8bd1da2d3a9">More...</a><br /></td></tr>
<tr class="separator:a430025e146710444567fa8bd1da2d3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1749fedeab78f694e83d8e6672b40a3b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a1749fedeab78f694e83d8e6672b40a3b">areExtractShuffleVectors</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Op1, <a class="el" href="classllvm_1_1Value.html">Value</a> *Op2)</td></tr>
<tr class="memdesc:a1749fedeab78f694e83d8e6672b40a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if both Op1 and Op2 are shufflevector extracts of either the lower or upper half of the vector elements.  <a href="AArch64ISelLowering_8cpp.html#a1749fedeab78f694e83d8e6672b40a3b">More...</a><br /></td></tr>
<tr class="separator:a1749fedeab78f694e83d8e6672b40a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34998313b61266257a43201da0dd344c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a34998313b61266257a43201da0dd344c">areExtractExts</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Ext1, <a class="el" href="classllvm_1_1Value.html">Value</a> *Ext2)</td></tr>
<tr class="memdesc:a34998313b61266257a43201da0dd344c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Ext1 and Ext2 are extends of the same type, doubling the bitwidth of the vector elements.  <a href="AArch64ISelLowering_8cpp.html#a34998313b61266257a43201da0dd344c">More...</a><br /></td></tr>
<tr class="separator:a34998313b61266257a43201da0dd344c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae076239dfaf8887811009871f69f4b0e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae076239dfaf8887811009871f69f4b0e">isOperandOfVmullHighP64</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Op)</td></tr>
<tr class="memdesc:ae076239dfaf8887811009871f69f4b0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Op could be used with vmull_high_p64 intrinsic.  <a href="AArch64ISelLowering_8cpp.html#ae076239dfaf8887811009871f69f4b0e">More...</a><br /></td></tr>
<tr class="separator:ae076239dfaf8887811009871f69f4b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdcfd956b0c1d690e633ef4954123100"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#abdcfd956b0c1d690e633ef4954123100">areOperandsOfVmullHighP64</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Op1, <a class="el" href="classllvm_1_1Value.html">Value</a> *Op2)</td></tr>
<tr class="memdesc:abdcfd956b0c1d690e633ef4954123100"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Op1 and Op2 could be used with vmull_high_p64 intrinsic.  <a href="AArch64ISelLowering_8cpp.html#abdcfd956b0c1d690e633ef4954123100">More...</a><br /></td></tr>
<tr class="separator:abdcfd956b0c1d690e633ef4954123100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a0d5bd9ce49a22f0592f0add609493"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac5a0d5bd9ce49a22f0592f0add609493">isSplatShuffle</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *V)</td></tr>
<tr class="separator:ac5a0d5bd9ce49a22f0592f0add609493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5807a9463be7f7be605db0c7310d19"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScalableVectorType.html">ScalableVectorType</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#afd5807a9463be7f7be605db0c7310d19">getSVEContainerIRType</a> (<a class="el" href="classllvm_1_1FixedVectorType.html">FixedVectorType</a> *VTy)</td></tr>
<tr class="separator:afd5807a9463be7f7be605db0c7310d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e7d7856b86905a5ce055fb23d0c9b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa8e7d7856b86905a5ce055fb23d0c9b2">foldVectorXorShiftIntoCmp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:aa8e7d7856b86905a5ce055fb23d0c9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: cmge X, X, #0.  <a href="AArch64ISelLowering_8cpp.html#aa8e7d7856b86905a5ce055fb23d0c9b2">More...</a><br /></td></tr>
<tr class="separator:aa8e7d7856b86905a5ce055fb23d0c9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436aed4536d617f9ac1a208273150ac0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a436aed4536d617f9ac1a208273150ac0">performVecReduceAddCombineWithUADDLP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a436aed4536d617f9ac1a208273150ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8fbde7afd8f90c51d6001d0144b1c8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6d8fbde7afd8f90c51d6001d0144b1c8">performVecReduceAddCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *ST)</td></tr>
<tr class="separator:a6d8fbde7afd8f90c51d6001d0144b1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52bce44713165c831945178e1d5f696"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac52bce44713165c831945178e1d5f696">performXorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ac52bce44713165c831945178e1d5f696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f75ea2cf217af622b3035de5299a08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a63f75ea2cf217af622b3035de5299a08">IsSVECntIntrinsic</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> S)</td></tr>
<tr class="separator:a63f75ea2cf217af622b3035de5299a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ee5a0e7a482b24c589ce63deb090ee1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a2ee5a0e7a482b24c589ce63deb090ee1">calculatePreExtendType</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Extend, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2ee5a0e7a482b24c589ce63deb090ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates what the pre-extend type is, based on the extension operation node provided by <code>Extend</code>.  <a href="AArch64ISelLowering_8cpp.html#a2ee5a0e7a482b24c589ce63deb090ee1">More...</a><br /></td></tr>
<tr class="separator:a2ee5a0e7a482b24c589ce63deb090ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee552fbd0398a34a06c67ab69ec657af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aee552fbd0398a34a06c67ab69ec657af">performCommonVectorExtendCombine</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> VectorShuffle, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aee552fbd0398a34a06c67ab69ec657af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines a dup(sext/zext) node pattern into sext/zext(dup) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt.  <a href="AArch64ISelLowering_8cpp.html#aee552fbd0398a34a06c67ab69ec657af">More...</a><br /></td></tr>
<tr class="separator:aee552fbd0398a34a06c67ab69ec657af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e28ca1530af0a13768a0e242e5fe59"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa4e28ca1530af0a13768a0e242e5fe59">performMulVectorExtendCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="X86PartialReduction_8cpp.html#ae0f503db91504a3f3440ab81260e4134">Mul</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa4e28ca1530af0a13768a0e242e5fe59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines a mul(dup(sext/zext)) node pattern into mul(sext/zext(dup)) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt.  <a href="AArch64ISelLowering_8cpp.html#aa4e28ca1530af0a13768a0e242e5fe59">More...</a><br /></td></tr>
<tr class="separator:aa4e28ca1530af0a13768a0e242e5fe59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ab6672869d33da27a1fb4f09602dd7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a08ab6672869d33da27a1fb4f09602dd7">performMulCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a08ab6672869d33da27a1fb4f09602dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c12d92b2d9e291ad311d1468da07410"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5c12d92b2d9e291ad311d1468da07410">performVectorCompareAndMaskUnaryOpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5c12d92b2d9e291ad311d1468da07410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d2c7cb1ec66776cd548c9ea8fdd5f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a80d2c7cb1ec66776cd548c9ea8fdd5f0">performIntToFpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a80d2c7cb1ec66776cd548c9ea8fdd5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7054eb07a4962c7516115555800c017"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa7054eb07a4962c7516115555800c017">performFpToIntCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:aa7054eb07a4962c7516115555800c017"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold a floating-point multiply by power of two into floating-point to fixed-point conversion.  <a href="AArch64ISelLowering_8cpp.html#aa7054eb07a4962c7516115555800c017">More...</a><br /></td></tr>
<tr class="separator:aa7054eb07a4962c7516115555800c017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a2ff9339217d23796a7456110eb52a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a20a2ff9339217d23796a7456110eb52a">performFDivCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a20a2ff9339217d23796a7456110eb52a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold a floating-point divide by power of two into fixed-point to floating-point conversion.  <a href="AArch64ISelLowering_8cpp.html#a20a2ff9339217d23796a7456110eb52a">More...</a><br /></td></tr>
<tr class="separator:a20a2ff9339217d23796a7456110eb52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7c1562b50655523bd71e7f3b04d3eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4c7c1562b50655523bd71e7f3b04d3eb">findEXTRHalf</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, uint32_t &amp;ShiftAmount, <a class="el" href="classbool.html">bool</a> &amp;FromHi)</td></tr>
<tr class="memdesc:a4c7c1562b50655523bd71e7f3b04d3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">An EXTR instruction is made up of two shifts, ORed together.  <a href="AArch64ISelLowering_8cpp.html#a4c7c1562b50655523bd71e7f3b04d3eb">More...</a><br /></td></tr>
<tr class="separator:a4c7c1562b50655523bd71e7f3b04d3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8a40121f849c1f24906dfb1a4ecfd3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ade8a40121f849c1f24906dfb1a4ecfd3">tryCombineToEXTR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:ade8a40121f849c1f24906dfb1a4ecfd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTR instruction extracts a contiguous chunk of bits from two existing registers viewed as a high/low pair.  <a href="AArch64ISelLowering_8cpp.html#ade8a40121f849c1f24906dfb1a4ecfd3">More...</a><br /></td></tr>
<tr class="separator:ade8a40121f849c1f24906dfb1a4ecfd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad56843b3d852a4e9f2f405861a3a570a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad56843b3d852a4e9f2f405861a3a570a">tryCombineToBSL</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:ad56843b3d852a4e9f2f405861a3a570a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686271526f19f076baac6864c3fefc83"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a686271526f19f076baac6864c3fefc83">performORCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a686271526f19f076baac6864c3fefc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec601d177f33c89713cff3857f97aa77"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aec601d177f33c89713cff3857f97aa77">isConstantSplatVectorMaskForType</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT)</td></tr>
<tr class="separator:aec601d177f33c89713cff3857f97aa77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267cdbd87c30830568cb74844b0e489c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a267cdbd87c30830568cb74844b0e489c">performSVEAndCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a267cdbd87c30830568cb74844b0e489c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b9ecc144bf0b95267b353d6ddf5b9b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a64b9ecc144bf0b95267b353d6ddf5b9b">performANDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a64b9ecc144bf0b95267b353d6ddf5b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ef005836c26e6905544ead525f1112"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa6ef005836c26e6905544ead525f1112">performVectorTruncateCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa6ef005836c26e6905544ead525f1112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b71e82eb6d0048dc18a58df8bc97baf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a7b71e82eb6d0048dc18a58df8bc97baf">hasPairwiseAdd</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> FullFP16)</td></tr>
<tr class="separator:a7b71e82eb6d0048dc18a58df8bc97baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8442e71ddab42e8c87c75904cc8c0e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aea8442e71ddab42e8c87c75904cc8c0e">performExtractVectorEltCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aea8442e71ddab42e8c87c75904cc8c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d4e8ce89b104f162a8900ab94461e95"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8d4e8ce89b104f162a8900ab94461e95">performConcatVectorsCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8d4e8ce89b104f162a8900ab94461e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4334801ad99c95a1b5fd0f417e16af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#afa4334801ad99c95a1b5fd0f417e16af">performInsertSubvectorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:afa4334801ad99c95a1b5fd0f417e16af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1aec95090eff4dcf6f51e0991ecc60e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa1aec95090eff4dcf6f51e0991ecc60e">tryCombineFixedPointConvert</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa1aec95090eff4dcf6f51e0991ecc60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2caac341848f2601e62da4fed020063"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac2caac341848f2601e62da4fed020063">tryExtendDUPToExtractHigh</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ac2caac341848f2601e62da4fed020063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7427237c74674e338a5baf351956f98"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae7427237c74674e338a5baf351956f98">isEssentiallyExtractHighSubvector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:ae7427237c74674e338a5baf351956f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5f95075554b414bb1d785124a656e2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0d5f95075554b414bb1d785124a656e2">isSetCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;<a class="el" href="unionSetCCInfo.html">SetCCInfo</a>)</td></tr>
<tr class="memdesc:a0d5f95075554b414bb1d785124a656e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether or not <code>Op</code> is a SET_CC operation, either a generic or an AArch64 lowered one.  <a href="AArch64ISelLowering_8cpp.html#a0d5f95075554b414bb1d785124a656e2">More...</a><br /></td></tr>
<tr class="separator:a0d5f95075554b414bb1d785124a656e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16033fb6e8c75e0dccb0cda82ec1158"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab16033fb6e8c75e0dccb0cda82ec1158">isSetCCOrZExtSetCC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op, <a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>)</td></tr>
<tr class="separator:ab16033fb6e8c75e0dccb0cda82ec1158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434e132c04f973b024b815eaad19165f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a434e132c04f973b024b815eaad19165f">performSetccAddFolding</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a434e132c04f973b024b815eaad19165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad657d5a1d3a2813dbd073c235119c7e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad657d5a1d3a2813dbd073c235119c7e8">performUADDVCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad657d5a1d3a2813dbd073c235119c7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef1d70c3a535976917e68bf1626e75c4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aef1d70c3a535976917e68bf1626e75c4">performAddDotCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aef1d70c3a535976917e68bf1626e75c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11f98b53c5b71c7bd8791e5156b340e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad11f98b53c5b71c7bd8791e5156b340e">performAddSubLongCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad11f98b53c5b71c7bd8791e5156b340e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83aff2bc20e8eb833e03b606b42bc446"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a83aff2bc20e8eb833e03b606b42bc446">performAddSubCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a83aff2bc20e8eb833e03b606b42bc446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc515df450408045fd43835105d0c6ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#adc515df450408045fd43835105d0c6ed">tryCombineLongOpWithDup</a> (<a class="el" href="classunsigned.html">unsigned</a> IID, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:adc515df450408045fd43835105d0c6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0fb69928bec544ec83f90f26393521"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aad0fb69928bec544ec83f90f26393521">tryCombineShiftImm</a> (<a class="el" href="classunsigned.html">unsigned</a> IID, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aad0fb69928bec544ec83f90f26393521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae856ed3494d62692bb06a4d96dc33f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aaae856ed3494d62692bb06a4d96dc33f">tryCombineCRC32</a> (<a class="el" href="classunsigned.html">unsigned</a> Mask, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aaae856ed3494d62692bb06a4d96dc33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8e13b821b9ba9b453c82ac0a356b82"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8f8e13b821b9ba9b453c82ac0a356b82">combineAcrossLanesIntrinsic</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8f8e13b821b9ba9b453c82ac0a356b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5293602509a91b24af2a2d56204ff5e1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5293602509a91b24af2a2d56204ff5e1">LowerSVEIntrinsicIndex</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5293602509a91b24af2a2d56204ff5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa6fc960b3aa12be602d53c619db3fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5fa6fc960b3aa12be602d53c619db3fe">LowerSVEIntrinsicDUP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5fa6fc960b3aa12be602d53c619db3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eaae576935c3d68f63d9207bd5da494"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4eaae576935c3d68f63d9207bd5da494">LowerSVEIntrinsicEXT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4eaae576935c3d68f63d9207bd5da494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f57690dd5d9df763d5b75d14bc47fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a05f57690dd5d9df763d5b75d14bc47fd">tryConvertSVEWideCompare</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a05f57690dd5d9df763d5b75d14bc47fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab013d8b8b54d9682107b04173e54333a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab013d8b8b54d9682107b04173e54333a">getPTest</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Pg, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="el" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>)</td></tr>
<tr class="separator:ab013d8b8b54d9682107b04173e54333a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade199a6ca80a92917720916398f22963"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ade199a6ca80a92917720916398f22963">combineSVEReductionInt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ade199a6ca80a92917720916398f22963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8762f1b4293f84b4f55ba7e2ee15924a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8762f1b4293f84b4f55ba7e2ee15924a">combineSVEReductionFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8762f1b4293f84b4f55ba7e2ee15924a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a769d7f599c512004a3f5d71e0ef7a8ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a769d7f599c512004a3f5d71e0ef7a8ed">combineSVEReductionOrderedFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a769d7f599c512004a3f5d71e0ef7a8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af615c2897e116be598ef60e4bbdbdd52"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af615c2897e116be598ef60e4bbdbdd52">isAllInactivePredicate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:af615c2897e116be598ef60e4bbdbdd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33354bc388aab299f6dca5b75bbe2238"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a33354bc388aab299f6dca5b75bbe2238">isAllActivePredicate</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a33354bc388aab299f6dca5b75bbe2238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b5f0acbccdfe1f3e0688fa60b8d5e9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a55b5f0acbccdfe1f3e0688fa60b8d5e9">convertMergedOpToPredOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> UnpredOp=<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>, <a class="el" href="classbool.html">bool</a> SwapOperands=<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>)</td></tr>
<tr class="separator:a55b5f0acbccdfe1f3e0688fa60b8d5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95a8dd3a4e9b403d57b68b5cbda46e6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af95a8dd3a4e9b403d57b68b5cbda46e6">performIntrinsicCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:af95a8dd3a4e9b403d57b68b5cbda46e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3633803da2c1e9246eae907b238a0beb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3633803da2c1e9246eae907b238a0beb">isCheapToExtend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a3633803da2c1e9246eae907b238a0beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f3ecc52d65b8827909808283319dfa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a60f3ecc52d65b8827909808283319dfa">performSignExtendSetCCCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a60f3ecc52d65b8827909808283319dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4765786a8a3de00320df895defc3250"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad4765786a8a3de00320df895defc3250">performExtendCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad4765786a8a3de00320df895defc3250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7f067c980840336e15888700870c6a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6a7f067c980840336e15888700870c6a">splitStoreSplat</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SplatVal, <a class="el" href="classunsigned.html">unsigned</a> NumVecElts)</td></tr>
<tr class="separator:a6a7f067c980840336e15888700870c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b49e80a5c71aff0a4a6d6a637cafe3f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a7b49e80a5c71aff0a4a6d6a637cafe3f">performLD1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a7b49e80a5c71aff0a4a6d6a637cafe3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed80d9ad70fe74f3136dd25a2eee1c47"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aed80d9ad70fe74f3136dd25a2eee1c47">performLDNT1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aed80d9ad70fe74f3136dd25a2eee1c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae814004d3aa90fb312b7ac62cedb284"><td class="memTemplParams" colspan="2">template&lt;unsigned Opcode&gt; </td></tr>
<tr class="memitem:aae814004d3aa90fb312b7ac62cedb284"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aae814004d3aa90fb312b7ac62cedb284">performLD1ReplicateCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aae814004d3aa90fb312b7ac62cedb284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d287a92051d679a9eb264a553c64ffd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6d287a92051d679a9eb264a553c64ffd">performST1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6d287a92051d679a9eb264a553c64ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13534e47159f35c97e261aac72664214"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a13534e47159f35c97e261aac72664214">performSTNT1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a13534e47159f35c97e261aac72664214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0670f21ebeafbaab3f4b34c8140b8dc8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0670f21ebeafbaab3f4b34c8140b8dc8">replaceZeroVectorStore</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St)</td></tr>
<tr class="memdesc:a0670f21ebeafbaab3f4b34c8140b8dc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a splat of zeros to a vector store by scalar stores of WZR/XZR.  <a href="AArch64ISelLowering_8cpp.html#a0670f21ebeafbaab3f4b34c8140b8dc8">More...</a><br /></td></tr>
<tr class="separator:a0670f21ebeafbaab3f4b34c8140b8dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824cd060277e4cb924783db572374c66"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a824cd060277e4cb924783db572374c66">replaceSplatVectorStore</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St)</td></tr>
<tr class="memdesc:a824cd060277e4cb924783db572374c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a splat of a scalar to a vector store by scalar stores of the scalar value.  <a href="AArch64ISelLowering_8cpp.html#a824cd060277e4cb924783db572374c66">More...</a><br /></td></tr>
<tr class="separator:a824cd060277e4cb924783db572374c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbdb7f279f14b5f7ff6d7d9a2a97765"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0bbdb7f279f14b5f7ff6d7d9a2a97765">splitStores</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a0bbdb7f279f14b5f7ff6d7d9a2a97765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b5bb7ddabde61f69fdb9785410078ac"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4b5bb7ddabde61f69fdb9785410078ac">performSpliceCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4b5bb7ddabde61f69fdb9785410078ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69845d32dba7f9118ae498d95fd6c8b4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a69845d32dba7f9118ae498d95fd6c8b4">performUnpackCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a69845d32dba7f9118ae498d95fd6c8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d19ed80cfde5ce9d55d55eeb139846c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6d19ed80cfde5ce9d55d55eeb139846c">performUzpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6d19ed80cfde5ce9d55d55eeb139846c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20421c306f02a92c47eef00c2a1f02f8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a20421c306f02a92c47eef00c2a1f02f8">performGLD1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a20421c306f02a92c47eef00c2a1f02f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e495837f173dea1e6919b589d315f67"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a7e495837f173dea1e6919b589d315f67">performVectorShiftCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:a7e495837f173dea1e6919b589d315f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize a vector shift instruction and its operand if shifted out bits are not used.  <a href="AArch64ISelLowering_8cpp.html#a7e495837f173dea1e6919b589d315f67">More...</a><br /></td></tr>
<tr class="separator:a7e495837f173dea1e6919b589d315f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5aa3058a584e6bc0e5b94db121422eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab5aa3058a584e6bc0e5b94db121422eb">performSunpkloCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab5aa3058a584e6bc0e5b94db121422eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbf7e16d7027d0bbbc9d4e8bf100840"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#abdbf7e16d7027d0bbbc9d4e8bf100840">performPostLD1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classbool.html">bool</a> IsLaneOp)</td></tr>
<tr class="memdesc:abdbf7e16d7027d0bbbc9d4e8bf100840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific DAG combine function for post-increment LD1 (lane) and post-increment LD1R.  <a href="AArch64ISelLowering_8cpp.html#abdbf7e16d7027d0bbbc9d4e8bf100840">More...</a><br /></td></tr>
<tr class="separator:abdbf7e16d7027d0bbbc9d4e8bf100840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4aeb38e252532a5362ac68998d0af93"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af4aeb38e252532a5362ac68998d0af93">performTBISimplification</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:af4aeb38e252532a5362ac68998d0af93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simplify <code>Addr</code> given that the top byte of it is ignored by HW during address translation.  <a href="AArch64ISelLowering_8cpp.html#af4aeb38e252532a5362ac68998d0af93">More...</a><br /></td></tr>
<tr class="separator:af4aeb38e252532a5362ac68998d0af93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28deaf5887a7f186a2012df2bf82752"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af28deaf5887a7f186a2012df2bf82752">foldTruncStoreOfExt</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:af28deaf5887a7f186a2012df2bf82752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19eb01bd287efda27e7bc5ba67cd144"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad19eb01bd287efda27e7bc5ba67cd144">performSTORECombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ad19eb01bd287efda27e7bc5ba67cd144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbb20906245b5a07551c13da1409712"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a2fbb20906245b5a07551c13da1409712">performNEONPostLDSTCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2fbb20906245b5a07551c13da1409712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific DAG combine function for NEON load/store intrinsics to merge base address updates.  <a href="AArch64ISelLowering_8cpp.html#a2fbb20906245b5a07551c13da1409712">More...</a><br /></td></tr>
<tr class="separator:a2fbb20906245b5a07551c13da1409712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257c422be962af393f15b15dbc07b962"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a257c422be962af393f15b15dbc07b962">checkValueWidth</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classunsigned.html">unsigned</a> width, <a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> &amp;ExtType)</td></tr>
<tr class="separator:a257c422be962af393f15b15dbc07b962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4deaa2646ae97cfae439e7854bb16231"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4deaa2646ae97cfae439e7854bb16231">isEquivalentMaskless</a> (<a class="el" href="classunsigned.html">unsigned</a> CC, <a class="el" href="classunsigned.html">unsigned</a> width, <a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtType, int AddConstant, int CompConstant)</td></tr>
<tr class="separator:a4deaa2646ae97cfae439e7854bb16231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ea7c29a0fde5a9a808c50aefd2e0fa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a05ea7c29a0fde5a9a808c50aefd2e0fa">performCONDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> CCIndex, <a class="el" href="classunsigned.html">unsigned</a> CmpIndex)</td></tr>
<tr class="separator:a05ea7c29a0fde5a9a808c50aefd2e0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5ac33b69bb7d7687d12dc0dffe9f08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a2a5ac33b69bb7d7687d12dc0dffe9f08">performBRCONDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2a5ac33b69bb7d7687d12dc0dffe9f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8e4441770569e02f67db99773afff0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4b8e4441770569e02f67db99773afff0">performCSELCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4b8e4441770569e02f67db99773afff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e1f2a7410e4a84e5ef34bf5d9db5e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad2e1f2a7410e4a84e5ef34bf5d9db5e5">performSETCCCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad2e1f2a7410e4a84e5ef34bf5d9db5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b5373efa0bde041422551595378b61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa7b5373efa0bde041422551595378b61">performSetCCPunpkCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa7b5373efa0bde041422551595378b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cd953a8e415634eb6eb2441d2901026"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6cd953a8e415634eb6eb2441d2901026">performSetccMergeZeroCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6cd953a8e415634eb6eb2441d2901026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad53162a9cc816e1dcb3141b9b175cc36"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad53162a9cc816e1dcb3141b9b175cc36">getTestBitOperand</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> &amp;Bit, <a class="el" href="classbool.html">bool</a> &amp;Invert, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad53162a9cc816e1dcb3141b9b175cc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af246e1e2988325698821d504157ed804"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af246e1e2988325698821d504157ed804">performTBZCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af246e1e2988325698821d504157ed804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2faab09dd74a706e426de046a3f4a0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#abc2faab09dd74a706e426de046a3f4a0">performVSelectCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abc2faab09dd74a706e426de046a3f4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3580959284fc1395f017d102336eb695"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3580959284fc1395f017d102336eb695">performSelectCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:a3580959284fc1395f017d102336eb695"><td class="mdescLeft">&#160;</td><td class="mdescRight">A vector select: "(select vL, vR, (setcc LHS, RHS))" is best performed with the compare-mask instructions rather than going via NZCV, even if LHS and RHS are really scalar.  <a href="AArch64ISelLowering_8cpp.html#a3580959284fc1395f017d102336eb695">More...</a><br /></td></tr>
<tr class="separator:a3580959284fc1395f017d102336eb695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43e26f948f8ef8569ce1efb6426adab4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a43e26f948f8ef8569ce1efb6426adab4">performNVCASTCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a43e26f948f8ef8569ce1efb6426adab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get rid of unnecessary NVCASTs (that don't change the type).  <a href="AArch64ISelLowering_8cpp.html#a43e26f948f8ef8569ce1efb6426adab4">More...</a><br /></td></tr>
<tr class="separator:a43e26f948f8ef8569ce1efb6426adab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c243011cdda005e97448378d575096"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a40c243011cdda005e97448378d575096">performGlobalAddressCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="el" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>)</td></tr>
<tr class="separator:a40c243011cdda005e97448378d575096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248bd47e01d010febc04be3e960dab50"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a248bd47e01d010febc04be3e960dab50">getScaledOffsetForBitWidth</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> BitWidth)</td></tr>
<tr class="separator:a248bd47e01d010febc04be3e960dab50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fbe5471ca943e493b21fde95c91be1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a39fbe5471ca943e493b21fde95c91be1">isValidImmForSVEVecImmAddrMode</a> (<a class="el" href="classunsigned.html">unsigned</a> OffsetInBytes, <a class="el" href="classunsigned.html">unsigned</a> ScalarSizeInBytes)</td></tr>
<tr class="memdesc:a39fbe5471ca943e493b21fde95c91be1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the value of <code>OffsetInBytes</code> can be used as an immediate for the gather load/prefetch and scatter store instructions with vector base and immediate offset addressing mode:  <a href="AArch64ISelLowering_8cpp.html#a39fbe5471ca943e493b21fde95c91be1">More...</a><br /></td></tr>
<tr class="separator:a39fbe5471ca943e493b21fde95c91be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95adacc1b14c2ed32834674c925ffd80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a95adacc1b14c2ed32834674c925ffd80">isValidImmForSVEVecImmAddrMode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <a class="el" href="classunsigned.html">unsigned</a> ScalarSizeInBytes)</td></tr>
<tr class="memdesc:a95adacc1b14c2ed32834674c925ffd80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the value of <code>Offset</code> represents a valid immediate for the SVE gather load/prefetch and scatter store instructiona with vector base and immediate offset addressing mode:  <a href="AArch64ISelLowering_8cpp.html#a95adacc1b14c2ed32834674c925ffd80">More...</a><br /></td></tr>
<tr class="separator:a95adacc1b14c2ed32834674c925ffd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d322dc7ec082cd00e94e7888b78a43"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad9d322dc7ec082cd00e94e7888b78a43">performScatterStoreCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classbool.html">bool</a> OnlyPackedOffsets=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:ad9d322dc7ec082cd00e94e7888b78a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a856202032515a6113c3de53d575f2d33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a856202032515a6113c3de53d575f2d33">performGatherLoadCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classbool.html">bool</a> OnlyPackedOffsets=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:a856202032515a6113c3de53d575f2d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72895c7f66e26be35e106221a2ab26ae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a72895c7f66e26be35e106221a2ab26ae">performSignExtendInRegCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a72895c7f66e26be35e106221a2ab26ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77650539aaaa54572ee61d0cf97a3575"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a77650539aaaa54572ee61d0cf97a3575">legalizeSVEGatherPrefetchOffsVec</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a77650539aaaa54572ee61d0cf97a3575"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize the gather prefetch (scalar + vector addressing mode) when the offset vector is an unpacked 32-bit scalable vector.  <a href="AArch64ISelLowering_8cpp.html#a77650539aaaa54572ee61d0cf97a3575">More...</a><br /></td></tr>
<tr class="separator:a77650539aaaa54572ee61d0cf97a3575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823e4af88c760486aecf7639ab3dc46e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a823e4af88c760486aecf7639ab3dc46e">combineSVEPrefetchVecBaseImmOff</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> ScalarSizeInBytes)</td></tr>
<tr class="memdesc:a823e4af88c760486aecf7639ab3dc46e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines a node carrying the intrinsic <code>aarch64_sve_prf&lt;T&gt;_gather_scalar_offset</code> into a node that uses <code>aarch64_sve_prfb_gather_uxtw_index</code> when the scalar offset passed to <code>aarch64_sve_prf&lt;T&gt;_gather_scalar_offset</code> is not a valid immediate for the sve gather prefetch instruction with vector plus immediate addressing mode.  <a href="AArch64ISelLowering_8cpp.html#a823e4af88c760486aecf7639ab3dc46e">More...</a><br /></td></tr>
<tr class="separator:a823e4af88c760486aecf7639ab3dc46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4289a5a86b371ea19a76d225c7cbbd12"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4289a5a86b371ea19a76d225c7cbbd12">isLanes1toNKnownZero</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a4289a5a86b371ea19a76d225c7cbbd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e2201d5e251af1abbfb6fde00df1cb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a72e2201d5e251af1abbfb6fde00df1cb">removeRedundantInsertVectorElt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a72e2201d5e251af1abbfb6fde00df1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecebd3286d7e5e48086b22673717d22c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aecebd3286d7e5e48086b22673717d22c">performInsertVectorEltCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:aecebd3286d7e5e48086b22673717d22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562eb4427785475a847ccbc03140e162"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a562eb4427785475a847ccbc03140e162">performSVESpliceCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a562eb4427785475a847ccbc03140e162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7539f96cae4bbe314828366d61477493"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a7539f96cae4bbe314828366d61477493">performFPExtendCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a7539f96cae4bbe314828366d61477493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be0086aa7ffce797f40ad2eefd2ec1a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4be0086aa7ffce797f40ad2eefd2ec1a">ReplaceReductionResults</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> InterOp, <a class="el" href="classunsigned.html">unsigned</a> AcrossOp)</td></tr>
<tr class="separator:a4be0086aa7ffce797f40ad2eefd2ec1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1898673bb5859b4f7cd1c961726b31"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9b1898673bb5859b4f7cd1c961726b31">splitInt128</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9b1898673bb5859b4f7cd1c961726b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca815d84ffc0bd9719d54ef89a51e8e4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aca815d84ffc0bd9719d54ef89a51e8e4">createGPRPairNode</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:aca815d84ffc0bd9719d54ef89a51e8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32739f322e03782811f33bc367f9bc3b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a32739f322e03782811f33bc367f9bc3b">ReplaceCMP_SWAP_128Results</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a32739f322e03782811f33bc367f9bc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a530cb1ac51a52d71669f828697e6d771"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a530cb1ac51a52d71669f828697e6d771">UseTlsOffset</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;IRB, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)</td></tr>
<tr class="separator:a530cb1ac51a52d71669f828697e6d771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a18462f9529b0e75812794eeedbb5f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a68a18462f9529b0e75812794eeedbb5f">getPredicateForFixedLengthVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a68a18462f9529b0e75812794eeedbb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa238c0945ce9c3ba4fd71439a8c316c6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa238c0945ce9c3ba4fd71439a8c316c6">getPredicateForVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:aa238c0945ce9c3ba4fd71439a8c316c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a02f6de82e3085eef9b1ad0ebe9b2d500"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a02f6de82e3085eef9b1ad0ebe9b2d500">emitConditionalComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CCOp, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> OutCC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a02f6de82e3085eef9b1ad0ebe9b2d500"><td class="mdescLeft">&#160;</td><td class="mdescRight">can be transformed to: not (and (not (and (setCC (cmp C)) (setCD (cmp D)))) (and (not (setCA (cmp A)) (not (setCB (cmp B))))))" which can be implemented as: cmp C ccmp D, inv(CD), CC ccmp A, CA, inv(CD) ccmp B, CB, inv(CA) check for CB flags  <a href="AArch64ISelLowering_8cpp.html#a02f6de82e3085eef9b1ad0ebe9b2d500">More...</a><br /></td></tr>
<tr class="separator:a02f6de82e3085eef9b1ad0ebe9b2d500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665697d954db3756f083f5db4cafe5dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="classbool.html">bool</a> &amp;CanNegate, <a class="el" href="classbool.html">bool</a> &amp;MustBeFirst, <a class="el" href="classbool.html">bool</a> WillNegate, <a class="el" href="classunsigned.html">unsigned</a> Depth=0)</td></tr>
<tr class="memdesc:a665697d954db3756f083f5db4cafe5dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if <code>Val</code> is a tree of AND/OR/SETCC operations that can be expressed as a conjunction.  <a href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">More...</a><br /></td></tr>
<tr class="separator:a665697d954db3756f083f5db4cafe5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588e5dcf7ccf9ec2b6922f24c012a08a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">emitConjunctionRec</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;OutCC, <a class="el" href="classbool.html">bool</a> Negate, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CCOp, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate)</td></tr>
<tr class="memdesc:a588e5dcf7ccf9ec2b6922f24c012a08a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.  <a href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">More...</a><br /></td></tr>
<tr class="separator:a588e5dcf7ccf9ec2b6922f24c012a08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25c3ad8dd30f33b93e7540b8fbd27df"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af25c3ad8dd30f33b93e7540b8fbd27df">emitConjunction</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;OutCC)</td></tr>
<tr class="memdesc:af25c3ad8dd30f33b93e7540b8fbd27df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit expression as a conjunction (a series of CCMP/CFCMP ops).  <a href="AArch64ISelLowering_8cpp.html#af25c3ad8dd30f33b93e7540b8fbd27df">More...</a><br /></td></tr>
<tr class="separator:af25c3ad8dd30f33b93e7540b8fbd27df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a01f9af05e8767e9fa2f803eb464b112e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a01f9af05e8767e9fa2f803eb464b112e">EnableAArch64ELFLocalDynamicTLSGeneration</a> (&quot;aarch64-elf-ldtls-<a class="el" href="CodeGenPrepare_8cpp.html#a109eb00135035c7badb12cece015c58d">generation</a>&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 Local Dynamic TLS code <a class="el" href="CodeGenPrepare_8cpp.html#a109eb00135035c7badb12cece015c58d">generation</a>&quot;), cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>))</td></tr>
<tr class="separator:a01f9af05e8767e9fa2f803eb464b112e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6c8d43031fc942d8cd15abc0070659"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9d6c8d43031fc942d8cd15abc0070659">EnableOptimizeLogicalImm</a> (&quot;aarch64-enable-logical-imm&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable AArch64 logical imm instruction &quot; &quot;<a class="el" href="group__ARCOpt.html#gab062c31556fab4a12873c5e492ed3cd1">optimization</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>))</td></tr>
<tr class="separator:a9d6c8d43031fc942d8cd15abc0070659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff4cc4a3a495279863388ea0ac5f9e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6ff4cc4a3a495279863388ea0ac5f9e8">EnableCombineMGatherIntrinsics</a> (&quot;aarch64-enable-mgather-<a class="el" href="VectorCombine_8cpp.html#abebbad42e65ebec270ffc7c4540f6b7f">combine</a>&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Combine extends of AArch64 masked &quot; &quot;gather <a class="el" href="ScalarizeMaskedMemIntrin_8cpp.html#adef27058907244f0699caa1f4961d673">intrinsics</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>))</td></tr>
<tr class="separator:a6ff4cc4a3a495279863388ea0ac5f9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2d47ae29d47b14b759625ee38930cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aee2d47ae29d47b14b759625ee38930cf">MVT_CC</a> = MVT::i32</td></tr>
<tr class="memdesc:aee2d47ae29d47b14b759625ee38930cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value type used for condition codes.  <a href="AArch64ISelLowering_8cpp.html#aee2d47ae29d47b14b759625ee38930cf">More...</a><br /></td></tr>
<tr class="separator:aee2d47ae29d47b14b759625ee38930cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-lower&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00099">99</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a97de2baad077d3029a9cb8f211cf67c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97de2baad077d3029a9cb8f211cf67c1">&#9670;&nbsp;</a></span>GET_REGISTER_MATCHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_REGISTER_MATCHER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08295">8295</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a3e769d29cd5e6ae3becf6fc0afec9e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e769d29cd5e6ae3becf6fc0afec9e06">&#9670;&nbsp;</a></span>LCALLNAME4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCALLNAME4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code" href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 1)                                                          \</div>
<div class="line">  LCALLNAMES(<a class="code" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 2) <a class="code" href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 4) <a class="code" href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 8)</div>
<div class="ttc" id="aAArch64ISelLowering_8cpp_html_a3612a9f67cfd6294483557fe592ad037"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a></div><div class="ttdeci">#define LCALLNAMES(A, B, N)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a6704bdede1cb8f7ce6fa5e85d3f55612"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a></div><div class="ttdeci">static GCRegistry::Add&lt; ErlangGC &gt; A(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aeb3aa65ce9bb27dc1f4c2ecd0bb4f641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3aa65ce9bb27dc1f4c2ecd0bb4f641">&#9670;&nbsp;</a></span>LCALLNAME5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCALLNAME5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code" href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 1)                                                          \</div>
<div class="line">  LCALLNAMES(<a class="code" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 2)                                                          \</div>
<div class="line">  LCALLNAMES(<a class="code" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 4) <a class="code" href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 8) <a class="code" href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 16)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3612a9f67cfd6294483557fe592ad037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3612a9f67cfd6294483557fe592ad037">&#9670;&nbsp;</a></span>LCALLNAMES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCALLNAMES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  setLibcallName(<a class="code" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>##<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_RELAX, #<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a> #<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_relax&quot;</span>);                                \</div>
<div class="line">  setLibcallName(<a class="code" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>##<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_ACQ, #<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a> #<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_acq&quot;</span>);                                    \</div>
<div class="line">  setLibcallName(<a class="code" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>##<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_REL, #<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a> #<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_rel&quot;</span>);                                    \</div>
<div class="line">  setLibcallName(<a class="code" href="BuiltinGCs_8cpp.html#a6704bdede1cb8f7ce6fa5e85d3f55612">A</a>##<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_ACQ_REL, #<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a> #<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_acq_rel&quot;</span>);</div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8fb469989985105371cdb192ac9a26f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fb469989985105371cdb192ac9a26f1">&#9670;&nbsp;</a></span>MAKE_CASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAKE_CASE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">V</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keywordflow">case</span> V:                                                                      \</div>
<div class="line">    return #V;</div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ada83aca5979cc25fd3af0d660cb50d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada83aca5979cc25fd3af0d660cb50d3d">&#9670;&nbsp;</a></span>PredicateConstraint</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="structllvm_1_1PredicateConstraint.html">PredicateConstraint</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f"></a>Upl&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ada83aca5979cc25fd3af0d660cb50d3da16bbb9c27b36802b223e886f6a9527a0"></a>Upa&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ada83aca5979cc25fd3af0d660cb50d3dae962ea8b0b3a376575ad0e616eeac474"></a>Invalid&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08574">8574</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a938ec58a3fc5f05e1af0cf46d4924d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a938ec58a3fc5f05e1af0cf46d4924d96">&#9670;&nbsp;</a></span>addRequiredExtensionForVectorMULL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> addRequiredExtensionForVectorMULL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>OrigTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ExtTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtOpcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03791">3791</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03774">getExtensionTo64Bits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00186">llvm::EVT::is128BitVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03834">skipExtensionForVectorMULL()</a>.</p>

</div>
</div>
<a id="a34998313b61266257a43201da0dd344c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34998313b61266257a43201da0dd344c">&#9670;&nbsp;</a></span>areExtractExts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> areExtractExts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Ext1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Ext2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if Ext1 and Ext2 are extends of the same type, doubling the bitwidth of the vector elements. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12160">12160</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MipsISelLowering_8h_source.html#l00156">llvm::MipsISD::Ext</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, <a class="el" href="PatternMatch_8h_source.html#l01658">llvm::PatternMatch::m_ZExtOrSExt()</a>, and <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12200">llvm::AArch64TargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="a1749fedeab78f694e83d8e6672b40a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1749fedeab78f694e83d8e6672b40a3b">&#9670;&nbsp;</a></span>areExtractShuffleVectors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> areExtractShuffleVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if both Op1 and Op2 are shufflevector extracts of either the lower or upper half of the vector elements. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12119">12119</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TypeSize_8h_source.html#l00425">llvm::TypeSize::getFixedSize()</a>, <a class="el" href="classllvm_1_1Type.html#ad076df2d159d18390589f69f60032ec4">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="Instructions_8cpp_source.html#l02265">llvm::ShuffleVectorInst::isExtractSubvectorMask()</a>, <a class="el" href="VE_8h_source.html#l00371">llvm::M1()</a>, <a class="el" href="PatternMatch_8h_source.html#l01561">llvm::PatternMatch::m_Shuffle()</a>, <a class="el" href="PatternMatch_8h_source.html#l00136">llvm::PatternMatch::m_Undef()</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, and <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12200">llvm::AArch64TargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="abdcfd956b0c1d690e633ef4954123100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdcfd956b0c1d690e633ef4954123100">&#9670;&nbsp;</a></span>areOperandsOfVmullHighP64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> areOperandsOfVmullHighP64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if Op1 and Op2 could be used with vmull_high_p64 intrinsic. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12187">12187</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12176">isOperandOfVmullHighP64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12200">llvm::AArch64TargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="a2ee5a0e7a482b24c589ce63deb090ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ee5a0e7a482b24c589ce63deb090ee1">&#9670;&nbsp;</a></span>calculatePreExtendType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> calculatePreExtendType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Extend</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calculates what the pre-extend type is, based on the extension operation node provided by <code>Extend</code>. </p>
<p>In the case that <code>Extend</code> is a SIGN_EXTEND or a ZERO_EXTEND, the pre-extend type is pulled directly from the operand, while other extend operations need a bit more inspection to get this information.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Extend</td><td>The SDNode from the DAG that represents the extend operation </td></tr>
    <tr><td class="paramname">DAG</td><td>The SelectionDAG hosting the <code>Extend</code> node</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The type representing the <code>Extend</code> source type, or <code>MVT::Other</code> if no valid type can be determined </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13312">13312</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::AssertZext</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02257">llvm::VTSDNode::getVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i8</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00747">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13351">performCommonVectorExtendCombine()</a>.</p>

</div>
</div>
<a id="a665697d954db3756f083f5db4cafe5dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665697d954db3756f083f5db4cafe5dc">&#9670;&nbsp;</a></span>canEmitConjunction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canEmitConjunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>CanNegate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>MustBeFirst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>WillNegate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if <code>Val</code> is a tree of AND/OR/SETCC operations that can be expressed as a conjunction. </p>
<p>See <a class="el" href="group__AArch64CCMP.html">CMP;CCMP matching</a>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CanNegate</td><td>Set to true if we can negate the whole sub-tree just by changing the conditions on the SETCC tests. (this means we can call <a class="el" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a" title="Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.">emitConjunctionRec()</a> with Negate==true on this sub-tree) </td></tr>
    <tr><td class="paramname">MustBeFirst</td><td>Set to true if this subtree needs to be negated and we cannot do the negation naturally. We are required to emit the subtree first in this case. </td></tr>
    <tr><td class="paramname">WillNegate</td><td>Is true if are called when the result of this subexpression must be negated. This happens when the outer expression is an OR. We can use this fact to know that we have a double negation (or (or ...) ...) that can be implemented for free. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02759">2759</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f128</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00628">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00633">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02933">emitConjunction()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02821">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="adbf41e18f7132ffe3bccbcfc61bbd8cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf41e18f7132ffe3bccbcfc61bbd8cf">&#9670;&nbsp;</a></span>canGuaranteeTCO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canGuaranteeTCO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>GuaranteeTailCalls</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the calling convention is one that we can guarantee TCO for. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05825">5825</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, <a class="el" href="CallingConv_8h_source.html#l00092">llvm::CallingConv::SwiftTail</a>, and <a class="el" href="CallingConv_8h_source.html#l00081">llvm::CallingConv::Tail</a>.</p>

</div>
</div>
<a id="a3f429073a46ec763cee3e892f2b6116e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f429073a46ec763cee3e892f2b6116e">&#9670;&nbsp;</a></span>changeFPCCToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void changeFPCCToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02447">2447</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00260">llvm::AArch64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01390">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01392">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01391">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01394">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01393">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01395">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01379">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01373">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01375">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01374">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01377">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01376">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01378">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01381">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01383">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01382">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01385">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01384">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01386">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01380">llvm::ISD::SETUO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00262">llvm::AArch64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02510">changeFPCCToANDAArch64CC()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02540">changeVectorFPCCToAArch64CC()</a>.</p>

</div>
</div>
<a id="aa8526c2421f7be2bffb71de4318a9fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8526c2421f7be2bffb71de4318a9fe6">&#9670;&nbsp;</a></span>changeFPCCToANDAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void changeFPCCToANDAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a DAG fp condition code to an AArch64 CC. </p>
<p>This differs from changeFPCCToAArch64CC in that it returns cond codes that should be AND'ed instead of OR'ed. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02510">2510</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02447">changeFPCCToAArch64CC()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00260">llvm::AArch64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01378">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01381">llvm::ISD::SETUEQ</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00262">llvm::AArch64CC::VC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02821">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="a84b22e9412602b7ac342d65a53308f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b22e9412602b7ac342d65a53308f17">&#9670;&nbsp;</a></span>changeIntCCToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> changeIntCCToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeIntCCToAArch64CC - Convert a DAG integer condition code to an AArch64 CC </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02419">2419</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01390">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01392">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01391">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01394">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01393">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01395">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01383">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01382">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01385">llvm::ISD::SETULE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01384">llvm::ISD::SETULT</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02821">emitConjunctionRec()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02981">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a035894ecbe9618f59e48813449bbfc55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035894ecbe9618f59e48813449bbfc55">&#9670;&nbsp;</a></span>changeVectorFPCCToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void changeVectorFPCCToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Invert</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeVectorFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC usable with the vector instructions. </p>
<p>Fewer operations are available without a real NZCV register, so we have to use less efficient combinations to get the same effect. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02540">2540</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02447">changeFPCCToAArch64CC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f32</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00517">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="Compiler_8h_source.html#l00294">LLVM_FALLTHROUGH</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01379">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01381">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01383">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01382">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01385">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01384">llvm::ISD::SETULT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01380">llvm::ISD::SETUO</a>.</p>

</div>
</div>
<a id="a257c422be962af393f15b15dbc07b962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a257c422be962af393f15b15dbc07b962">&#9670;&nbsp;</a></span>checkValueWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> checkValueWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> &amp;&#160;</td>
          <td class="paramname"><em>ExtType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16418">16418</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APFloat_8h_source.html#l01281">llvm::abs()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::AssertZext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00076">llvm::ISD::Constant</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02313">llvm::LoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01336">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00628">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02257">llvm::VTSDNode::getVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00925">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01350">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01350">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00158">llvm::ISD::TargetConstant</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01350">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16597">performCONDCombine()</a>.</p>

</div>
</div>
<a id="ab51eccb824edbda20ca098e164d9779b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab51eccb824edbda20ca098e164d9779b">&#9670;&nbsp;</a></span>checkZExtBool()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> checkZExtBool </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Arg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06029">6029</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00186">Arg</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l02809">llvm::SelectionDAG::computeKnownBits()</a>.</p>

</div>
</div>
<a id="a8f8e13b821b9ba9b453c82ac0a356b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f8e13b821b9ba9b453c82ac0a356b82">&#9670;&nbsp;</a></span>combineAcrossLanesIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAcrossLanesIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14953">14953</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a823e4af88c760486aecf7639ab3dc46e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823e4af88c760486aecf7639ab3dc46e">&#9670;&nbsp;</a></span>combineSVEPrefetchVecBaseImmOff()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSVEPrefetchVecBaseImmOff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ScalarSizeInBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combines a node carrying the intrinsic <code>aarch64_sve_prf&lt;T&gt;_gather_scalar_offset</code> into a node that uses <code>aarch64_sve_prfb_gather_uxtw_index</code> when the scalar offset passed to <code>aarch64_sve_prf&lt;T&gt;_gather_scalar_offset</code> is not a valid immediate for the sve gather prefetch instruction with vector plus immediate addressing mode. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17543">17543</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08572">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17155">isValidImmForSVEVecImmAddrMode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8762f1b4293f84b4f55ba7e2ee15924a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8762f1b4293f84b4f55ba7e2ee15924a">&#9670;&nbsp;</a></span>combineSVEReductionFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSVEReductionFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15126">15126</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ade199a6ca80a92917720916398f22963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade199a6ca80a92917720916398f22963">&#9670;&nbsp;</a></span>combineSVEReductionInt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSVEReductionInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15107">15107</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00132">getPackedSVEVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a769d7f599c512004a3f5d71e0ef7a8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a769d7f599c512004a3f5d71e0ef7a8ed">&#9670;&nbsp;</a></span>combineSVEReductionOrderedFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSVEReductionOrderedFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15143">15143</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00951">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00500">llvm::ISD::INSERT_VECTOR_ELT</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a46baa445306c81581d7e08af58dc6e82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46baa445306c81581d7e08af58dc6e82">&#9670;&nbsp;</a></span>ConstantBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ConstantBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">10545</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00167">llvm::AArch64ISD::FMOV</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00163">llvm::AArch64ISD::MOVI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00165">llvm::AArch64ISD::MOVIedit</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00166">llvm::AArch64ISD::MOVImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00164">llvm::AArch64ISD::MOVIshift</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00169">llvm::AArch64ISD::MVNImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00168">llvm::AArch64ISD::MVNIshift</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10132">resolveBuildVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10224">tryAdvSIMDModImm16()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10176">tryAdvSIMDModImm32()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10264">tryAdvSIMDModImm321s()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10155">tryAdvSIMDModImm64()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10295">tryAdvSIMDModImm8()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10316">tryAdvSIMDModImmFP()</a>.</p>

</div>
</div>
<a id="a5bd62ec61571d2805d0d609d279a3e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd62ec61571d2805d0d609d279a3e3e">&#9670;&nbsp;</a></span>constructDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> constructDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Lane</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09717">9717</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00519">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00549">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02128">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01133">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00515">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00195">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00191">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01181">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00186">llvm::EVT::is128BitVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08921">WidenVector()</a>.</p>

</div>
</div>
<a id="a147fca66ac9f8b920b2a542b9c78a6ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a147fca66ac9f8b920b2a542b9c78a6ee">&#9670;&nbsp;</a></span>convertFixedMaskToScalableVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertFixedMaskToScalableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19109">19109</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19051">convertToScalableVector()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18965">getContainerForFixedLengthVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18990">getPredicateForFixedLengthVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00263">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>.</p>

</div>
</div>
<a id="afb001768f7eb9930ca97753a1e39e5e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb001768f7eb9930ca97753a1e39e5e0">&#9670;&nbsp;</a></span>convertFromScalableVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertFromScalableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19062">19062</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00549">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00165">llvm::EVT::isFixedLengthVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00161">llvm::EVT::isScalableVector()</a>.</p>

</div>
</div>
<a id="a55b5f0acbccdfe1f3e0688fa60b8d5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b5f0acbccdfe1f3e0688fa60b8d5e9">&#9670;&nbsp;</a></span>convertMergedOpToPredOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertMergedOpToPredOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>UnpredOp</em> = <code><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>SwapOperands</em> = <code><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15214">15214</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15174">isAllActivePredicate()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ad979c12cf8b226899e08c1c0d8bfdf8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad979c12cf8b226899e08c1c0d8bfdf8a">&#9670;&nbsp;</a></span>convertToScalableVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertToScalableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19051">19051</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00951">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00165">llvm::EVT::isFixedLengthVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00161">llvm::EVT::isScalableVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19109">convertFixedMaskToScalableVector()</a>.</p>

</div>
</div>
<a id="aca815d84ffc0bd9719d54ef89a51e8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca815d84ffc0bd9719d54ef89a51e8e4">&#9670;&nbsp;</a></span>createGPRPairNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createGPRPairNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18237">18237</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01331">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00440">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09010">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00637">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="DataLayout_8h_source.html#l00245">llvm::DataLayout::isBigEndian()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00659">llvm::ISD::SRL</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00266">llvm::MVT::Untyped</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18254">ReplaceCMP_SWAP_128Results()</a>.</p>

</div>
</div>
<a id="a0194fe7dca15bfabd4f391e01ba7606d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0194fe7dca15bfabd4f391e01ba7606d">&#9670;&nbsp;</a></span>emitComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02605">2605</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00138">llvm::AArch64ISD::ADDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00142">llvm::AArch64ISD::ANDS</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00150">llvm::AArch64ISD::FCMP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00837">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00442">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00171">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08572">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02589">isCMN()</a>, <a class="el" href="ValueTypes_8h_source.html#l00140">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09948">llvm::isNullConstant()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01409">llvm::ISD::isUnsignedIntSetCC()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00130">MVT_CC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09444">llvm::SelectionDAG::ReplaceAllUsesWith()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::SUBS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02821">emitConjunctionRec()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02981">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a02f6de82e3085eef9b1ad0ebe9b2d500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f6de82e3085eef9b1ad0ebe9b2d500">&#9670;&nbsp;</a></span>emitConditionalComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitConditionalComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>CCOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>Predicate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>OutCC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>can be transformed to: not (and (not (and (setCC (cmp C)) (setCD (cmp D)))) (and (not (setCA (cmp A)) (not (setCB (cmp B))))))" which can be implemented as: cmp C ccmp D, inv(CD), CC ccmp A, CA, inv(CD) ccmp B, CB, inv(CA) check for CB flags </p>
<p>A counterexample is "or (and A B) (and C D)" which translates to not (and (not (and (not A) (not B))) (not (and (not C) (not D)))), we can only implement 1 of the inner (not) operations, but not both! Create a conditional comparison; Use CCMP, CCMN or FCCMP as appropriate. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02711">2711</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00146">llvm::AArch64ISD::CCMN</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00145">llvm::AArch64ISD::CCMP</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00147">llvm::AArch64ISD::FCCMP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00837">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00313">llvm::AArch64CC::getNZCVToSatisfyCondCode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00442">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09948">llvm::isNullConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00130">MVT_CC</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01390">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01395">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02821">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="af25c3ad8dd30f33b93e7540b8fbd27df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af25c3ad8dd30f33b93e7540b8fbd27df">&#9670;&nbsp;</a></span>emitConjunction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitConjunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>OutCC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit expression as a conjunction (a series of CCMP/CFCMP ops). </p>
<p>In some cases this is even possible with OR operations in the expression. See <a class="el" href="group__AArch64CCMP.html">CMP;CCMP matching</a>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a" title="Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.">emitConjunctionRec()</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02933">2933</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02759">canEmitConjunction()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02821">emitConjunctionRec()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02981">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a588e5dcf7ccf9ec2b6922f24c012a08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588e5dcf7ccf9ec2b6922f24c012a08a">&#9670;&nbsp;</a></span>emitConjunctionRec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitConjunctionRec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>OutCC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Negate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>CCOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>Predicate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops. </p>
<p>See <a class="el" href="group__AArch64CCMP.html">CMP;CCMP matching</a>. Tries to transform the given i1 producing node <code>Val</code> to a series compare and conditional compare operations. </p><dl class="section return"><dt>Returns</dt><dd>an NZCV flags producing node and sets <code>OutCC</code> to the flags that should be tested or returns SDValue() if transformation was not possible. <code>Negate</code> is true if we want this sub-tree being negated just by changing SETCC conditions. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02821">2821</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02759">canEmitConjunction()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02510">changeFPCCToANDAArch64CC()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02419">changeIntCCToAArch64CC()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02605">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02711">emitConditionalComparison()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00628">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00517">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00702">llvm::SDNode::hasOneUse()</a>, <a class="el" href="ELFYAML_8cpp_source.html#l01471">llvm::yaml::isInteger()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00633">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::SETCC</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02933">emitConjunction()</a>.</p>

</div>
</div>
<a id="ad57c14466df9ca7e050fb6e324867538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad57c14466df9ca7e050fb6e324867538">&#9670;&nbsp;</a></span>emitStrictFPComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitStrictFPComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsSignaling</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02594">2594</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f16</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00419">llvm::AArch64ISD::STRICT_FCMP</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00420">llvm::AArch64ISD::STRICT_FCMPE</a>.</p>

</div>
</div>
<a id="a01bdf0d462d6df94d15c1763169f4cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01bdf0d462d6df94d15c1763169f4cf1">&#9670;&nbsp;</a></span>EmitVectorComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitVectorComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NoNans</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11416">11416</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00209">llvm::AArch64ISD::CMEQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00219">llvm::AArch64ISD::CMEQz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00210">llvm::AArch64ISD::CMGE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00220">llvm::AArch64ISD::CMGEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00211">llvm::AArch64ISD::CMGT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00221">llvm::AArch64ISD::CMGTz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00212">llvm::AArch64ISD::CMHI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00213">llvm::AArch64ISD::CMHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00222">llvm::AArch64ISD::CMLEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00223">llvm::AArch64ISD::CMLTz</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00214">llvm::AArch64ISD::FCMEQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00224">llvm::AArch64ISD::FCMEQz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00215">llvm::AArch64ISD::FCMGE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00225">llvm::AArch64ISD::FCMGEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00216">llvm::AArch64ISD::FCMGT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00226">llvm::AArch64ISD::FCMGTz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00227">llvm::AArch64ISD::FCMLEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00228">llvm::AArch64ISD::FCMLTz</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="ValueTypes_8h_source.html#l00140">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="Compiler_8h_source.html#l00294">LLVM_FALLTHROUGH</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10132">resolveBuildVector()</a>, and <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>.</p>

</div>
</div>
<a id="a4c7c1562b50655523bd71e7f3b04d3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7c1562b50655523bd71e7f3b04d3eb">&#9670;&nbsp;</a></span>findEXTRHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> findEXTRHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t &amp;&#160;</td>
          <td class="paramname"><em>ShiftAmount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>FromHi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>An EXTR instruction is made up of two shifts, ORed together. </p>
<p>This helper searches for and classifies those shifts. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13814">13814</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00657">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00659">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13836">tryCombineToEXTR()</a>.</p>

</div>
</div>
<a id="af28deaf5887a7f186a2012df2bf82752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af28deaf5887a7f186a2012df2bf82752">&#9670;&nbsp;</a></span>foldTruncStoreOfExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldTruncStoreOfExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16220">16220</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00732">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00156">llvm::MipsISD::Ext</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07567">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01165">llvm::ISD::MSTORE</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00926">llvm::ISD::STORE</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Store</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16242">performSTORECombine()</a>.</p>

</div>
</div>
<a id="aa8e7d7856b86905a5ce055fb23d0c9b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e7d7856b86905a5ce055fb23d0c9b2">&#9670;&nbsp;</a></span>foldVectorXorShiftIntoCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldVectorXorShiftIntoCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: cmge X, X, #0. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13068">13068</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00220">llvm::AArch64ISD::CMGEz</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00403">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00263">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00155">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00195">llvm::AArch64ISD::VASHR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13229">performXorCombine()</a>.</p>

</div>
</div>
<a id="ab412ed28f090cbd85f13e2dbf3a52377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab412ed28f090cbd85f13e2dbf3a52377">&#9670;&nbsp;</a></span>GeneratePerfectShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> GeneratePerfectShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PFEntry</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>GeneratePerfectShuffle - Given an entry in the perfect-shuffle table, emit the specified operations to build the shuffle. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09539">9539</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::bf16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00158">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00159">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00160">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00157">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00189">llvm::AArch64ISD::EXT</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08934">getExtFactor()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08572">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i8</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08250">OP_COPY</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08252">OP_VDUP0</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08253">OP_VDUP1</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08254">OP_VDUP2</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08255">OP_VDUP3</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08256">OP_VEXT1</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08257">OP_VEXT2</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08258">OP_VEXT3</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08251">OP_VREV</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08263">OP_VTRNL</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08264">OP_VTRNR</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08259">OP_VUZPL</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08260">OP_VUZPR</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08261">OP_VZIPL</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08262">OP_VZIPR</a>, <a class="el" href="AArch64PerfectShuffle_8h_source.html#l00025">PerfectShuffleTable</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00186">llvm::AArch64ISD::REV16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00187">llvm::AArch64ISD::REV32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00188">llvm::AArch64ISD::REV64</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00184">llvm::AArch64ISD::TRN1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00185">llvm::AArch64ISD::TRN2</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00182">llvm::AArch64ISD::UZP1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00183">llvm::AArch64ISD::UZP2</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08921">WidenVector()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00180">llvm::AArch64ISD::ZIP1</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00181">llvm::AArch64ISD::ZIP2</a>.</p>

</div>
</div>
<a id="a07cdd12114b2452d5dc26ab23460bb60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07cdd12114b2452d5dc26ab23460bb60">&#9670;&nbsp;</a></span>GenerateTBL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> GenerateTBL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>ShuffleMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09642">9642</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00519">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SmallVector_8h_source.html#l00268">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::data()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00790">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="ArrayRef_8h_source.html#l00474">llvm::makeArrayRef()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Offset</a>, <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00123">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v8i8</a>.</p>

</div>
</div>
<a id="af46d1ba5c3f2f00b06659c2ba7dc5c7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46d1ba5c3f2f00b06659c2ba7dc5c7c">&#9670;&nbsp;</a></span>getAArch64Cmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getAArch64Cmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>AArch64cc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02981">2981</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">C</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02419">changeIntCCToAArch64CC()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02605">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02933">emitConjunction()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02947">getCmpOperandFoldingProfit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00494">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01762">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01571">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00071">INT64_MAX</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02589">isCMN()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02571">isLegalArithImmed()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01579">llvm::ConstantSDNode::isOne()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01580">llvm::ConstantSDNode::isZero()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00130">MVT_CC</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01390">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01392">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01391">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01394">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01393">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01395">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01383">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01382">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01385">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01384">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00747">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00077">UINT64_MAX</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01350">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14659">performSetccAddFolding()</a>.</p>

</div>
</div>
<a id="a9899d90221eb3ba20a23f61a1663ed2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9899d90221eb3ba20a23f61a1663ed2a">&#9670;&nbsp;</a></span>getAArch64XALUOOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt;<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&gt; getAArch64XALUOOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03113">3113</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00138">llvm::AArch64ISD::ADDS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00142">llvm::AArch64ISD::ANDS</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00171">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08572">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00068">Mul</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00615">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00614">llvm::ISD::MULHU</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00130">MVT_CC</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00310">llvm::ISD::SADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::SMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00314">llvm::ISD::SSUBO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::SUBS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00735">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00319">llvm::ISD::UMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::USUBO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::VS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03321">LowerXALUO()</a>.</p>

</div>
</div>
<a id="a8a86d15e1fdf8466af2d669ffd5bf745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a86d15e1fdf8466af2d669ffd5bf745">&#9670;&nbsp;</a></span>getCmpOperandFoldingProfit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getCmpOperandFoldingProfit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns how profitable it is to fold a comparison's operand's shift and/or extension operations. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02947">2947</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00657">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00747">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::SRA</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00659">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02981">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a10930c52b74a578790352742b8139389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10930c52b74a578790352742b8139389">&#9670;&nbsp;</a></span>getContainerForFixedLengthVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getContainerForFixedLengthVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18965">18965</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f64</a>, <a class="el" href="ValueTypes_8h_source.html#l00289">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00165">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00925">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00200">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00247">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00242">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00213">llvm::MVT::nxv4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::nxv8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00207">llvm::MVT::nxv8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00321">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19109">convertFixedMaskToScalableVector()</a>.</p>

</div>
</div>
<a id="a3f064ee27555e0a70ef944b728969ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f064ee27555e0a70ef944b728969ce9">&#9670;&nbsp;</a></span>getDUPLANEOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getDUPLANEOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>EltType</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09704">9704</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::bf16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00158">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00159">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00160">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00157">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i8</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>.</p>

</div>
</div>
<a id="ae07d5efbe94a4af292ffa12c5e9de0e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae07d5efbe94a4af292ffa12c5e9de0e5">&#9670;&nbsp;</a></span>getEstimate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getEstimate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>ExtraSteps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08425">8425</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00296">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00247">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00242">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::nxv8f16</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, <a class="el" href="MachineValueType_8h_source.html#l00154">llvm::MVT::v1f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00171">llvm::MVT::v1f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00155">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00172">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::v4f32</a>.</p>

</div>
</div>
<a id="a4f87d8844454c664483111762bd8dab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f87d8844454c664483111762bd8dab7">&#9670;&nbsp;</a></span>getExtensionTo64Bits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getExtensionTo64Bits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>OrigVT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03774">3774</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00289">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00130">llvm::EVT::isSimple()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00321">llvm::MVT::SimpleTy</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v2i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v4i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v4i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03791">addRequiredExtensionForVectorMULL()</a>.</p>

</div>
</div>
<a id="ae94d01adfba8b1a65f781ecd925111ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94d01adfba8b1a65f781ecd925111ea">&#9670;&nbsp;</a></span>getExtFactor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getExtFactor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getExtFactor - Determine the adjustment factor for the position when generating an "extract from vector registers" instruction. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08934">8934</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09539">GeneratePerfectShuffle()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08953">llvm::AArch64TargetLowering::ReconstructShuffle()</a>.</p>

</div>
</div>
<a id="ad6c14430e2e133ffba97e8704491f847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c14430e2e133ffba97e8704491f847">&#9670;&nbsp;</a></span>getGatherScatterIndexIsExtended()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> getGatherScatterIndexIsExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04514">4514</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00083">Index</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00747">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00590">llvm::ISD::SPLAT_VECTOR</a>.</p>

</div>
</div>
<a id="a13aff93a53ab4054e4a16e471811a1e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13aff93a53ab4054e4a16e471811a1e0">&#9670;&nbsp;</a></span>getGatherVecOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> getGatherVecOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsScaled</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsSigned</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NeedsExtend</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04446">4446</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00359">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00361">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00363">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00360">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00362">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15999">performGLD1Combine()</a>.</p>

</div>
</div>
<a id="a62766c75f88612ffa652342472e755f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62766c75f88612ffa652342472e755f6">&#9670;&nbsp;</a></span>getIntrinsicID()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getIntrinsicID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10366">10366</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="Intrinsics_8h_source.html#l00045">llvm::Intrinsic::not_intrinsic</a>.</p>

<p class="reference">Referenced by <a class="el" href="Local_8cpp_source.html#l02903">collectBitParts()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l05777">FindPreallocatedCall()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l08735">llvm::VPRecipeBuilder::handleReplication()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13287">IsSVECntIntrinsic()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">performIntrinsicCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15019">tryConvertSVEWideCompare()</a>.</p>

</div>
</div>
<a id="ad10dbef9a9ca0f0c0f10ac6c1ff581fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad10dbef9a9ca0f0c0f10ac6c1ff581fa">&#9670;&nbsp;</a></span>getPackedSVEVectorVT() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getPackedSVEVectorVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ElementCount.html">ElementCount</a>&#160;</td>
          <td class="paramname"><em>EC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00157">157</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00200">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00213">llvm::MVT::nxv4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00207">llvm::MVT::nxv8i16</a>.</p>

</div>
</div>
<a id="a468ab481eae62623c2ef12e743b420b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a468ab481eae62623c2ef12e743b420b5">&#9670;&nbsp;</a></span>getPackedSVEVectorVT() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getPackedSVEVectorVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00132">132</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::bf16</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f64</a>, <a class="el" href="ValueTypes_8h_source.html#l00289">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i8</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00200">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00247">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00242">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00213">llvm::MVT::nxv4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00238">llvm::MVT::nxv8bf16</a>, <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::nxv8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00207">llvm::MVT::nxv8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00321">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15107">combineSVEReductionInt()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17631">performSVESpliceCombine()</a>.</p>

</div>
</div>
<a id="a68a18462f9529b0e75812794eeedbb5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68a18462f9529b0e75812794eeedbb5f">&#9670;&nbsp;</a></span>getPredicateForFixedLengthVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPredicateForFixedLengthVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18990">18990</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LegalizerInfo_8h_source.html#l00228">llvm::LegalityPredicates::all()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f64</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00677">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04036">getPTrue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00289">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00442">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00487">llvm::getSVEPredPatternFromNumElements()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00165">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00925">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::nxv16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00189">llvm::MVT::nxv2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::nxv4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00191">llvm::MVT::nxv8i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00321">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19109">convertFixedMaskToScalableVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19043">getPredicateForVector()</a>.</p>

</div>
</div>
<a id="a94f640528921c3098a4dbaeef460e2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94f640528921c3098a4dbaeef460e2ae">&#9670;&nbsp;</a></span>getPredicateForScalableVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPredicateForScalableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19035">19035</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LegalizerInfo_8h_source.html#l00228">llvm::LegalityPredicates::all()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00102">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04036">getPTrue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ValueTypes_8h_source.html#l00161">llvm::EVT::isScalableVector()</a>, and <a class="el" href="TargetLowering_8h_source.html#l00925">llvm::TargetLoweringBase::isTypeLegal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19043">getPredicateForVector()</a>.</p>

</div>
</div>
<a id="aa238c0945ce9c3ba4fd71439a8c316c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa238c0945ce9c3ba4fd71439a8c316c6">&#9670;&nbsp;</a></span>getPredicateForVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPredicateForVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19043">19043</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18990">getPredicateForFixedLengthVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19035">getPredicateForScalableVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00165">llvm::EVT::isFixedLengthVector()</a>.</p>

</div>
</div>
<a id="aa83fc29419d3244b75d7a1d31d8d10d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83fc29419d3244b75d7a1d31d8d10d2">&#9670;&nbsp;</a></span>getPromotedVTForPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getPromotedVTForPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00172">172</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00332">llvm::EVT::getVectorMinNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ValueTypes_8h_source.html#l00161">llvm::EVT::isScalableVector()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00200">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00213">llvm::MVT::nxv4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00207">llvm::MVT::nxv8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19978">llvm::AArch64TargetLowering::getPromotedVTForPredicate()</a>.</p>

</div>
</div>
<a id="ab013d8b8b54d9682107b04173e54333a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab013d8b8b54d9682107b04173e54333a">&#9670;&nbsp;</a></span>getPTest()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Pg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>Cond</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15083">15083</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00179">Cond</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00068">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00447">llvm::SelectionDAG::getContext()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00972">llvm::TargetLoweringBase::getTypeToTransformTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01343">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00925">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00324">llvm::AArch64ISD::PTEST</a>, and <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">llvm::Test</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a9e8f5ebe7b9c8e50171b610abef56677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e8f5ebe7b9c8e50171b610abef56677">&#9670;&nbsp;</a></span>getPTrue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPTrue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Pattern</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04036">4036</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00637">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00325">llvm::AArch64ISD::PTRUE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18990">getPredicateForFixedLengthVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19035">getPredicateForScalableVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04042">lowerConvertToSVBool()</a>.</p>

</div>
</div>
<a id="a3390c8a9d3a6ed6f269b74f7be888638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3390c8a9d3a6ed6f269b74f7be888638">&#9670;&nbsp;</a></span>getReductionSDNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getReductionSDNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScalarOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11581">11581</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>.</p>

</div>
</div>
<a id="a248bd47e01d010febc04be3e960dab50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248bd47e01d010febc04be3e960dab50">&#9670;&nbsp;</a></span>getScaledOffsetForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScaledOffsetForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BitWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17137">17137</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="MathExtras_8h_source.html#l00596">llvm::Log2_32()</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv2i64</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Offset</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00657">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00590">llvm::ISD::SPLAT_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17286">performGatherLoadCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17182">performScatterStoreCombine()</a>.</p>

</div>
</div>
<a id="a175c70d16f03b83cc9b3dd7d09dfcc2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a175c70d16f03b83cc9b3dd7d09dfcc2d">&#9670;&nbsp;</a></span>getScatterVecOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> getScatterVecOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsScaled</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsSigned</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NeedsExtend</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04469">4469</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00402">llvm::AArch64ISD::SST1_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00403">llvm::AArch64ISD::SST1_SCALED_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00405">llvm::AArch64ISD::SST1_SXTW_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00407">llvm::AArch64ISD::SST1_SXTW_SCALED_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00404">llvm::AArch64ISD::SST1_UXTW_PRED</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00406">llvm::AArch64ISD::SST1_UXTW_SCALED_PRED</a>.</p>

</div>
</div>
<a id="a826a885b5bd89966db69c1bd9f57d25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826a885b5bd89966db69c1bd9f57d25e">&#9670;&nbsp;</a></span>getSignExtendedGatherOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> getSignExtendedGatherOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04492">4492</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00364">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00359">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00361">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00363">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00360">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00362">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00373">llvm::AArch64ISD::GLD1S_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00367">llvm::AArch64ISD::GLD1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00368">llvm::AArch64ISD::GLD1S_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00370">llvm::AArch64ISD::GLD1S_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00372">llvm::AArch64ISD::GLD1S_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00369">llvm::AArch64ISD::GLD1S_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00371">llvm::AArch64ISD::GLD1S_UXTW_SCALED_MERGE_ZERO</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15999">performGLD1Combine()</a>.</p>

</div>
</div>
<a id="afd5807a9463be7f7be605db0c7310d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd5807a9463be7f7be605db0c7310d19">&#9670;&nbsp;</a></span>getSVEContainerIRType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScalableVectorType.html">ScalableVectorType</a>* getSVEContainerIRType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1FixedVectorType.html">FixedVectorType</a> *&#160;</td>
          <td class="paramname"><em>VTy</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12359">12359</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Type_8cpp_source.html#l00705">llvm::ScalableVectorType::get()</a>, <a class="el" href="classllvm_1_1Type.html#a6c6a50a31fefbf694ea5ef26f9a9b0e7">llvm::Type::getBFloatTy()</a>, <a class="el" href="Type_8h_source.html#l00127">llvm::Type::getContext()</a>, <a class="el" href="classllvm_1_1Type.html#acd87ba2951c163aca546780ff016a804">llvm::Type::getDoubleTy()</a>, <a class="el" href="DerivedTypes_8h_source.html#l00422">llvm::VectorType::getElementType()</a>, <a class="el" href="classllvm_1_1Type.html#a59cd12dbefcdcf22b6f13ad40168941f">llvm::Type::getFloatTy()</a>, <a class="el" href="classllvm_1_1Type.html#aff69761c6307d22b25229249e73f06f8">llvm::Type::getHalfTy()</a>, <a class="el" href="classllvm_1_1Type.html#a497068524c6e522f272d18a9a48ecc9d">llvm::Type::getInt16Ty()</a>, <a class="el" href="classllvm_1_1Type.html#a665146c0a5b7d6348c0df7b689576d6a">llvm::Type::getInt32Ty()</a>, <a class="el" href="classllvm_1_1Type.html#ac8591541eb84d289ddcbb8894b8f940d">llvm::Type::getInt64Ty()</a>, <a class="el" href="classllvm_1_1Type.html#a4f9f521bad567ccc967260d362e4d1d5">llvm::Type::getInt8Ty()</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12398">llvm::AArch64TargetLowering::lowerInterleavedLoad()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12571">llvm::AArch64TargetLowering::lowerInterleavedStore()</a>.</p>

</div>
</div>
<a id="a2b15e3bc244c5fde8d06c39e9fc7ef6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b15e3bc244c5fde8d06c39e9fc7ef6d">&#9670;&nbsp;</a></span>getSVEContainerType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MVT.html">MVT</a> getSVEContainerType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>ContentTy</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15587">15587</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00289">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00130">llvm::EVT::isSimple()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00200">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00241">llvm::MVT::nxv2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00247">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00205">llvm::MVT::nxv2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::nxv2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00197">llvm::MVT::nxv2i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00242">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00206">llvm::MVT::nxv4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00213">llvm::MVT::nxv4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00198">llvm::MVT::nxv4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00238">llvm::MVT::nxv8bf16</a>, <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::nxv8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00207">llvm::MVT::nxv8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00199">llvm::MVT::nxv8i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00321">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17286">performGatherLoadCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15615">performLD1Combine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17182">performScatterStoreCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15695">performST1Combine()</a>.</p>

</div>
</div>
<a id="ad53162a9cc816e1dcb3141b9b175cc36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53162a9cc816e1dcb3141b9b175cc36">&#9670;&nbsp;</a></span>getTestBitOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTestBitOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Invert</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16839">16839</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00732">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bit</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">C</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00657">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00659">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00735">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00634">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16912">performTBZCombine()</a>.</p>

</div>
</div>
<a id="a8488e7918427cbc59c4216e0249bc8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8488e7918427cbc59c4216e0249bc8ee">&#9670;&nbsp;</a></span>getVShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getVShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ElementBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getVShiftImm - Check if this is a valid build_vector for the immediate operand of a vector shift operation, where all the elements of the build_vector must have the same constant integer value. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11295">11295</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="APInt_8h_source.html#l01479">llvm::APInt::getSExtValue()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l10724">llvm::BuildVectorSDNode::isConstantSplat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11315">isVShiftLImm()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11326">isVShiftRImm()</a>.</p>

</div>
</div>
<a id="a7b71e82eb6d0048dc18a58df8bc97baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b71e82eb6d0048dc18a58df8bc97baf">&#9670;&nbsp;</a></span>hasPairwiseAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasPairwiseAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>FullFP16</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14234">14234</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00377">llvm::ISD::FADD</a>, and <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14245">performExtractVectorEltCombine()</a>.</p>

</div>
</div>
<a id="a7b88feeb3710cc54997cad1540860f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b88feeb3710cc54997cad1540860f08">&#9670;&nbsp;</a></span>isAddSubSExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAddSubSExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03871">3871</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00702">llvm::SDNode::hasOneUse()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03859">isSignExtended()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

</div>
</div>
<a id="a792e04e2a436db3281f42173654da414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a792e04e2a436db3281f42173654da414">&#9670;&nbsp;</a></span>isAddSubZExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAddSubZExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03882">3882</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00702">llvm::SDNode::hasOneUse()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03865">isZeroExtended()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

</div>
</div>
<a id="a33354bc388aab299f6dca5b75bbe2238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33354bc388aab299f6dca5b75bbe2238">&#9670;&nbsp;</a></span>isAllActivePredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAllActivePredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15174">15174</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LegalizerInfo_8h_source.html#l00228">llvm::LegalityPredicates::all()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00677">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00459">llvm::getNumElementsFromSVEPredPattern()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00442">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00325">llvm::AArch64ISD::PTRUE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00337">llvm::AArch64ISD::REINTERPRET_CAST</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00760">llvm::AArch64::SVEBitsPerBlock</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15214">convertMergedOpToPredOp()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19973">llvm::AArch64TargetLowering::isAllActivePredicate()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16943">performVSelectCombine()</a>.</p>

</div>
</div>
<a id="aab17595c13740973595e3e453704985a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab17595c13740973595e3e453704985a">&#9670;&nbsp;</a></span>isAllConstantBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAllConstantBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>PotentialBVec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>ConstVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10349">10349</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01571">llvm::ConstantSDNode::getZExtValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11170">isPow2Splat()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14163">performVectorTruncateCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10386">tryLowerToSLI()</a>.</p>

</div>
</div>
<a id="af615c2897e116be598ef60e4bbdbdd52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af615c2897e116be598ef60e4bbdbdd52">&#9670;&nbsp;</a></span>isAllInactivePredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAllInactivePredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15166">15166</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l00221">llvm::ISD::isConstantSplatVectorAllZeros()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00337">llvm::AArch64ISD::REINTERPRET_CAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16943">performVSelectCombine()</a>.</p>

</div>
</div>
<a id="a3633803da2c1e9246eae907b238a0beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3633803da2c1e9246eae907b238a0beb">&#9670;&nbsp;</a></span>isCheapToExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCheapToExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15472">15472</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l00221">llvm::ISD::isConstantSplatVectorAllZeros()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00925">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01164">llvm::ISD::MLOAD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="SystemZISelLowering_8h_source.html#l00122">llvm::SystemZISD::OC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15479">performSignExtendSetCCCombine()</a>.</p>

</div>
</div>
<a id="ade26f57722dfb847f2313d9674fa0cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade26f57722dfb847f2313d9674fa0cba">&#9670;&nbsp;</a></span>isCMN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCMN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02589">2589</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l09948">llvm::isNullConstant()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01390">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01395">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02605">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02981">getAArch64Cmp()</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00802">trySwapICmpOperands()</a>.</p>

</div>
</div>
<a id="a016f7b15a2e335153beb2421ac622ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016f7b15a2e335153beb2421ac622ce5">&#9670;&nbsp;</a></span>isConcatMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isConcatMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>SplitLHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09489">9489</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11250">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09509">tryFormConcatFromShuffle()</a>.</p>

</div>
</div>
<a id="aec601d177f33c89713cff3857f97aa77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec601d177f33c89713cff3857f97aa77">&#9670;&nbsp;</a></span>isConstantSplatVectorMaskForType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isConstantSplatVectorMaskForType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13984">13984</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00156">llvm::AArch64ISD::DUP</a>, <a class="el" href="ValueTypes_8h_source.html#l00289">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00130">llvm::EVT::isSimple()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00321">llvm::MVT::SimpleTy</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00590">llvm::ISD::SPLAT_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14011">performSVEAndCombine()</a>.</p>

</div>
</div>
<a id="a4deaa2646ae97cfae439e7854bb16231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4deaa2646ae97cfae439e7854bb16231">&#9670;&nbsp;</a></span>isEquivalentMaskless()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isEquivalentMaskless </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a>&#160;</td>
          <td class="paramname"><em>ExtType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>AddConstant</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CompConstant</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16521">16521</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00272">llvm::AArch64CC::Invalid</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00270">llvm::AArch64CC::NV</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00260">llvm::AArch64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01350">llvm::ISD::SEXTLOAD</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00262">llvm::AArch64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16597">performCONDCombine()</a>.</p>

</div>
</div>
<a id="ae7427237c74674e338a5baf351956f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7427237c74674e338a5baf351956f98">&#9670;&nbsp;</a></span>isEssentiallyExtractHighSubvector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isEssentiallyExtractHighSubvector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14559">14559</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00549">llvm::ISD::EXTRACT_SUBVECTOR</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14776">performAddSubLongCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14837">tryCombineLongOpWithDup()</a>.</p>

</div>
</div>
<a id="a6c49319d93381e455f0138e221896629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c49319d93381e455f0138e221896629">&#9670;&nbsp;</a></span>isExtendedBUILD_VECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isExtendedBUILD_VECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isSigned</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03808">3808</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00491">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">C</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MathExtras_8h_source.html#l00460">llvm::isIntN()</a>, <a class="el" href="MathExtras_8h_source.html#l00455">llvm::isUIntN()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03859">isSignExtended()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03865">isZeroExtended()</a>.</p>

</div>
</div>
<a id="a9ebdafbae1fdc29135b25d537a89cd61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ebdafbae1fdc29135b25d537a89cd61">&#9670;&nbsp;</a></span>isEXTMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isEXTMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>ReverseEXT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09286">9286</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01611">llvm::find_if()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l01467">llvm::APInt::getZExtValue()</a>, and <a class="el" href="APInt_8h_source.html#l01648">llvm::APInt::logBase2()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11250">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a5db00b480bde7c4005a6d9091b8648d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db00b480bde7c4005a6d9091b8648d2">&#9670;&nbsp;</a></span>isINSMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isINSMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>NumInputElements</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>DstIsLeft</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>Anomaly</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09450">9450</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11250">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a4289a5a86b371ea19a76d225c7cbbd12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4289a5a86b371ea19a76d225c7cbbd12">&#9670;&nbsp;</a></span>isLanes1toNKnownZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isLanes1toNKnownZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17564">17564</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00265">llvm::AArch64ISD::ANDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00264">llvm::AArch64ISD::EORV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00316">llvm::AArch64ISD::FADDA_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00317">llvm::AArch64ISD::FADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00319">llvm::AArch64ISD::FMAXNMV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00318">llvm::AArch64ISD::FMAXV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00321">llvm::AArch64ISD::FMINNMV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00320">llvm::AArch64ISD::FMINV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00263">llvm::AArch64ISD::ORV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00257">llvm::AArch64ISD::SADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00259">llvm::AArch64ISD::SMAXV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00261">llvm::AArch64ISD::SMINV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00258">llvm::AArch64ISD::UADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00260">llvm::AArch64ISD::UMAXV_PRED</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00262">llvm::AArch64ISD::UMINV_PRED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17587">removeRedundantInsertVectorElt()</a>.</p>

</div>
</div>
<a id="a0ed62699b7aa575737f0a85b362eaee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ed62699b7aa575737f0a85b362eaee2">&#9670;&nbsp;</a></span>isLegalArithImmed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isLegalArithImmed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02571">2571</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">C</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, and <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02981">getAArch64Cmp()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00520">tryAdjustICmpImmAndPred()</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00802">trySwapICmpOperands()</a>.</p>

</div>
</div>
<a id="a2e4505ad2680dadef830f15ef8a28c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e4505ad2680dadef830f15ef8a28c16">&#9670;&nbsp;</a></span>isMergePassthruOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isMergePassthruOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00203">203</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00132">llvm::AArch64ISD::ABS_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00327">llvm::AArch64ISD::BITREVERSE_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00328">llvm::AArch64ISD::BSWAP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00331">llvm::AArch64ISD::CTLZ_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00332">llvm::AArch64ISD::CTPOP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00333">llvm::AArch64ISD::DUP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00113">llvm::AArch64ISD::FABS_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00114">llvm::AArch64ISD::FCEIL_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00129">llvm::AArch64ISD::FCVTZS_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00128">llvm::AArch64ISD::FCVTZU_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00115">llvm::AArch64ISD::FFLOOR_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00116">llvm::AArch64ISD::FNEARBYINT_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00117">llvm::AArch64ISD::FNEG_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00125">llvm::AArch64ISD::FP_EXTEND_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00124">llvm::AArch64ISD::FP_ROUND_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00118">llvm::AArch64ISD::FRECPX_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00119">llvm::AArch64ISD::FRINT_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00120">llvm::AArch64ISD::FROUND_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00121">llvm::AArch64ISD::FROUNDEVEN_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00122">llvm::AArch64ISD::FSQRT_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00123">llvm::AArch64ISD::FTRUNC_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00133">llvm::AArch64ISD::NEG_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00329">llvm::AArch64ISD::REVH_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00330">llvm::AArch64ISD::REVW_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00130">llvm::AArch64ISD::SIGN_EXTEND_INREG_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00127">llvm::AArch64ISD::SINT_TO_FP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00126">llvm::AArch64ISD::UINT_TO_FP_MERGE_PASSTHRU</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00131">llvm::AArch64ISD::ZERO_EXTEND_INREG_MERGE_PASSTHRU</a>.</p>

</div>
</div>
<a id="ae076239dfaf8887811009871f69f4b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae076239dfaf8887811009871f69f4b0e">&#9670;&nbsp;</a></span>isOperandOfVmullHighP64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isOperandOfVmullHighP64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if Op could be used with vmull_high_p64 intrinsic. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12176">12176</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="Constants_8h_source.html#l00133">llvm::ConstantInt::getValue()</a>, <a class="el" href="PatternMatch_8h_source.html#l00145">llvm::PatternMatch::m_ConstantInt()</a>, <a class="el" href="PatternMatch_8h_source.html#l01502">llvm::PatternMatch::m_ExtractElt()</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, and <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12187">areOperandsOfVmullHighP64()</a>.</p>

</div>
</div>
<a id="ad0581b9db1cc9ac63ca3c7eb944d4fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0581b9db1cc9ac63ca3c7eb944d4fd8">&#9670;&nbsp;</a></span>isPackedVectorType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isPackedVectorType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if VT's elements occupy the lowest bit positions of its associated register class without any intervening space. </p>
<p>For example, nxv2f16, nxv4f16 and nxv8f16 are legal types that belong to the same register class, but only nxv8f16 can be treated as a packed vector. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00194">194</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TypeSize_8h_source.html#l00426">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00165">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00925">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00155">llvm::EVT::isVector()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00760">llvm::AArch64::SVEBitsPerBlock</a>.</p>

</div>
</div>
<a id="a5a7657d8603c0ab8844fb6a8202c1a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a7657d8603c0ab8844fb6a8202c1a1b">&#9670;&nbsp;</a></span>isPow2Splat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isPow2Splat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>SplatVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Negated</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11170">11170</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00491">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00156">llvm::AArch64ISD::DUP</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10349">isAllConstantBuildVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00496">llvm::isPowerOf2_64()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00590">llvm::ISD::SPLAT_VECTOR</a>.</p>

</div>
</div>
<a id="a195d7dc249759221f9ee792a901a462c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195d7dc249759221f9ee792a901a462c">&#9670;&nbsp;</a></span>isREVMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isREVMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BlockSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isREVMask - Check if a vector shuffle corresponds to a REV instruction with the specified blocksize. </p>
<p>(The order of the elements within each block of the vector is reversed.) </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09327">9327</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TarWriter_8cpp_source.html#l00033">BlockSize</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11250">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a0d5f95075554b414bb1d785124a656e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d5f95075554b414bb1d785124a656e2">&#9670;&nbsp;</a></span>isSetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;&#160;</td>
          <td class="paramname"><em>SetCCInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether or not <code>Op</code> is a SET_CC operation, either a generic or an AArch64 lowered one. </p>
<p><code><a class="el" href="unionSetCCInfo.html" title="Helper structure to keep track of SetCC information.">SetCCInfo</a></code> is filled accordingly. </p><dl class="section post"><dt>Postcondition</dt><dd><a class="el" href="unionSetCCInfo.html" title="Helper structure to keep track of SetCC information.">SetCCInfo</a> is meanginfull only when this function returns true. </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>True when Op is a kind of SET_CC operation. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14603">14603</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14586">SetCCInfo::AArch64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14574">GenericSetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14580">AArch64SetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14579">AArch64SetCCInfo::Cmp</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00068">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14585">SetCCInfo::Generic</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01579">llvm::ConstantSDNode::isOne()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01580">llvm::ConstantSDNode::isZero()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14572">GenericSetCCInfo::Opnd0</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14573">GenericSetCCInfo::Opnd1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::SETCC</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14646">isSetCCOrZExtSetCC()</a>.</p>

</div>
</div>
<a id="ab16033fb6e8c75e0dccb0cda82ec1158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16033fb6e8c75e0dccb0cda82ec1158">&#9670;&nbsp;</a></span>isSetCCOrZExtSetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSetCCOrZExtSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;&#160;</td>
          <td class="paramname"><em>Info</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14646">14646</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14603">isSetCC()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14659">performSetccAddFolding()</a>.</p>

</div>
</div>
<a id="ad5ca6ec71f3b7fbe0cdf298de7dea6f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">&#9670;&nbsp;</a></span>isSignExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSignExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03859">3859</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00732">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03808">isExtendedBUILD_VECTOR()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03871">isAddSubSExt()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13444">performMulCombine()</a>.</p>

</div>
</div>
<a id="a0547dd3b2c2f8064c78de596bd957c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0547dd3b2c2f8064c78de596bd957c92">&#9670;&nbsp;</a></span>isSingletonEXTMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSingletonEXTMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09180">9180</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>.</p>

</div>
</div>
<a id="ac5a0d5bd9ce49a22f0592f0add609493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5a0d5bd9ce49a22f0592f0add609493">&#9670;&nbsp;</a></span>isSplatShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSplatShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12191">12191</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01751">llvm::is_splat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12200">llvm::AArch64TargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="a63f75ea2cf217af622b3035de5299a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f75ea2cf217af622b3035de5299a08">&#9670;&nbsp;</a></span>IsSVECntIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> IsSVECntIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>S</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13287">13287</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10366">getIntrinsicID()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13444">performMulCombine()</a>.</p>

</div>
</div>
<a id="ad1476240ebd4bc1b48535567993515fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1476240ebd4bc1b48535567993515fb">&#9670;&nbsp;</a></span>isTRN_v_undef_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTRN_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isTRN_v_undef_Mask - Special case of isTRNMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef". </p>
<p>Mask is e.g., &lt;0, 0, 2, 2&gt; instead of &lt;0, 4, 2, 6&gt;. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09437">9437</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11250">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a3f57aa158e655e87bc9db644d26bdcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f57aa158e655e87bc9db644d26bdcc6">&#9670;&nbsp;</a></span>isTRNMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTRNMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09383">9383</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11250">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a3b5254c39b86764ce2ca093701342756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b5254c39b86764ce2ca093701342756">&#9670;&nbsp;</a></span>isUZP_v_undef_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUZP_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isUZP_v_undef_Mask - Special case of isUZPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef". </p>
<p>Mask is e.g., &lt;0, 2, 0, 2&gt; instead of &lt;0, 2, 4, 6&gt;, </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09418">9418</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11250">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a38c927e76bc590a0a6f0ee9df64a7176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c927e76bc590a0a6f0ee9df64a7176">&#9670;&nbsp;</a></span>isUZPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUZPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09370">9370</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11250">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a95adacc1b14c2ed32834674c925ffd80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95adacc1b14c2ed32834674c925ffd80">&#9670;&nbsp;</a></span>isValidImmForSVEVecImmAddrMode() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isValidImmForSVEVecImmAddrMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ScalarSizeInBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if the value of <code>Offset</code> represents a valid immediate for the SVE gather load/prefetch and scatter store instructiona with vector base and immediate offset addressing mode: </p>
<pre class="fragment"> [&lt;Zn&gt;.[S|D]{, #&lt;imm&gt;}]
</pre><p> where &lt;imm&gt; = sizeof(&lt;T&gt;) * k, for k = 0, 1, ..., 31. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17175">17175</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01571">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17155">isValidImmForSVEVecImmAddrMode()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Offset</a>.</p>

</div>
</div>
<a id="a39fbe5471ca943e493b21fde95c91be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39fbe5471ca943e493b21fde95c91be1">&#9670;&nbsp;</a></span>isValidImmForSVEVecImmAddrMode() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isValidImmForSVEVecImmAddrMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OffsetInBytes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ScalarSizeInBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if the value of <code>OffsetInBytes</code> can be used as an immediate for the gather load/prefetch and scatter store instructions with vector base and immediate offset addressing mode: </p>
<pre class="fragment"> [&lt;Zn&gt;.[S|D]{, #&lt;imm&gt;}]
</pre><p> where &lt;imm&gt; = sizeof(&lt;T&gt;) * k, for k = 0, 1, ..., 31. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17155">17155</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17543">combineSVEPrefetchVecBaseImmOff()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17175">isValidImmForSVEVecImmAddrMode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17286">performGatherLoadCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17182">performScatterStoreCombine()</a>.</p>

</div>
</div>
<a id="ad34aa0262dce6014056d3d3be02682af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34aa0262dce6014056d3d3be02682af">&#9670;&nbsp;</a></span>isVShiftLImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVShiftLImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isLong</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isVShiftLImm - Check if this is a valid build_vector for the immediate operand of a vector shift left operation. </p>
<p>That value must be in the range: 0 &lt;= Value &lt; ElementBits for a left shift; or 0 &lt;= Value &lt;= ElementBits for a long left shift. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11315">11315</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11295">getVShiftImm()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00155">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a id="a03ce20d2138535663fed2e0fcc5ec604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ce20d2138535663fed2e0fcc5ec604">&#9670;&nbsp;</a></span>isVShiftRImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVShiftRImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isNarrow</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isVShiftRImm - Check if this is a valid build_vector for the immediate operand of a vector shift right operation. </p>
<p>The value must be in the range: 1 &lt;= Value &lt;= ElementBits for a right shift; or </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11326">11326</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11295">getVShiftImm()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00155">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a id="a670137fe83c1213c3c2e82b8144e9af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a670137fe83c1213c3c2e82b8144e9af3">&#9670;&nbsp;</a></span>isWideDUPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isWideDUPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BlockSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>DupLaneOp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if a vector shuffle corresponds to a DUP instructions with a larger element width than the vector lane type. </p>
<p>If that is the case the function returns true and writes the value of the DUP instruction lane operand into DupLaneOp </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09213">9213</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00249">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="TarWriter_8cpp_source.html#l00033">BlockSize</a>, <a class="el" href="SmallVector_8h_source.html#l00251">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="STLExtras_8h_source.html#l01611">llvm::find_if()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<a id="afad4b345ad0cb65872e51e8eebfac19b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afad4b345ad0cb65872e51e8eebfac19b">&#9670;&nbsp;</a></span>isWideTypeMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isWideTypeMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09779">9779</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00591">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="VE_8h_source.html#l00370">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00371">llvm::M1()</a>, <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="SmallVector_8h_source.html#l00070">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09824">tryWidenMaskForShuffle()</a>.</p>

</div>
</div>
<a id="ad72a699a06faa16c6e8dc15ed5ea2250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad72a699a06faa16c6e8dc15ed5ea2250">&#9670;&nbsp;</a></span>isZeroExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZeroExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03865">3865</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00732">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03808">isExtendedBUILD_VECTOR()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03882">isAddSubZExt()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13444">performMulCombine()</a>.</p>

</div>
</div>
<a id="a1ed5232dabde8c9cc04bfc41f179213a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ed5232dabde8c9cc04bfc41f179213a">&#9670;&nbsp;</a></span>isZerosVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZerosVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isZerosVector - Check whether SDNode N is a zero-filled vector. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02400">2400</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00156">llvm::AArch64ISD::DUP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00221">llvm::ISD::isConstantSplatVectorAllZeros()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14743">performAddDotCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16811">performSetccMergeZeroCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16773">performSetCCPunpkCombine()</a>.</p>

</div>
</div>
<a id="af9d6419fc209e6d03e89a3bb8b3675a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d6419fc209e6d03e89a3bb8b3675a6">&#9670;&nbsp;</a></span>isZIP_v_undef_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZIP_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isZIP_v_undef_Mask - Special case of isZIPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef". </p>
<p>Mask is e.g., &lt;0, 0, 1, 1&gt; instead of &lt;0, 4, 1, 5&gt;. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09399">9399</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11250">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="ad14c27fea2964289d4310614a18788e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad14c27fea2964289d4310614a18788e5">&#9670;&nbsp;</a></span>isZIPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZIPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09354">9354</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11250">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a77650539aaaa54572ee61d0cf97a3575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77650539aaaa54572ee61d0cf97a3575">&#9670;&nbsp;</a></span>legalizeSVEGatherPrefetchOffsVec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> legalizeSVEGatherPrefetchOffsVec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Legalize the gather prefetch (scalar + vector addressing mode) when the offset vector is an unpacked 32-bit scalable vector. </p>
<p>The other cases (Offset != nxv2i32) do not need legalization. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17520">17520</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00732">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08572">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::nxv2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv2i64</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Offset</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad8b96705d5c658c53dbf174dc6a33f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8b96705d5c658c53dbf174dc6a33f7b">&#9670;&nbsp;</a></span>lookThroughSignExtension()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt;<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classuint64__t.html">uint64_t</a>&gt; lookThroughSignExtension </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07164">7164</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00349">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00191">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00747">llvm::ISD::SIGN_EXTEND_INREG</a>.</p>

</div>
</div>
<a id="ab6c84d6babf56cd968fd59671fab96ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c84d6babf56cd968fd59671fab96ed">&#9670;&nbsp;</a></span>LowerADDC_ADDE_SUBC_SUBE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDC_ADDE_SUBC_SUBE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03285">3285</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00140">llvm::AArch64ISD::ADCS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00269">llvm::ISD::ADDC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00279">llvm::ISD::ADDE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00138">llvm::AArch64ISD::ADDS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08572">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00925">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00141">llvm::AArch64ISD::SBCS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::SUBC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00280">llvm::ISD::SUBE</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::SUBS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05010">llvm::AArch64TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a7b9f75bc502fc7514bea7310fef86ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9f75bc502fc7514bea7310fef86ffc">&#9670;&nbsp;</a></span>lowerConvertToSVBool()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerConvertToSVBool </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04042">4042</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LegalizerInfo_8h_source.html#l00228">llvm::LegalityPredicates::all()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01133">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04036">getPTrue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00337">llvm::AArch64ISD::REINTERPRET_CAST</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>.</p>

</div>
</div>
<a id="a9b284b652f676b448812e5ba2f1b9c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b284b652f676b448812e5ba2f1b9c70">&#9670;&nbsp;</a></span>LowerPREFETCH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerPREFETCH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03352">3352</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00280">llvm::AArch64ISD::PREFETCH</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05010">llvm::AArch64TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5fa6fc960b3aa12be602d53c619db3fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa6fc960b3aa12be602d53c619db3fe">&#9670;&nbsp;</a></span>LowerSVEIntrinsicDUP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSVEIntrinsicDUP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14979">14979</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00732">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00333">llvm::AArch64ISD::DUP_MERGE_PASSTHRU</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i8</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a4eaae576935c3d68f63d9207bd5da494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eaae576935c3d68f63d9207bd5da494">&#9670;&nbsp;</a></span>LowerSVEIntrinsicEXT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSVEIntrinsicEXT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14993">14993</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00189">llvm::AArch64ISD::EXT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00447">llvm::SelectionDAG::getContext()</a>, <a class="el" href="TypeSize_8h_source.html#l00426">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TypeSize_8h_source.html#l00286">llvm::LinearPolySize&lt; ElementCount &gt;::getScalable()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00161">llvm::EVT::isScalableVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00760">llvm::AArch64::SVEBitsPerBlock</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a5293602509a91b24af2a2d56204ff5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5293602509a91b24af2a2d56204ff5e1">&#9670;&nbsp;</a></span>LowerSVEIntrinsicIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSVEIntrinsicIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14963">14963</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01821">llvm::SelectionDAG::getStepVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00068">Mul</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00590">llvm::ISD::SPLAT_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a4110b1e3bbc8037545ca4a7440a681b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4110b1e3bbc8037545ca4a7440a681b1">&#9670;&nbsp;</a></span>LowerTruncateVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerTruncateVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04804">4804</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00519">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00790">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07567">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00951">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00155">llvm::EVT::isVector()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00735">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00092">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v8i8</a>.</p>

</div>
</div>
<a id="aa5a86623773ed13c55fc451727aa234f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a86623773ed13c55fc451727aa234f">&#9670;&nbsp;</a></span>LowerXALUO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerXALUO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03321">3321</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00068">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03113">getAArch64XALUOOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08572">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00925">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05010">llvm::AArch64TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae812d40144fafed6fd7c00cffb790504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae812d40144fafed6fd7c00cffb790504">&#9670;&nbsp;</a></span>mayTailCallThisCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> mayTailCallThisCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if we might ever do TCO for calls with this calling convention. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05831">5831</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00242">llvm::CallingConv::AArch64_SVE_VectorCall</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, <a class="el" href="CallingConv_8h_source.html#l00066">llvm::CallingConv::PreserveMost</a>, <a class="el" href="CallingConv_8h_source.html#l00073">llvm::CallingConv::Swift</a>, <a class="el" href="CallingConv_8h_source.html#l00092">llvm::CallingConv::SwiftTail</a>, and <a class="el" href="CallingConv_8h_source.html#l00081">llvm::CallingConv::Tail</a>.</p>

</div>
</div>
<a id="a15ae77c55dfbf20a719b9851d73d1900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ae77c55dfbf20a719b9851d73d1900">&#9670;&nbsp;</a></span>NarrowVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> NarrowVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V128Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08941">8941</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ValueTypes_8h_source.html#l00289">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09128">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="MachineValueType_8h_source.html#l01181">llvm::MVT::getVectorVT()</a>.</p>

</div>
</div>
<a id="a06205ea56e17027e23e321056e351c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06205ea56e17027e23e321056e351c58">&#9670;&nbsp;</a></span>NormalizeBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> NormalizeBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10514">10514</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00491">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00790">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00951">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="APInt_8h_source.html#l01467">llvm::APInt::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00140">llvm::EVT::isFloatingPoint()</a>, and <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

</div>
</div>
<a id="a882ed852a717e7421c4dd8ede4908d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a882ed852a717e7421c4dd8ede4908d92">&#9670;&nbsp;</a></span>optimizeLogicalImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> optimizeLogicalImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Demanded</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLowering::TargetLoweringOpt</a> &amp;&#160;</td>
          <td class="paramname"><em>TLO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOpc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01692">1692</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03423">llvm::TargetLowering::TargetLoweringOpt::CombineTo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03410">llvm::TargetLowering::TargetLoweringOpt::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00283">llvm::AArch64_AM::encodeLogicalImmediate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09010">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00637">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="APInt_8h_source.html#l01467">llvm::APInt::getZExtValue()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00075">llvm::MipsISD::Hi</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00276">llvm::AArch64_AM::isLogicalImmediate()</a>, <a class="el" href="MathExtras_8h_source.html#l00485">llvm::isShiftedMask_64()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="FileCheck_8h_source.html#l00073">llvm::Check::Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01787">llvm::AArch64TargetLowering::targetShrinkDemandedConstant()</a>.</p>

</div>
</div>
<a id="ac5ce09c231d7ca9cfe90971a604cafce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ce09c231d7ca9cfe90971a604cafce">&#9670;&nbsp;</a></span>parsePredicateConstraint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1PredicateConstraint.html">PredicateConstraint</a> parsePredicateConstraint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Constraint</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08580">8580</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08577">Invalid</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08576">Upa</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08575">Upl</a>.</p>

</div>
</div>
<a id="aef1d70c3a535976917e68bf1626e75c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef1d70c3a535976917e68bf1626e75c4">&#9670;&nbsp;</a></span>performAddDotCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddDotCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14743">14743</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02400">isZerosVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00248">llvm::AArch64ISD::SDOT</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00247">llvm::AArch64ISD::UDOT</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14818">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="a83aff2bc20e8eb833e03b606b42bc446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83aff2bc20e8eb833e03b606b42bc446">&#9670;&nbsp;</a></span>performAddSubCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddSubCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14818">14818</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14743">performAddDotCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14776">performAddSubLongCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14706">performUADDVCombine()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad11f98b53c5b71c7bd8791e5156b340e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad11f98b53c5b71c7bd8791e5156b340e">&#9670;&nbsp;</a></span>performAddSubLongCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddSubLongCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14776">14776</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00407">llvm::MVT::is128BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03676">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14559">isEssentiallyExtractHighSubvector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14659">performSetccAddFolding()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14524">tryExtendDUPToExtractHigh()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14818">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="a64b9ecc144bf0b95267b353d6ddf5b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64b9ecc144bf0b95267b353d6ddf5b9b">&#9670;&nbsp;</a></span>performANDCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performANDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14103">14103</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00172">llvm::AArch64ISD::BICi</a>, <a class="el" href="TargetLowering_8h_source.html#l03670">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00186">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00181">llvm::EVT::is64BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00161">llvm::EVT::isScalableVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00925">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00155">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14011">performSVEAndCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10132">resolveBuildVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10224">tryAdvSIMDModImm16()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10176">tryAdvSIMDModImm32()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a2a5ac33b69bb7d7687d12dc0dffe9f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a5ac33b69bb7d7687d12dc0dffe9f08">&#9670;&nbsp;</a></span>performBRCONDCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performBRCONDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16671">16671</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00138">llvm::AArch64ISD::ADDS</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00941">llvm::ISD::BR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00272">llvm::AArch64ISD::CBNZ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00271">llvm::AArch64ISD::CBZ</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00835">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="MachineFunction_8h_source.html#l00607">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00437">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Function_8cpp_source.html#l00624">llvm::Function::hasFnAttribute()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09948">llvm::isNullConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16597">performCONDCombine()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00657">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00659">llvm::ISD::SRL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::SUBS</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aee552fbd0398a34a06c67ab69ec657af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee552fbd0398a34a06c67ab69ec657af">&#9670;&nbsp;</a></span>performCommonVectorExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performCommonVectorExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>VectorShuffle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combines a dup(sext/zext) node pattern into sext/zext(dup) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13351">13351</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::AssertZext</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13312">calculatePreExtendType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00102">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01331">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01522">llvm::ShuffleVectorSDNode::getSplatIndex()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00951">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00323">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01842">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00500">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01520">llvm::ShuffleVectorSDNode::isSplat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00747">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="MachineValueType_8h_source.html#l00118">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00092">llvm::MVT::v8i16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13426">performMulVectorExtendCombine()</a>.</p>

</div>
</div>
<a id="a8d4e8ce89b104f162a8900ab94461e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d4e8ce89b104f162a8900ab94461e95">&#9670;&nbsp;</a></span>performConcatVectorsCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performConcatVectorsCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14288">14288</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00519">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00160">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00549">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01133">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00628">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00519">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00850">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01842">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01181">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l03676">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00161">llvm::EVT::isScalableVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isVector()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00236">llvm::AArch64ISD::SHADD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00240">llvm::AArch64ISD::SRHADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00735">llvm::ISD::TRUNCATE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00237">llvm::AArch64ISD::UHADD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00241">llvm::AArch64ISD::URHADD</a>, <a class="el" href="MachineValueType_8h_source.html#l00118">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00092">llvm::MVT::v8i16</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08921">WidenVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a05ea7c29a0fde5a9a808c50aefd2e0fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ea7c29a0fde5a9a808c50aefd2e0fa">&#9670;&nbsp;</a></span>performCONDCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performCONDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>CCIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>CmpIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16597">16597</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16418">checkValueWidth()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00628">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08572">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16521">isEquivalentMaskless()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09444">llvm::SelectionDAG::ReplaceAllUsesWith()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::SUBS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16671">performBRCONDCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16734">performCSELCombine()</a>.</p>

</div>
</div>
<a id="a4b8e4441770569e02f67db99773afff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8e4441770569e02f67db99773afff0">&#9670;&nbsp;</a></span>performCSELCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performCSELCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16734">16734</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16597">performCONDCombine()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad4765786a8a3de00320df895defc3250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4765786a8a3de00320df895defc3250">&#9670;&nbsp;</a></span>performExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15518">15518</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00621">llvm::ISD::ABDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00622">llvm::ISD::ABDU</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l03676">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="Intrinsics_8h_source.html#l00045">llvm::Intrinsic::not_intrinsic</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15479">performSignExtendSetCCCombine()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14837">tryCombineLongOpWithDup()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aea8442e71ddab42e8c87c75904cc8c0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea8442e71ddab42e8c87c75904cc8c0e">&#9670;&nbsp;</a></span>performExtractVectorEltCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performExtractVectorEltCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14245">14245</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01515">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00628">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00442">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01571">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14234">hasPairwiseAdd()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ELFYAML_8cpp_source.html#l01202">Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a20a2ff9339217d23796a7456110eb52a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a2ff9339217d23796a7456110eb52a">&#9670;&nbsp;</a></span>performFDivCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFDivCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold a floating-point divide by power of two into fixed-point to floating-point conversion. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13745">13745</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">C</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10907">llvm::BuildVectorSDNode::getConstantFPSplatPow2ToLog2Int()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00864">llvm::MVT::getSizeInBits()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00403">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03676">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00739">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00740">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00118">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00120">llvm::MVT::v4i64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7539f96cae4bbe314828366d61477493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7539f96cae4bbe314828366d61477493">&#9670;&nbsp;</a></span>performFPExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFPExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17653">17653</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l00835">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01350">llvm::ISD::EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00818">llvm::ISD::FP_ROUND</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02317">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07534">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="ValueTypes_8h_source.html#l00349">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01536">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01340">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00677">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00171">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l03676">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00165">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02911">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64Subtarget_8h_source.html#l00682">llvm::AArch64Subtarget::useSVEForFixedLengthVectors()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa7054eb07a4962c7516115555800c017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7054eb07a4962c7516115555800c017">&#9670;&nbsp;</a></span>performFpToIntCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFpToIntCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold a floating-point multiply by power of two into floating-point to fixed-point conversion. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13674">13674</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">C</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00379">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00785">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00804">llvm::ISD::FP_TO_SINT_SAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00805">llvm::ISD::FP_TO_UINT_SAT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10907">llvm::BuildVectorSDNode::getConstantFPSplatPow2ToLog2Int()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00864">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00494">llvm::AArch64Subtarget::hasFullFP16()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00403">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l00925">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00735">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a856202032515a6113c3de53d575f2d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a856202032515a6113c3de53d575f2d33">&#9670;&nbsp;</a></span>performGatherLoadCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performGatherLoadCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>OnlyPackedOffsets</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17286">17286</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00732">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TypeSize_8h_source.html#l00426">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07283">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17137">getScaledOffsetForBitWidth()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15587">getSVEContainerType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00171">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01762">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08572">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00364">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00360">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00382">llvm::AArch64ISD::GLDFF1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00376">llvm::AArch64ISD::GLDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00378">llvm::AArch64ISD::GLDFF1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00395">llvm::AArch64ISD::GLDNT1_INDEX_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00394">llvm::AArch64ISD::GLDNT1_MERGE_ZERO</a>, <a class="el" href="ValueTypes_8h_source.html#l00140">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00145">llvm::EVT::isInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00161">llvm::EVT::isScalableVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17155">isValidImmForSVEVecImmAddrMode()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::nxv2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00213">llvm::MVT::nxv4i32</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00760">llvm::AArch64::SVEBitsPerBlock</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00735">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a20421c306f02a92c47eef00c2a1f02f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20421c306f02a92c47eef00c2a1f02f8">&#9670;&nbsp;</a></span>performGLD1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performGLD1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15999">15999</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04446">getGatherVecOpcode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04492">getSignExtendedGatherOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02257">llvm::VTSDNode::getVT()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00364">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00359">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00361">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00363">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00360">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00362">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00373">llvm::AArch64ISD::GLD1S_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00367">llvm::AArch64ISD::GLD1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00368">llvm::AArch64ISD::GLD1S_SCALED_MERGE_ZERO</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00035">Scaled</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00130">llvm::AArch64ISD::SIGN_EXTEND_INREG_MERGE_PASSTHRU</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04644">Signed</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00131">llvm::AArch64ISD::ZERO_EXTEND_INREG_MERGE_PASSTHRU</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a40c243011cdda005e97448378d575096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c243011cdda005e97448378d575096">&#9670;&nbsp;</a></span>performGlobalAddressCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performGlobalAddressCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17085">17085</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">C</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00282">llvm::AArch64Subtarget::ClassifyGlobalReference()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="Module_8cpp_source.html#l00399">llvm::Module::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01730">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01610">llvm::SelectionDAG::getGlobalAddress()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01731">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="GlobalValue_8h_source.html#l00578">llvm::GlobalValue::getParent()</a>, <a class="el" href="DataLayout_8h_source.html#l00506">llvm::DataLayout::getTypeAllocSize()</a>, <a class="el" href="GlobalValue_8h_source.html#l00273">llvm::GlobalValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00673">llvm::AArch64II::MO_NO_FLAG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Offset</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="Mips16ISelLowering_8cpp_source.html#l00341">T</a>, <a class="el" href="PassBuilderBindings_8cpp_source.html#l00047">TM</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00789">llvm::SDNode::uses()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="afa4334801ad99c95a1b5fd0f417e16af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa4334801ad99c95a1b5fd0f417e16af">&#9670;&nbsp;</a></span>performInsertSubvectorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performInsertSubvectorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14421">14421</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00519">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00549">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01548">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00075">llvm::MipsISD::Hi</a>, <a class="el" href="ValueTypes_8h_source.html#l00165">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00925">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::isUndef()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00079">llvm::MipsISD::Lo</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aecebd3286d7e5e48086b22673717d22c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecebd3286d7e5e48086b22673717d22c">&#9670;&nbsp;</a></span>performInsertVectorEltCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performInsertVectorEltCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17624">17624</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16098">performPostLD1Combine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17587">removeRedundantInsertVectorElt()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af95a8dd3a4e9b403d57b68b5cbda46e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95a8dd3a4e9b403d57b68b5cbda46e6">&#9670;&nbsp;</a></span>performIntrinsicCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performIntrinsicCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">15235</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00265">llvm::AArch64ISD::ANDV_PRED</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00275">llvm::AArch64CC::ANY_ACTIVE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00107">llvm::AArch64ISD::BIC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14953">combineAcrossLanesIntrinsic()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15126">combineSVEReductionFP()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15107">combineSVEReductionInt()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15143">combineSVEReductionOrderedFP()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15214">convertMergedOpToPredOp()</a>, <a class="el" href="TargetLowering_8h_source.html#l03670">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00264">llvm::AArch64ISD::EORV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00083">llvm::AArch64ISD::FADD_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00316">llvm::AArch64ISD::FADDA_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00317">llvm::AArch64ISD::FADDV_PRED</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00276">llvm::AArch64CC::FIRST_ACTIVE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00916">llvm::ISD::FMAXIMUM</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00319">llvm::AArch64ISD::FMAXNMV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::FMAXNUM</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00318">llvm::AArch64ISD::FMAXV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00915">llvm::ISD::FMINIMUM</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00321">llvm::AArch64ISD::FMINNMV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00902">llvm::ISD::FMINNUM</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00320">llvm::AArch64ISD::FMINV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00090">llvm::AArch64ISD::FMUL_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00091">llvm::AArch64ISD::FSUB_PRED</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01803">llvm::SelectionDAG::getCondCode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10366">getIntrinsicID()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15083">getPTest()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00277">llvm::AArch64CC::LAST_ACTIVE</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14979">LowerSVEIntrinsicDUP()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14993">LowerSVEIntrinsicEXT()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14963">LowerSVEIntrinsicIndex()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00092">llvm::AArch64ISD::MUL_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00093">llvm::AArch64ISD::MULHS_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00094">llvm::AArch64ISD::MULHU_PRED</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00633">llvm::ISD::OR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00263">llvm::AArch64ISD::ORV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00327">llvm::ISD::SADDSAT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00232">llvm::AArch64ISD::SADDV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00257">llvm::AArch64ISD::SADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01390">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01392">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01391">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01394">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01393">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01395">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01383">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01382">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01385">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01384">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01380">llvm::ISD::SETUO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00096">llvm::AArch64ISD::SHL_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00097">llvm::AArch64ISD::SMAX_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00254">llvm::AArch64ISD::SMAXV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00259">llvm::AArch64ISD::SMAXV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00098">llvm::AArch64ISD::SMIN_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00252">llvm::AArch64ISD::SMINV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00261">llvm::AArch64ISD::SMINV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00590">llvm::ISD::SPLAT_VECTOR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00099">llvm::AArch64ISD::SRA_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00109">llvm::AArch64ISD::SRAD_MERGE_OP1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00100">llvm::AArch64ISD::SRL_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00336">llvm::ISD::SSUBSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14940">tryCombineCRC32()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14462">tryCombineFixedPointConvert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14837">tryCombineLongOpWithDup()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14869">tryCombineShiftImm()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15019">tryConvertSVEWideCompare()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00328">llvm::ISD::UADDSAT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00233">llvm::AArch64ISD::UADDV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00258">llvm::AArch64ISD::UADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00103">llvm::AArch64ISD::UMAX_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00255">llvm::AArch64ISD::UMAXV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00260">llvm::AArch64ISD::UMAXV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00104">llvm::AArch64ISD::UMIN_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00253">llvm::AArch64ISD::UMINV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00262">llvm::AArch64ISD::UMINV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00337">llvm::ISD::USUBSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00688">llvm::ISD::VSELECT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00634">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a80d2c7cb1ec66776cd548c9ea8fdd5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d2c7cb1ec66776cd548c9ea8fdd5f0">&#9670;&nbsp;</a></span>performIntToFpCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performIntToFpCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13633">13633</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01274">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02317">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00220">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07517">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01340">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01342">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00403">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02911">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13587">performVectorCompareAndMaskUnaryOpCombine()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09598">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00739">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00283">llvm::AArch64ISD::SITOF</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00284">llvm::AArch64ISD::UITOF</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7b49e80a5c71aff0a4a6d6a637cafe3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b49e80a5c71aff0a4a6d6a637cafe3f">&#9670;&nbsp;</a></span>performLD1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performLD1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15615">15615</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TypeSize_8h_source.html#l00426">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07283">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15587">getSVEContainerType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01762">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08572">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ValueTypes_8h_source.html#l00145">llvm::EVT::isInteger()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00760">llvm::AArch64::SVEBitsPerBlock</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00735">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aae814004d3aa90fb312b7ac62cedb284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae814004d3aa90fb312b7ac62cedb284">&#9670;&nbsp;</a></span>performLD1ReplicateCombine()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned Opcode&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performLD1ReplicateCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15671">15671</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00114">llvm::EVT::changeTypeToInteger()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07283">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00442">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00523">llvm::AArch64Subtarget::hasBF16()</a>, <a class="el" href="ValueTypes_8h_source.html#l00140">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00350">llvm::AArch64ISD::LD1RO_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00349">llvm::AArch64ISD::LD1RQ_MERGE_ZERO</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00238">llvm::MVT::nxv8bf16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

</div>
</div>
<a id="aed80d9ad70fe74f3136dd25a2eee1c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed80d9ad70fe74f3136dd25a2eee1c47">&#9670;&nbsp;</a></span>performLDNT1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performLDNT1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15641">15641</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00114">llvm::EVT::changeTypeToInteger()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08046">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07283">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00442">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00951">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00171">llvm::SDValue::getValue()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00523">llvm::AArch64Subtarget::hasBF16()</a>, <a class="el" href="ValueTypes_8h_source.html#l00140">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01350">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00238">llvm::MVT::nxv8bf16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01319">llvm::ISD::UNINDEXED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a08ab6672869d33da27a1fb4f09602dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ab6672869d33da27a1fb4f09602dd7">&#9670;&nbsp;</a></span>performMulCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performMulCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13444">13444</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="APInt_8h_source.html#l00791">llvm::APInt::ashr()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">C</a>, <a class="el" href="APInt_8h_source.html#l01539">llvm::APInt::countTrailingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00156">llvm::MipsISD::Ext</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00628">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00702">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l03676">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="APInt_8h_source.html#l00317">llvm::APInt::isNonNegative()</a>, <a class="el" href="APInt_8h_source.html#l00425">llvm::APInt::isPowerOf2()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03859">isSignExtended()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13287">IsSVECntIntrinsic()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03865">isZeroExtended()</a>, <a class="el" href="APInt_8h_source.html#l01648">llvm::APInt::logBase2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13426">performMulVectorExtendCombine()</a>, <a class="el" href="APInt_8h_source.html#l01170">llvm::APInt::sge()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00657">llvm::ISD::SHL</a>, <a class="el" href="APInt_8h_source.html#l01099">llvm::APInt::sle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00735">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa4e28ca1530af0a13768a0e242e5fe59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e28ca1530af0a13768a0e242e5fe59">&#9670;&nbsp;</a></span>performMulVectorExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performMulVectorExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Mul</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combines a mul(dup(sext/zext)) node pattern into mul(sext/zext(dup)) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13426">13426</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="InstrTypes_8h_source.html#l00394">llvm::BinaryOperator::getOpcode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00068">Mul</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13351">performCommonVectorExtendCombine()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13444">performMulCombine()</a>.</p>

</div>
</div>
<a id="a2fbb20906245b5a07551c13da1409712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbb20906245b5a07551c13da1409712">&#9670;&nbsp;</a></span>performNEONPostLDSTCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performNEONPostLDSTCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-specific DAG combine function for NEON load/store intrinsics to merge base address updates. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16279">16279</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00835">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07294">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01340">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01336">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02025">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08572">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00832">llvm::SDNode::hasPredecessorHelper()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00365">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03675">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03679">llvm::TargetLowering::DAGCombinerInfo::isCalledByLegalizer()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00429">llvm::AArch64ISD::LD1x2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00430">llvm::AArch64ISD::LD1x3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00431">llvm::AArch64ISD::LD1x4post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00436">llvm::AArch64ISD::LD2DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00440">llvm::AArch64ISD::LD2LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00423">llvm::AArch64ISD::LD2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00437">llvm::AArch64ISD::LD3DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00441">llvm::AArch64ISD::LD3LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00424">llvm::AArch64ISD::LD3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00438">llvm::AArch64ISD::LD4DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00442">llvm::AArch64ISD::LD4LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00425">llvm::AArch64ISD::LD4post</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="ArrayRef_8h_source.html#l00474">llvm::makeArrayRef()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00432">llvm::AArch64ISD::ST1x2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00433">llvm::AArch64ISD::ST1x3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00434">llvm::AArch64ISD::ST1x4post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00443">llvm::AArch64ISD::ST2LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00426">llvm::AArch64ISD::ST2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00444">llvm::AArch64ISD::ST3LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00427">llvm::AArch64ISD::ST3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00445">llvm::AArch64ISD::ST4LANEpost</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00428">llvm::AArch64ISD::ST4post</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a43e26f948f8ef8569ce1efb6426adab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43e26f948f8ef8569ce1efb6426adab4">&#9670;&nbsp;</a></span>performNVCASTCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performNVCASTCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get rid of unnecessary NVCASTs (that don't change the type). </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17075">17075</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a686271526f19f076baac6864c3fefc83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686271526f19f076baac6864c3fefc83">&#9670;&nbsp;</a></span>performORCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performORCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13966">13966</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l03670">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00925">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13876">tryCombineToBSL()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13836">tryCombineToEXTR()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="abdbf7e16d7027d0bbbc9d4e8bf100840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdbf7e16d7027d0bbbc9d4e8bf100840">&#9670;&nbsp;</a></span>performPostLD1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performPostLD1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsLaneOp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-specific DAG combine function for post-increment LD1 (lane) and post-increment LD1R. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16098">16098</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00835">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03670">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07294">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01340">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01336">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02025">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08572">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00832">llvm::SDNode::hasPredecessorHelper()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00365">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00186">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00181">llvm::EVT::is64BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03676">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">llvm::ARM_MB::LD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00435">llvm::AArch64ISD::LD1DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00439">llvm::AArch64ISD::LD1LANEpost</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00925">llvm::ISD::LOAD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="namespacellvm.html#add480f2ed87faa59c16d4c01ffb4bf39a57dea6f5039281b7fee517fc43bf3110">llvm::Vector</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17624">performInsertVectorEltCombine()</a>.</p>

</div>
</div>
<a id="ad9d322dc7ec082cd00e94e7888b78a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9d322dc7ec082cd00e94e7888b78a43">&#9670;&nbsp;</a></span>performScatterStoreCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performScatterStoreCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>OnlyPackedOffsets</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17182">17182</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00732">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TypeSize_8h_source.html#l00426">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17137">getScaledOffsetForBitWidth()</a>, <a class="el" href="ValueTypes_8h_source.html#l00289">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00864">llvm::MVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15587">getSVEContainerType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00171">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01762">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08572">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ValueTypes_8h_source.html#l00140">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="MachineValueType_8h_source.html#l00340">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00161">llvm::EVT::isScalableVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17155">isValidImmForSVEVecImmAddrMode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00247">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::nxv2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00242">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00213">llvm::MVT::nxv4i32</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00408">llvm::AArch64ISD::SST1_IMM_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00402">llvm::AArch64ISD::SST1_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00404">llvm::AArch64ISD::SST1_UXTW_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00412">llvm::AArch64ISD::SSTNT1_INDEX_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00411">llvm::AArch64ISD::SSTNT1_PRED</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00760">llvm::AArch64::SVEBitsPerBlock</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a3580959284fc1395f017d102336eb695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3580959284fc1395f017d102336eb695">&#9670;&nbsp;</a></span>performSelectCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSelectCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A vector select: "(select vL, vR, (setcc LHS, RHS))" is best performed with the compare-mask instructions rather than going via NZCV, even if LHS and RHS are really scalar. </p>
<p>This replaces any scalar setcc in the above pattern with a vector one followed by a DUP shuffle on the result. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17011">17011</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l03670">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00447">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01075">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01842">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l03675">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00161">llvm::EVT::isScalableVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00925">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00155">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00583">llvm::ISD::SCALAR_TO_VECTOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a434e132c04f973b024b815eaad19165f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a434e132c04f973b024b815eaad19165f">&#9670;&nbsp;</a></span>performSetccAddFolding()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSetccAddFolding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14659">14659</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14586">SetCCInfo::AArch64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14574">GenericSetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14580">AArch64SetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14579">AArch64SetCCInfo::Cmp</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00068">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14585">SetCCInfo::Generic</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02981">getAArch64Cmp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00517">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14593">SetCCInfoAndKind::Info</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14594">SetCCInfoAndKind::IsAArch64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14646">isSetCCOrZExtSetCC()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14572">GenericSetCCInfo::Opnd0</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14573">GenericSetCCInfo::Opnd1</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14776">performAddSubLongCombine()</a>.</p>

</div>
</div>
<a id="ad2e1f2a7410e4a84e5ef34bf5d9db5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e1f2a7410e4a84e5ef34bf5d9db5e5">&#9670;&nbsp;</a></span>performSETCCCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSETCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16744">16744</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00179">Cond</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00068">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01343">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09948">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09963">llvm::isOneConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01395">llvm::ISD::SETNE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a6cd953a8e415634eb6eb2441d2901026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cd953a8e415634eb6eb2441d2901026">&#9670;&nbsp;</a></span>performSetccMergeZeroCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSetccMergeZeroCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16811">16811</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00179">Cond</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02400">isZerosVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16773">performSetCCPunpkCombine()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01395">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa7b5373efa0bde041422551595378b61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b5373efa0bde041422551595378b61">&#9670;&nbsp;</a></span>performSetCCPunpkCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSetCCPunpkCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16773">16773</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00179">Cond</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00549">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01133">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01597">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00628">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getValueType()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02400">isZerosVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00325">llvm::AArch64ISD::PTRUE</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01395">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16811">performSetccMergeZeroCombine()</a>.</p>

</div>
</div>
<a id="a72895c7f66e26be35e106221a2ab26ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72895c7f66e26be35e106221a2ab26ae">&#9670;&nbsp;</a></span>performSignExtendInRegCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSignExtendInRegCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17388">17388</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00835">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp.html#a6ff4cc4a3a495279863388ea0ac5f9e8">EnableCombineMGatherIntrinsics</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00156">llvm::MipsISD::Ext</a>, <a class="el" href="SelectionDAG_8h_source.html#l00447">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00425">llvm::EVT::getDoubleNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00171">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01762">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08572">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00364">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00359">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00361">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00363">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00360">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00362">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00373">llvm::AArch64ISD::GLD1S_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00367">llvm::AArch64ISD::GLD1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00368">llvm::AArch64ISD::GLD1S_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00370">llvm::AArch64ISD::GLD1S_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00372">llvm::AArch64ISD::GLD1S_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00369">llvm::AArch64ISD::GLD1S_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00371">llvm::AArch64ISD::GLD1S_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00382">llvm::AArch64ISD::GLDFF1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00376">llvm::AArch64ISD::GLDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00377">llvm::AArch64ISD::GLDFF1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00379">llvm::AArch64ISD::GLDFF1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00381">llvm::AArch64ISD::GLDFF1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00378">llvm::AArch64ISD::GLDFF1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00380">llvm::AArch64ISD::GLDFF1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00391">llvm::AArch64ISD::GLDFF1S_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00385">llvm::AArch64ISD::GLDFF1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00386">llvm::AArch64ISD::GLDFF1S_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00388">llvm::AArch64ISD::GLDFF1S_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00390">llvm::AArch64ISD::GLDFF1S_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00387">llvm::AArch64ISD::GLDFF1S_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00389">llvm::AArch64ISD::GLDFF1S_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00394">llvm::AArch64ISD::GLDNT1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00396">llvm::AArch64ISD::GLDNT1S_MERGE_ZERO</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l03676">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00343">llvm::AArch64ISD::LD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00344">llvm::AArch64ISD::LD1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00347">llvm::AArch64ISD::LDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00348">llvm::AArch64ISD::LDFF1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00345">llvm::AArch64ISD::LDNF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00346">llvm::AArch64ISD::LDNF1S_MERGE_ZERO</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00747">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00304">llvm::AArch64ISD::SUNPKHI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00305">llvm::AArch64ISD::SUNPKLO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00306">llvm::AArch64ISD::UUNPKHI</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00307">llvm::AArch64ISD::UUNPKLO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a60f3ecc52d65b8827909808283319dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60f3ecc52d65b8827909808283319dfa">&#9670;&nbsp;</a></span>performSignExtendSetCCCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSignExtendSetCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15479">15479</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01058">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getValueType()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15472">isCheapToExtend()</a>, <a class="el" href="ValueTypes_8h_source.html#l00145">llvm::EVT::isInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01403">llvm::ISD::isSignedIntSetCC()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15518">performExtendCombine()</a>.</p>

</div>
</div>
<a id="a4b5bb7ddabde61f69fdb9785410078ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b5bb7ddabde61f69fdb9785410078ac">&#9670;&nbsp;</a></span>performSpliceCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSpliceCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15952">15952</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00190">llvm::AArch64ISD::SPLICE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a6d287a92051d679a9eb264a553c64ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d287a92051d679a9eb264a553c64ffd">&#9670;&nbsp;</a></span>performST1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performST1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15695">15695</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00732">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00055">llvm::Data</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00442">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15587">getSVEContainerType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01762">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00523">llvm::AArch64Subtarget::hasBF16()</a>, <a class="el" href="ValueTypes_8h_source.html#l00140">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00238">llvm::MVT::nxv8bf16</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00399">llvm::AArch64ISD::ST1_PRED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a13534e47159f35c97e261aac72664214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13534e47159f35c97e261aac72664214">&#9670;&nbsp;</a></span>performSTNT1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSTNT1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15725">15725</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00114">llvm::EVT::changeTypeToInteger()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00055">llvm::Data</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08091">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00442">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00951">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00523">llvm::AArch64Subtarget::hasBF16()</a>, <a class="el" href="ValueTypes_8h_source.html#l00140">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00238">llvm::MVT::nxv8bf16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01319">llvm::ISD::UNINDEXED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad19eb01bd287efda27e7bc5ba67cd144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19eb01bd287efda27e7bc5ba67cd144">&#9670;&nbsp;</a></span>performSTORECombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSTORECombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16242">16242</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16220">foldTruncStoreOfExt()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00818">llvm::ISD::FP_ROUND</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00677">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07618">llvm::SelectionDAG::getTruncStore()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l03676">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16205">performTBISimplification()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15881">splitStores()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Store</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00351">llvm::AArch64Subtarget::supportsAddressTopByteIgnored()</a>, and <a class="el" href="AArch64Subtarget_8h_source.html#l00682">llvm::AArch64Subtarget::useSVEForFixedLengthVectors()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ab5aa3058a584e6bc0e5b94db121422eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5aa3058a584e6bc0e5b94db121422eb">&#9670;&nbsp;</a></span>performSunpkloCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSunpkloCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16079">16079</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00549">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00447">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00415">llvm::EVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01548">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a267cdbd87c30830568cb74844b0e489c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267cdbd87c30830568cb74844b0e489c">&#9670;&nbsp;</a></span>performSVEAndCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSVEAndCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14011">14011</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">C</a>, <a class="el" href="TargetLowering_8h_source.html#l03670">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00156">llvm::AArch64ISD::DUP</a>, <a class="el" href="AArch64ISelLowering_8cpp.html#a6ff4cc4a3a495279863388ea0ac5f9e8">EnableCombineMGatherIntrinsics</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00364">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00359">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00361">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00363">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00360">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00362">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00382">llvm::AArch64ISD::GLDFF1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00376">llvm::AArch64ISD::GLDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00377">llvm::AArch64ISD::GLDFF1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00379">llvm::AArch64ISD::GLDFF1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00381">llvm::AArch64ISD::GLDFF1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00378">llvm::AArch64ISD::GLDFF1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00380">llvm::AArch64ISD::GLDFF1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00394">llvm::AArch64ISD::GLDNT1_MERGE_ZERO</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l03676">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13984">isConstantSplatVectorMaskForType()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00343">llvm::AArch64ISD::LD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00347">llvm::AArch64ISD::LDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00345">llvm::AArch64ISD::LDNF1_MERGE_ZERO</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00306">llvm::AArch64ISD::UUNPKHI</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00307">llvm::AArch64ISD::UUNPKLO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14103">performANDCombine()</a>.</p>

</div>
</div>
<a id="a562eb4427785475a847ccbc03140e162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a562eb4427785475a847ccbc03140e162">&#9670;&nbsp;</a></span>performSVESpliceCombine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSVESpliceCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17631">17631</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01331">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02128">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00132">getPackedSVEVectorVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00323">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00145">llvm::EVT::isInteger()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00575">llvm::ISD::VECTOR_SPLICE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af4aeb38e252532a5362ac68998d0af93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4aeb38e252532a5362ac68998d0af93">&#9670;&nbsp;</a></span>performTBISimplification()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> performTBISimplification </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Simplify <code>Addr</code> given that the top byte of it is ignored by HW during address translation. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16205">16205</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00855">llvm::TargetLowering::DAGCombinerInfo::CommitTargetLoweringOpt()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03675">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03676">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l00915">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16242">performSTORECombine()</a>.</p>

</div>
</div>
<a id="af246e1e2988325698821d504157ed804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af246e1e2988325698821d504157ed804">&#9670;&nbsp;</a></span>performTBZCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performTBZCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16912">16912</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bit</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16839">getTestBitOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00274">llvm::AArch64ISD::TBNZ</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00273">llvm::AArch64ISD::TBZ</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad657d5a1d3a2813dbd073c235119c7e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad657d5a1d3a2813dbd073c235119c7e8">&#9670;&nbsp;</a></span>performUADDVCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performUADDVCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14706">14706</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00150">llvm::EVT::isScalarInteger()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00233">llvm::AArch64ISD::UADDV</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14818">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="a69845d32dba7f9118ae498d95fd6c8b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69845d32dba7f9118ae498d95fd6c8b4">&#9670;&nbsp;</a></span>performUnpackCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performUnpackCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15962">15962</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00951">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00306">llvm::AArch64ISD::UUNPKHI</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00307">llvm::AArch64ISD::UUNPKLO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a6d19ed80cfde5ce9d55d55eeb139846c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d19ed80cfde5ce9d55d55eeb139846c">&#9670;&nbsp;</a></span>performUzpCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performUzpCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15974">15974</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00306">llvm::AArch64ISD::UUNPKHI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00307">llvm::AArch64ISD::UUNPKLO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00182">llvm::AArch64ISD::UZP1</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a6d8fbde7afd8f90c51d6001d0144b1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8fbde7afd8f90c51d6001d0144b1c8">&#9670;&nbsp;</a></span>performVecReduceAddCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVecReduceAddCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>ST</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13184">13184</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13106">performVecReduceAddCombineWithUADDLP()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00248">llvm::AArch64ISD::SDOT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00247">llvm::AArch64ISD::UDOT</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v8i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01237">llvm::ISD::VECREDUCE_ADD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a436aed4536d617f9ac1a208273150ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436aed4536d617f9ac1a208273150ac0">&#9670;&nbsp;</a></span>performVecReduceAddCombineWithUADDLP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVecReduceAddCombineWithUADDLP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13106">13106</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00621">llvm::ISD::ABDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00622">llvm::ISD::ABDU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::ABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00549">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00244">llvm::AArch64ISD::UADDLP</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00092">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v8i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01237">llvm::ISD::VECREDUCE_ADD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13184">performVecReduceAddCombine()</a>.</p>

</div>
</div>
<a id="a5c12d92b2d9e291ad311d1468da07410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c12d92b2d9e291ad311d1468da07410">&#9670;&nbsp;</a></span>performVectorCompareAndMaskUnaryOpCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVectorCompareAndMaskUnaryOpCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13587">13587</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00155">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13633">performIntToFpCombine()</a>.</p>

</div>
</div>
<a id="a7e495837f173dea1e6919b589d315f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e495837f173dea1e6919b589d315f67">&#9670;&nbsp;</a></span>performVectorShiftCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVectorShiftCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;&#160;</td>
          <td class="paramname"><em>TLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize a vector shift instruction and its operand if shifted out bits are not used. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16058">16058</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00915">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00195">llvm::AArch64ISD::VASHR</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00194">llvm::AArch64ISD::VLSHR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa6ef005836c26e6905544ead525f1112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ef005836c26e6905544ead525f1112">&#9670;&nbsp;</a></span>performVectorTruncateCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVectorTruncateCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14163">14163</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">C</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01133">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10349">isAllConstantBuildVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00236">llvm::AArch64ISD::SHADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00240">llvm::AArch64ISD::SRHADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00237">llvm::AArch64ISD::UHADD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00241">llvm::AArch64ISD::URHADD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00194">llvm::AArch64ISD::VLSHR</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548">llvm::Xor</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00634">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="abc2faab09dd74a706e426de046a3f4a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2faab09dd74a706e426de046a3f4a0">&#9670;&nbsp;</a></span>performVSelectCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVSelectCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16943">16943</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00790">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01803">llvm::SelectionDAG::getCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="TypeSize_8h_source.html#l00283">llvm::LinearPolySize&lt; ElementCount &gt;::getFixed()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00296">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01058">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00289">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00323">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="STLExtras_8h_source.html#l01649">llvm::is_contained()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15174">isAllActivePredicate()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15166">isAllInactivePredicate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00142">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00172">llvm::ISD::isConstantSplatVectorAllOnes()</a>, <a class="el" href="APInt_8h_source.html#l00371">llvm::APInt::isOne()</a>, <a class="el" href="ValueTypes_8h_source.html#l00130">llvm::EVT::isSimple()</a>, <a class="el" href="ArrayRef_8h_source.html#l00474">llvm::makeArrayRef()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea3a2d5fe857d8f9541136a124c2edec6c">llvm::Or</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00633">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01391">llvm::ISD::SETGT</a>, <a class="el" href="MachineValueType_8h_source.html#l00321">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::SRA</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00118">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00092">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v8i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00688">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac52bce44713165c831945178e1d5f696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52bce44713165c831945178e1d5f696">&#9670;&nbsp;</a></span>performXorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performXorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13229">13229</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13068">foldVectorXorShiftIntoCmp()</a>, <a class="el" href="TargetLowering_8h_source.html#l03676">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17685">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a72e2201d5e251af1abbfb6fde00df1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e2201d5e251af1abbfb6fde00df1cb">&#9670;&nbsp;</a></span>removeRedundantInsertVectorElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> removeRedundantInsertVectorElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17587">17587</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00500">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00221">llvm::ISD::isConstantSplatVectorAllZeros()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17564">isLanes1toNKnownZero()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09948">llvm::isNullConstant()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17624">performInsertVectorEltCombine()</a>.</p>

</div>
</div>
<a id="a32739f322e03782811f33bc367f9bc3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32739f322e03782811f33bc367f9bc3b">&#9670;&nbsp;</a></span>ReplaceCMP_SWAP_128Results()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ReplaceCMP_SWAP_128Results </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18254">18254</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a993ca650a85e8e69b8f7eaa4809c4862">llvm::Acquire</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a960fbd067612ca87e16d5dfdb12fe40a">llvm::AcquireRelease</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00229">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18237">createGPRPairNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00440">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09010">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09128">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08572">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00407">llvm::AArch64Subtarget::hasLSE()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00075">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="DataLayout_8h_source.html#l00245">llvm::DataLayout::isBigEndian()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00079">llvm::MipsISD::Lo</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a14194d0b2e6c6680067975517cd58eac">llvm::Monotonic</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00555">llvm::AArch64Subtarget::outlineAtomics()</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ab8e7b465df7c5979dc731d06e84ce2cf">llvm::Release</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00849">Results</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08778">llvm::SelectionDAG::setNodeMemRefs()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18193">splitInt128()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00266">llvm::MVT::Untyped</a>.</p>

</div>
</div>
<a id="a4be0086aa7ffce797f40ad2eefd2ec1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be0086aa7ffce797f40ad2eefd2ec1a">&#9670;&nbsp;</a></span>ReplaceReductionResults()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ReplaceReductionResults </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>InterOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AcrossOp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18179">18179</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10605">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00075">llvm::MipsISD::Hi</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00079">llvm::MipsISD::Lo</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00849">Results</a>, and <a class="el" href="SelectionDAG_8h_source.html#l02005">llvm::SelectionDAG::SplitVectorOperand()</a>.</p>

</div>
</div>
<a id="a824cd060277e4cb924783db572374c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a824cd060277e4cb924783db572374c66">&#9670;&nbsp;</a></span>replaceSplatVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> replaceSplatVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;&#160;</td>
          <td class="paramname"><em>St</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a splat of a scalar to a vector store by scalar stores of the scalar value. </p>
<p>The load store optimizer pass will merge them to store pair stores. This has better performance than a splat of the scalar followed by a split vector store. Even if the stores are not merged it is four stores vs a dup, followed by an ext.b and two stores. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15828">15828</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02347">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01571">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00500">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ValueTypes_8h_source.html#l00140">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02342">llvm::StoreSDNode::isTruncatingStore()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15545">splitStoreSplat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15881">splitStores()</a>.</p>

</div>
</div>
<a id="a0670f21ebeafbaab3f4b34c8140b8dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0670f21ebeafbaab3f4b34c8140b8dc8">&#9670;&nbsp;</a></span>replaceZeroVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> replaceZeroVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;&#160;</td>
          <td class="paramname"><em>St</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a splat of zeros to a vector store by scalar stores of WZR/XZR. </p>
<p>The load store optimizer pass will merge them to store pair stores. This should be better than a movi to create the vector zero followed by a vector store if the zero constant is not re-used, since one instructions and one register live range will be removed.</p>
<p>For example, the final generated code should be:</p>
<p>stp xzr, xzr, [x0]</p>
<p>instead of:</p>
<p>movi v0.2d, #0 str q0, [x0] </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15761">15761</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00491">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02348">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01597">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00761">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00516">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02347">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04412">llvm::SelectionDAG::isBaseWithConstantOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09948">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09953">llvm::isNullFPConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00161">llvm::EVT::isScalableVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02342">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Offset</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15545">splitStoreSplat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15881">splitStores()</a>.</p>

</div>
</div>
<a id="a5f4f153e2f8d9dd1c45d089ea3c7499f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f4f153e2f8d9dd1c45d089ea3c7499f">&#9670;&nbsp;</a></span>resolveBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> resolveBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BVN</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>CnstBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UndefBits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10132">10132</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10724">llvm::BuildVectorSDNode::isConstantSplat()</a>, and <a class="el" href="APInt_8cpp_source.html#l00968">llvm::APInt::zextOrTrunc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">ConstantBuildVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11416">EmitVectorComparison()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14103">performANDCombine()</a>.</p>

</div>
</div>
<a id="a8684d14c11c0d5069e6a55cec7e67981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8684d14c11c0d5069e6a55cec7e67981">&#9670;&nbsp;</a></span>selectGatherScatterAddrMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void selectGatherScatterAddrMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>BasePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsGather</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04541">4541</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02714">llvm::SelectionDAG::getSplatValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00364">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00083">Index</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09948">llvm::isNullConstant()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Offset</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00408">llvm::AArch64ISD::SST1_IMM_PRED</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

</div>
</div>
<a id="a430025e146710444567fa8bd1da2d3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a430025e146710444567fa8bd1da2d3a9">&#9670;&nbsp;</a></span>setInfoSVEStN()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned NumVecs&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> setInfoSVEStN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;&#160;</td>
          <td class="paramname"><em>TLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">AArch64TargetLowering::IntrinsicInfo &amp;&#160;</td>
          <td class="paramname"><em>Info</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;&#160;</td>
          <td class="paramname"><em>CI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the IntrinsicInfo for the <code>aarch64_sve_st&lt;N&gt;</code> intrinsics. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11787">11787</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrTypes_8h_source.html#l01341">llvm::CallBase::arg_size()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="InstrTypes_8h_source.html#l01343">llvm::CallBase::getArgOperand()</a>, <a class="el" href="Type_8h_source.html#l00127">llvm::Type::getContext()</a>, <a class="el" href="TargetLowering_8h_source.html#l01459">llvm::TargetLoweringBase::getMemValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00296">llvm::EVT::getScalarType()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00323">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00199">llvm::ISD::INTRINSIC_VOID</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00137">llvm::MachineMemOperand::MOStore</a>.</p>

</div>
</div>
<a id="aca66750f8ee53c16cb1f5de41009e426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca66750f8ee53c16cb1f5de41009e426">&#9670;&nbsp;</a></span>skipExtensionForVectorMULL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> skipExtensionForVectorMULL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03834">3834</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03791">addRequiredExtensionForVectorMULL()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00732">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00491">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">C</a>, <a class="el" href="SelectionDAG_8h_source.html#l00790">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01162">llvm::MVT::getIntegerVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01181">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00726">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="APInt_8cpp_source.html#l00968">llvm::APInt::zextOrTrunc()</a>.</p>

</div>
</div>
<a id="a9b1898673bb5859b4f7cd1c961726b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b1898673bb5859b4f7cd1c961726b31">&#9670;&nbsp;</a></span>splitInt128()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt;<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&gt; splitInt128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18193">18193</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00075">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00079">llvm::MipsISD::Lo</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00659">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00735">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18254">ReplaceCMP_SWAP_128Results()</a>.</p>

</div>
</div>
<a id="a0bbdb7f279f14b5f7ff6d7d9a2a97765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bbdb7f279f14b5f7ff6d7d9a2a97765">&#9670;&nbsp;</a></span>splitStores()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitStores </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15881">15881</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00549">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01274">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02348">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00447">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00220">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="MachineFunction_8h_source.html#l00607">llvm::MachineFunction::getFunction()</a>, <a class="el" href="ValueTypes_8h_source.html#l00415">llvm::EVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00437">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01340">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01342">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07567">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02347">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00171">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="Function_8h_source.html#l00658">llvm::Function::hasMinSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00165">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02286">llvm::LSBaseSDNode::isIndexed()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00422">llvm::AArch64Subtarget::isMisaligned128StoreSlow()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01295">llvm::MemSDNode::isVolatile()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15828">replaceSplatVectorStore()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15761">replaceZeroVectorStore()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00118">llvm::MVT::v2i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16242">performSTORECombine()</a>.</p>

</div>
</div>
<a id="a6a7f067c980840336e15888700870c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7f067c980840336e15888700870c6a">&#9670;&nbsp;</a></span>splitStoreSplat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitStoreSplat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;&#160;</td>
          <td class="paramname"><em>St</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SplatVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumVecElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15545">15545</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01274">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02348">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00220">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01340">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01342">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07567">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00171">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00080">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02342">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="MathExtras_8h_source.html#l00672">llvm::MinAlign()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15828">replaceSplatVectorStore()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15761">replaceZeroVectorStore()</a>.</p>

</div>
</div>
<a id="a53f96d02cdaf11793d6e4cec4462ae26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f96d02cdaf11793d6e4cec4462ae26">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumOptimizedImms&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of times immediates were optimized&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a967be3ec17a5edbe4fd5b45cd2bc75e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a967be3ec17a5edbe4fd5b45cd2bc75e7">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumShiftInserts&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of vector shift inserts&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38e4db8f05f5d3fe014af90a4fe9993b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e4db8f05f5d3fe014af90a4fe9993b">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumTailCalls&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of tail <a class="el" href="LibCallsShrinkWrap_8cpp.html#ad69a360cbb9e0e837f4dbf4d33af74d8">calls</a>&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cce50ef77513b8bd1cbeb48b4d9339d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cce50ef77513b8bd1cbeb48b4d9339d">&#9670;&nbsp;</a></span>tryAdvSIMDModImm16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>LHS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10224">10224</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00518">llvm::AArch64_AM::encodeAdvSIMDModImmType5()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00534">llvm::AArch64_AM::encodeAdvSIMDModImmType6()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00512">llvm::AArch64_AM::isAdvSIMDModImmType5()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00528">llvm::AArch64_AM::isAdvSIMDModImmType6()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00291">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v4i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00092">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">ConstantBuildVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14103">performANDCombine()</a>.</p>

</div>
</div>
<a id="aed120dd6850080b309b6054efd2b142b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed120dd6850080b309b6054efd2b142b">&#9670;&nbsp;</a></span>tryAdvSIMDModImm32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>LHS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10176">10176</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00457">llvm::AArch64_AM::encodeAdvSIMDModImmType1()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00472">llvm::AArch64_AM::encodeAdvSIMDModImmType2()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00487">llvm::AArch64_AM::encodeAdvSIMDModImmType3()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00502">llvm::AArch64_AM::encodeAdvSIMDModImmType4()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00452">llvm::AArch64_AM::isAdvSIMDModImmType1()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00467">llvm::AArch64_AM::isAdvSIMDModImmType2()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00482">llvm::AArch64_AM::isAdvSIMDModImmType3()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00497">llvm::AArch64_AM::isAdvSIMDModImmType4()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00291">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">ConstantBuildVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14103">performANDCombine()</a>.</p>

</div>
</div>
<a id="a91b6b0ccb484e79d3d1558e8d9c12cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91b6b0ccb484e79d3d1558e8d9c12cd8">&#9670;&nbsp;</a></span>tryAdvSIMDModImm321s()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm321s </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10264">10264</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00549">llvm::AArch64_AM::encodeAdvSIMDModImmType7()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00569">llvm::AArch64_AM::encodeAdvSIMDModImmType8()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00544">llvm::AArch64_AM::isAdvSIMDModImmType7()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00559">llvm::AArch64_AM::isAdvSIMDModImmType8()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00291">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="a52b49fd007d3e59011c1e924579f3a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b49fd007d3e59011c1e924579f3a80">&#9670;&nbsp;</a></span>tryAdvSIMDModImm64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10155">10155</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00614">llvm::AArch64_AM::encodeAdvSIMDModImmType10()</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00594">llvm::AArch64_AM::isAdvSIMDModImmType10()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00291">llvm::AArch64ISD::NVCAST</a>, and <a class="el" href="MachineValueType_8h_source.html#l00118">llvm::MVT::v2i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="a55e427e6bf5d495e92fbbe9ba86e9990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e427e6bf5d495e92fbbe9ba86e9990">&#9670;&nbsp;</a></span>tryAdvSIMDModImm8()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10295">10295</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00580">llvm::AArch64_AM::encodeAdvSIMDModImmType9()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00574">llvm::AArch64_AM::isAdvSIMDModImmType9()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00291">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v8i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="a41506ddab8a425491f9ebf969036eb84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41506ddab8a425491f9ebf969036eb84">&#9670;&nbsp;</a></span>tryAdvSIMDModImmFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImmFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10316">10316</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00663">llvm::AArch64_AM::encodeAdvSIMDModImmType11()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00712">llvm::AArch64_AM::encodeAdvSIMDModImmType12()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00656">llvm::AArch64_AM::isAdvSIMDModImmType11()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00706">llvm::AArch64_AM::isAdvSIMDModImmType12()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00291">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00155">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00172">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="aaae856ed3494d62692bb06a4d96dc33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae856ed3494d62692bb06a4d96dc33f">&#9670;&nbsp;</a></span>tryCombineCRC32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineCRC32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14940">14940</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01571">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="aa1aec95090eff4dcf6f51e0991ecc60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1aec95090eff4dcf6f51e0991ecc60e">&#9670;&nbsp;</a></span>tryCombineFixedPointConvert()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineFixedPointConvert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14462">14462</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00191">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03676">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00172">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00118">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="adc515df450408045fd43835105d0c6ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc515df450408045fd43835105d0c6ed">&#9670;&nbsp;</a></span>tryCombineLongOpWithDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineLongOpWithDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14837">14837</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03676">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14559">isEssentiallyExtractHighSubvector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="Intrinsics_8h_source.html#l00045">llvm::Intrinsic::not_intrinsic</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14524">tryExtendDUPToExtractHigh()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15518">performExtendCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="aad0fb69928bec544ec83f90f26393521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0fb69928bec544ec83f90f26393521">&#9670;&nbsp;</a></span>tryCombineShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14869">14869</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l01479">llvm::APInt::getSExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00864">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10724">llvm::BuildVectorSDNode::isConstantSplat()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00198">llvm::AArch64ISD::SQSHL_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00200">llvm::AArch64ISD::SQSHLU_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00201">llvm::AArch64ISD::SRSHR_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00199">llvm::AArch64ISD::UQSHL_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00202">llvm::AArch64ISD::URSHR_I</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00193">llvm::AArch64ISD::VSHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ad56843b3d852a4e9f2f405861a3a570a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad56843b3d852a4e9f2f405861a3a570a">&#9670;&nbsp;</a></span>tryCombineToBSL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineToBSL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13876">13876</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00177">llvm::AArch64ISD::BSP</a>, <a class="el" href="TargetLowering_8h_source.html#l03670">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00151">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00904">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01571">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00186">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00181">llvm::EVT::is64BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00263">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00267">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00155">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13966">performORCombine()</a>.</p>

</div>
</div>
<a id="ade8a40121f849c1f24906dfb1a4ecfd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8a40121f849c1f24906dfb1a4ecfd3">&#9670;&nbsp;</a></span>tryCombineToEXTR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineToEXTR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>EXTR instruction extracts a contiguous chunk of bits from two existing registers viewed as a high/low pair. </p>
<p>This function looks for the pattern: <code>(or (shl VAL1, #N), (srl VAL2, #RegWidth-N))</code> and replaces it with an EXTR. Can't quite be done in TableGen because the two immediates aren't independent. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13836">13836</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03670">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00153">llvm::AArch64ISD::EXTR</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13814">findEXTRHalf()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00073">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00633">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00074">RHS</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13966">performORCombine()</a>.</p>

</div>
</div>
<a id="a05f57690dd5d9df763d5b75d14bc47fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f57690dd5d9df763d5b75d14bc47fd">&#9670;&nbsp;</a></span>tryConvertSVEWideCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryConvertSVEWideCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15019">15019</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00156">llvm::AArch64ISD::DUP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01803">llvm::SelectionDAG::getCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10366">getIntrinsicID()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l03675">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00590">llvm::ISD::SPLAT_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15235">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ac2caac341848f2601e62da4fed020063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2caac341848f2601e62da4fed020063">&#9670;&nbsp;</a></span>tryExtendDUPToExtractHigh()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryExtendDUPToExtractHigh </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14524">14524</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00156">llvm::AArch64ISD::DUP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00158">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00159">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00160">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00157">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00549">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00519">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00850">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01181">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00398">llvm::MVT::is64BitVector()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00163">llvm::AArch64ISD::MOVI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00165">llvm::AArch64ISD::MOVIedit</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00166">llvm::AArch64ISD::MOVImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00164">llvm::AArch64ISD::MOVIshift</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00169">llvm::AArch64ISD::MVNImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00168">llvm::AArch64ISD::MVNIshift</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14776">performAddSubLongCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14837">tryCombineLongOpWithDup()</a>.</p>

</div>
</div>
<a id="a95b61f0543f51a5dca686a9f9f258240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b61f0543f51a5dca686a9f9f258240">&#9670;&nbsp;</a></span>tryFormConcatFromShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryFormConcatFromShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09509">9509</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00519">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00549">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00447">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00415">llvm::EVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00191">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09489">isConcatMask()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

</div>
</div>
<a id="a254b0db030fe653dbe78f9336bf97c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a254b0db030fe653dbe78f9336bf97c39">&#9670;&nbsp;</a></span>tryLowerToSLI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryLowerToSLI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10386">10386</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00172">llvm::AArch64ISD::BICi</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l00539">llvm::SDNode::dump()</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01117">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01129">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00353">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01571">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10349">isAllConstantBuildVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00155">llvm::EVT::isVector()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00194">llvm::AArch64ISD::VLSHR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00193">llvm::AArch64ISD::VSHL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00205">llvm::AArch64ISD::VSLI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00206">llvm::AArch64ISD::VSRI</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

</div>
</div>
<a id="a9d9cb8881ecb22d3225e564b5b2fb01c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d9cb8881ecb22d3225e564b5b2fb01c">&#9670;&nbsp;</a></span>tryWidenMaskForShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryWidenMaskForShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09824">9824</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02128">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00349">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01145">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01162">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00443">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01842">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01181">llvm::MVT::getVectorVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00140">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00925">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09779">isWideTypeMask()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

</div>
</div>
<a id="a530cb1ac51a52d71669f828697e6d771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a530cb1ac51a52d71669f828697e6d771">&#9670;&nbsp;</a></span>UseTlsOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Value.html">Value</a>* UseTlsOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;&#160;</td>
          <td class="paramname"><em>IRB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18703">18703</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRBuilder_8h_source.html#l02251">llvm::IRBuilderBase::CreateCall()</a>, <a class="el" href="IRBuilder_8h_source.html#l01762">llvm::IRBuilderBase::CreateConstGEP1_32()</a>, <a class="el" href="IRBuilder_8h_source.html#l02020">llvm::IRBuilderBase::CreatePointerCast()</a>, <a class="el" href="Function_8cpp_source.html#l01398">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="IRBuilder_8h_source.html#l00177">llvm::IRBuilderBase::GetInsertBlock()</a>, <a class="el" href="IRBuilder_8h_source.html#l00560">llvm::IRBuilderBase::getInt8PtrTy()</a>, <a class="el" href="IRBuilder_8h_source.html#l00507">llvm::IRBuilderBase::getInt8Ty()</a>, <a class="el" href="GlobalValue_8h_source.html#l00578">llvm::GlobalValue::getParent()</a>, <a class="el" href="BasicBlock_8h_source.html#l00107">llvm::BasicBlock::getParent()</a>, <a class="el" href="classllvm_1_1Type.html#a5391aaf0b3fda01da6ab54ab994166fe">llvm::Type::getPointerTo()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18713">llvm::AArch64TargetLowering::getIRStackGuard()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18763">llvm::AArch64TargetLowering::getSafeStackPointerLocation()</a>.</p>

</div>
</div>
<a id="aae138473fc11097221f02e42677663dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae138473fc11097221f02e42677663dc">&#9670;&nbsp;</a></span>WidenVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> WidenVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V64Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>WidenVector - Given a value in the V64 register class, produce the equivalent value in the V128 register class. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08921">8921</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08337">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00289">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00951">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00301">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00309">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01181">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::INSERT_SUBVECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09717">constructDup()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09539">GeneratePerfectShuffle()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14288">performConcatVectorsCombine()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a01f9af05e8767e9fa2f803eb464b112e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f9af05e8767e9fa2f803eb464b112e">&#9670;&nbsp;</a></span>EnableAArch64ELFLocalDynamicTLSGeneration</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; EnableAArch64ELFLocalDynamicTLSGeneration(&quot;aarch64-elf-ldtls-<a class="el" href="CodeGenPrepare_8cpp.html#a109eb00135035c7badb12cece015c58d">generation</a>&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 Local Dynamic TLS code <a class="el" href="CodeGenPrepare_8cpp.html#a109eb00135035c7badb12cece015c58d">generation</a>&quot;), cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-elf-ldtls-<a class="el" href="CodeGenPrepare_8cpp.html#a109eb00135035c7badb12cece015c58d">generation</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 Local Dynamic TLS code <a class="el" href="CodeGenPrepare_8cpp.html#a109eb00135035c7badb12cece015c58d">generation</a>&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ff4cc4a3a495279863388ea0ac5f9e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ff4cc4a3a495279863388ea0ac5f9e8">&#9670;&nbsp;</a></span>EnableCombineMGatherIntrinsics</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; EnableCombineMGatherIntrinsics(&quot;aarch64-enable-mgather-<a class="el" href="VectorCombine_8cpp.html#abebbad42e65ebec270ffc7c4540f6b7f">combine</a>&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Combine extends of AArch64 masked &quot; &quot;gather <a class="el" href="ScalarizeMaskedMemIntrin_8cpp.html#adef27058907244f0699caa1f4961d673">intrinsics</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-enable-mgather-<a class="el" href="VectorCombine_8cpp.html#abebbad42e65ebec270ffc7c4540f6b7f">combine</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Combine extends of AArch64 masked &quot; &quot;gather <a class="el" href="ScalarizeMaskedMemIntrin_8cpp.html#adef27058907244f0699caa1f4961d673">intrinsics</a>&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17388">performSignExtendInRegCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14011">performSVEAndCombine()</a>.</p>

</div>
</div>
<a id="a9d6c8d43031fc942d8cd15abc0070659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d6c8d43031fc942d8cd15abc0070659">&#9670;&nbsp;</a></span>EnableOptimizeLogicalImm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; EnableOptimizeLogicalImm(&quot;aarch64-enable-logical-imm&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable AArch64 logical imm instruction &quot; &quot;<a class="el" href="group__ARCOpt.html#gab062c31556fab4a12873c5e492ed3cd1">optimization</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-enable-logical-imm&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable AArch64 logical imm instruction &quot; &quot;<a class="el" href="group__ARCOpt.html#gab062c31556fab4a12873c5e492ed3cd1">optimization</a>&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01787">llvm::AArch64TargetLowering::targetShrinkDemandedConstant()</a>.</p>

</div>
</div>
<a id="aee2d47ae29d47b14b759625ee38930cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2d47ae29d47b14b759625ee38930cf">&#9670;&nbsp;</a></span>MVT_CC</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MVT.html">MVT</a> MVT_CC = MVT::i32</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value type used for condition codes. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00130">130</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02605">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02711">emitConditionalComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02981">getAArch64Cmp()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03113">getAArch64XALUOOp()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Mar 25 2022 16:32:58 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
