{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 10378, "design__instance__area": 136679, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 156, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 1, "power__internal__total": 0.01502273976802826, "power__switching__total": 0.006173351779580116, "power__leakage__total": 1.615487263961768e-07, "power__total": 0.02119625359773636, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3140914006673995, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.3075317587631849, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.33982551068317685, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.924038427484504, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.339826, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.406572, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 78, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 156, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.35040235593773383, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3424660374440489, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5053781980391463, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.6472104146916262, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -32.55852923866787, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.6472104146916262, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.942713, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.130256, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 156, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2945998806066126, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.29041433968540054, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11691237198156719, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.644860183504328, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.116912, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.719191, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 93, "design__max_fanout_violation__count": 156, "design__max_cap_violation__count": 2, "clock__skew__worst_hold": -0.28845651683725426, "clock__skew__worst_setup": 0.28614714185841794, "timing__hold__ws": 0.1140469972962738, "timing__setup__ws": -1.9163533524683978, "timing__hold__tns": 0, "timing__setup__tns": -39.8038377968556, "timing__hold__wns": 0, "timing__setup__wns": -1.9163533524683978, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.114047, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": 2.992667, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13034, "design__instance__area__stdcell": 140002, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.744694, "design__instance__utilization__stdcell": 0.744694, "design__rows": 159, "design__rows:unithd": 159, "design__sites": 150255, "design__sites:unithd": 150255, "design__instance__count__class:inverter": 15, "design__instance__area__class:inverter": 56.304, "design__instance__count__class:sequential_cell": 2510, "design__instance__area__class:sequential_cell": 50528.5, "design__instance__count__class:multi_input_combinational_cell": 4140, "design__instance__area__class:multi_input_combinational_cell": 51176.6, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9259944, "design__instance__count__class:timing_repair_buffer": 3378, "design__instance__area__class:timing_repair_buffer": 30651.9, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 318257, "design__violations": 0, "design__instance__count__class:clock_buffer": 182, "design__instance__area__class:clock_buffer": 2478.63, "design__instance__count__class:clock_inverter": 138, "design__instance__area__class:clock_inverter": 1749.18, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2389, "antenna__violating__nets": 19, "antenna__violating__pins": 27, "route__antenna_violation__count": 19, "antenna_diodes_count": 15, "design__instance__count__class:antenna_cell": 15, "design__instance__area__class:antenna_cell": 37.536, "route__net": 10253, "route__net__special": 2, "route__drc_errors__iter:0": 7237, "route__wirelength__iter:0": 387846, "route__drc_errors__iter:1": 2829, "route__wirelength__iter:1": 382890, "route__drc_errors__iter:2": 2789, "route__wirelength__iter:2": 381837, "route__drc_errors__iter:3": 179, "route__wirelength__iter:3": 380842, "route__drc_errors__iter:4": 2, "route__wirelength__iter:4": 380797, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 380800, "route__drc_errors": 0, "route__wirelength": 380800, "route__vias": 79976, "route__vias__singlecut": 79976, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1210.91, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 162, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 162, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 162, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 156, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3055986383780352, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.3013876733488402, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3353322159308349, "timing__setup__ws__corner:min_tt_025C_1v80": 3.0780725506342206, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.335332, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.482044, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 162, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 29, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 156, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.33805467715324156, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.33089584786569054, "timing__hold__ws__corner:min_ss_100C_1v60": 0.5663369933316672, "timing__setup__ws__corner:min_ss_100C_1v60": -1.3568107021949887, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -24.48408478595843, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.3568107021949887, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.934988, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.264432, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 162, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 156, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.28845651683725426, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.28614714185841794, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1140469972962738, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.756488226806136, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.114047, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.783189, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 162, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 156, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3220051816330471, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3140786331022552, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3442970450636208, "timing__setup__ws__corner:max_tt_025C_1v80": 2.7792058330231186, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.344297, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.330726, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 162, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 93, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 156, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3595794597188316, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3520166202611933, "timing__hold__ws__corner:max_ss_100C_1v60": 0.44672267149865347, "timing__setup__ws__corner:max_ss_100C_1v60": -1.9163533524683978, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -39.8038377968556, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -1.9163533524683978, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.954961, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.992667, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 162, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 156, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.30215955592854116, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.29525363545315253, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11942236426662717, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.538209492207288, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.119422, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.658199, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 162, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 162, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.79927, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.79979, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.000728765, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.00068034, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.000203486, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.00068034, "design_powergrid__voltage__worst": 0.00068034, "design_powergrid__voltage__worst__net:VPWR": 1.79927, "design_powergrid__drop__worst": 0.000728765, "design_powergrid__drop__worst__net:VPWR": 0.000728765, "design_powergrid__voltage__worst__net:VGND": 0.00068034, "design_powergrid__drop__worst__net:VGND": 0.00068034, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000208, "ir__drop__worst": 0.000729, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}