// Seed: 3492391933
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  input id_7;
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  inout id_1;
  assign id_5 = id_7 & id_4;
  logic id_8;
  logic id_9 = id_9;
  assign id_8 = id_1;
  type_0 id_10 (
      .id_0(),
      .id_1(1),
      .id_2(1),
      .id_3(id_7),
      .id_4(1'b0 == 1),
      .id_5(id_5)
  );
  assign id_6 = 1;
  logic id_11;
  logic id_12;
  logic id_13;
  logic id_14, id_15 = id_14, id_16;
endmodule
`timescale 1 ps / 1 ps
