

================================================================
== Vitis HLS Report for 'mp_mul_862_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:37:32 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       16|  0.100 us|  0.160 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        8|       14|         9|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1256|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|    1181|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1181|   1420|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_472_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_402_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_64_fu_448_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_65_fu_458_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_444_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln133_fu_522_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_278_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln158_fu_246_p2     |         +|   0|  0|  14|           9|           9|
    |t_fu_688_p2             |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_593_p2       |         +|   0|  0|  71|          64|          64|
    |temp_31_fu_478_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_412_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_608_p2             |         +|   0|  0|  71|          64|          64|
    |v_118_fu_534_p2         |         +|   0|  0|  71|          64|          64|
    |sub_ln158_fu_267_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln160_fu_660_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln157_fu_224_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln105_3_fu_552_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_3_fu_670_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_fu_630_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_13_fu_540_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_14_fu_546_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_15_fu_558_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_10_fu_643_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_7_fu_626_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_9_fu_665_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_fu_622_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1256|        1152|        1152|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_9_fu_102               |   9|          2|    4|          8|
    |t_33_fu_94               |   9|          2|    3|          6|
    |u_34_out_o               |  14|          3|   64|        192|
    |v_35_fu_98               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  141|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_841                     |  32|   0|   32|          0|
    |add_ln133_reg_851                     |  32|   0|   64|         32|
    |add_ln133_reg_851_pp0_iter7_reg       |  32|   0|   64|         32|
    |ah_reg_754                            |  32|   0|   32|          0|
    |al_reg_744                            |  32|   0|   32|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg      |   1|   0|    1|          0|
    |bh_reg_759                            |  32|   0|   32|          0|
    |bl_reg_749                            |  32|   0|   32|          0|
    |icmp_ln157_reg_730                    |   1|   0|    1|          0|
    |j_9_fu_102                            |   4|   0|    4|          0|
    |t_33_fu_94                            |   3|   0|    3|          0|
    |tempReg_reg_856                       |  64|   0|   64|          0|
    |tempReg_reg_856_pp0_iter7_reg         |  64|   0|   64|          0|
    |tmp_157_reg_830                       |   2|   0|    2|          0|
    |tmp_158_reg_814                       |  32|   0|   32|          0|
    |tmp_158_reg_814_pp0_iter4_reg         |  32|   0|   32|          0|
    |tmp_159_reg_820                       |  32|   0|   32|          0|
    |tmp_159_reg_820_pp0_iter4_reg         |  32|   0|   32|          0|
    |tmp_160_reg_825                       |  32|   0|   32|          0|
    |tmp_161_reg_846                       |   2|   0|    2|          0|
    |tmp_s_reg_809                         |  32|   0|   32|          0|
    |trunc_ln106_96_reg_793                |  32|   0|   32|          0|
    |trunc_ln106_97_reg_798                |  32|   0|   32|          0|
    |trunc_ln106_98_reg_803                |  32|   0|   32|          0|
    |trunc_ln106_98_reg_803_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_788                   |  32|   0|   32|          0|
    |trunc_ln125_reg_835                   |  32|   0|   32|          0|
    |trunc_ln125_reg_835_pp0_iter5_reg     |  32|   0|   32|          0|
    |u_34_out_load_reg_865                 |  64|   0|   64|          0|
    |u_reg_870                             |  64|   0|   64|          0|
    |v_35_fu_98                            |  64|   0|   64|          0|
    |icmp_ln157_reg_730                    |  64|  32|    1|          0|
    |tmp_160_reg_825                       |  64|  32|   32|          0|
    |trunc_ln106_reg_788                   |  64|  32|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1181|  96| 1118|         64|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_451_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_451_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_451_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_451_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_455_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_455_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_455_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_455_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_459_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_459_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_459_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_459_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_463_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_463_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_463_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_463_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.862_Pipeline_VITIS_LOOP_157_4|  return value|
|indvars_iv          |   in|    3|     ap_none|                            indvars_iv|        scalar|
|v                   |   in|   64|     ap_none|                                     v|        scalar|
|zext_ln156          |   in|    4|     ap_none|                            zext_ln156|        scalar|
|a                   |   in|    9|     ap_none|                                     a|        scalar|
|PKB_address0        |  out|    6|   ap_memory|                                   PKB|         array|
|PKB_ce0             |  out|    1|   ap_memory|                                   PKB|         array|
|PKB_q0              |   in|   64|   ap_memory|                                   PKB|         array|
|empty               |   in|    3|     ap_none|                                 empty|        scalar|
|b_address0          |  out|    3|   ap_memory|                                     b|         array|
|b_ce0               |  out|    1|   ap_memory|                                     b|         array|
|b_q0                |   in|   64|   ap_memory|                                     b|         array|
|v_35_out            |  out|   64|      ap_vld|                              v_35_out|       pointer|
|v_35_out_ap_vld     |  out|    1|      ap_vld|                              v_35_out|       pointer|
|u_34_out_i          |   in|   64|     ap_ovld|                              u_34_out|       pointer|
|u_34_out_o          |  out|   64|     ap_ovld|                              u_34_out|       pointer|
|u_34_out_o_ap_vld   |  out|    1|     ap_ovld|                              u_34_out|       pointer|
|t_33_out            |  out|    3|      ap_vld|                              t_33_out|       pointer|
|t_33_out_ap_vld     |  out|    1|      ap_vld|                              t_33_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.66>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_9 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %a"   --->   Operation 17 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 18 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 19 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 20 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 21 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 22 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_9" [src/generic/fp_generic.c:139]   --->   Operation 23 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 26 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = load i4 %j_9" [src/generic/fp_generic.c:157]   --->   Operation 28 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 29 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 30 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i4 %j" [src/generic/fp_generic.c:157]   --->   Operation 31 'trunc' 'trunc_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %j, i3 0" [src/generic/fp_generic.c:158]   --->   Operation 32 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i7 %shl_ln8" [src/generic/fp_generic.c:158]   --->   Operation 33 'zext' 'zext_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%add_ln158 = add i9 %zext_ln158, i9 %a_read" [src/generic/fp_generic.c:158]   --->   Operation 34 'add' 'add_ln158' <Predicate = (!icmp_ln157)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln158, i32 3, i32 8" [src/generic/fp_generic.c:158]   --->   Operation 35 'partselect' 'lshr_ln8' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln158_4 = zext i6 %lshr_ln8" [src/generic/fp_generic.c:158]   --->   Operation 36 'zext' 'zext_ln158_4' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln158_4" [src/generic/fp_generic.c:158]   --->   Operation 37 'getelementptr' 'PKB_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:158]   --->   Operation 38 'load' 'PKB_load' <Predicate = (!icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 39 [1/1] (1.65ns)   --->   "%sub_ln158 = sub i3 %tmp, i3 %trunc_ln157" [src/generic/fp_generic.c:158]   --->   Operation 39 'sub' 'sub_ln158' <Predicate = (!icmp_ln157)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln158_5 = zext i3 %sub_ln158" [src/generic/fp_generic.c:158]   --->   Operation 40 'zext' 'zext_ln158_5' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln158_5" [src/generic/fp_generic.c:158]   --->   Operation 41 'getelementptr' 'b_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%b_load = load i3 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 42 'load' 'b_load' <Predicate = (!icmp_ln157)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 43 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_9" [src/generic/fp_generic.c:139]   --->   Operation 44 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 45 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:158]   --->   Operation 45 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%al = trunc i64 %PKB_load" [src/generic/fp_generic.c:158]   --->   Operation 46 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_load = load i3 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 47 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 48 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 49 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 50 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 51 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 52 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln105_66 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 53 'zext' 'zext_ln105_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 54 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_66, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 55 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 56 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_66, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 57 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 58 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 59 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_66, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 59 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 60 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 61 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106_96 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 62 'trunc' 'trunc_ln106_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_66, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 63 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_97 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 64 'trunc' 'trunc_ln106_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 65 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106_98 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 66 'trunc' 'trunc_ln106_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 67 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 68 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 69 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 70 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 71 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_97" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 72 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln123_55 = zext i32 %trunc_ln106_96" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 73 'zext' 'zext_ln123_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_55" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 74 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln123_56 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 75 'zext' 'zext_ln123_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_56, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 76 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 77 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 78 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln106_63 = zext i2 %tmp_157" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 79 'zext' 'zext_ln106_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln106_64 = zext i32 %tmp_158" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 80 'zext' 'zext_ln106_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln106_65 = zext i32 %tmp_159" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 81 'zext' 'zext_ln106_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_98" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 82 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i32 %trunc_ln106_98, i32 %tmp_158" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 83 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln130_64 = add i33 %zext_ln130, i33 %zext_ln106_64" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 84 'add' 'add_ln130_64' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln130_55 = zext i33 %add_ln130_64" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 85 'zext' 'zext_ln130_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln130_65 = add i33 %zext_ln106_65, i33 %zext_ln106_63" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 86 'add' 'add_ln130_65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_65" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 87 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln130_56 = zext i33 %add_ln130_65" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 88 'zext' 'zext_ln130_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 89 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 90 [1/1] (2.59ns)   --->   "%temp_31 = add i34 %zext_ln130_56, i34 %zext_ln130_55" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 90 'add' 'temp_31' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_31, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 91 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 92 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln125_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 93 'bitconcatenate' 'shl_ln125_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%and_ln133_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_160, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 94 'bitconcatenate' 'and_ln133_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%and_ln133_9 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_161, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 95 'bitconcatenate' 'and_ln133_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_9" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 96 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_8" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 97 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 98 'bitconcatenate' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (3.52ns)   --->   "%v_118 = add i64 %or_ln8, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 99 'add' 'v_118' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_13 = xor i64 %v_118, i64 %shl_ln125_9" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 100 'xor' 'xor_ln105_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_14 = xor i64 %shl_ln125_9, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 101 'xor' 'xor_ln105_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_3 = or i64 %xor_ln105_13, i64 %xor_ln105_14" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 102 'or' 'or_ln105_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_15 = xor i64 %or_ln105_3, i64 %v_118" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 103 'xor' 'xor_ln105_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_15, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 104 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_67 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 105 'zext' 'zext_ln105_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 106 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_6, i32 %add_ln105" [src/generic/fp_generic.c:160]   --->   Operation 107 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln9, i64 %zext_ln105_67" [src/generic/fp_generic.c:160]   --->   Operation 108 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_118, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 109 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 110 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 111 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 112 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%t_33_load24 = load i3 %t_33"   --->   Operation 132 'load' 't_33_load24' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%v_35_load22 = load i64 %v_35"   --->   Operation 133 'load' 'v_35_load22' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load22"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load24"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.22>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 113 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 114 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 116 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_9)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 117 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_9)   --->   "%xor_ln160_7 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 118 'xor' 'xor_ln160_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_9)   --->   "%or_ln160 = or i64 %xor_ln160, i64 %xor_ln160_7" [src/generic/fp_generic.c:160]   --->   Operation 119 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 120 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_10 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 121 'xor' 'xor_ln160_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 122 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_10, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 123 'bitconcatenate' 'xor_ln160_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_8, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 124 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_9 = xor i64 %or_ln160, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 125 'xor' 'xor_ln160_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160_3 = or i64 %xor_ln160_9, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 126 'or' 'or_ln160_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160_3, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 127 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp_126" [src/generic/fp_generic.c:161]   --->   Operation 128 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 129 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 130 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 131 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                       (alloca                ) [ 0111111111]
v_35                       (alloca                ) [ 0111111110]
j_9                        (alloca                ) [ 0100000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000]
tmp                        (read                  ) [ 0000000000]
a_read                     (read                  ) [ 0000000000]
zext_ln156_read            (read                  ) [ 0000000000]
v_read                     (read                  ) [ 0000000000]
indvars_iv_read            (read                  ) [ 0000000000]
zext_ln156_cast            (zext                  ) [ 0000000000]
indvars_iv_cast            (zext                  ) [ 0000000000]
store_ln139                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
br_ln0                     (br                    ) [ 0000000000]
j                          (load                  ) [ 0000000000]
icmp_ln157                 (icmp                  ) [ 0111111110]
br_ln157                   (br                    ) [ 0000000000]
trunc_ln157                (trunc                 ) [ 0000000000]
shl_ln8                    (bitconcatenate        ) [ 0000000000]
zext_ln158                 (zext                  ) [ 0000000000]
add_ln158                  (add                   ) [ 0000000000]
lshr_ln8                   (partselect            ) [ 0000000000]
zext_ln158_4               (zext                  ) [ 0000000000]
PKB_addr                   (getelementptr         ) [ 0110000000]
sub_ln158                  (sub                   ) [ 0000000000]
zext_ln158_5               (zext                  ) [ 0000000000]
b_addr                     (getelementptr         ) [ 0110000000]
add_ln157                  (add                   ) [ 0000000000]
store_ln139                (store                 ) [ 0000000000]
PKB_load                   (load                  ) [ 0000000000]
al                         (trunc                 ) [ 0101000000]
b_load                     (load                  ) [ 0000000000]
bl                         (trunc                 ) [ 0101000000]
ah                         (partselect            ) [ 0101000000]
bh                         (partselect            ) [ 0101000000]
zext_ln105                 (zext                  ) [ 0100100000]
zext_ln110                 (zext                  ) [ 0100100000]
zext_ln105_66              (zext                  ) [ 0100100000]
zext_ln112                 (zext                  ) [ 0100100000]
albl                       (mul                   ) [ 0000000000]
trunc_ln106                (trunc                 ) [ 0100011100]
albh                       (mul                   ) [ 0000000000]
trunc_ln106_96             (trunc                 ) [ 0100010000]
ahbl                       (mul                   ) [ 0000000000]
trunc_ln106_97             (trunc                 ) [ 0100010000]
ahbh                       (mul                   ) [ 0000000000]
trunc_ln106_98             (trunc                 ) [ 0100011000]
tmp_s                      (partselect            ) [ 0100010000]
tmp_158                    (partselect            ) [ 0100011000]
tmp_159                    (partselect            ) [ 0100011000]
tmp_160                    (partselect            ) [ 0100011100]
zext_ln106                 (zext                  ) [ 0000000000]
zext_ln123                 (zext                  ) [ 0000000000]
zext_ln123_55              (zext                  ) [ 0000000000]
add_ln123                  (add                   ) [ 0000000000]
zext_ln123_56              (zext                  ) [ 0000000000]
temp                       (add                   ) [ 0000000000]
tmp_157                    (partselect            ) [ 0100001000]
trunc_ln125                (trunc                 ) [ 0100001100]
zext_ln106_63              (zext                  ) [ 0000000000]
zext_ln106_64              (zext                  ) [ 0000000000]
zext_ln106_65              (zext                  ) [ 0000000000]
zext_ln130                 (zext                  ) [ 0000000000]
add_ln130                  (add                   ) [ 0000000000]
add_ln130_64               (add                   ) [ 0000000000]
zext_ln130_55              (zext                  ) [ 0000000000]
add_ln130_65               (add                   ) [ 0000000000]
trunc_ln130                (trunc                 ) [ 0000000000]
zext_ln130_56              (zext                  ) [ 0000000000]
add_ln105                  (add                   ) [ 0100000100]
temp_31                    (add                   ) [ 0000000000]
tmp_161                    (partselect            ) [ 0100000100]
v_35_load                  (load                  ) [ 0000000000]
shl_ln125_9                (bitconcatenate        ) [ 0000000000]
and_ln133_8                (bitconcatenate        ) [ 0000000000]
and_ln133_9                (bitconcatenate        ) [ 0000000000]
zext_ln133                 (zext                  ) [ 0000000000]
add_ln133                  (add                   ) [ 0100000011]
or_ln8                     (bitconcatenate        ) [ 0000000000]
v_118                      (add                   ) [ 0000000000]
xor_ln105_13               (xor                   ) [ 0000000000]
xor_ln105_14               (xor                   ) [ 0000000000]
or_ln105_3                 (or                    ) [ 0000000000]
xor_ln105_15               (xor                   ) [ 0000000000]
carry                      (bitselect             ) [ 0000000000]
zext_ln105_67              (zext                  ) [ 0000000000]
tmp_6                      (partselect            ) [ 0000000000]
or_ln9                     (bitconcatenate        ) [ 0000000000]
tempReg                    (add                   ) [ 0100000011]
store_ln140                (store                 ) [ 0000000000]
u_34_out_load              (load                  ) [ 0100000001]
u                          (add                   ) [ 0100000001]
store_ln140                (store                 ) [ 0000000000]
t_33_load                  (load                  ) [ 0000000000]
specpipeline_ln139         (specpipeline          ) [ 0000000000]
speclooptripcount_ln139    (speclooptripcount     ) [ 0000000000]
specloopname_ln157         (specloopname          ) [ 0000000000]
xor_ln160                  (xor                   ) [ 0000000000]
xor_ln160_7                (xor                   ) [ 0000000000]
or_ln160                   (or                    ) [ 0000000000]
bit_sel1                   (bitselect             ) [ 0000000000]
xor_ln160_10               (xor                   ) [ 0000000000]
trunc_ln160                (trunc                 ) [ 0000000000]
xor_ln160_8                (bitconcatenate        ) [ 0000000000]
and_ln160                  (and                   ) [ 0000000000]
xor_ln160_9                (xor                   ) [ 0000000000]
or_ln160_3                 (or                    ) [ 0000000000]
tmp_126                    (bitselect             ) [ 0000000000]
zext_ln161                 (zext                  ) [ 0000000000]
t                          (add                   ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
br_ln157                   (br                    ) [ 0000000000]
t_33_load24                (load                  ) [ 0000000000]
v_35_load22                (load                  ) [ 0000000000]
write_ln0                  (write                 ) [ 0000000000]
write_ln0                  (write                 ) [ 0000000000]
ret_ln0                    (ret                   ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="PKB">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_35_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="u_34_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="t_33_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="t_33_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="v_35_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_9_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_9/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="a_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="9" slack="0"/>
<pin id="114" dir="0" index="1" bw="9" slack="0"/>
<pin id="115" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln156_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="v_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvars_iv_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln0_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln0_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="150" class="1004" name="PKB_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PKB_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="b_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="3" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln156_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvars_iv_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln139_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln140_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="0" index="1" bw="64" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln140_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln140_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="j_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln157_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln157_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln157/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="shl_ln8_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln158_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln158_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="0" index="1" bw="9" slack="0"/>
<pin id="249" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="lshr_ln8_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="9" slack="0"/>
<pin id="255" dir="0" index="2" bw="3" slack="0"/>
<pin id="256" dir="0" index="3" bw="5" slack="0"/>
<pin id="257" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln8/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln158_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_4/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sub_ln158_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln158_5_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_5/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln157_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln139_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="al_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="bl_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="ah_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="0" index="2" bw="7" slack="0"/>
<pin id="301" dir="0" index="3" bw="7" slack="0"/>
<pin id="302" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="bh_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="0" index="3" bw="7" slack="0"/>
<pin id="312" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln105_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln110_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln105_66_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_66/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln112_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln106_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln106_96_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_96/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln106_97_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_97/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="trunc_ln106_98_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_98/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_s_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="0" index="2" bw="7" slack="0"/>
<pin id="357" dir="0" index="3" bw="7" slack="0"/>
<pin id="358" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_158_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="64" slack="0"/>
<pin id="366" dir="0" index="2" bw="7" slack="0"/>
<pin id="367" dir="0" index="3" bw="7" slack="0"/>
<pin id="368" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_158/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_159_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="64" slack="0"/>
<pin id="376" dir="0" index="2" bw="7" slack="0"/>
<pin id="377" dir="0" index="3" bw="7" slack="0"/>
<pin id="378" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_159/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_160_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="64" slack="0"/>
<pin id="386" dir="0" index="2" bw="7" slack="0"/>
<pin id="387" dir="0" index="3" bw="7" slack="0"/>
<pin id="388" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_160/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln106_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln123_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln123_55_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_55/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln123_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln123_56_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="33" slack="0"/>
<pin id="410" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_56/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="temp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="33" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_157_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="0" index="1" bw="34" slack="0"/>
<pin id="421" dir="0" index="2" bw="7" slack="0"/>
<pin id="422" dir="0" index="3" bw="7" slack="0"/>
<pin id="423" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_157/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln125_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="34" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln106_63_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="1"/>
<pin id="434" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_63/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln106_64_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="2"/>
<pin id="437" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_64/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln106_65_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="2"/>
<pin id="440" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_65/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln130_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="2"/>
<pin id="443" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln130_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2"/>
<pin id="446" dir="0" index="1" bw="32" slack="2"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln130_64_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_64/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln130_55_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="33" slack="0"/>
<pin id="456" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_55/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln130_65_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="2" slack="0"/>
<pin id="461" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_65/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="trunc_ln130_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="33" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln130_56_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="33" slack="0"/>
<pin id="470" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_56/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln105_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="temp_31_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="33" slack="0"/>
<pin id="480" dir="0" index="1" bw="33" slack="0"/>
<pin id="481" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_31/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_161_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="34" slack="0"/>
<pin id="487" dir="0" index="2" bw="7" slack="0"/>
<pin id="488" dir="0" index="3" bw="7" slack="0"/>
<pin id="489" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_161/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="v_35_load_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="6"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="shl_ln125_9_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="2"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_9/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="and_ln133_8_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="3"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_8/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="and_ln133_9_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="34" slack="0"/>
<pin id="513" dir="0" index="1" bw="2" slack="1"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_9/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln133_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="34" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln133_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="34" slack="0"/>
<pin id="524" dir="0" index="1" bw="64" slack="0"/>
<pin id="525" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="or_ln8_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="2"/>
<pin id="531" dir="0" index="2" bw="32" slack="3"/>
<pin id="532" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln8/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="v_118_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="0" index="1" bw="64" slack="0"/>
<pin id="537" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_118/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="xor_ln105_13_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="0"/>
<pin id="543" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_13/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="xor_ln105_14_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="0"/>
<pin id="549" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_14/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln105_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="0"/>
<pin id="554" dir="0" index="1" bw="64" slack="0"/>
<pin id="555" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_3/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln105_15_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="0"/>
<pin id="561" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_15/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="carry_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="0" index="2" bw="7" slack="0"/>
<pin id="568" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln105_67_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_67/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_6_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="64" slack="0"/>
<pin id="579" dir="0" index="2" bw="7" slack="0"/>
<pin id="580" dir="0" index="3" bw="7" slack="0"/>
<pin id="581" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="or_ln9_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="32" slack="1"/>
<pin id="590" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tempReg_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="store_ln140_store_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="6"/>
<pin id="602" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="u_34_out_load_load_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/8 "/>
</bind>
</comp>

<comp id="608" class="1004" name="u_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="1"/>
<pin id="610" dir="0" index="1" bw="64" slack="0"/>
<pin id="611" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/8 "/>
</bind>
</comp>

<comp id="613" class="1004" name="store_ln140_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="0"/>
<pin id="615" dir="0" index="1" bw="64" slack="0"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="619" class="1004" name="t_33_load_load_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="8"/>
<pin id="621" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="xor_ln160_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="1"/>
<pin id="624" dir="0" index="1" bw="64" slack="2"/>
<pin id="625" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/9 "/>
</bind>
</comp>

<comp id="626" class="1004" name="xor_ln160_7_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="2"/>
<pin id="628" dir="0" index="1" bw="64" slack="1"/>
<pin id="629" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_7/9 "/>
</bind>
</comp>

<comp id="630" class="1004" name="or_ln160_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="0"/>
<pin id="633" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/9 "/>
</bind>
</comp>

<comp id="636" class="1004" name="bit_sel1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="64" slack="2"/>
<pin id="639" dir="0" index="2" bw="7" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="xor_ln160_10_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_10/9 "/>
</bind>
</comp>

<comp id="649" class="1004" name="trunc_ln160_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="2"/>
<pin id="651" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/9 "/>
</bind>
</comp>

<comp id="652" class="1004" name="xor_ln160_8_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="0" index="2" bw="63" slack="0"/>
<pin id="656" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_8/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="and_ln160_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="0"/>
<pin id="662" dir="0" index="1" bw="64" slack="2"/>
<pin id="663" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/9 "/>
</bind>
</comp>

<comp id="665" class="1004" name="xor_ln160_9_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="64" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="1"/>
<pin id="668" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_9/9 "/>
</bind>
</comp>

<comp id="670" class="1004" name="or_ln160_3_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="0"/>
<pin id="672" dir="0" index="1" bw="64" slack="0"/>
<pin id="673" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_3/9 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_126_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="64" slack="0"/>
<pin id="679" dir="0" index="2" bw="7" slack="0"/>
<pin id="680" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_126/9 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln161_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/9 "/>
</bind>
</comp>

<comp id="688" class="1004" name="t_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="3" slack="0"/>
<pin id="691" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/9 "/>
</bind>
</comp>

<comp id="694" class="1004" name="store_ln140_store_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="3" slack="0"/>
<pin id="696" dir="0" index="1" bw="3" slack="8"/>
<pin id="697" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="699" class="1004" name="t_33_load24_load_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="7"/>
<pin id="701" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load24/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="v_35_load22_load_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="7"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load22/8 "/>
</bind>
</comp>

<comp id="707" class="1005" name="t_33_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="3" slack="0"/>
<pin id="709" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="715" class="1005" name="v_35_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="723" class="1005" name="j_9_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="0"/>
<pin id="725" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_9 "/>
</bind>
</comp>

<comp id="730" class="1005" name="icmp_ln157_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="7"/>
<pin id="732" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="734" class="1005" name="PKB_addr_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="1"/>
<pin id="736" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr "/>
</bind>
</comp>

<comp id="739" class="1005" name="b_addr_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="3" slack="1"/>
<pin id="741" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="744" class="1005" name="al_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="749" class="1005" name="bl_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="754" class="1005" name="ah_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="759" class="1005" name="bh_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="764" class="1005" name="zext_ln105_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="64" slack="1"/>
<pin id="766" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="770" class="1005" name="zext_ln110_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="1"/>
<pin id="772" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="776" class="1005" name="zext_ln105_66_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="1"/>
<pin id="778" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_66 "/>
</bind>
</comp>

<comp id="782" class="1005" name="zext_ln112_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="64" slack="1"/>
<pin id="784" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="788" class="1005" name="trunc_ln106_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="3"/>
<pin id="790" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="793" class="1005" name="trunc_ln106_96_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_96 "/>
</bind>
</comp>

<comp id="798" class="1005" name="trunc_ln106_97_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_97 "/>
</bind>
</comp>

<comp id="803" class="1005" name="trunc_ln106_98_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="2"/>
<pin id="805" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_98 "/>
</bind>
</comp>

<comp id="809" class="1005" name="tmp_s_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_158_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="2"/>
<pin id="816" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_158 "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_159_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="2"/>
<pin id="822" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_159 "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_160_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="3"/>
<pin id="827" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_160 "/>
</bind>
</comp>

<comp id="830" class="1005" name="tmp_157_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="2" slack="1"/>
<pin id="832" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_157 "/>
</bind>
</comp>

<comp id="835" class="1005" name="trunc_ln125_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="2"/>
<pin id="837" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="841" class="1005" name="add_ln105_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_161_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="2" slack="1"/>
<pin id="848" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_161 "/>
</bind>
</comp>

<comp id="851" class="1005" name="add_ln133_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="64" slack="2"/>
<pin id="853" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="856" class="1005" name="tempReg_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="64" slack="1"/>
<pin id="858" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="865" class="1005" name="u_34_out_load_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="64" slack="1"/>
<pin id="867" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="870" class="1005" name="u_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="64" slack="1"/>
<pin id="872" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="90" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="92" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="195"><net_src comp="118" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="130" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="124" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="192" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="221" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="221" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="112" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="246" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="265"><net_src comp="252" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="271"><net_src comp="106" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="230" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="282"><net_src comp="221" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="157" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="170" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="48" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="157" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="313"><net_src comp="48" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="170" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="325"><net_src comp="322" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="340"><net_src comp="176" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="180" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="184" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="188" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="176" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="50" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="52" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="369"><net_src comp="48" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="184" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="50" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="379"><net_src comp="48" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="180" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="50" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="52" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="188" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="50" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="52" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="393" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="54" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="56" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="431"><net_src comp="412" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="452"><net_src comp="441" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="435" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="438" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="432" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="458" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="464" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="444" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="468" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="454" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="54" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="50" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="502"><net_src comp="58" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="44" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="58" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="44" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="60" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="44" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="521"><net_src comp="511" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="504" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="58" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="538"><net_src comp="528" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="494" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="497" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="497" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="494" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="540" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="534" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="62" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="52" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="575"><net_src comp="564" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="582"><net_src comp="48" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="522" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="50" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="52" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="591"><net_src comp="58" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="576" pin="4"/><net_sink comp="586" pin=1"/></net>

<net id="597"><net_src comp="586" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="572" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="534" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="16" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="16" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="82" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="84" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="636" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="86" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="657"><net_src comp="88" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="643" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="649" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="664"><net_src comp="652" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="630" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="665" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="660" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="62" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="670" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="52" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="676" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="684" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="619" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="699" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="706"><net_src comp="703" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="710"><net_src comp="94" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="714"><net_src comp="707" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="718"><net_src comp="98" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="722"><net_src comp="715" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="726"><net_src comp="102" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="733"><net_src comp="224" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="150" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="742"><net_src comp="163" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="747"><net_src comp="289" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="752"><net_src comp="293" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="757"><net_src comp="297" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="762"><net_src comp="307" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="767"><net_src comp="317" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="773"><net_src comp="322" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="779"><net_src comp="327" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="785"><net_src comp="332" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="791"><net_src comp="337" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="796"><net_src comp="341" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="801"><net_src comp="345" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="806"><net_src comp="349" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="812"><net_src comp="353" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="817"><net_src comp="363" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="823"><net_src comp="373" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="828"><net_src comp="383" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="833"><net_src comp="418" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="838"><net_src comp="428" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="844"><net_src comp="472" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="849"><net_src comp="484" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="854"><net_src comp="522" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="859"><net_src comp="593" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="863"><net_src comp="856" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="864"><net_src comp="856" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="868"><net_src comp="604" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="873"><net_src comp="608" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="665" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PKB | {}
	Port: b | {}
	Port: v_35_out | {8 }
	Port: u_34_out | {1 8 }
	Port: t_33_out | {8 }
 - Input state : 
	Port: mp_mul.862_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.862_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.862_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.862_Pipeline_VITIS_LOOP_157_4 : a | {1 }
	Port: mp_mul.862_Pipeline_VITIS_LOOP_157_4 : PKB | {1 2 }
	Port: mp_mul.862_Pipeline_VITIS_LOOP_157_4 : empty | {1 }
	Port: mp_mul.862_Pipeline_VITIS_LOOP_157_4 : b | {1 2 }
	Port: mp_mul.862_Pipeline_VITIS_LOOP_157_4 : u_34_out | {8 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		trunc_ln157 : 2
		shl_ln8 : 2
		zext_ln158 : 3
		add_ln158 : 4
		lshr_ln8 : 5
		zext_ln158_4 : 6
		PKB_addr : 7
		PKB_load : 8
		sub_ln158 : 3
		zext_ln158_5 : 4
		b_addr : 5
		b_load : 6
		add_ln157 : 2
		store_ln139 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_96 : 1
		trunc_ln106_97 : 1
		trunc_ln106_98 : 1
		tmp_s : 1
		tmp_158 : 1
		tmp_159 : 1
		tmp_160 : 1
	State 5
		add_ln123 : 1
		zext_ln123_56 : 2
		temp : 3
		tmp_157 : 4
		trunc_ln125 : 4
	State 6
		add_ln130_64 : 1
		zext_ln130_55 : 2
		add_ln130_65 : 1
		trunc_ln130 : 2
		zext_ln130_56 : 2
		add_ln105 : 3
		temp_31 : 3
		tmp_161 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_118 : 1
		xor_ln105_13 : 2
		xor_ln105_14 : 1
		or_ln105_3 : 2
		xor_ln105_15 : 2
		carry : 2
		zext_ln105_67 : 3
		tmp_6 : 3
		or_ln9 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 9
		xor_ln160_10 : 1
		xor_ln160_8 : 1
		and_ln160 : 2
		or_ln160_3 : 2
		tmp_126 : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_176         |    4    |   165   |    50   |
|    mul   |          grp_fu_180         |    4    |   165   |    50   |
|          |          grp_fu_184         |    4    |   165   |    50   |
|          |          grp_fu_188         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln158_fu_246      |    0    |    0    |    14   |
|          |       add_ln157_fu_278      |    0    |    0    |    13   |
|          |       add_ln123_fu_402      |    0    |    0    |    39   |
|          |         temp_fu_412         |    0    |    0    |    40   |
|          |       add_ln130_fu_444      |    0    |    0    |    32   |
|          |     add_ln130_64_fu_448     |    0    |    0    |    39   |
|    add   |     add_ln130_65_fu_458     |    0    |    0    |    39   |
|          |       add_ln105_fu_472      |    0    |    0    |    32   |
|          |        temp_31_fu_478       |    0    |    0    |    40   |
|          |       add_ln133_fu_522      |    0    |    0    |    71   |
|          |         v_118_fu_534        |    0    |    0    |    71   |
|          |        tempReg_fu_593       |    0    |    0    |    71   |
|          |           u_fu_608          |    0    |    0    |    71   |
|          |           t_fu_688          |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |     xor_ln105_13_fu_540     |    0    |    0    |    64   |
|          |     xor_ln105_14_fu_546     |    0    |    0    |    64   |
|          |     xor_ln105_15_fu_558     |    0    |    0    |    64   |
|    xor   |       xor_ln160_fu_622      |    0    |    0    |    64   |
|          |      xor_ln160_7_fu_626     |    0    |    0    |    64   |
|          |     xor_ln160_10_fu_643     |    0    |    0    |    2    |
|          |      xor_ln160_9_fu_665     |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |      or_ln105_3_fu_552      |    0    |    0    |    64   |
|    or    |       or_ln160_fu_630       |    0    |    0    |    64   |
|          |      or_ln160_3_fu_670      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln160_fu_660      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln157_fu_224      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln158_fu_267      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_read_fu_106       |    0    |    0    |    0    |
|          |      a_read_read_fu_112     |    0    |    0    |    0    |
|   read   | zext_ln156_read_read_fu_118 |    0    |    0    |    0    |
|          |      v_read_read_fu_124     |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_130 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_136   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_143   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    zext_ln156_cast_fu_192   |    0    |    0    |    0    |
|          |    indvars_iv_cast_fu_196   |    0    |    0    |    0    |
|          |      zext_ln158_fu_242      |    0    |    0    |    0    |
|          |     zext_ln158_4_fu_262     |    0    |    0    |    0    |
|          |     zext_ln158_5_fu_273     |    0    |    0    |    0    |
|          |      zext_ln105_fu_317      |    0    |    0    |    0    |
|          |      zext_ln110_fu_322      |    0    |    0    |    0    |
|          |     zext_ln105_66_fu_327    |    0    |    0    |    0    |
|          |      zext_ln112_fu_332      |    0    |    0    |    0    |
|          |      zext_ln106_fu_393      |    0    |    0    |    0    |
|   zext   |      zext_ln123_fu_396      |    0    |    0    |    0    |
|          |     zext_ln123_55_fu_399    |    0    |    0    |    0    |
|          |     zext_ln123_56_fu_408    |    0    |    0    |    0    |
|          |     zext_ln106_63_fu_432    |    0    |    0    |    0    |
|          |     zext_ln106_64_fu_435    |    0    |    0    |    0    |
|          |     zext_ln106_65_fu_438    |    0    |    0    |    0    |
|          |      zext_ln130_fu_441      |    0    |    0    |    0    |
|          |     zext_ln130_55_fu_454    |    0    |    0    |    0    |
|          |     zext_ln130_56_fu_468    |    0    |    0    |    0    |
|          |      zext_ln133_fu_518      |    0    |    0    |    0    |
|          |     zext_ln105_67_fu_572    |    0    |    0    |    0    |
|          |      zext_ln161_fu_684      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln157_fu_230     |    0    |    0    |    0    |
|          |          al_fu_289          |    0    |    0    |    0    |
|          |          bl_fu_293          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_337     |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_96_fu_341    |    0    |    0    |    0    |
|          |    trunc_ln106_97_fu_345    |    0    |    0    |    0    |
|          |    trunc_ln106_98_fu_349    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_428     |    0    |    0    |    0    |
|          |      trunc_ln130_fu_464     |    0    |    0    |    0    |
|          |      trunc_ln160_fu_649     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        shl_ln8_fu_234       |    0    |    0    |    0    |
|          |      shl_ln125_9_fu_497     |    0    |    0    |    0    |
|          |      and_ln133_8_fu_504     |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_9_fu_511     |    0    |    0    |    0    |
|          |        or_ln8_fu_528        |    0    |    0    |    0    |
|          |        or_ln9_fu_586        |    0    |    0    |    0    |
|          |      xor_ln160_8_fu_652     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       lshr_ln8_fu_252       |    0    |    0    |    0    |
|          |          ah_fu_297          |    0    |    0    |    0    |
|          |          bh_fu_307          |    0    |    0    |    0    |
|          |         tmp_s_fu_353        |    0    |    0    |    0    |
|partselect|        tmp_158_fu_363       |    0    |    0    |    0    |
|          |        tmp_159_fu_373       |    0    |    0    |    0    |
|          |        tmp_160_fu_383       |    0    |    0    |    0    |
|          |        tmp_157_fu_418       |    0    |    0    |    0    |
|          |        tmp_161_fu_484       |    0    |    0    |    0    |
|          |         tmp_6_fu_576        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_564        |    0    |    0    |    0    |
| bitselect|       bit_sel1_fu_636       |    0    |    0    |    0    |
|          |        tmp_126_fu_676       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1449  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   PKB_addr_reg_734   |    6   |
|   add_ln105_reg_841  |   32   |
|   add_ln133_reg_851  |   64   |
|      ah_reg_754      |   32   |
|      al_reg_744      |   32   |
|    b_addr_reg_739    |    3   |
|      bh_reg_759      |   32   |
|      bl_reg_749      |   32   |
|  icmp_ln157_reg_730  |    1   |
|      j_9_reg_723     |    4   |
|     t_33_reg_707     |    3   |
|    tempReg_reg_856   |   64   |
|    tmp_157_reg_830   |    2   |
|    tmp_158_reg_814   |   32   |
|    tmp_159_reg_820   |   32   |
|    tmp_160_reg_825   |   32   |
|    tmp_161_reg_846   |    2   |
|     tmp_s_reg_809    |   32   |
|trunc_ln106_96_reg_793|   32   |
|trunc_ln106_97_reg_798|   32   |
|trunc_ln106_98_reg_803|   32   |
|  trunc_ln106_reg_788 |   32   |
|  trunc_ln125_reg_835 |   32   |
| u_34_out_load_reg_865|   64   |
|       u_reg_870      |   64   |
|     v_35_reg_715     |   64   |
| zext_ln105_66_reg_776|   64   |
|  zext_ln105_reg_764  |   64   |
|  zext_ln110_reg_770  |   64   |
|  zext_ln112_reg_782  |   64   |
+----------------------+--------+
|         Total        |  1045  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_157 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_170 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_176    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_176    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_180    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_180    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_184    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_184    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_188    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_188    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   530  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1449  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1045  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1705  |  1539  |
+-----------+--------+--------+--------+--------+
