```verilog
module comparator_3bit(
    input  [2:0] A,
    input  [2:0] B,
    output       A_greater,
    output       A_equal,
    output       A_less
);

    // Combinational logic to determine if A is greater than B
    assign A_greater = (A > B);

    // Combinational logic to determine if A is equal to B
    assign A_equal = (A == B);

    // Combinational logic to determine if A is less than B
    assign A_less = (A < B);

endmodule
```