<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>makphyreg.h source code [netbsd/sys/dev/mii/makphyreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/makphyreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='makphyreg.h.html'>makphyreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: makphyreg.h,v 1.9 2018/12/28 06:20:32 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2001 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_DEV_MII_MAKPHYREG_H_">_DEV_MII_MAKPHYREG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/_DEV_MII_MAKPHYREG_H_" data-ref="_M/_DEV_MII_MAKPHYREG_H_">_DEV_MII_MAKPHYREG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Marvell 88E1000 ``Alaska'' 10/100/1000 PHY registers.</i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/MAKPHY_PSCR" data-ref="_M/MAKPHY_PSCR">MAKPHY_PSCR</dfn>		0x10	/* PHY specific control register */</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/PSCR_DIS_JABBER" data-ref="_M/PSCR_DIS_JABBER">PSCR_DIS_JABBER</dfn>		(1U &lt;&lt; 0)   /* disable jabber */</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/PSCR_POL_REV" data-ref="_M/PSCR_POL_REV">PSCR_POL_REV</dfn>		(1U &lt;&lt; 1)   /* polarity reversal */</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/PSCR_SQE_TEST" data-ref="_M/PSCR_SQE_TEST">PSCR_SQE_TEST</dfn>		(1U &lt;&lt; 2)   /* SQE test */</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/PSCR_MBO" data-ref="_M/PSCR_MBO">PSCR_MBO</dfn>		(1U &lt;&lt; 3)   /* must be one */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/PSCR_DIS_125CLK" data-ref="_M/PSCR_DIS_125CLK">PSCR_DIS_125CLK</dfn>		(1U &lt;&lt; 4)   /* 125CLK low */</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/PSCR_MDI_XOVER_MODE" data-ref="_M/PSCR_MDI_XOVER_MODE">PSCR_MDI_XOVER_MODE</dfn>(x)	((x) &lt;&lt; 5)  /* crossover mode */</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/PSCR_LOW_10T_THRESH" data-ref="_M/PSCR_LOW_10T_THRESH">PSCR_LOW_10T_THRESH</dfn>	(1U &lt;&lt; 7)   /* lower 10BASE-T Rx threshold */</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/PSCR_EN_DETECT" data-ref="_M/PSCR_EN_DETECT">PSCR_EN_DETECT</dfn>(x)	((x) &lt;&lt; 8)  /* Energy Detect */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/PSCR_FORCE_LINK_GOOD" data-ref="_M/PSCR_FORCE_LINK_GOOD">PSCR_FORCE_LINK_GOOD</dfn>	(1U &lt;&lt; 10)  /* force link good */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/PSCR_CRS_ON_TX" data-ref="_M/PSCR_CRS_ON_TX">PSCR_CRS_ON_TX</dfn>		(1U &lt;&lt; 11)  /* assert CRS on transmit */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/PSCR_RX_FIFO" data-ref="_M/PSCR_RX_FIFO">PSCR_RX_FIFO</dfn>(x)		((x) &lt;&lt; 12) /* Rx FIFO depth */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/PSCR_TX_FIFO" data-ref="_M/PSCR_TX_FIFO">PSCR_TX_FIFO</dfn>(x)		((x) &lt;&lt; 14) /* Tx FIFO depth */</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/XOVER_MODE_MDI" data-ref="_M/XOVER_MODE_MDI">XOVER_MODE_MDI</dfn>		0</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/XOVER_MODE_MDIX" data-ref="_M/XOVER_MODE_MDIX">XOVER_MODE_MDIX</dfn>		1</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/XOVER_MODE_AUTO" data-ref="_M/XOVER_MODE_AUTO">XOVER_MODE_AUTO</dfn>		2</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i>/* 88E3016 */</i></td></tr>
<tr><th id="58">58</th><td><i>/* bit 2 and 3 are reserved */</i></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/E3016_PSCR_MDI_XOVER_MODE" data-ref="_M/E3016_PSCR_MDI_XOVER_MODE">E3016_PSCR_MDI_XOVER_MODE</dfn>(x) ((x) &lt;&lt; 4)  /* crossover mode */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/E3016_PSCR_SIGDET_POLARITY" data-ref="_M/E3016_PSCR_SIGDET_POLARITY">E3016_PSCR_SIGDET_POLARITY</dfn> (1U &lt;&lt; 6)  /* 0: Active H, 1: Active L */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/E3016_PSCR_EXTDIST" data-ref="_M/E3016_PSCR_EXTDIST">E3016_PSCR_EXTDIST</dfn>	(1U &lt;&lt; 7)  /* Enable Extended Distance */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/E3016_PSCR_FEFI_DIS" data-ref="_M/E3016_PSCR_FEFI_DIS">E3016_PSCR_FEFI_DIS</dfn>	(1U &lt;&lt; 8)  /* Disable FEFI */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/E3016_PSCR_SCRAMBLE_DIS" data-ref="_M/E3016_PSCR_SCRAMBLE_DIS">E3016_PSCR_SCRAMBLE_DIS</dfn>	(1U &lt;&lt; 9)  /* Disable Scrambler */</u></td></tr>
<tr><th id="64">64</th><td><i>/* bit 10 is reserved */</i></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/E3016_PSCR_NLPGEN_DIS" data-ref="_M/E3016_PSCR_NLPGEN_DIS">E3016_PSCR_NLPGEN_DIS</dfn>	(1U &lt;&lt; 11)  /* Disable Linkpulse Generation */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/E3016_PSCR_REG8NXTPG" data-ref="_M/E3016_PSCR_REG8NXTPG">E3016_PSCR_REG8NXTPG</dfn>	(1U &lt;&lt; 12)  /* En. Link Partner Next Page R */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/E3016_PSCR_NLPCHK_DIS" data-ref="_M/E3016_PSCR_NLPCHK_DIS">E3016_PSCR_NLPCHK_DIS</dfn>	(1U &lt;&lt; 13)  /* Disable NLP check */</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/E3016_PSCR_EN_DETECT" data-ref="_M/E3016_PSCR_EN_DETECT">E3016_PSCR_EN_DETECT</dfn>	(1U &lt;&lt; 14)  /* Energy Detect */</u></td></tr>
<tr><th id="69">69</th><td><i>/* bit 15 is reserved */</i></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/* 88E1112 page 1 */</i></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/MAKPHY_FSCR" data-ref="_M/MAKPHY_FSCR">MAKPHY_FSCR</dfn>		0x10	/* Fiber specific control register */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/FSCR_XMITTER_DIS" data-ref="_M/FSCR_XMITTER_DIS">FSCR_XMITTER_DIS</dfn>	0x0008	/* Transmitter Disable */</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>/* 88E1112 page 2 */</i></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/MAKPHY_MSCR" data-ref="_M/MAKPHY_MSCR">MAKPHY_MSCR</dfn>		0x10	/* MAC specific control register */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/MSCR_TX_FIFODEPTH" data-ref="_M/MSCR_TX_FIFODEPTH">MSCR_TX_FIFODEPTH</dfn>	0xc000	/* Transmi FIFO Depth */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/MSCR_RX_FIFODEPTH" data-ref="_M/MSCR_RX_FIFODEPTH">MSCR_RX_FIFODEPTH</dfn>	0x3000	/* Receive FIFO Depth */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/MSCR_AUTOPREF_MASK" data-ref="_M/MSCR_AUTOPREF_MASK">MSCR_AUTOPREF_MASK</dfn>	0x0c00	/* Autoselect preferred media mask */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/MSCR_AUTOPREF_NO" data-ref="_M/MSCR_AUTOPREF_NO">MSCR_AUTOPREF_NO</dfn>	0x0000	/*  No preference */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/MSCR_AUTOPREF_FIBER" data-ref="_M/MSCR_AUTOPREF_FIBER">MSCR_AUTOPREF_FIBER</dfn>	0x0400	/*  Preferred Fiber */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/MSCR_AUTOPREF_COPPER" data-ref="_M/MSCR_AUTOPREF_COPPER">MSCR_AUTOPREF_COPPER</dfn>	0x0800	/*  Preferred Copper */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/MSCR_MODE_MASK" data-ref="_M/MSCR_MODE_MASK">MSCR_MODE_MASK</dfn>		0x0380	/* Mode select mask */</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/MSCR_M_100FX" data-ref="_M/MSCR_M_100FX">MSCR_M_100FX</dfn>		0x0000	/*  100BASE-FX */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/MSCR_M_COOPER_GBIC" data-ref="_M/MSCR_M_COOPER_GBIC">MSCR_M_COOPER_GBIC</dfn>	0x0080	/*  Copper GBIC */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/MSCR_M_AUTO_COPPER_SGMII" data-ref="_M/MSCR_M_AUTO_COPPER_SGMII">MSCR_M_AUTO_COPPER_SGMII</dfn> 0x0100	/*  Auto Copper/SGMII */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/MSCR_M_AUTO_COPPER_1000X" data-ref="_M/MSCR_M_AUTO_COPPER_1000X">MSCR_M_AUTO_COPPER_1000X</dfn> 0x0180	/*  Auto Copper/1000BASE-X */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/MSCR_M_COPPER" data-ref="_M/MSCR_M_COPPER">MSCR_M_COPPER</dfn>		0x0280	/*  Copper only */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/MSCR_M_SGMII" data-ref="_M/MSCR_M_SGMII">MSCR_M_SGMII</dfn>		0x0300	/*  SGMII only */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/MSCR_M_1000X" data-ref="_M/MSCR_M_1000X">MSCR_M_1000X</dfn>		0x0380	/*  1000BASE-X only */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/MSCR_SGMII_PDOWN" data-ref="_M/MSCR_SGMII_PDOWN">MSCR_SGMII_PDOWN</dfn>	0x0008	/* SGMII MAC Interface Power Down */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/MSCR_ENHANCED_SGMII" data-ref="_M/MSCR_ENHANCED_SGMII">MSCR_ENHANCED_SGMII</dfn>	0x0004	/* Enhanced SGMII */</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/MAKPHY_PSSR" data-ref="_M/MAKPHY_PSSR">MAKPHY_PSSR</dfn>		0x11	/* PHY specific status register */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/PSSR_JABBER" data-ref="_M/PSSR_JABBER">PSSR_JABBER</dfn>		(1U &lt;&lt; 0)   /* jabber indication */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/PSSR_POLARITY" data-ref="_M/PSSR_POLARITY">PSSR_POLARITY</dfn>		(1U &lt;&lt; 1)   /* polarity indiciation */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/PSSR_MDIX" data-ref="_M/PSSR_MDIX">PSSR_MDIX</dfn>		(1U &lt;&lt; 6)   /* 1 = MIDX, 0 = MDI */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/PSSR_CABLE_LENGTH_get" data-ref="_M/PSSR_CABLE_LENGTH_get">PSSR_CABLE_LENGTH_get</dfn>(x) (((x) &gt;&gt; 7) &amp; 0x3)</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/PSSR_LINK" data-ref="_M/PSSR_LINK">PSSR_LINK</dfn>		(1U &lt;&lt; 10)  /* link indication */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/PSSR_RESOLVED" data-ref="_M/PSSR_RESOLVED">PSSR_RESOLVED</dfn>		(1U &lt;&lt; 11)  /* speed and duplex resolved */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/PSSR_PAGE_RECEIVED" data-ref="_M/PSSR_PAGE_RECEIVED">PSSR_PAGE_RECEIVED</dfn>	(1U &lt;&lt; 12)  /* page received */</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/PSSR_DUPLEX" data-ref="_M/PSSR_DUPLEX">PSSR_DUPLEX</dfn>		(1U &lt;&lt; 13)  /* 1 = FDX */</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/PSSR_SPEED_get" data-ref="_M/PSSR_SPEED_get">PSSR_SPEED_get</dfn>(x)	(((x) &gt;&gt; 14) &amp; 0x3)</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/SPEED_10" data-ref="_M/SPEED_10">SPEED_10</dfn>		0</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/SPEED_100" data-ref="_M/SPEED_100">SPEED_100</dfn>		1</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/SPEED_1000" data-ref="_M/SPEED_1000">SPEED_1000</dfn>		2</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/SPEED_reserved" data-ref="_M/SPEED_reserved">SPEED_reserved</dfn>		3</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/MAKPHY_IE" data-ref="_M/MAKPHY_IE">MAKPHY_IE</dfn>		0x12	/* Interrupt enable */</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/IE_JABBER" data-ref="_M/IE_JABBER">IE_JABBER</dfn>		(1U &lt;&lt; 0)   /* jabber indication */</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/IE_POL_CHANGED" data-ref="_M/IE_POL_CHANGED">IE_POL_CHANGED</dfn>		(1U &lt;&lt; 1)   /* polarity changed */</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/IE_MDI_XOVER_CHANGED" data-ref="_M/IE_MDI_XOVER_CHANGED">IE_MDI_XOVER_CHANGED</dfn>	(1U &lt;&lt; 6)   /* MDI/MDIX changed */</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/IE_FIFO_OVER_UNDER" data-ref="_M/IE_FIFO_OVER_UNDER">IE_FIFO_OVER_UNDER</dfn>	(1U &lt;&lt; 7)   /* FIFO over/underflow */</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/IE_FALSE_CARRIER" data-ref="_M/IE_FALSE_CARRIER">IE_FALSE_CARRIER</dfn>	(1U &lt;&lt; 8)   /* false carrier detected */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/IE_SYMBOL_ERROR" data-ref="_M/IE_SYMBOL_ERROR">IE_SYMBOL_ERROR</dfn>		(1U &lt;&lt; 9)   /* symbol error occurred */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/IE_LINK_CHANGED" data-ref="_M/IE_LINK_CHANGED">IE_LINK_CHANGED</dfn>		(1U &lt;&lt; 10)  /* link status changed */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/IE_ANEG_COMPLETE" data-ref="_M/IE_ANEG_COMPLETE">IE_ANEG_COMPLETE</dfn>	(1U &lt;&lt; 11)  /* autonegotiation completed */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/IE_PAGE_RECEIVED" data-ref="_M/IE_PAGE_RECEIVED">IE_PAGE_RECEIVED</dfn>	(1U &lt;&lt; 12)  /* page received */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/IE_DUPLEX_CHANGED" data-ref="_M/IE_DUPLEX_CHANGED">IE_DUPLEX_CHANGED</dfn>	(1U &lt;&lt; 13)  /* duplex changed */</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/IE_SPEED_CHANGED" data-ref="_M/IE_SPEED_CHANGED">IE_SPEED_CHANGED</dfn>	(1U &lt;&lt; 14)  /* speed changed */</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/IE_ANEG_ERROR" data-ref="_M/IE_ANEG_ERROR">IE_ANEG_ERROR</dfn>		(1U &lt;&lt; 15)  /* autonegotiation error occurred */</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/MAKPHY_IS" data-ref="_M/MAKPHY_IS">MAKPHY_IS</dfn>		0x13	/* Interrupt status */</u></td></tr>
<tr><th id="125">125</th><td>	<i>/* See Interrupt enable bits */</i></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/MAKPHY_EPSC" data-ref="_M/MAKPHY_EPSC">MAKPHY_EPSC</dfn>		0x14	/* extended PHY specific control */</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/EPSC_TX_CLK" data-ref="_M/EPSC_TX_CLK">EPSC_TX_CLK</dfn>(x)		((x) &lt;&lt; 4)  /* transmit clock */</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/EPSC_TBI_RCLK_DIS" data-ref="_M/EPSC_TBI_RCLK_DIS">EPSC_TBI_RCLK_DIS</dfn>	(1U &lt;&lt; 12)  /* TBI RCLK disable */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/EPSC_TBI_RX_CLK125_EN" data-ref="_M/EPSC_TBI_RX_CLK125_EN">EPSC_TBI_RX_CLK125_EN</dfn>	(1U &lt;&lt; 13)  /* TBI RX_CLK125 enable */</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/EPSC_LINK_DOWN_NO_IDLES" data-ref="_M/EPSC_LINK_DOWN_NO_IDLES">EPSC_LINK_DOWN_NO_IDLES</dfn>	(1U &lt;&lt; 15)  /* 1 = lost lock detect */</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/MAKPHY_REC" data-ref="_M/MAKPHY_REC">MAKPHY_REC</dfn>		0x15	/* receive error counter */</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/MAKPHY_EADR" data-ref="_M/MAKPHY_EADR">MAKPHY_EADR</dfn>		0x16	/* extended address register */</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/MAKPHY_LEDCTRL" data-ref="_M/MAKPHY_LEDCTRL">MAKPHY_LEDCTRL</dfn>	0x18	/* LED control */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/LEDCTRL_LED_TX" data-ref="_M/LEDCTRL_LED_TX">LEDCTRL_LED_TX</dfn>		(1U &lt;&lt; 0)   /* 1 = activ/link, 0 = xmit */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/LEDCTRL_LED_RX" data-ref="_M/LEDCTRL_LED_RX">LEDCTRL_LED_RX</dfn>		(1U &lt;&lt; 1)   /* 1 = activ/link, 1 = recv */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/LEDCTRL_LED_DUPLEX" data-ref="_M/LEDCTRL_LED_DUPLEX">LEDCTRL_LED_DUPLEX</dfn>	(1U &lt;&lt; 2)   /* 1 = duplex, 0 = dup/coll */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/LEDCTRL_LED_LINK" data-ref="_M/LEDCTRL_LED_LINK">LEDCTRL_LED_LINK</dfn>	(1U &lt;&lt; 3)   /* 1 = spd/link, 0 = link */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/LEDCTRL_BLINK_RATE" data-ref="_M/LEDCTRL_BLINK_RATE">LEDCTRL_BLINK_RATE</dfn>(x)	((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/LEDCTRL_PULSE_STRCH" data-ref="_M/LEDCTRL_PULSE_STRCH">LEDCTRL_PULSE_STRCH</dfn>(x)	((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/LEDCTRL_DISABLE" data-ref="_M/LEDCTRL_DISABLE">LEDCTRL_DISABLE</dfn>		(1U &lt;&lt; 15)  /* disable LED */</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/MAKPHY_ESSR" data-ref="_M/MAKPHY_ESSR">MAKPHY_ESSR</dfn>		0x1b    /* Extended PHY specific status */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/ESSR_AUTOSEL_DISABLE" data-ref="_M/ESSR_AUTOSEL_DISABLE">ESSR_AUTOSEL_DISABLE</dfn>	0x8000	/* Fiber/Copper autoselect disable */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/ESSR_FIBER_LINK" data-ref="_M/ESSR_FIBER_LINK">ESSR_FIBER_LINK</dfn>		0x2000	/* Fiber/Copper resolution */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/ESSR_SER_ANEG_BYPASS" data-ref="_M/ESSR_SER_ANEG_BYPASS">ESSR_SER_ANEG_BYPASS</dfn>	0x1000	/* Serial Iface Aneg bypass enable */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/ESSR_SER_ANEG_BYPASS_ST" data-ref="_M/ESSR_SER_ANEG_BYPASS_ST">ESSR_SER_ANEG_BYPASS_ST</dfn>	0x0800	/* Serial Iface Aneg bypass status */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/ESSR_INTR_POLARITY" data-ref="_M/ESSR_INTR_POLARITY">ESSR_INTR_POLARITY</dfn>	0x0400	/* Interrupt Polarity */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/ESSR_AUTO_MEDIAREG_SEL" data-ref="_M/ESSR_AUTO_MEDIAREG_SEL">ESSR_AUTO_MEDIAREG_SEL</dfn>	0x0200	/* Auto Medium Register Selection */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/ESSR_DTE_DROP_HYST" data-ref="_M/ESSR_DTE_DROP_HYST">ESSR_DTE_DROP_HYST</dfn>	0x01e0	/* DTE detect status drop hysteresis */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/ESSR_DTE_POWER" data-ref="_M/ESSR_DTE_POWER">ESSR_DTE_POWER</dfn>		0x0010</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/ESSR_HWCFG_MODE" data-ref="_M/ESSR_HWCFG_MODE">ESSR_HWCFG_MODE</dfn>		0x000f</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/ESSR_GMII_COPPER" data-ref="_M/ESSR_GMII_COPPER">ESSR_GMII_COPPER</dfn>	0x000f</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/ESSR_GMII_FIBER" data-ref="_M/ESSR_GMII_FIBER">ESSR_GMII_FIBER</dfn>		0x0007</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/ESSR_RGMII_COPPER" data-ref="_M/ESSR_RGMII_COPPER">ESSR_RGMII_COPPER</dfn>	0x000b</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/ESSR_RGMII_FIBER" data-ref="_M/ESSR_RGMII_FIBER">ESSR_RGMII_FIBER</dfn>	0x0003</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/ESSR_RGMII_SGMII" data-ref="_M/ESSR_RGMII_SGMII">ESSR_RGMII_SGMII</dfn>	0x0006</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/ESSR_TBI_COPPER" data-ref="_M/ESSR_TBI_COPPER">ESSR_TBI_COPPER</dfn>		0x000d</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/ESSR_TBI_FIBER" data-ref="_M/ESSR_TBI_FIBER">ESSR_TBI_FIBER</dfn>		0x0005</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#<span data-ppcond="32">endif</span> /* _DEV_MII_MAKPHYREG_H_ */</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='makphy.c.html'>netbsd/sys/dev/mii/makphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
