#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Fri Dec 10 22:17:36 2021
# Process ID: 13504
# Log file: C:/Users/gm/OneDrive - KMITL/1_2564/digital/project_assignment/planAhead_run_3/planAhead.log
# Journal file: C:/Users/gm/OneDrive - KMITL/1_2564/digital/project_assignment/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/gm/OneDrive - KMITL/1_2564/digital/project_assignment/pa.fromHdl.tcl}
# create_project -name project_assignment -dir "C:/Users/gm/OneDrive - KMITL/1_2564/digital/project_assignment/planAhead_run_3" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "lcd_ex1.ucf" [current_fileset -constrset]
Adding file 'C:/Users/gm/OneDrive - KMITL/1_2564/digital/project_assignment/lcd_ex1.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {divider.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {message_rom.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {lcd_control.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {lcd_ex1.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top lcd_ex1 $srcset
# add_files [list {lcd_ex1.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/gm/OneDrive - KMITL/1_2564/digital/project_assignment/lcd_ex1.vhd" into library work
WARNING: [HDL 9-806] Syntax error near "component". [C:/Users/gm/OneDrive - KMITL/1_2564/digital/project_assignment/lcd_ex1.vhd:63]
WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/gm/OneDrive - KMITL/1_2564/digital/project_assignment/lcd_ex1.vhd:70]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/gm/OneDrive - KMITL/1_2564/digital/project_assignment/lcd_ex1.ucf]
Finished Parsing UCF File [C:/Users/gm/OneDrive - KMITL/1_2564/digital/project_assignment/lcd_ex1.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 20b97824
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 527.875 ; gain = 94.508
update_compile_order -fileset sim_1
startgroup
set_property package_pin P121 [get_ports lcd_rs]
endgroup
startgroup
set_property package_pin P120 [get_ports lcd_rw]
endgroup
startgroup
set_property package_pin P112 [get_ports lcd_rs]
endgroup
startgroup
set_property package_pin P112 [get_ports lcd_rs]
endgroup
set_property package_pin "" [get_ports [list  lcd_rs]]
startgroup
set_property package_pin P102 [get_ports lcd_rw]
endgroup
set_property package_pin "" [get_ports [list  lcd_rst]]
set_property is_loc_fixed false [get_ports [list  lcd_rw]]
set_property package_pin "" [get_ports [list  lcd_rw]]
startgroup
set_property package_pin P102 [get_ports lcd_rs]
endgroup
startgroup
set_property package_pin P104 [get_ports lcd_rw]
endgroup
startgroup
set_property package_pin P102 [get_ports lcd_rs]
endgroup
startgroup
set_property package_pin P105 [get_ports lcd_e]
endgroup
set_property is_loc_fixed false [get_ports [list  lcd_e]]
set_property is_loc_fixed true [get_ports [list  lcd_e]]
startgroup
set_property package_pin P111 [get_ports {lcd_data[0]}]
endgroup
startgroup
set_property package_pin P112 [get_ports {lcd_data[1]}]
endgroup
startgroup
set_property package_pin P114 [get_ports {lcd_data[2]}]
endgroup
startgroup
set_property package_pin P115 [get_ports {lcd_data[3]}]
endgroup
set_property package_pin "" [get_ports [list  {lcd_data[5]}]]
startgroup
set_property package_pin P116 [get_ports {lcd_data[4]}]
endgroup
startgroup
set_property package_pin P117 [get_ports {lcd_data[5]}]
endgroup
startgroup
set_property package_pin P118 [get_ports {lcd_data[6]}]
endgroup
startgroup
set_property package_pin P119 [get_ports {lcd_data[7]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {lcd_data[7]}]]
set_property is_loc_fixed true [get_ports [list  {lcd_data[7]}]]
save_constraints
startgroup
set_property package_pin P5 [get_ports ps2_clk]
endgroup
startgroup
set_property package_pin P7 [get_ports ps2_data]
endgroup
startgroup
set_property package_pin P123 [get_ports clk]
endgroup
startgroup
set_property package_pin P45 [get_ports lcd_rst]
endgroup
set_property is_loc_fixed false [get_ports [list  lcd_rst]]
save_constraints -force
set_property is_loc_fixed true [get_ports [list  lcd_rst]]
save_constraints -force
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
