ps_block_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/sim/ps_block_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/ps_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/ps_block/ipshared/e257/hdl"incdir="../../../../project_1.srcs/sources_1/bd/ps_block/ipshared/ec67/hdl"incdir="../../../../project_1.srcs/sources_1/bd/ps_block/ipshared/e257/hdl"
ps_block.v,verilog,xil_defaultlib,../../../bd/ps_block/sim/ps_block.v,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/ps_block/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/ps_block/ipshared/e257/hdl"incdir="../../../../project_1.srcs/sources_1/bd/ps_block/ipshared/ec67/hdl"incdir="../../../../project_1.srcs/sources_1/bd/ps_block/ipshared/e257/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
