$date
	Mon May 29 19:50:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! d0 [3:0] $end
$var reg 1 " clk $end
$var reg 1 # d $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
0"
b0 !
$end
#5
b1000 !
1"
#10
0"
0#
#15
b100 !
1"
#20
0"
1#
#25
b1010 !
1"
#30
0"
#35
b1101 !
1"
#40
0"
#45
b1110 !
1"
#50
0"
#55
b1111 !
1"
#60
0"
#65
1"
#70
0"
