<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,user-scalable=no"><title>'staticlogic' Dialect - CIRCT</title><meta name=description content="Circuit IR Compilers and Tools"><meta name=generator content="Hugo 0.64.1"><link href=https://circt.llvm.org/index.xml rel=alternate type=application/rss+xml><link rel=canonical href=https://circt.llvm.org/docs/Dialects/StaticLogic/><link rel=stylesheet href=https://circt.llvm.org/css/theme.css><script src=https://use.fontawesome.com/releases/v5.0.6/js/all.js></script><link rel=stylesheet href=https://circt.llvm.org/css/chroma.min.css><script src=https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js></script><script src=https://cdn.jsdelivr.net/npm/jquery.easing@1.4.1/jquery.easing.min.js></script><script src=https://circt.llvm.org/js/bundle.js></script><script type=text/javascript src="http://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script><script type=text/x-mathjax-config>
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [['$', '$'] ],
      displayMath: [ ['$$','$$'], ["\\[","\\]"] ]
    }
  });
</script><style>:root{}</style></head><body><div class=container><header><h1><div><img src=https://circt.llvm.org//circt-logo.svg width=40px align=absmiddle>
CIRCT</div></h1><p class=description>Circuit IR Compilers and Tools</p></header><div class=global-menu><nav><ul><li class=parent><a href>Community<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=https://llvm.discourse.group/c/Projects-that-want-to-become-official-LLVM-Projects/circt/40>Forums</a></li><li class=child><a href=https://discord.gg/xS7Z362>Chat</a></li></ul></li><li class=parent><a href=https://github.com/llvm/circt/tree/main/>Source<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=/doxygen/>Doxygen</a></li><li class=child><a href=https://github.com/llvm/circt/tree/main/>GitHub</a></li></ul></li></ul></nav></div><div class=content-container><main><h1>'staticlogic' Dialect</h1><p><nav id=TableOfContents><ul><li><a href=#operation-definition>Operation definition</a><ul><li><a href=#staticlogicpipeline-circtstaticlogicpipelineop>staticlogic.pipeline (::circt::staticlogic::PipelineOp)</a></li><li><a href=#staticlogicpipelineregister-circtstaticlogicpipelineregisterop>staticlogic.pipeline.register (::circt::staticlogic::PipelineRegisterOp)</a></li><li><a href=#staticlogicpipelinestage-circtstaticlogicpipelinestageop>staticlogic.pipeline.stage (::circt::staticlogic::PipelineStageOp)</a></li><li><a href=#staticlogicpipelineterminator-circtstaticlogicpipelineterminatorop>staticlogic.pipeline.terminator (::circt::staticlogic::PipelineTerminatorOp)</a></li><li><a href=#staticlogicpipelinewhile-circtstaticlogicpipelinewhileop>staticlogic.pipeline.while (::circt::staticlogic::PipelineWhileOp)</a></li><li><a href=#staticlogicreturn-circtstaticlogicreturnop>staticlogic.return (::circt::staticlogic::ReturnOp)</a></li></ul></li></ul></nav><h2 id=operation-definition>Operation definition&nbsp;<a class=headline-hash href=#operation-definition>¶</a></h2><h3 id=staticlogicpipeline-circtstaticlogicpipelineop><code>staticlogic.pipeline</code> (::circt::staticlogic::PipelineOp)&nbsp;<a class=headline-hash href=#staticlogicpipeline-circtstaticlogicpipelineop>¶</a></h3><p>pipeline operation</p><p>The &ldquo;staticlogic.pipeline&rdquo; operation represents a statically scheduled
pipeline stucture which contains several MLIR blocks. Each MLIR block is
corresponding to a pipeline stage.</p><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands>Operands:&nbsp;<a class=headline-hash href=#operands>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center>«unnamed»</td><td>any type</td></tr></tbody></table><h4 id=results>Results:&nbsp;<a class=headline-hash href=#results>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center>«unnamed»</td><td>any type</td></tr></tbody></table><h3 id=staticlogicpipelineregister-circtstaticlogicpipelineregisterop><code>staticlogic.pipeline.register</code> (::circt::staticlogic::PipelineRegisterOp)&nbsp;<a class=headline-hash href=#staticlogicpipelineregister-circtstaticlogicpipelineregisterop>¶</a></h3><p>StaticLogic dialect pipeline register.</p><p>Syntax:</p><pre><code>operation ::= `staticlogic.pipeline.register` $operands (`:` type($operands)^)? attr-dict
</code></pre><p>The <code>staticlogic.pipeline.register</code> terminates a pipeline stage and
&ldquo;registers&rdquo; the values specified as operands. These values become the
results of the stage.</p><p>Traits: HasParent&lt;PipelineWhileOp, PipelineStageOp>, Terminator</p><h4 id=operands-1>Operands:&nbsp;<a class=headline-hash href=#operands-1>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operands</code></td><td>any type</td></tr></tbody></table><h3 id=staticlogicpipelinestage-circtstaticlogicpipelinestageop><code>staticlogic.pipeline.stage</code> (::circt::staticlogic::PipelineStageOp)&nbsp;<a class=headline-hash href=#staticlogicpipelinestage-circtstaticlogicpipelinestageop>¶</a></h3><p>StaticLogic dialect pipeline stage.</p><p>Syntax:</p><pre><code>operation ::= `staticlogic.pipeline.stage` (`when` $when^)? $body (`:` type($results)^)? attr-dict
</code></pre><p>This operation has a single-block region which dictates the operations that
may occur concurrently.</p><p>It may have an optional <code>when</code> predicate, which supports conditional
execution for each stage. This is in addition to the <code>condition</code> region that
controls the execution of the whole pipeline. A stage with a <code>when</code>
predicate should only execute when the predicate is <code>true : i1</code>, and push a
bubble through the pipeline otherwise.</p><p>It has a <code>staticlogic.register</code> terminator, which passes the concurrently
computed values forward to the next stage.</p><p>Any stage may access <code>iter_args</code>. If a stage accesses an <code>iter_arg</code> after
the stage in which it is defined, it is up to lowering passes to preserve
this value until the last stage that needs it.</p><p>Other than <code>iter_args</code>, stages may only access SSA values dominating the
pipeline or SSA values computed by a previous stage. This ensures the stages
capture the coarse-grained schedule of the pipeline and how values feed
forward and backward.</p><p>Traits: HasParent<pipelinewhileop></p><h4 id=operands-2>Operands:&nbsp;<a class=headline-hash href=#operands-2>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>when</code></td><td>1-bit signless integer</td></tr></tbody></table><h4 id=results-1>Results:&nbsp;<a class=headline-hash href=#results-1>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>results</code></td><td>any type</td></tr></tbody></table><h3 id=staticlogicpipelineterminator-circtstaticlogicpipelineterminatorop><code>staticlogic.pipeline.terminator</code> (::circt::staticlogic::PipelineTerminatorOp)&nbsp;<a class=headline-hash href=#staticlogicpipelineterminator-circtstaticlogicpipelineterminatorop>¶</a></h3><p>StaticLogic dialect pipeline terminator.</p><p>Syntax:</p><pre><code>operation ::= `staticlogic.pipeline.terminator` `iter_args` `(` $iter_args `)` `,`
              `results` `(` $results `)` `:`
              functional-type($iter_args, $results) attr-dict
</code></pre><p>The <code>staticlogic.pipeline.terminator</code> operation represents the terminator of
a <code>staticlogic.pipeline.while</code>.</p><p>The <code>results</code> section accepts a variadic list of values which become the
pipeline’s return values. These must be results of a stage, and their types
must match the pipeline&rsquo;s return types. The results need not be defined in
the final stage, and it is up to lowering passes to preserve these values
until the final stage is complete.</p><p>The <code>iter_args</code> section accepts a variadic list of values which become the
next iteration’s <code>iter_args</code>. These may be the results of any stage, and
their types must match the pipeline&rsquo;s <code>iter_args</code> types.</p><p>Traits: AttrSizedOperandSegments, HasParent<pipelinewhileop>, Terminator</p><h4 id=operands-3>Operands:&nbsp;<a class=headline-hash href=#operands-3>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>iter_args</code></td><td>any type</td></tr><tr><td align=center><code>results</code></td><td>any type</td></tr></tbody></table><h3 id=staticlogicpipelinewhile-circtstaticlogicpipelinewhileop><code>staticlogic.pipeline.while</code> (::circt::staticlogic::PipelineWhileOp)&nbsp;<a class=headline-hash href=#staticlogicpipelinewhile-circtstaticlogicpipelinewhileop>¶</a></h3><p>StaticLogic dialect pipeline while-loop.</p><p>The <code>staticlogic.pipeline.while</code> operation represents a statically scheduled
pipeline stucture that executes while a condition is true. For more details,
see: <a href=https://llvm.discourse.group/t/rfc-representing-pipelined-loops/4171>https://llvm.discourse.group/t/rfc-representing-pipelined-loops/4171</a>.</p><p>A pipeline captures the result of scheduling, and is not generally safe to
transform, besides lowering to hardware dialects. For more discussion about
relaxing this, see: <a href=https://github.com/llvm/circt/issues/2204>https://github.com/llvm/circt/issues/2204</a>.</p><p>This is the top-level operation representing a high-level pipeline. It is
not isolated from above, but could be if this is helpful. A pipeline
contains two regions: <code>condition</code> and <code>stages</code>.</p><p>The pipeline may accept an optional <code>iter_args</code>, similar to the SCF dialect,
for representing loop-carried values like induction variables or reductions.
When the pipeline starts execution, the registers indicated as <code>iter_args</code>
by <code>staticlogic.pipeline.terminator</code> should be initialized to the initial
values specified in the <code>iter_args</code> section here. The <code>iter_args</code> relate to
the initiation interval of the loop. The maximum distance in stages between
where an <code>iter_arg</code> is used and where that <code>iter_arg</code> is registered must be
less than the loop&rsquo;s initiation interval. For example, with II=1, each
<code>iter_arg</code> must be used and registered in the same stage.</p><p>The single-block <code>condition</code> region dictates the condition under which the
pipeline should execute. It has a <code>staticlogic.register</code> terminator, and the
pipeline initiates new iterations while the registered value is <code>true : i1</code>.
It may access SSA values dominating the pipeline, as well as <code>iter_args</code>,
which are block arguments. The body of the block may only contain
&ldquo;combinational&rdquo; operations, which are currently defined to be simple
arithmetic, comparisons, and selects from the <code>Standard</code> dialect.</p><p>The single-block <code>stages</code> region wraps <code>staticlogic.pipeline.stage</code>
operations. It has a <code>staticlogic.pipeline.terminator</code> terminator, which can
both return results from the pipeline and register <code>iter_args</code>. Stages may
access SSA values dominating the pipeline, as well as <code>iter_args</code>, which are
block arguments.</p><h4 id=attributes>Attributes:&nbsp;<a class=headline-hash href=#attributes>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>II</code></td><td align=center>::mlir::IntegerAttr</td><td>64-bit signless integer attribute</td></tr></tbody></table><h4 id=operands-4>Operands:&nbsp;<a class=headline-hash href=#operands-4>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>iterArgs</code></td><td>any type</td></tr></tbody></table><h4 id=results-2>Results:&nbsp;<a class=headline-hash href=#results-2>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>results</code></td><td>any type</td></tr></tbody></table><h3 id=staticlogicreturn-circtstaticlogicreturnop><code>staticlogic.return</code> (::circt::staticlogic::ReturnOp)&nbsp;<a class=headline-hash href=#staticlogicreturn-circtstaticlogicreturnop>¶</a></h3><p>StaticLogic dialect return.</p><p>The &ldquo;staticlogic.return&rdquo; operation represents a terminator of a statically
scheduled module, which is similar to a standard return operation.</p><p>Traits: Terminator</p><h4 id=operands-5>Operands:&nbsp;<a class=headline-hash href=#operands-5>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operands</code></td><td>any type</td></tr></tbody></table><div class=edit-meta><br></div><nav class=pagination><a class="nav nav-prev" href=/docs/Dialects/Seq/ title="'seq' Dialect"><i class="fas fa-arrow-left" aria-hidden=true></i>Prev - 'seq' Dialect</a>
<a class="nav nav-next" href=/docs/ESI/ title=ESI>Next - ESI <i class="fas fa-arrow-right" aria-hidden=true></i></a></nav><footer><p class=powered>Powered by <a href=https://gohugo.io>Hugo</a>. Theme by <a href=https://themes.gohugo.io/hugo-theme-techdoc/>TechDoc</a>. Designed by <a href=https://github.com/thingsym/hugo-theme-techdoc>Thingsym</a>.</p></footer></main><div class=sidebar><nav class=slide-menu><ul><li><a href=https://circt.llvm.org/>Home</a></li><li><a href=/talks/>Talks and Related Publications</a></li><li><a href=/getting_started/>Getting Started</a></li><li class="parent has-sub-menu"><a href=/docs/>Code Documentation<span class="mark opened">-</span></a><ul class=sub-menu><li class=has-sub-menu><a href=/docs/CommandGuide/>CommandGuide<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/CommandGuide/handshake-runner/>handshake-runner</a></li></ul></li><li class="parent has-sub-menu"><a href=/docs/Dialects/>Dialects<span class="mark opened">-</span></a><ul class=sub-menu><li><a href=/docs/Dialects/FIRRTLAttributes/></a></li><li><a href=/docs/Dialects/Calyx/>'calyx' Dialect</a></li><li><a href=/docs/Dialects/Comb/>'comb' Dialect</a></li><li><a href=/docs/Dialects/ESI/>'esi' Dialect</a></li><li><a href=/docs/Dialects/FIRRTL/>'firrtl' Dialect</a></li><li><a href=/docs/Dialects/FSM/>'fsm' Dialect</a></li><li><a href=/docs/Dialects/Handshake/>'handshake' Dialect</a></li><li><a href=/docs/Dialects/HW/>'hw' Dialect</a></li><li><a href=/docs/Dialects/SV/>'hw' Dialect</a></li><li><a href=/docs/Dialects/LLHD/>'llhd' Dialect</a></li><li><a href=/docs/Dialects/Moore/>'moore' Dialect</a></li><li><a href=/docs/Dialects/MSFT/>'msft' Dialect</a></li><li><a href=/docs/Dialects/Seq/>'seq' Dialect</a></li><li class=active><a href=/docs/Dialects/StaticLogic/>'staticlogic' Dialect</a></li></ul></li><li class=has-sub-menu><a href=/docs/ESI/>ESI<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/ESI/cosim/>ESI cosimulation model</a></li><li><a href=/docs/ESI/types/>ESI data types and communication types</a></li><li><a href=/docs/ESI/services/>ESI Global Services</a></li><li><a href=/docs/ESI/software_api/>ESI Software APIs</a></li><li><a href=/docs/ESI/notes/>Miscellaneous Notes</a></li></ul></li><li><a href=/docs/CalyxPasses/></a></li><li><a href=/docs/HandshakePasses/></a></li><li><a href=/docs/RationaleComb/>`comb` Dialect Rationale</a></li><li><a href=/docs/Charter/>CIRCT Charter</a></li><li><a href=/docs/FIRRTLAnnotations/>FIRRTL Annotations</a></li><li><a href=/docs/RationaleFIRRTL/>FIRRTL Dialect Rationale</a></li><li><a href=/docs/RationaleFSM/>FSM Dialect Rationale</a></li><li><a href=/docs/GettingStarted/>Getting Started with the CIRCT Project</a></li><li><a href=/docs/RationaleHW/>HW Dialect Rationale</a></li><li><a href=/docs/Passes/>Passes</a></li><li><a href=/docs/PyCDE/>PyCDE</a></li><li><a href=/docs/RationaleSeq/>Seq(uential) Dialect Rationale</a></li><li><a href=/docs/RationaleSV/>SV Dialect Rationale</a></li><li><a href=/docs/RationaleESI/>The Elastic Silicon Interconnect dialect</a></li><li><a href=/docs/PythonBindings/>Using the Python Bindings</a></li><li><a href=/docs/VerilogGeneration/>Verilog and SystemVerilog Generation</a></li></ul></li></ul></nav><div class=sidebar-footer></div></div></div><a href=# id=backtothetop-fixed class=backtothetop data-backtothetop-duration=600 data-backtothetop-easing=easeOutQuart data-backtothetop-fixed-fadein=1000 data-backtothetop-fixed-fadeout=1000 data-backtothetop-fixed-bottom=10 data-backtothetop-fixed-right=20><span class="fa-layers fa-fw"><i class="fas fa-circle"></i><i class="fas fa-arrow-circle-up"></i></span></a></div></body></html>