<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/Msr/P6Msr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_p6_msr_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">P6Msr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p6___i_a32___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_P6_IA32_PLATFORM_ID_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p6___a_p_i_c___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_P6_APIC_BASE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p6___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_P6_EBL_CR_POWERON_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p6___t_e_s_t___c_t_l___r_e_g_i_s_t_e_r.html">MSR_P6_TEST_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p6___b_b_l___c_r___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_P6_BBL_CR_ADDR_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_P6_BBL_CR_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_P6_BBL_CR_CTL3_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p6___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_P6_PERFEVTSEL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p6___d_e_b_u_g_c_t_l_m_s_r___r_e_g_i_s_t_e_r.html">MSR_P6_DEBUGCTLMSR_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p6___m_t_r_r_d_e_f_t_y_p_e___r_e_g_i_s_t_e_r.html">MSR_P6_MTRRDEFTYPE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a42875b907022aae24a49f849ebeb215a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a42875b907022aae24a49f849ebeb215a">IS_P6_PROCESSOR</a>(DisplayFamily, DisplayModel)</td></tr>
<tr class="separator:a42875b907022aae24a49f849ebeb215a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad741a4fcceb40832991e99264cdf3aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ad741a4fcceb40832991e99264cdf3aa9">MSR_P6_P5_MC_ADDR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ad741a4fcceb40832991e99264cdf3aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d7c8d590a56ab9b73114bc68e2480bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a1d7c8d590a56ab9b73114bc68e2480bb">MSR_P6_P5_MC_TYPE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a1d7c8d590a56ab9b73114bc68e2480bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30327bfb66f522ab5c5bf35084de3c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a30327bfb66f522ab5c5bf35084de3c91">MSR_P6_TSC</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a30327bfb66f522ab5c5bf35084de3c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9848ac4d79a848d00540e2ed773acacd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a9848ac4d79a848d00540e2ed773acacd">MSR_P6_IA32_PLATFORM_ID</a>&#160;&#160;&#160;0x00000017</td></tr>
<tr class="separator:a9848ac4d79a848d00540e2ed773acacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f801d4ad444e20c9cd030c1bc4bad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ae9f801d4ad444e20c9cd030c1bc4bad3">MSR_P6_APIC_BASE</a>&#160;&#160;&#160;0x0000001B</td></tr>
<tr class="separator:ae9f801d4ad444e20c9cd030c1bc4bad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d648f9c20d1013fe5bdcf9a0d920fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a69d648f9c20d1013fe5bdcf9a0d920fe">MSR_P6_EBL_CR_POWERON</a>&#160;&#160;&#160;0x0000002A</td></tr>
<tr class="separator:a69d648f9c20d1013fe5bdcf9a0d920fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96dec2fc8c2afc06752c42eb9ff13443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a96dec2fc8c2afc06752c42eb9ff13443">MSR_P6_TEST_CTL</a>&#160;&#160;&#160;0x00000033</td></tr>
<tr class="separator:a96dec2fc8c2afc06752c42eb9ff13443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b023237113419a792cc17c3ffbb55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a55b023237113419a792cc17c3ffbb55b">MSR_P6_BIOS_UPDT_TRIG</a>&#160;&#160;&#160;0x00000079</td></tr>
<tr class="separator:a55b023237113419a792cc17c3ffbb55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0af92ebcd2b196f2fbedbc5181eb406d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a0af92ebcd2b196f2fbedbc5181eb406d">MSR_P6_BIOS_SIGN</a>&#160;&#160;&#160;0x0000008B</td></tr>
<tr class="separator:a0af92ebcd2b196f2fbedbc5181eb406d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d595cf34a784bc5613bd1855fcc811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a23d595cf34a784bc5613bd1855fcc811">MSR_P6_MTRRCAP</a>&#160;&#160;&#160;0x000000FE</td></tr>
<tr class="separator:a23d595cf34a784bc5613bd1855fcc811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f3815599fe9b9f563e50a1f7d8047f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a25f3815599fe9b9f563e50a1f7d8047f">MSR_P6_BBL_CR_ADDR</a>&#160;&#160;&#160;0x00000116</td></tr>
<tr class="separator:a25f3815599fe9b9f563e50a1f7d8047f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72502b7d43e560dc390f0e6c6e3644d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a72502b7d43e560dc390f0e6c6e3644d3">MSR_P6_BBL_CR_DECC</a>&#160;&#160;&#160;0x00000118</td></tr>
<tr class="separator:a72502b7d43e560dc390f0e6c6e3644d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47bc4213265bffc1727aef4bfcdee653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a47bc4213265bffc1727aef4bfcdee653">MSR_P6_BBL_CR_CTL</a>&#160;&#160;&#160;0x00000119</td></tr>
<tr class="separator:a47bc4213265bffc1727aef4bfcdee653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1126b5569e09287a46ebe89ed3d1fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a1c1126b5569e09287a46ebe89ed3d1fb">MSR_P6_BBL_CR_TRIG</a>&#160;&#160;&#160;0x0000011A</td></tr>
<tr class="separator:a1c1126b5569e09287a46ebe89ed3d1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1fb9a84fff054a38a559a1f3c3be2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a5e1fb9a84fff054a38a559a1f3c3be2f">MSR_P6_BBL_CR_BUSY</a>&#160;&#160;&#160;0x0000011B</td></tr>
<tr class="separator:a5e1fb9a84fff054a38a559a1f3c3be2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6c13e584ca50ed090a65dabe5ea72fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ae6c13e584ca50ed090a65dabe5ea72fe">MSR_P6_BBL_CR_CTL3</a>&#160;&#160;&#160;0x0000011E</td></tr>
<tr class="separator:ae6c13e584ca50ed090a65dabe5ea72fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a1a714b8e98deb8ed3f9df53115487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ab7a1a714b8e98deb8ed3f9df53115487">MSR_P6_SYSENTER_CS_MSR</a>&#160;&#160;&#160;0x00000174</td></tr>
<tr class="separator:ab7a1a714b8e98deb8ed3f9df53115487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c41acefdc6c913eac6e99904633704e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a0c41acefdc6c913eac6e99904633704e">MSR_P6_SYSENTER_ESP_MSR</a>&#160;&#160;&#160;0x00000175</td></tr>
<tr class="separator:a0c41acefdc6c913eac6e99904633704e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae972e7aa71708edc4c0c06a6a4a185e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ae972e7aa71708edc4c0c06a6a4a185e2">MSR_P6_SYSENTER_EIP_MSR</a>&#160;&#160;&#160;0x00000176</td></tr>
<tr class="separator:ae972e7aa71708edc4c0c06a6a4a185e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35fc1bb1975fc38545b24c60a37b8a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ae35fc1bb1975fc38545b24c60a37b8a2">MSR_P6_MCG_CAP</a>&#160;&#160;&#160;0x00000179</td></tr>
<tr class="separator:ae35fc1bb1975fc38545b24c60a37b8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50c396c37e68112c5adfb1fcfdc3e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ab50c396c37e68112c5adfb1fcfdc3e6b">MSR_P6_MCG_STATUS</a>&#160;&#160;&#160;0x0000017A</td></tr>
<tr class="separator:ab50c396c37e68112c5adfb1fcfdc3e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360008c21eeddbc440c9ba3f489585d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a360008c21eeddbc440c9ba3f489585d1">MSR_P6_MCG_CTL</a>&#160;&#160;&#160;0x0000017B</td></tr>
<tr class="separator:a360008c21eeddbc440c9ba3f489585d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e2467ff7c389ba822a9012ba62c40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a95e2467ff7c389ba822a9012ba62c40c">MSR_P6_DEBUGCTLMSR</a>&#160;&#160;&#160;0x000001D9</td></tr>
<tr class="separator:a95e2467ff7c389ba822a9012ba62c40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7077825f5c559db46237e83d88d9614e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a7077825f5c559db46237e83d88d9614e">MSR_P6_LASTBRANCHFROMIP</a>&#160;&#160;&#160;0x000001DB</td></tr>
<tr class="separator:a7077825f5c559db46237e83d88d9614e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a484321093bb48d171c7bc7d91bfa7889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a484321093bb48d171c7bc7d91bfa7889">MSR_P6_LASTBRANCHTOIP</a>&#160;&#160;&#160;0x000001DC</td></tr>
<tr class="separator:a484321093bb48d171c7bc7d91bfa7889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad193e845df3318a47c08e771f923306c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ad193e845df3318a47c08e771f923306c">MSR_P6_LASTINTFROMIP</a>&#160;&#160;&#160;0x000001DD</td></tr>
<tr class="separator:ad193e845df3318a47c08e771f923306c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ceeccf12d77c67782b7395c4a7b36a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a5ceeccf12d77c67782b7395c4a7b36a1">MSR_P6_LASTINTTOIP</a>&#160;&#160;&#160;0x000001DE</td></tr>
<tr class="separator:a5ceeccf12d77c67782b7395c4a7b36a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e24ee560b898a5640e7d37e1d4149c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ac8e24ee560b898a5640e7d37e1d4149c">MSR_P6_MTRRFIX64K_00000</a>&#160;&#160;&#160;0x00000250</td></tr>
<tr class="separator:ac8e24ee560b898a5640e7d37e1d4149c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46d2cf8f1d63d6cfeafe301d53cb5cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a46d2cf8f1d63d6cfeafe301d53cb5cde">MSR_P6_MTRRFIX16K_80000</a>&#160;&#160;&#160;0x00000258</td></tr>
<tr class="separator:a46d2cf8f1d63d6cfeafe301d53cb5cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a164c49606240130f19f71d8f86c81188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a164c49606240130f19f71d8f86c81188">MSR_P6_MTRRFIX16K_A0000</a>&#160;&#160;&#160;0x00000259</td></tr>
<tr class="separator:a164c49606240130f19f71d8f86c81188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac0aa1d72a20ab28901ae88d638faca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a7ac0aa1d72a20ab28901ae88d638faca">MSR_P6_MTRRFIX4K_C0000</a>&#160;&#160;&#160;0x00000268</td></tr>
<tr class="separator:a7ac0aa1d72a20ab28901ae88d638faca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5c3f23c95f66a1ff94c74af8fd86b71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ac5c3f23c95f66a1ff94c74af8fd86b71">MSR_P6_MTRRFIX4K_C8000</a>&#160;&#160;&#160;0x00000269</td></tr>
<tr class="separator:ac5c3f23c95f66a1ff94c74af8fd86b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac30d91f3f8b5f0b2bc4deac1b46b0be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ac30d91f3f8b5f0b2bc4deac1b46b0be0">MSR_P6_MTRRFIX4K_D0000</a>&#160;&#160;&#160;0x0000026A</td></tr>
<tr class="separator:ac30d91f3f8b5f0b2bc4deac1b46b0be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa461b02d6a8ab76fbc97c437a879315a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#aa461b02d6a8ab76fbc97c437a879315a">MSR_P6_MTRRFIX4K_D8000</a>&#160;&#160;&#160;0x0000026B</td></tr>
<tr class="separator:aa461b02d6a8ab76fbc97c437a879315a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac69df4ecd3aabf93a300d8cc48c7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a2ac69df4ecd3aabf93a300d8cc48c7a1">MSR_P6_MTRRFIX4K_E0000</a>&#160;&#160;&#160;0x0000026C</td></tr>
<tr class="separator:a2ac69df4ecd3aabf93a300d8cc48c7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc8dd7abb897982eb19a5a720e5a07ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#abc8dd7abb897982eb19a5a720e5a07ac">MSR_P6_MTRRFIX4K_E8000</a>&#160;&#160;&#160;0x0000026D</td></tr>
<tr class="separator:abc8dd7abb897982eb19a5a720e5a07ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac57bb8cddad59becf0d5fc590b2d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a4ac57bb8cddad59becf0d5fc590b2d68">MSR_P6_MTRRFIX4K_F0000</a>&#160;&#160;&#160;0x0000026E</td></tr>
<tr class="separator:a4ac57bb8cddad59becf0d5fc590b2d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc311b5df190a6713b039c71e841b973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#adc311b5df190a6713b039c71e841b973">MSR_P6_MTRRFIX4K_F8000</a>&#160;&#160;&#160;0x0000026F</td></tr>
<tr class="separator:adc311b5df190a6713b039c71e841b973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47915ad81862de17dda3b88773b5f591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a47915ad81862de17dda3b88773b5f591">MSR_P6_MTRRDEFTYPE</a>&#160;&#160;&#160;0x000002FF</td></tr>
<tr class="separator:a47915ad81862de17dda3b88773b5f591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a6bd1a5619236f9fc64eb04171f6a1ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a6bd1a5619236f9fc64eb04171f6a1ad2">MSR_P6_BBL_CR_D0</a>&#160;&#160;&#160;0x00000088</td></tr>
<tr class="separator:a6bd1a5619236f9fc64eb04171f6a1ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec9715c4d76af1f8537be237f8a129d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#abec9715c4d76af1f8537be237f8a129d">MSR_P6_BBL_CR_D1</a>&#160;&#160;&#160;0x00000089</td></tr>
<tr class="separator:abec9715c4d76af1f8537be237f8a129d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3109061784a1b04ee1dcc1a53c0e7fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a3109061784a1b04ee1dcc1a53c0e7fa5">MSR_P6_BBL_CR_D2</a>&#160;&#160;&#160;0x0000008A</td></tr>
<tr class="separator:a3109061784a1b04ee1dcc1a53c0e7fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ae90b6f312b9728495720fd80d591f38a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ae90b6f312b9728495720fd80d591f38a">MSR_P6_PERFCTR0</a>&#160;&#160;&#160;0x000000C1</td></tr>
<tr class="separator:ae90b6f312b9728495720fd80d591f38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54601695abf9012e3e017f0060f817c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a54601695abf9012e3e017f0060f817c2">MSR_P6_PERFCTR1</a>&#160;&#160;&#160;0x000000C2</td></tr>
<tr class="separator:a54601695abf9012e3e017f0060f817c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a00db236ea2b4353760f3a491c8ea56b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a00db236ea2b4353760f3a491c8ea56b6">MSR_P6_PERFEVTSEL0</a>&#160;&#160;&#160;0x00000186</td></tr>
<tr class="separator:a00db236ea2b4353760f3a491c8ea56b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa989fdb99cbd97000e19153e4c7c46c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#aa989fdb99cbd97000e19153e4c7c46c3">MSR_P6_PERFEVTSEL1</a>&#160;&#160;&#160;0x00000187</td></tr>
<tr class="separator:aa989fdb99cbd97000e19153e4c7c46c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:af8ac42f0af52d6a02696373ca9755128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:af8ac42f0af52d6a02696373ca9755128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cb55d46c77b1394a400fd13732f4587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a7cb55d46c77b1394a400fd13732f4587">MSR_P6_MTRRPHYSBASE1</a>&#160;&#160;&#160;0x00000202</td></tr>
<tr class="separator:a7cb55d46c77b1394a400fd13732f4587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a7ef8afb2bc32efbebb21877b92dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ac4a7ef8afb2bc32efbebb21877b92dba">MSR_P6_MTRRPHYSBASE2</a>&#160;&#160;&#160;0x00000204</td></tr>
<tr class="separator:ac4a7ef8afb2bc32efbebb21877b92dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2fb61fd945bbf7c93b864979b4e2cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ab2fb61fd945bbf7c93b864979b4e2cd2">MSR_P6_MTRRPHYSBASE3</a>&#160;&#160;&#160;0x00000206</td></tr>
<tr class="separator:ab2fb61fd945bbf7c93b864979b4e2cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d48723a24d931abeaeeb58c4b9e856f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a9d48723a24d931abeaeeb58c4b9e856f">MSR_P6_MTRRPHYSBASE4</a>&#160;&#160;&#160;0x00000208</td></tr>
<tr class="separator:a9d48723a24d931abeaeeb58c4b9e856f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eda4ce0a634e077dbd2ce2f417908bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a6eda4ce0a634e077dbd2ce2f417908bd">MSR_P6_MTRRPHYSBASE5</a>&#160;&#160;&#160;0x0000020A</td></tr>
<tr class="separator:a6eda4ce0a634e077dbd2ce2f417908bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace8c0d8d5032809de910b9ce0da38b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ace8c0d8d5032809de910b9ce0da38b41">MSR_P6_MTRRPHYSBASE6</a>&#160;&#160;&#160;0x0000020C</td></tr>
<tr class="separator:ace8c0d8d5032809de910b9ce0da38b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf969a4b0deaa2d0b5c8c70fca4ce6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#aaaf969a4b0deaa2d0b5c8c70fca4ce6e">MSR_P6_MTRRPHYSBASE7</a>&#160;&#160;&#160;0x0000020E</td></tr>
<tr class="separator:aaaf969a4b0deaa2d0b5c8c70fca4ce6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ab2e0fdacadcf32237ac8c1d8d2882fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>&#160;&#160;&#160;0x00000201</td></tr>
<tr class="separator:ab2e0fdacadcf32237ac8c1d8d2882fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6832ad6c93d616f28955da020ed9aa0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a6832ad6c93d616f28955da020ed9aa0e">MSR_P6_MTRRPHYSMASK1</a>&#160;&#160;&#160;0x00000203</td></tr>
<tr class="separator:a6832ad6c93d616f28955da020ed9aa0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4258d003cb3b336d54c732b8e39be24e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a4258d003cb3b336d54c732b8e39be24e">MSR_P6_MTRRPHYSMASK2</a>&#160;&#160;&#160;0x00000205</td></tr>
<tr class="separator:a4258d003cb3b336d54c732b8e39be24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e184ede4e33d6f52e72fbbe48541637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a1e184ede4e33d6f52e72fbbe48541637">MSR_P6_MTRRPHYSMASK3</a>&#160;&#160;&#160;0x00000207</td></tr>
<tr class="separator:a1e184ede4e33d6f52e72fbbe48541637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01203dc23b7b63ac3508c4571e671cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a01203dc23b7b63ac3508c4571e671cb6">MSR_P6_MTRRPHYSMASK4</a>&#160;&#160;&#160;0x00000209</td></tr>
<tr class="separator:a01203dc23b7b63ac3508c4571e671cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da524320e1658f4c9fc54feeda991e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a4da524320e1658f4c9fc54feeda991e5">MSR_P6_MTRRPHYSMASK5</a>&#160;&#160;&#160;0x0000020B</td></tr>
<tr class="separator:a4da524320e1658f4c9fc54feeda991e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40547744db03860c57e6ef90a916953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ab40547744db03860c57e6ef90a916953">MSR_P6_MTRRPHYSMASK6</a>&#160;&#160;&#160;0x0000020D</td></tr>
<tr class="separator:ab40547744db03860c57e6ef90a916953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8070507cd6da44ec6c4dfe7b9d5248fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a8070507cd6da44ec6c4dfe7b9d5248fb">MSR_P6_MTRRPHYSMASK7</a>&#160;&#160;&#160;0x0000020F</td></tr>
<tr class="separator:a8070507cd6da44ec6c4dfe7b9d5248fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ab57e0a7a2aa9a86eca71d07d3a43948e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ab57e0a7a2aa9a86eca71d07d3a43948e">MSR_P6_MC0_CTL</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ab57e0a7a2aa9a86eca71d07d3a43948e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee749313499942f089e28439f230155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a7ee749313499942f089e28439f230155">MSR_P6_MC1_CTL</a>&#160;&#160;&#160;0x00000404</td></tr>
<tr class="separator:a7ee749313499942f089e28439f230155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8048b99116b8fac10ca4c9727031497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ac8048b99116b8fac10ca4c9727031497">MSR_P6_MC2_CTL</a>&#160;&#160;&#160;0x00000408</td></tr>
<tr class="separator:ac8048b99116b8fac10ca4c9727031497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e274a5aa5bc6cf07f25d17cc3105e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a8e274a5aa5bc6cf07f25d17cc3105e21">MSR_P6_MC3_CTL</a>&#160;&#160;&#160;0x00000410</td></tr>
<tr class="separator:a8e274a5aa5bc6cf07f25d17cc3105e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f5b6b2ba6a395d30ddc826c9370dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a09f5b6b2ba6a395d30ddc826c9370dad">MSR_P6_MC4_CTL</a>&#160;&#160;&#160;0x0000040C</td></tr>
<tr class="separator:a09f5b6b2ba6a395d30ddc826c9370dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a63a463302c5f5ac363dc041a9f0c4c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a63a463302c5f5ac363dc041a9f0c4c04">MSR_P6_MC0_STATUS</a>&#160;&#160;&#160;0x00000401</td></tr>
<tr class="separator:a63a463302c5f5ac363dc041a9f0c4c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f524722c88e8ce5acfc517d479e020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ad0f524722c88e8ce5acfc517d479e020">MSR_P6_MC1_STATUS</a>&#160;&#160;&#160;0x00000405</td></tr>
<tr class="separator:ad0f524722c88e8ce5acfc517d479e020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac82f4edcf405b4ae55770188099f31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#aac82f4edcf405b4ae55770188099f31d">MSR_P6_MC2_STATUS</a>&#160;&#160;&#160;0x00000409</td></tr>
<tr class="separator:aac82f4edcf405b4ae55770188099f31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b717a508412f7affeb436a55ec648c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a29b717a508412f7affeb436a55ec648c">MSR_P6_MC3_STATUS</a>&#160;&#160;&#160;0x00000411</td></tr>
<tr class="separator:a29b717a508412f7affeb436a55ec648c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab29bda8d4db8318a80a63a17bcd31e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#ab29bda8d4db8318a80a63a17bcd31e16">MSR_P6_MC4_STATUS</a>&#160;&#160;&#160;0x0000040D</td></tr>
<tr class="separator:ab29bda8d4db8318a80a63a17bcd31e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a78d1bb2654c12e6c0755a66153981e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a78d1bb2654c12e6c0755a66153981e85">MSR_P6_MC0_ADDR</a>&#160;&#160;&#160;0x00000402</td></tr>
<tr class="separator:a78d1bb2654c12e6c0755a66153981e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45cccc0126395b162bbf4f66288f9343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a45cccc0126395b162bbf4f66288f9343">MSR_P6_MC1_ADDR</a>&#160;&#160;&#160;0x00000406</td></tr>
<tr class="separator:a45cccc0126395b162bbf4f66288f9343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82612866c80d1754d1415f8fa7da0c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a82612866c80d1754d1415f8fa7da0c01">MSR_P6_MC2_ADDR</a>&#160;&#160;&#160;0x0000040A</td></tr>
<tr class="separator:a82612866c80d1754d1415f8fa7da0c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28496787fb0d26380afabd11df25a9ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a28496787fb0d26380afabd11df25a9ee">MSR_P6_MC3_ADDR</a>&#160;&#160;&#160;0x00000412</td></tr>
<tr class="separator:a28496787fb0d26380afabd11df25a9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7cab4e6de626a4cf80d3cc8682d06e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a4b7cab4e6de626a4cf80d3cc8682d06e">MSR_P6_MC4_ADDR</a>&#160;&#160;&#160;0x0000040E</td></tr>
<tr class="separator:a4b7cab4e6de626a4cf80d3cc8682d06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a7f3e60ae7cfdb7a18bdafb2a412fb1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a7f3e60ae7cfdb7a18bdafb2a412fb1d3">MSR_P6_MC0_MISC</a>&#160;&#160;&#160;0x00000403</td></tr>
<tr class="separator:a7f3e60ae7cfdb7a18bdafb2a412fb1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2e8464135c11eb33b9c58671792b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a6b2e8464135c11eb33b9c58671792b64">MSR_P6_MC1_MISC</a>&#160;&#160;&#160;0x00000407</td></tr>
<tr class="separator:a6b2e8464135c11eb33b9c58671792b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a212bda87e90b5d1fcb8aa9f7bd41ceaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a212bda87e90b5d1fcb8aa9f7bd41ceaa">MSR_P6_MC2_MISC</a>&#160;&#160;&#160;0x0000040B</td></tr>
<tr class="separator:a212bda87e90b5d1fcb8aa9f7bd41ceaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5dcd8b4cf295f84a7bc879a88dbcc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a6a5dcd8b4cf295f84a7bc879a88dbcc3">MSR_P6_MC3_MISC</a>&#160;&#160;&#160;0x00000413</td></tr>
<tr class="separator:a6a5dcd8b4cf295f84a7bc879a88dbcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988c917d2c5437ec7a511a8ebf08026a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_p6_msr_8h.html#a988c917d2c5437ec7a511a8ebf08026a">MSR_P6_MC4_MISC</a>&#160;&#160;&#160;0x0000040F</td></tr>
<tr class="separator:a988c917d2c5437ec7a511a8ebf08026a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR Definitions for P6 Family Processors.</p>
<p>Provides defines for Machine Specific Registers(MSR) indexes. Data structures are provided for MSRs that contain one or more bit fields. If the MSR value returned is a single 32-bit or 64-bit value, then a data structure is not provided for that MSR.</p>
<p>Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4, May 2018, Volume 4: Model-Specific-Registers (MSR) </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a42875b907022aae24a49f849ebeb215a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_P6_PROCESSOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayFamily, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayModel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(DisplayFamily == 0x06 &amp;&amp; \</div>
<div class="line">   (                        \</div>
<div class="line">    DisplayModel == 0x03 || \</div>
<div class="line">    DisplayModel == 0x05 || \</div>
<div class="line">    DisplayModel == 0x07 || \</div>
<div class="line">    DisplayModel == 0x08 || \</div>
<div class="line">    DisplayModel == 0x0A || \</div>
<div class="line">    DisplayModel == 0x0B \</div>
<div class="line">    ) \</div>
<div class="line">   )</div>
</div><!-- fragment --><p>Is P6 Family Processors?</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DisplayFamily</td><td>Display Family ID </td></tr>
    <tr><td class="paramname">DisplayModel</td><td>Display Model ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">TRUE</td><td>Yes, it is. </td></tr>
    <tr><td class="paramname">FALSE</td><td>No, it isn't. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ae9f801d4ad444e20c9cd030c1bc4bad3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_APIC_BASE&#160;&#160;&#160;0x0000001B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Section 10.4.4, "Local APIC Status and Location.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_APIC_BASE (0x0000001B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___a_p_i_c___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_P6_APIC_BASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___a_p_i_c___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_P6_APIC_BASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___a_p_i_c___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_P6_APIC_BASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___a_p_i_c___b_a_s_e___r_e_g_i_s_t_e_r.html#a62a84b2cc78d369c684ac7bc2ae9ba74">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ae9f801d4ad444e20c9cd030c1bc4bad3">MSR_P6_APIC_BASE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ae9f801d4ad444e20c9cd030c1bc4bad3">MSR_P6_APIC_BASE</a>, Msr.<a class="code" href="union_m_s_r___p6___a_p_i_c___b_a_s_e___r_e_g_i_s_t_e_r.html#a62a84b2cc78d369c684ac7bc2ae9ba74">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_APIC_BASE is defined as APIC_BASE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a25f3815599fe9b9f563e50a1f7d8047f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_BBL_CR_ADDR&#160;&#160;&#160;0x00000116</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address register: used to send specified address (A31-A3) to L2 during cache initialization accesses.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_BBL_CR_ADDR (0x00000116) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___b_b_l___c_r___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_P6_BBL_CR_ADDR_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___b_b_l___c_r___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_P6_BBL_CR_ADDR_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___b_b_l___c_r___a_d_d_r___r_e_g_i_s_t_e_r.html">MSR_P6_BBL_CR_ADDR_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___b_b_l___c_r___a_d_d_r___r_e_g_i_s_t_e_r.html#a7f232430d5615a857db124dc11d60970">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a25f3815599fe9b9f563e50a1f7d8047f">MSR_P6_BBL_CR_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a25f3815599fe9b9f563e50a1f7d8047f">MSR_P6_BBL_CR_ADDR</a>, Msr.<a class="code" href="union_m_s_r___p6___b_b_l___c_r___a_d_d_r___r_e_g_i_s_t_e_r.html#a7f232430d5615a857db124dc11d60970">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_BBL_CR_ADDR is defined as BBL_CR_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5e1fb9a84fff054a38a559a1f3c3be2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_BBL_CR_BUSY&#160;&#160;&#160;0x0000011B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Busy register: indicates when a cache configuration accesses L2 command is in progress. D[0] = 1 = BUSY.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_BBL_CR_BUSY (0x0000011B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a5e1fb9a84fff054a38a559a1f3c3be2f">MSR_P6_BBL_CR_BUSY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a5e1fb9a84fff054a38a559a1f3c3be2f">MSR_P6_BBL_CR_BUSY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_BBL_CR_BUSY is defined as BBL_CR_BUSY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a47bc4213265bffc1727aef4bfcdee653"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_BBL_CR_CTL&#160;&#160;&#160;0x00000119</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control register: used to program L2 commands to be issued via cache configuration accesses mechanism. Also receives L2 lookup response.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_BBL_CR_CTL (0x00000119) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_P6_BBL_CR_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_P6_BBL_CR_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___b_b_l___c_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_P6_BBL_CR_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___b_b_l___c_r___c_t_l___r_e_g_i_s_t_e_r.html#a22566ba86f02b75407b538c46fb5d7af">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a47bc4213265bffc1727aef4bfcdee653">MSR_P6_BBL_CR_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a47bc4213265bffc1727aef4bfcdee653">MSR_P6_BBL_CR_CTL</a>, Msr.<a class="code" href="union_m_s_r___p6___b_b_l___c_r___c_t_l___r_e_g_i_s_t_e_r.html#a22566ba86f02b75407b538c46fb5d7af">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_BBL_CR_CTL is defined as BBL_CR_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae6c13e584ca50ed090a65dabe5ea72fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_BBL_CR_CTL3&#160;&#160;&#160;0x0000011E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control register 3: used to configure the L2 Cache.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_BBL_CR_CTL3 (0x0000011E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_P6_BBL_CR_CTL3_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_P6_BBL_CR_CTL3_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_P6_BBL_CR_CTL3_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#ae1ed819c3c3dad1b16784554a1395447">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ae6c13e584ca50ed090a65dabe5ea72fe">MSR_P6_BBL_CR_CTL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ae6c13e584ca50ed090a65dabe5ea72fe">MSR_P6_BBL_CR_CTL3</a>, Msr.<a class="code" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#ae1ed819c3c3dad1b16784554a1395447">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_BBL_CR_CTL3 is defined as BBL_CR_CTL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6bd1a5619236f9fc64eb04171f6a1ad2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_BBL_CR_D0&#160;&#160;&#160;0x00000088</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chunk n data register D[63:0]: used to write to and read from the L2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_BBL_CR_Dn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a6bd1a5619236f9fc64eb04171f6a1ad2">MSR_P6_BBL_CR_D0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a6bd1a5619236f9fc64eb04171f6a1ad2">MSR_P6_BBL_CR_D0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_BBL_CR_D0 is defined as BBL_CR_D0 in SDM. MSR_P6_BBL_CR_D1 is defined as BBL_CR_D1 in SDM. MSR_P6_BBL_CR_D2 is defined as BBL_CR_D2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abec9715c4d76af1f8537be237f8a129d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_BBL_CR_D1&#160;&#160;&#160;0x00000089</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chunk n data register D[63:0]: used to write to and read from the L2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_BBL_CR_Dn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a6bd1a5619236f9fc64eb04171f6a1ad2">MSR_P6_BBL_CR_D0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a6bd1a5619236f9fc64eb04171f6a1ad2">MSR_P6_BBL_CR_D0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_BBL_CR_D0 is defined as BBL_CR_D0 in SDM. MSR_P6_BBL_CR_D1 is defined as BBL_CR_D1 in SDM. MSR_P6_BBL_CR_D2 is defined as BBL_CR_D2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3109061784a1b04ee1dcc1a53c0e7fa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_BBL_CR_D2&#160;&#160;&#160;0x0000008A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chunk n data register D[63:0]: used to write to and read from the L2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_BBL_CR_Dn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a6bd1a5619236f9fc64eb04171f6a1ad2">MSR_P6_BBL_CR_D0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a6bd1a5619236f9fc64eb04171f6a1ad2">MSR_P6_BBL_CR_D0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_BBL_CR_D0 is defined as BBL_CR_D0 in SDM. MSR_P6_BBL_CR_D1 is defined as BBL_CR_D1 in SDM. MSR_P6_BBL_CR_D2 is defined as BBL_CR_D2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a72502b7d43e560dc390f0e6c6e3644d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_BBL_CR_DECC&#160;&#160;&#160;0x00000118</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data ECC register D[7:0]: used to write ECC and read ECC to/from L2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_BBL_CR_DECC (0x00000118) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a72502b7d43e560dc390f0e6c6e3644d3">MSR_P6_BBL_CR_DECC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a72502b7d43e560dc390f0e6c6e3644d3">MSR_P6_BBL_CR_DECC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_BBL_CR_DECC is defined as BBL_CR_DECC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1c1126b5569e09287a46ebe89ed3d1fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_BBL_CR_TRIG&#160;&#160;&#160;0x0000011A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trigger register: used to initiate a cache configuration accesses access, Write only with Data = 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_BBL_CR_TRIG (0x0000011A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a1c1126b5569e09287a46ebe89ed3d1fb">MSR_P6_BBL_CR_TRIG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a1c1126b5569e09287a46ebe89ed3d1fb">MSR_P6_BBL_CR_TRIG</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_BBL_CR_TRIG is defined as BBL_CR_TRIG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0af92ebcd2b196f2fbedbc5181eb406d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_BIOS_SIGN&#160;&#160;&#160;0x0000008B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIOS Update Signature Register or Chunk 3 data register D[63:0] Used to write to and read from the L2 depending on the usage model.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_BIOS_SIGN (0x0000008B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a0af92ebcd2b196f2fbedbc5181eb406d">MSR_P6_BIOS_SIGN</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a0af92ebcd2b196f2fbedbc5181eb406d">MSR_P6_BIOS_SIGN</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_BIOS_SIGN is defined as BIOS_SIGN in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a55b023237113419a792cc17c3ffbb55b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_BIOS_UPDT_TRIG&#160;&#160;&#160;0x00000079</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIOS Update Trigger Register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_BIOS_UPDT_TRIG (0x00000079) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a55b023237113419a792cc17c3ffbb55b">MSR_P6_BIOS_UPDT_TRIG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a55b023237113419a792cc17c3ffbb55b">MSR_P6_BIOS_UPDT_TRIG</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_BIOS_UPDT_TRIG is defined as BIOS_UPDT_TRIG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a95e2467ff7c389ba822a9012ba62c40c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_DEBUGCTLMSR&#160;&#160;&#160;0x000001D9</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_DEBUGCTLMSR (0x000001D9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___d_e_b_u_g_c_t_l_m_s_r___r_e_g_i_s_t_e_r.html">MSR_P6_DEBUGCTLMSR_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___d_e_b_u_g_c_t_l_m_s_r___r_e_g_i_s_t_e_r.html">MSR_P6_DEBUGCTLMSR_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___d_e_b_u_g_c_t_l_m_s_r___r_e_g_i_s_t_e_r.html">MSR_P6_DEBUGCTLMSR_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___d_e_b_u_g_c_t_l_m_s_r___r_e_g_i_s_t_e_r.html#a313873b6f420ca77869b58317707cd07">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a95e2467ff7c389ba822a9012ba62c40c">MSR_P6_DEBUGCTLMSR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a95e2467ff7c389ba822a9012ba62c40c">MSR_P6_DEBUGCTLMSR</a>, Msr.<a class="code" href="union_m_s_r___p6___d_e_b_u_g_c_t_l_m_s_r___r_e_g_i_s_t_e_r.html#a313873b6f420ca77869b58317707cd07">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_DEBUGCTLMSR is defined as DEBUGCTLMSR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a69d648f9c20d1013fe5bdcf9a0d920fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_EBL_CR_POWERON&#160;&#160;&#160;0x0000002A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Processor Hard Power-On Configuration (R/W) Enables and disables processor features; (R) indicates current processor configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_EBL_CR_POWERON (0x0000002A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_P6_EBL_CR_POWERON_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_P6_EBL_CR_POWERON_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_P6_EBL_CR_POWERON_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a63dfb887c13d996c2a2676db65d4a622">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a69d648f9c20d1013fe5bdcf9a0d920fe">MSR_P6_EBL_CR_POWERON</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a69d648f9c20d1013fe5bdcf9a0d920fe">MSR_P6_EBL_CR_POWERON</a>, Msr.<a class="code" href="union_m_s_r___p6___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a63dfb887c13d996c2a2676db65d4a622">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_EBL_CR_POWERON is defined as EBL_CR_POWERON in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9848ac4d79a848d00540e2ed773acacd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_IA32_PLATFORM_ID&#160;&#160;&#160;0x00000017</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Platform ID (R) The operating system can use this MSR to determine "slot" information for the processor and the proper microcode update to load.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_IA32_PLATFORM_ID (0x00000017) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___i_a32___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_P6_IA32_PLATFORM_ID_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___i_a32___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_P6_IA32_PLATFORM_ID_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___i_a32___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_P6_IA32_PLATFORM_ID_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___i_a32___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html#a70d875a3d9fe4346d9c0be968a40e4d9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a9848ac4d79a848d00540e2ed773acacd">MSR_P6_IA32_PLATFORM_ID</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_IA32_PLATFORM_ID is defined as IA32_PLATFORM_ID in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7077825f5c559db46237e83d88d9614e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_LASTBRANCHFROMIP&#160;&#160;&#160;0x000001DB</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_LASTBRANCHFROMIP (0x000001DB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a7077825f5c559db46237e83d88d9614e">MSR_P6_LASTBRANCHFROMIP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a7077825f5c559db46237e83d88d9614e">MSR_P6_LASTBRANCHFROMIP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_LASTBRANCHFROMIP is defined as LASTBRANCHFROMIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a484321093bb48d171c7bc7d91bfa7889"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_LASTBRANCHTOIP&#160;&#160;&#160;0x000001DC</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_LASTBRANCHTOIP (0x000001DC) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a484321093bb48d171c7bc7d91bfa7889">MSR_P6_LASTBRANCHTOIP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a484321093bb48d171c7bc7d91bfa7889">MSR_P6_LASTBRANCHTOIP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_LASTBRANCHTOIP is defined as LASTBRANCHTOIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad193e845df3318a47c08e771f923306c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_LASTINTFROMIP&#160;&#160;&#160;0x000001DD</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_LASTINTFROMIP (0x000001DD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ad193e845df3318a47c08e771f923306c">MSR_P6_LASTINTFROMIP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ad193e845df3318a47c08e771f923306c">MSR_P6_LASTINTFROMIP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_LASTINTFROMIP is defined as LASTINTFROMIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5ceeccf12d77c67782b7395c4a7b36a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_LASTINTTOIP&#160;&#160;&#160;0x000001DE</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_LASTINTTOIP (0x000001DE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a5ceeccf12d77c67782b7395c4a7b36a1">MSR_P6_LASTINTTOIP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a5ceeccf12d77c67782b7395c4a7b36a1">MSR_P6_LASTINTTOIP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_LASTINTTOIP is defined as LASTINTTOIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a78d1bb2654c12e6c0755a66153981e85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC0_ADDR&#160;&#160;&#160;0x00000402</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSR_P6_MC4_ADDR is defined in MCA architecture but not implemented in P6 Family processors.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MC0_ADDR (0x00000402) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a78d1bb2654c12e6c0755a66153981e85">MSR_P6_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a78d1bb2654c12e6c0755a66153981e85">MSR_P6_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_ADDR is defined as MC0_ADDR in SDM. MSR_P6_MC1_ADDR is defined as MC1_ADDR in SDM. MSR_P6_MC2_ADDR is defined as MC2_ADDR in SDM. MSR_P6_MC3_ADDR is defined as MC3_ADDR in SDM. MSR_P6_MC4_ADDR is defined as MC4_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab57e0a7a2aa9a86eca71d07d3a43948e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC0_CTL&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MC0_CTL (0x00000400) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab57e0a7a2aa9a86eca71d07d3a43948e">MSR_P6_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab57e0a7a2aa9a86eca71d07d3a43948e">MSR_P6_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_CTL is defined as MC0_CTL in SDM. MSR_P6_MC1_CTL is defined as MC1_CTL in SDM. MSR_P6_MC2_CTL is defined as MC2_CTL in SDM. MSR_P6_MC3_CTL is defined as MC3_CTL in SDM. MSR_P6_MC4_CTL is defined as MC4_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7f3e60ae7cfdb7a18bdafb2a412fb1d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC0_MISC&#160;&#160;&#160;0x00000403</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defined in MCA architecture but not implemented in the P6 family processors.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MC0_MISC (0x00000403) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a7f3e60ae7cfdb7a18bdafb2a412fb1d3">MSR_P6_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a7f3e60ae7cfdb7a18bdafb2a412fb1d3">MSR_P6_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_MISC is defined as MC0_MISC in SDM. MSR_P6_MC1_MISC is defined as MC1_MISC in SDM. MSR_P6_MC2_MISC is defined as MC2_MISC in SDM. MSR_P6_MC3_MISC is defined as MC3_MISC in SDM. MSR_P6_MC4_MISC is defined as MC4_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a63a463302c5f5ac363dc041a9f0c4c04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC0_STATUS&#160;&#160;&#160;0x00000401</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit definitions for MSR_P6_MC4_STATUS are the same as MSR_P6_MC0_STATUS, except bits 0, 4, 57, and 61 are hardcoded to 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a2e7b2b90e53a6c3b1eab78e9a9285647">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a63a463302c5f5ac363dc041a9f0c4c04">MSR_P6_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a63a463302c5f5ac363dc041a9f0c4c04">MSR_P6_MC0_STATUS</a>, Msr.<a class="code" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a2e7b2b90e53a6c3b1eab78e9a9285647">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_STATUS is defined as MC0_STATUS in SDM. MSR_P6_MC1_STATUS is defined as MC1_STATUS in SDM. MSR_P6_MC2_STATUS is defined as MC2_STATUS in SDM. MSR_P6_MC3_STATUS is defined as MC3_STATUS in SDM. MSR_P6_MC4_STATUS is defined as MC4_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a45cccc0126395b162bbf4f66288f9343"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC1_ADDR&#160;&#160;&#160;0x00000406</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSR_P6_MC4_ADDR is defined in MCA architecture but not implemented in P6 Family processors.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MC0_ADDR (0x00000402) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a78d1bb2654c12e6c0755a66153981e85">MSR_P6_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a78d1bb2654c12e6c0755a66153981e85">MSR_P6_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_ADDR is defined as MC0_ADDR in SDM. MSR_P6_MC1_ADDR is defined as MC1_ADDR in SDM. MSR_P6_MC2_ADDR is defined as MC2_ADDR in SDM. MSR_P6_MC3_ADDR is defined as MC3_ADDR in SDM. MSR_P6_MC4_ADDR is defined as MC4_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7ee749313499942f089e28439f230155"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC1_CTL&#160;&#160;&#160;0x00000404</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MC0_CTL (0x00000400) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab57e0a7a2aa9a86eca71d07d3a43948e">MSR_P6_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab57e0a7a2aa9a86eca71d07d3a43948e">MSR_P6_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_CTL is defined as MC0_CTL in SDM. MSR_P6_MC1_CTL is defined as MC1_CTL in SDM. MSR_P6_MC2_CTL is defined as MC2_CTL in SDM. MSR_P6_MC3_CTL is defined as MC3_CTL in SDM. MSR_P6_MC4_CTL is defined as MC4_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6b2e8464135c11eb33b9c58671792b64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC1_MISC&#160;&#160;&#160;0x00000407</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defined in MCA architecture but not implemented in the P6 family processors.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MC0_MISC (0x00000403) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a7f3e60ae7cfdb7a18bdafb2a412fb1d3">MSR_P6_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a7f3e60ae7cfdb7a18bdafb2a412fb1d3">MSR_P6_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_MISC is defined as MC0_MISC in SDM. MSR_P6_MC1_MISC is defined as MC1_MISC in SDM. MSR_P6_MC2_MISC is defined as MC2_MISC in SDM. MSR_P6_MC3_MISC is defined as MC3_MISC in SDM. MSR_P6_MC4_MISC is defined as MC4_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad0f524722c88e8ce5acfc517d479e020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC1_STATUS&#160;&#160;&#160;0x00000405</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit definitions for MSR_P6_MC4_STATUS are the same as MSR_P6_MC0_STATUS, except bits 0, 4, 57, and 61 are hardcoded to 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a2e7b2b90e53a6c3b1eab78e9a9285647">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a63a463302c5f5ac363dc041a9f0c4c04">MSR_P6_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a63a463302c5f5ac363dc041a9f0c4c04">MSR_P6_MC0_STATUS</a>, Msr.<a class="code" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a2e7b2b90e53a6c3b1eab78e9a9285647">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_STATUS is defined as MC0_STATUS in SDM. MSR_P6_MC1_STATUS is defined as MC1_STATUS in SDM. MSR_P6_MC2_STATUS is defined as MC2_STATUS in SDM. MSR_P6_MC3_STATUS is defined as MC3_STATUS in SDM. MSR_P6_MC4_STATUS is defined as MC4_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a82612866c80d1754d1415f8fa7da0c01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC2_ADDR&#160;&#160;&#160;0x0000040A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSR_P6_MC4_ADDR is defined in MCA architecture but not implemented in P6 Family processors.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MC0_ADDR (0x00000402) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a78d1bb2654c12e6c0755a66153981e85">MSR_P6_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a78d1bb2654c12e6c0755a66153981e85">MSR_P6_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_ADDR is defined as MC0_ADDR in SDM. MSR_P6_MC1_ADDR is defined as MC1_ADDR in SDM. MSR_P6_MC2_ADDR is defined as MC2_ADDR in SDM. MSR_P6_MC3_ADDR is defined as MC3_ADDR in SDM. MSR_P6_MC4_ADDR is defined as MC4_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac8048b99116b8fac10ca4c9727031497"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC2_CTL&#160;&#160;&#160;0x00000408</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MC0_CTL (0x00000400) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab57e0a7a2aa9a86eca71d07d3a43948e">MSR_P6_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab57e0a7a2aa9a86eca71d07d3a43948e">MSR_P6_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_CTL is defined as MC0_CTL in SDM. MSR_P6_MC1_CTL is defined as MC1_CTL in SDM. MSR_P6_MC2_CTL is defined as MC2_CTL in SDM. MSR_P6_MC3_CTL is defined as MC3_CTL in SDM. MSR_P6_MC4_CTL is defined as MC4_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a212bda87e90b5d1fcb8aa9f7bd41ceaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC2_MISC&#160;&#160;&#160;0x0000040B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defined in MCA architecture but not implemented in the P6 family processors.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MC0_MISC (0x00000403) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a7f3e60ae7cfdb7a18bdafb2a412fb1d3">MSR_P6_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a7f3e60ae7cfdb7a18bdafb2a412fb1d3">MSR_P6_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_MISC is defined as MC0_MISC in SDM. MSR_P6_MC1_MISC is defined as MC1_MISC in SDM. MSR_P6_MC2_MISC is defined as MC2_MISC in SDM. MSR_P6_MC3_MISC is defined as MC3_MISC in SDM. MSR_P6_MC4_MISC is defined as MC4_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aac82f4edcf405b4ae55770188099f31d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC2_STATUS&#160;&#160;&#160;0x00000409</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit definitions for MSR_P6_MC4_STATUS are the same as MSR_P6_MC0_STATUS, except bits 0, 4, 57, and 61 are hardcoded to 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a2e7b2b90e53a6c3b1eab78e9a9285647">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a63a463302c5f5ac363dc041a9f0c4c04">MSR_P6_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a63a463302c5f5ac363dc041a9f0c4c04">MSR_P6_MC0_STATUS</a>, Msr.<a class="code" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a2e7b2b90e53a6c3b1eab78e9a9285647">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_STATUS is defined as MC0_STATUS in SDM. MSR_P6_MC1_STATUS is defined as MC1_STATUS in SDM. MSR_P6_MC2_STATUS is defined as MC2_STATUS in SDM. MSR_P6_MC3_STATUS is defined as MC3_STATUS in SDM. MSR_P6_MC4_STATUS is defined as MC4_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a28496787fb0d26380afabd11df25a9ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC3_ADDR&#160;&#160;&#160;0x00000412</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSR_P6_MC4_ADDR is defined in MCA architecture but not implemented in P6 Family processors.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MC0_ADDR (0x00000402) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a78d1bb2654c12e6c0755a66153981e85">MSR_P6_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a78d1bb2654c12e6c0755a66153981e85">MSR_P6_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_ADDR is defined as MC0_ADDR in SDM. MSR_P6_MC1_ADDR is defined as MC1_ADDR in SDM. MSR_P6_MC2_ADDR is defined as MC2_ADDR in SDM. MSR_P6_MC3_ADDR is defined as MC3_ADDR in SDM. MSR_P6_MC4_ADDR is defined as MC4_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8e274a5aa5bc6cf07f25d17cc3105e21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC3_CTL&#160;&#160;&#160;0x00000410</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MC0_CTL (0x00000400) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab57e0a7a2aa9a86eca71d07d3a43948e">MSR_P6_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab57e0a7a2aa9a86eca71d07d3a43948e">MSR_P6_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_CTL is defined as MC0_CTL in SDM. MSR_P6_MC1_CTL is defined as MC1_CTL in SDM. MSR_P6_MC2_CTL is defined as MC2_CTL in SDM. MSR_P6_MC3_CTL is defined as MC3_CTL in SDM. MSR_P6_MC4_CTL is defined as MC4_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6a5dcd8b4cf295f84a7bc879a88dbcc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC3_MISC&#160;&#160;&#160;0x00000413</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defined in MCA architecture but not implemented in the P6 family processors.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MC0_MISC (0x00000403) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a7f3e60ae7cfdb7a18bdafb2a412fb1d3">MSR_P6_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a7f3e60ae7cfdb7a18bdafb2a412fb1d3">MSR_P6_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_MISC is defined as MC0_MISC in SDM. MSR_P6_MC1_MISC is defined as MC1_MISC in SDM. MSR_P6_MC2_MISC is defined as MC2_MISC in SDM. MSR_P6_MC3_MISC is defined as MC3_MISC in SDM. MSR_P6_MC4_MISC is defined as MC4_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a29b717a508412f7affeb436a55ec648c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC3_STATUS&#160;&#160;&#160;0x00000411</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit definitions for MSR_P6_MC4_STATUS are the same as MSR_P6_MC0_STATUS, except bits 0, 4, 57, and 61 are hardcoded to 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a2e7b2b90e53a6c3b1eab78e9a9285647">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a63a463302c5f5ac363dc041a9f0c4c04">MSR_P6_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a63a463302c5f5ac363dc041a9f0c4c04">MSR_P6_MC0_STATUS</a>, Msr.<a class="code" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a2e7b2b90e53a6c3b1eab78e9a9285647">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_STATUS is defined as MC0_STATUS in SDM. MSR_P6_MC1_STATUS is defined as MC1_STATUS in SDM. MSR_P6_MC2_STATUS is defined as MC2_STATUS in SDM. MSR_P6_MC3_STATUS is defined as MC3_STATUS in SDM. MSR_P6_MC4_STATUS is defined as MC4_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4b7cab4e6de626a4cf80d3cc8682d06e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC4_ADDR&#160;&#160;&#160;0x0000040E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSR_P6_MC4_ADDR is defined in MCA architecture but not implemented in P6 Family processors.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MC0_ADDR (0x00000402) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a78d1bb2654c12e6c0755a66153981e85">MSR_P6_MC0_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a78d1bb2654c12e6c0755a66153981e85">MSR_P6_MC0_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_ADDR is defined as MC0_ADDR in SDM. MSR_P6_MC1_ADDR is defined as MC1_ADDR in SDM. MSR_P6_MC2_ADDR is defined as MC2_ADDR in SDM. MSR_P6_MC3_ADDR is defined as MC3_ADDR in SDM. MSR_P6_MC4_ADDR is defined as MC4_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a09f5b6b2ba6a395d30ddc826c9370dad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC4_CTL&#160;&#160;&#160;0x0000040C</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MC0_CTL (0x00000400) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab57e0a7a2aa9a86eca71d07d3a43948e">MSR_P6_MC0_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab57e0a7a2aa9a86eca71d07d3a43948e">MSR_P6_MC0_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_CTL is defined as MC0_CTL in SDM. MSR_P6_MC1_CTL is defined as MC1_CTL in SDM. MSR_P6_MC2_CTL is defined as MC2_CTL in SDM. MSR_P6_MC3_CTL is defined as MC3_CTL in SDM. MSR_P6_MC4_CTL is defined as MC4_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a988c917d2c5437ec7a511a8ebf08026a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC4_MISC&#160;&#160;&#160;0x0000040F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defined in MCA architecture but not implemented in the P6 family processors.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MC0_MISC (0x00000403) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a7f3e60ae7cfdb7a18bdafb2a412fb1d3">MSR_P6_MC0_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a7f3e60ae7cfdb7a18bdafb2a412fb1d3">MSR_P6_MC0_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_MISC is defined as MC0_MISC in SDM. MSR_P6_MC1_MISC is defined as MC1_MISC in SDM. MSR_P6_MC2_MISC is defined as MC2_MISC in SDM. MSR_P6_MC3_MISC is defined as MC3_MISC in SDM. MSR_P6_MC4_MISC is defined as MC4_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab29bda8d4db8318a80a63a17bcd31e16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MC4_STATUS&#160;&#160;&#160;0x0000040D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit definitions for MSR_P6_MC4_STATUS are the same as MSR_P6_MC0_STATUS, except bits 0, 4, 57, and 61 are hardcoded to 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MCn_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_P6_MC_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a2e7b2b90e53a6c3b1eab78e9a9285647">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a63a463302c5f5ac363dc041a9f0c4c04">MSR_P6_MC0_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a63a463302c5f5ac363dc041a9f0c4c04">MSR_P6_MC0_STATUS</a>, Msr.<a class="code" href="union_m_s_r___p6___m_c___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a2e7b2b90e53a6c3b1eab78e9a9285647">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MC0_STATUS is defined as MC0_STATUS in SDM. MSR_P6_MC1_STATUS is defined as MC1_STATUS in SDM. MSR_P6_MC2_STATUS is defined as MC2_STATUS in SDM. MSR_P6_MC3_STATUS is defined as MC3_STATUS in SDM. MSR_P6_MC4_STATUS is defined as MC4_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae35fc1bb1975fc38545b24c60a37b8a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MCG_CAP&#160;&#160;&#160;0x00000179</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MCG_CAP (0x00000179) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ae35fc1bb1975fc38545b24c60a37b8a2">MSR_P6_MCG_CAP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ae35fc1bb1975fc38545b24c60a37b8a2">MSR_P6_MCG_CAP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MCG_CAP is defined as MCG_CAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a360008c21eeddbc440c9ba3f489585d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MCG_CTL&#160;&#160;&#160;0x0000017B</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MCG_CTL (0x0000017B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a360008c21eeddbc440c9ba3f489585d1">MSR_P6_MCG_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a360008c21eeddbc440c9ba3f489585d1">MSR_P6_MCG_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MCG_CTL is defined as MCG_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab50c396c37e68112c5adfb1fcfdc3e6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MCG_STATUS&#160;&#160;&#160;0x0000017A</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MCG_STATUS (0x0000017A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab50c396c37e68112c5adfb1fcfdc3e6b">MSR_P6_MCG_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab50c396c37e68112c5adfb1fcfdc3e6b">MSR_P6_MCG_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MCG_STATUS is defined as MCG_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a23d595cf34a784bc5613bd1855fcc811"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRCAP&#160;&#160;&#160;0x000000FE</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRCAP (0x000000FE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a23d595cf34a784bc5613bd1855fcc811">MSR_P6_MTRRCAP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a23d595cf34a784bc5613bd1855fcc811">MSR_P6_MTRRCAP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRCAP is defined as MTRRCAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a47915ad81862de17dda3b88773b5f591"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRDEFTYPE&#160;&#160;&#160;0x000002FF</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRDEFTYPE (0x000002FF) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___m_t_r_r_d_e_f_t_y_p_e___r_e_g_i_s_t_e_r.html">MSR_P6_MTRRDEFTYPE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___m_t_r_r_d_e_f_t_y_p_e___r_e_g_i_s_t_e_r.html">MSR_P6_MTRRDEFTYPE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___m_t_r_r_d_e_f_t_y_p_e___r_e_g_i_s_t_e_r.html">MSR_P6_MTRRDEFTYPE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___m_t_r_r_d_e_f_t_y_p_e___r_e_g_i_s_t_e_r.html#aa9cfbb8941f3fccfbf04d55a66618257">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a47915ad81862de17dda3b88773b5f591">MSR_P6_MTRRDEFTYPE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a47915ad81862de17dda3b88773b5f591">MSR_P6_MTRRDEFTYPE</a>, Msr.<a class="code" href="union_m_s_r___p6___m_t_r_r_d_e_f_t_y_p_e___r_e_g_i_s_t_e_r.html#aa9cfbb8941f3fccfbf04d55a66618257">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRDEFTYPE is defined as MTRRDEFTYPE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a46d2cf8f1d63d6cfeafe301d53cb5cde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRFIX16K_80000&#160;&#160;&#160;0x00000258</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRFIX16K_80000 (0x00000258) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a46d2cf8f1d63d6cfeafe301d53cb5cde">MSR_P6_MTRRFIX16K_80000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a46d2cf8f1d63d6cfeafe301d53cb5cde">MSR_P6_MTRRFIX16K_80000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRFIX16K_80000 is defined as MTRRFIX16K_80000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a164c49606240130f19f71d8f86c81188"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRFIX16K_A0000&#160;&#160;&#160;0x00000259</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRFIX16K_A0000 (0x00000259) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a164c49606240130f19f71d8f86c81188">MSR_P6_MTRRFIX16K_A0000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a164c49606240130f19f71d8f86c81188">MSR_P6_MTRRFIX16K_A0000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRFIX16K_A0000 is defined as MTRRFIX16K_A0000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7ac0aa1d72a20ab28901ae88d638faca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRFIX4K_C0000&#160;&#160;&#160;0x00000268</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRFIX4K_C0000 (0x00000268) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a7ac0aa1d72a20ab28901ae88d638faca">MSR_P6_MTRRFIX4K_C0000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a7ac0aa1d72a20ab28901ae88d638faca">MSR_P6_MTRRFIX4K_C0000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRFIX4K_C0000 is defined as MTRRFIX4K_C0000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac5c3f23c95f66a1ff94c74af8fd86b71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRFIX4K_C8000&#160;&#160;&#160;0x00000269</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRFIX4K_C8000 (0x00000269) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ac5c3f23c95f66a1ff94c74af8fd86b71">MSR_P6_MTRRFIX4K_C8000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ac5c3f23c95f66a1ff94c74af8fd86b71">MSR_P6_MTRRFIX4K_C8000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRFIX4K_C8000 is defined as MTRRFIX4K_C8000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac30d91f3f8b5f0b2bc4deac1b46b0be0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRFIX4K_D0000&#160;&#160;&#160;0x0000026A</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRFIX4K_D0000 (0x0000026A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ac30d91f3f8b5f0b2bc4deac1b46b0be0">MSR_P6_MTRRFIX4K_D0000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ac30d91f3f8b5f0b2bc4deac1b46b0be0">MSR_P6_MTRRFIX4K_D0000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRFIX4K_D0000 is defined as MTRRFIX4K_D0000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa461b02d6a8ab76fbc97c437a879315a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRFIX4K_D8000&#160;&#160;&#160;0x0000026B</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRFIX4K_D8000 (0x0000026B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#aa461b02d6a8ab76fbc97c437a879315a">MSR_P6_MTRRFIX4K_D8000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#aa461b02d6a8ab76fbc97c437a879315a">MSR_P6_MTRRFIX4K_D8000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRFIX4K_D8000 is defined as MTRRFIX4K_D8000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2ac69df4ecd3aabf93a300d8cc48c7a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRFIX4K_E0000&#160;&#160;&#160;0x0000026C</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRFIX4K_E0000 (0x0000026C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a2ac69df4ecd3aabf93a300d8cc48c7a1">MSR_P6_MTRRFIX4K_E0000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a2ac69df4ecd3aabf93a300d8cc48c7a1">MSR_P6_MTRRFIX4K_E0000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRFIX4K_E0000 is defined as MTRRFIX4K_E0000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abc8dd7abb897982eb19a5a720e5a07ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRFIX4K_E8000&#160;&#160;&#160;0x0000026D</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRFIX4K_E8000 (0x0000026D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#abc8dd7abb897982eb19a5a720e5a07ac">MSR_P6_MTRRFIX4K_E8000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#abc8dd7abb897982eb19a5a720e5a07ac">MSR_P6_MTRRFIX4K_E8000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRFIX4K_E8000 is defined as MTRRFIX4K_E8000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4ac57bb8cddad59becf0d5fc590b2d68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRFIX4K_F0000&#160;&#160;&#160;0x0000026E</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRFIX4K_F0000 (0x0000026E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a4ac57bb8cddad59becf0d5fc590b2d68">MSR_P6_MTRRFIX4K_F0000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a4ac57bb8cddad59becf0d5fc590b2d68">MSR_P6_MTRRFIX4K_F0000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRFIX4K_F0000 is defined as MTRRFIX4K_F0000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adc311b5df190a6713b039c71e841b973"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRFIX4K_F8000&#160;&#160;&#160;0x0000026F</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRFIX4K_F8000 (0x0000026F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#adc311b5df190a6713b039c71e841b973">MSR_P6_MTRRFIX4K_F8000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#adc311b5df190a6713b039c71e841b973">MSR_P6_MTRRFIX4K_F8000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRFIX4K_F8000 is defined as MTRRFIX4K_F8000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac8e24ee560b898a5640e7d37e1d4149c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRFIX64K_00000&#160;&#160;&#160;0x00000250</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRFIX64K_00000 (0x00000250) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ac8e24ee560b898a5640e7d37e1d4149c">MSR_P6_MTRRFIX64K_00000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ac8e24ee560b898a5640e7d37e1d4149c">MSR_P6_MTRRFIX64K_00000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRFIX64K_00000 is defined as MTRRFIX64K_00000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af8ac42f0af52d6a02696373ca9755128"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSBASE0&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_P6_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_P6_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_P6_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_P6_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_P6_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_P6_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_P6_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7cb55d46c77b1394a400fd13732f4587"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSBASE1&#160;&#160;&#160;0x00000202</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_P6_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_P6_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_P6_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_P6_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_P6_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_P6_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_P6_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac4a7ef8afb2bc32efbebb21877b92dba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSBASE2&#160;&#160;&#160;0x00000204</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_P6_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_P6_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_P6_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_P6_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_P6_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_P6_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_P6_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab2fb61fd945bbf7c93b864979b4e2cd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSBASE3&#160;&#160;&#160;0x00000206</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_P6_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_P6_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_P6_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_P6_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_P6_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_P6_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_P6_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9d48723a24d931abeaeeb58c4b9e856f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSBASE4&#160;&#160;&#160;0x00000208</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_P6_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_P6_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_P6_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_P6_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_P6_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_P6_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_P6_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6eda4ce0a634e077dbd2ce2f417908bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSBASE5&#160;&#160;&#160;0x0000020A</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_P6_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_P6_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_P6_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_P6_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_P6_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_P6_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_P6_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ace8c0d8d5032809de910b9ce0da38b41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSBASE6&#160;&#160;&#160;0x0000020C</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_P6_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_P6_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_P6_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_P6_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_P6_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_P6_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_P6_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaaf969a4b0deaa2d0b5c8c70fca4ce6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSBASE7&#160;&#160;&#160;0x0000020E</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#af8ac42f0af52d6a02696373ca9755128">MSR_P6_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_P6_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_P6_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_P6_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_P6_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_P6_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_P6_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_P6_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab2e0fdacadcf32237ac8c1d8d2882fae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSMASK0&#160;&#160;&#160;0x00000201</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_P6_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_P6_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_P6_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_P6_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_P6_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_P6_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_P6_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6832ad6c93d616f28955da020ed9aa0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSMASK1&#160;&#160;&#160;0x00000203</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_P6_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_P6_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_P6_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_P6_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_P6_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_P6_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_P6_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4258d003cb3b336d54c732b8e39be24e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSMASK2&#160;&#160;&#160;0x00000205</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_P6_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_P6_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_P6_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_P6_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_P6_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_P6_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_P6_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1e184ede4e33d6f52e72fbbe48541637"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSMASK3&#160;&#160;&#160;0x00000207</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_P6_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_P6_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_P6_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_P6_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_P6_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_P6_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_P6_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a01203dc23b7b63ac3508c4571e671cb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSMASK4&#160;&#160;&#160;0x00000209</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_P6_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_P6_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_P6_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_P6_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_P6_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_P6_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_P6_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4da524320e1658f4c9fc54feeda991e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSMASK5&#160;&#160;&#160;0x0000020B</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_P6_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_P6_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_P6_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_P6_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_P6_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_P6_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_P6_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab40547744db03860c57e6ef90a916953"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSMASK6&#160;&#160;&#160;0x0000020D</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_P6_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_P6_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_P6_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_P6_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_P6_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_P6_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_P6_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8070507cd6da44ec6c4dfe7b9d5248fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_MTRRPHYSMASK7&#160;&#160;&#160;0x0000020F</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_MTRRPHYSMASKn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab2e0fdacadcf32237ac8c1d8d2882fae">MSR_P6_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_P6_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_P6_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_P6_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_P6_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_P6_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_P6_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_P6_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad741a4fcceb40832991e99264cdf3aa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_P5_MC_ADDR&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 2.22, "MSRs in Pentium Processors.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_P5_MC_ADDR (0x00000000) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ad741a4fcceb40832991e99264cdf3aa9">MSR_P6_P5_MC_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ad741a4fcceb40832991e99264cdf3aa9">MSR_P6_P5_MC_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_P5_MC_ADDR is defined as P5_MC_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1d7c8d590a56ab9b73114bc68e2480bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_P5_MC_TYPE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 2.22, "MSRs in Pentium Processors.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_P5_MC_TYPE (0x00000001) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a1d7c8d590a56ab9b73114bc68e2480bb">MSR_P6_P5_MC_TYPE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a1d7c8d590a56ab9b73114bc68e2480bb">MSR_P6_P5_MC_TYPE</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_P5_MC_TYPE is defined as P5_MC_TYPE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae90b6f312b9728495720fd80d591f38a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_PERFCTR0&#160;&#160;&#160;0x000000C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_PERFCTR0 (0x000000C1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ae90b6f312b9728495720fd80d591f38a">MSR_P6_PERFCTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ae90b6f312b9728495720fd80d591f38a">MSR_P6_PERFCTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_PERFCTR0 is defined as PERFCTR0 in SDM. MSR_P6_PERFCTR1 is defined as PERFCTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a54601695abf9012e3e017f0060f817c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_PERFCTR1&#160;&#160;&#160;0x000000C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_PERFCTR0 (0x000000C1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ae90b6f312b9728495720fd80d591f38a">MSR_P6_PERFCTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ae90b6f312b9728495720fd80d591f38a">MSR_P6_PERFCTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_PERFCTR0 is defined as PERFCTR0 in SDM. MSR_P6_PERFCTR1 is defined as PERFCTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a00db236ea2b4353760f3a491c8ea56b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_PERFEVTSEL0&#160;&#160;&#160;0x00000186</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_PERFEVTSELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_P6_PERFEVTSEL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_P6_PERFEVTSEL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_P6_PERFEVTSEL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a66c224751f9a8bd3801d4b6807bfe9de">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a00db236ea2b4353760f3a491c8ea56b6">MSR_P6_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a00db236ea2b4353760f3a491c8ea56b6">MSR_P6_PERFEVTSEL0</a>, Msr.<a class="code" href="union_m_s_r___p6___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a66c224751f9a8bd3801d4b6807bfe9de">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_PERFEVTSEL0 is defined as PERFEVTSEL0 in SDM. MSR_P6_PERFEVTSEL1 is defined as PERFEVTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa989fdb99cbd97000e19153e4c7c46c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_PERFEVTSEL1&#160;&#160;&#160;0x00000187</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_PERFEVTSELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_P6_PERFEVTSEL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_P6_PERFEVTSEL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_P6_PERFEVTSEL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a66c224751f9a8bd3801d4b6807bfe9de">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a00db236ea2b4353760f3a491c8ea56b6">MSR_P6_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a00db236ea2b4353760f3a491c8ea56b6">MSR_P6_PERFEVTSEL0</a>, Msr.<a class="code" href="union_m_s_r___p6___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a66c224751f9a8bd3801d4b6807bfe9de">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_PERFEVTSEL0 is defined as PERFEVTSEL0 in SDM. MSR_P6_PERFEVTSEL1 is defined as PERFEVTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab7a1a714b8e98deb8ed3f9df53115487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_SYSENTER_CS_MSR&#160;&#160;&#160;0x00000174</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CS register target for CPL 0 code.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_SYSENTER_CS_MSR (0x00000174) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab7a1a714b8e98deb8ed3f9df53115487">MSR_P6_SYSENTER_CS_MSR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ab7a1a714b8e98deb8ed3f9df53115487">MSR_P6_SYSENTER_CS_MSR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_SYSENTER_CS_MSR is defined as SYSENTER_CS_MSR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae972e7aa71708edc4c0c06a6a4a185e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_SYSENTER_EIP_MSR&#160;&#160;&#160;0x00000176</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPL 0 code entry point.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_SYSENTER_EIP_MSR (0x00000176) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#ae972e7aa71708edc4c0c06a6a4a185e2">MSR_P6_SYSENTER_EIP_MSR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#ae972e7aa71708edc4c0c06a6a4a185e2">MSR_P6_SYSENTER_EIP_MSR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_SYSENTER_EIP_MSR is defined as SYSENTER_EIP_MSR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0c41acefdc6c913eac6e99904633704e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_SYSENTER_ESP_MSR&#160;&#160;&#160;0x00000175</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stack pointer for CPL 0 stack.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_SYSENTER_ESP_MSR (0x00000175) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a0c41acefdc6c913eac6e99904633704e">MSR_P6_SYSENTER_ESP_MSR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a0c41acefdc6c913eac6e99904633704e">MSR_P6_SYSENTER_ESP_MSR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_SYSENTER_ESP_MSR is defined as SYSENTER_ESP_MSR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a96dec2fc8c2afc06752c42eb9ff13443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_TEST_CTL&#160;&#160;&#160;0x00000033</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Test Control Register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_TEST_CTL (0x00000033) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___t_e_s_t___c_t_l___r_e_g_i_s_t_e_r.html">MSR_P6_TEST_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p6___t_e_s_t___c_t_l___r_e_g_i_s_t_e_r.html">MSR_P6_TEST_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p6___t_e_s_t___c_t_l___r_e_g_i_s_t_e_r.html">MSR_P6_TEST_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p6___t_e_s_t___c_t_l___r_e_g_i_s_t_e_r.html#aa0866f8de2e1707931e9a7baca7f8b0e">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a96dec2fc8c2afc06752c42eb9ff13443">MSR_P6_TEST_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a96dec2fc8c2afc06752c42eb9ff13443">MSR_P6_TEST_CTL</a>, Msr.<a class="code" href="union_m_s_r___p6___t_e_s_t___c_t_l___r_e_g_i_s_t_e_r.html#aa0866f8de2e1707931e9a7baca7f8b0e">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_TEST_CTL is defined as TEST_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a30327bfb66f522ab5c5bf35084de3c91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_P6_TSC&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 17.17, "Time-Stamp Counter.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_P6_TSC (0x00000010) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_p6_msr_8h.html#a30327bfb66f522ab5c5bf35084de3c91">MSR_P6_TSC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_p6_msr_8h.html#a30327bfb66f522ab5c5bf35084de3c91">MSR_P6_TSC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_P6_TSC is defined as TSC in SDM. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c048fdeadf06364e9318d2cbb3390051.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_525332e2e2b2ed96fb8f8316b580bf1e.html">Include</a></li><li class="navelem"><a class="el" href="dir_4926bea4d687c1b7ad5cb654162a97f8.html">Register</a></li><li class="navelem"><a class="el" href="dir_604a5b88e314d275dbc7aa59af9d0dd7.html">Intel</a></li><li class="navelem"><a class="el" href="dir_f6ac9f15c3cc694be683fac191e80c35.html">Msr</a></li><li class="navelem"><a class="el" href="_p6_msr_8h.html">P6Msr.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 02:59:37 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
