 
****************************************
Report : area
Design : Cgra_Hw
Version: P-2019.03
Date   : Sun Mar 24 07:20:30 2019
****************************************

Library(s) Used:

    um28nphhlogl30hsh140f_ffgbc0p99vn40c (File: /home/sihao/Synopsys/UMC_28nm/UltraHighDensity/LogicLibrary/30nm/HPC_plus/HVT/liberty/ccs/um28nphhlogl30hsh140f_ffgbc0p99vn40c.db)

Number of ports:                         8135
Number of nets:                        179635
Number of cells:                       171662
Number of combinational cells:         145055
Number of sequential cells:             24230
Number of macros/black boxes:               0
Number of buf/inv:                      37687
Number of references:                     204

Combinational area:              98208.263110
Buf/Inv area:                    14938.223861
Noncombinational area:           79992.861892
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                178201.125002
Total area:                 undefined
1
