

================================================================
== Vitis HLS Report for 'relu_stage_0_1'
================================================================
* Date:           Sat Jan 10 20:13:48 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.496 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8769|     8769|  87.690 us|  87.690 us|  8769|  8769|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48  |relu_stage_0_1_Pipeline_VITIS_LOOP_56_1  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55       |relu_stage_0_1_Pipeline_l_S_j_0_j1       |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i1  |     8768|     8768|       137|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       75|      219|    -|
|Memory               |        1|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       95|    -|
|Register             |        -|     -|       27|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|      102|      341|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48  |relu_stage_0_1_Pipeline_VITIS_LOOP_56_1  |        0|   0|  17|   74|    0|
    |grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55       |relu_stage_0_1_Pipeline_l_S_j_0_j1       |        0|   0|  58|  145|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |Total                                              |                                         |        0|   0|  75|  219|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |v18_U  |relu_stage_0_1_v18  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                    |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_77_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln54_fu_71_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  27|          15|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  31|          6|    1|          6|
    |ap_done       |   9|          2|    1|          2|
    |i1_fu_40      |   9|          2|    7|         14|
    |v18_address0  |  14|          3|    6|         18|
    |v18_ce0       |  14|          3|    1|          3|
    |v18_we0       |   9|          2|    1|          2|
    |v441_read     |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  95|         20|   18|         47|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                       |  5|   0|    5|          0|
    |ap_done_reg                                                     |  1|   0|    1|          0|
    |grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start_reg  |  1|   0|    1|          0|
    |grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start_reg       |  1|   0|    1|          0|
    |i1_fu_40                                                        |  7|   0|    7|          0|
    |tmp_3_cast_reg_115                                              |  6|   0|   12|          6|
    |trunc_ln65_reg_110                                              |  6|   0|    6|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           | 27|   0|   33|          6|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|v15_address0  |  out|   12|   ap_memory|             v15|         array|
|v15_ce0       |  out|    1|   ap_memory|             v15|         array|
|v15_we0       |  out|    1|   ap_memory|             v15|         array|
|v15_d0        |  out|   32|   ap_memory|             v15|         array|
|v441_dout     |   in|   32|     ap_fifo|            v441|       pointer|
|v441_empty_n  |   in|    1|     ap_fifo|            v441|       pointer|
|v441_read     |  out|    1|     ap_fifo|            v441|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

