Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  9 22:10:11 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -17.984ns  (required time - arrival time)
  Source:                 com_sprite_m/depth_calc/dividend_reg[39][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/imageBRO/BRAM_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.638ns  (logic 21.083ns (68.814%)  route 9.555ns (31.186%))
  Logic Levels:           29  (CARRY4=17 DSP48E1=4 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 11.933 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=2590, routed)        1.556    -0.973    com_sprite_m/depth_calc/clk_pixel
    SLICE_X13Y29         FDRE                                         r  com_sprite_m/depth_calc/dividend_reg[39][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  com_sprite_m/depth_calc/dividend_reg[39][10]/Q
                         net (fo=2, routed)           0.654     0.138    com_sprite_m/multiplier[10]
    SLICE_X12Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     0.534 r  com_sprite_m/sidel_x1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.534    com_sprite_m/sidel_x1__0_i_3_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.651 r  com_sprite_m/sidel_x1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.651    com_sprite_m/sidel_x1__0_i_2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.974 r  com_sprite_m/sidel_x1__0_i_1/O[1]
                         net (fo=4, routed)           0.944     1.917    com_sprite_m/sider_x2[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.033     5.950 r  com_sprite_m/sidel_y1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.952    com_sprite_m/sidel_y1__0_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     7.470 r  com_sprite_m/sidel_y1__1/P[17]
                         net (fo=2, routed)           0.618     8.088    com_sprite_m/sidel_y1__1_n_88
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.212 r  com_sprite_m/pos_y_321_i_35/O
                         net (fo=1, routed)           0.000     8.212    com_sprite_m/pos_y_321_i_35_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.792 r  com_sprite_m/pos_y_321_i_29/O[2]
                         net (fo=1, routed)           0.440     9.233    com_sprite_m/pos_y_321_i_29_n_5
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.302     9.535 r  com_sprite_m/pos_y_321_i_18/O
                         net (fo=1, routed)           0.000     9.535    com_sprite_m/pos_y_321_i_18_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.936 r  com_sprite_m/pos_y_321_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.936    com_sprite_m/pos_y_321_i_11_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.270 r  com_sprite_m/pos_y_321_i_10/O[1]
                         net (fo=1, routed)           0.459    10.729    com_sprite_m/sidel_y0[37]
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.303    11.032 r  com_sprite_m/pos_y_321_i_3/O
                         net (fo=2, routed)           1.156    12.188    com_sprite_m/sidel_y[37]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036    16.224 r  com_sprite_m/pos_y_321__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.280    com_sprite_m/pos_y_321__0_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.798 r  com_sprite_m/pos_y_321__1/P[0]
                         net (fo=9, routed)           1.041    18.839    com_sprite_m/imageBRO/BRAM_reg_0_i_613_0[0]
    SLICE_X11Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.963 r  com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_77/O
                         net (fo=1, routed)           0.000    18.963    com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_77_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.543 r  com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_66/O[2]
                         net (fo=3, routed)           0.323    19.865    com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_66_n_5
    SLICE_X9Y65          LUT3 (Prop_lut3_I1_O)        0.302    20.167 r  com_sprite_m/imageBRO/BRAM_reg_0_i_433/O
                         net (fo=1, routed)           0.352    20.519    com_sprite_m/imageBRO/BRAM_reg_0_i_433_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.915 r  com_sprite_m/imageBRO/BRAM_reg_0_i_312/CO[3]
                         net (fo=1, routed)           0.000    20.915    com_sprite_m/imageBRO/BRAM_reg_0_i_312_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.238 r  com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_32/O[1]
                         net (fo=1, routed)           0.805    22.043    com_sprite_m/imageBRO/pos_y_320[21]
    SLICE_X9Y56          LUT2 (Prop_lut2_I1_O)        0.306    22.349 r  com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_13/O
                         net (fo=1, routed)           0.000    22.349    com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_13_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.929 r  com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_4/O[2]
                         net (fo=4, routed)           0.360    23.289    com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_9_0[1]
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    23.967 r  com_sprite_m/imageBRO/BRAM_reg_0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.967    com_sprite_m/imageBRO/BRAM_reg_0_i_99_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.186 r  com_sprite_m/imageBRO/BRAM_reg_0_i_111/O[0]
                         net (fo=1, routed)           0.390    24.576    com_sprite_m/imageBRO/pos_y[23]
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    25.451 r  com_sprite_m/imageBRO/BRAM_reg_0_i_48/O[2]
                         net (fo=3, routed)           0.469    25.920    com_sprite_m/imageBRO/image_addr3[12]
    SLICE_X7Y53          LUT2 (Prop_lut2_I1_O)        0.302    26.222 r  com_sprite_m/imageBRO/BRAM_reg_0_i_96/O
                         net (fo=1, routed)           0.000    26.222    com_sprite_m/imageBRO/BRAM_reg_0_i_96_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.623 r  com_sprite_m/imageBRO/BRAM_reg_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.623    com_sprite_m/imageBRO/BRAM_reg_0_i_39_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.957 r  com_sprite_m/imageBRO/BRAM_reg_0_i_25/O[1]
                         net (fo=1, routed)           0.632    27.589    com_sprite_m/imageBRO/image_addr1[11]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    28.290 r  com_sprite_m/imageBRO/BRAM_reg_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.290    com_sprite_m/imageBRO/BRAM_reg_0_i_21_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.512 r  com_sprite_m/imageBRO/BRAM_reg_0_i_15/O[0]
                         net (fo=1, routed)           0.315    28.827    com_sprite_m/imageBRO/image_addr0[13]
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.299    29.126 r  com_sprite_m/imageBRO/BRAM_reg_0_i_1__0/O
                         net (fo=1, routed)           0.539    29.665    com_sprite_m/imageBRO/image_addr[13]
    RAMB36_X0Y10         RAMB36E1                                     r  com_sprite_m/imageBRO/BRAM_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=2590, routed)        1.476    11.933    com_sprite_m/imageBRO/clk_pixel
    RAMB36_X0Y10         RAMB36E1                                     r  com_sprite_m/imageBRO/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.482    12.415    
                         clock uncertainty           -0.168    12.247    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    11.681    com_sprite_m/imageBRO/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                         -29.665    
  -------------------------------------------------------------------
                         slack                                -17.984    




