|DE2_70_Default
beat_i[0] => Mux0.IN3
beat_i[0] => beat_o[0].DATAIN
beat_i[1] => Mux0.IN2
beat_i[1] => beat_o[1].DATAIN
beat_i[2] => Mux0.IN1
beat_i[2] => beat_o[2].DATAIN
beat_i[3] => Mux0.IN0
beat_i[3] => beat_o[3].DATAIN
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => tmp1.OUTPUTSELECT
inc_i[0] => bpm_o.OUTPUTSELECT
inc_i[0] => bpm_o.OUTPUTSELECT
inc_i[0] => bpm_o.OUTPUTSELECT
inc_i[0] => bpm_o.OUTPUTSELECT
inc_i[0] => bpm_o.OUTPUTSELECT
inc_i[0] => bpm_o.OUTPUTSELECT
inc_i[0] => bpm_o.OUTPUTSELECT
inc_i[0] => bpm_o.OUTPUTSELECT
inc_i[0] => bpm_o.OUTPUTSELECT
inc_i[0] => bpm_o.OUTPUTSELECT
inc_i[1] => always1.IN0
inc_i[1] => always1.IN1
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => tmp2.OUTPUTSELECT
dec_i[0] => bpm_o.OUTPUTSELECT
dec_i[0] => bpm_o.OUTPUTSELECT
dec_i[0] => bpm_o.OUTPUTSELECT
dec_i[0] => bpm_o.OUTPUTSELECT
dec_i[0] => bpm_o.OUTPUTSELECT
dec_i[0] => bpm_o.OUTPUTSELECT
dec_i[0] => bpm_o.OUTPUTSELECT
dec_i[0] => bpm_o.OUTPUTSELECT
dec_i[0] => bpm_o.OUTPUTSELECT
dec_i[0] => bpm_o.OUTPUTSELECT
dec_i[1] => always1.IN1
dec_i[1] => always1.IN1
switch_led_o <= iSW[17].DB_MAX_OUTPUT_PORT_TYPE
bpm_ss1_o[0] <= three_digit_ss:tds.port1
bpm_ss1_o[1] <= three_digit_ss:tds.port1
bpm_ss1_o[2] <= three_digit_ss:tds.port1
bpm_ss1_o[3] <= three_digit_ss:tds.port1
bpm_ss1_o[4] <= three_digit_ss:tds.port1
bpm_ss1_o[5] <= three_digit_ss:tds.port1
bpm_ss1_o[6] <= three_digit_ss:tds.port1
bpm_ss2_o[0] <= three_digit_ss:tds.port2
bpm_ss2_o[1] <= three_digit_ss:tds.port2
bpm_ss2_o[2] <= three_digit_ss:tds.port2
bpm_ss2_o[3] <= three_digit_ss:tds.port2
bpm_ss2_o[4] <= three_digit_ss:tds.port2
bpm_ss2_o[5] <= three_digit_ss:tds.port2
bpm_ss2_o[6] <= three_digit_ss:tds.port2
bpm_ss3_o[0] <= three_digit_ss:tds.port3
bpm_ss3_o[1] <= three_digit_ss:tds.port3
bpm_ss3_o[2] <= three_digit_ss:tds.port3
bpm_ss3_o[3] <= three_digit_ss:tds.port3
bpm_ss3_o[4] <= three_digit_ss:tds.port3
bpm_ss3_o[5] <= three_digit_ss:tds.port3
bpm_ss3_o[6] <= three_digit_ss:tds.port3
beat_o[0] <= beat_i[0].DB_MAX_OUTPUT_PORT_TYPE
beat_o[1] <= beat_i[1].DB_MAX_OUTPUT_PORT_TYPE
beat_o[2] <= beat_i[2].DB_MAX_OUTPUT_PORT_TYPE
beat_o[3] <= beat_i[3].DB_MAX_OUTPUT_PORT_TYPE
hex_trash_i[0] <= <VCC>
hex_trash_i[1] <= <VCC>
hex_trash_i[2] <= <VCC>
hex_trash_i[3] <= <VCC>
hex_trash_i[4] <= <VCC>
hex_trash_i[5] <= <VCC>
hex_trash_i[6] <= <VCC>
hex_trash_i[7] <= <VCC>
hex_trash_i[8] <= <VCC>
hex_trash_i[9] <= <VCC>
hex_trash_i[10] <= <VCC>
hex_trash_i[11] <= <VCC>
hex_trash_i[12] <= <VCC>
hex_trash_i[13] <= <VCC>
hex_trash_i[14] <= <VCC>
hex_trash_i[15] <= <VCC>
hex_trash_i[16] <= <VCC>
hex_trash_i[17] <= <VCC>
hex_trash_i[18] <= <VCC>
hex_trash_i[19] <= <VCC>
hex_trash_i[20] <= <VCC>
hex_trash_i[21] <= <VCC>
hex_trash_i[22] <= <VCC>
hex_trash_i[23] <= <VCC>
hex_trash_i[24] <= <VCC>
hex_trash_i[25] <= <VCC>
hex_trash_i[26] <= <VCC>
hex_trash_i[27] <= <VCC>
hex_trash_i[28] <= <VCC>
hex_trash_i[29] <= <VCC>
hex_trash_i[30] <= <VCC>
hex_trash_i[31] <= <VCC>
hex_trash_i[32] <= <VCC>
hex_trash_i[33] <= <VCC>
hex_trash_i[34] <= <VCC>
hex_trash_i[35] <= <VCC>
hex_trash_i[36] <= <VCC>
hex_trash_i[37] <= <VCC>
hex_trash_i[38] <= <VCC>
hex_trash_i[39] <= <VCC>
hex_trash_i[40] <= <VCC>
hex_trash_i[41] <= <VCC>
hex_trash_i[42] <= <VCC>
hex_trash_i[43] <= <VCC>
iCLK_28 => iCLK_28.IN1
iCLK_50 => iCLK_50.IN2
iCLK_50_2 => ~NO_FANOUT~
iCLK_50_3 => ~NO_FANOUT~
iCLK_50_4 => ~NO_FANOUT~
iEXT_CLOCK => ~NO_FANOUT~
iSW[0] => ~NO_FANOUT~
iSW[1] => ~NO_FANOUT~
iSW[2] => ~NO_FANOUT~
iSW[3] => ~NO_FANOUT~
iSW[4] => ~NO_FANOUT~
iSW[5] => ~NO_FANOUT~
iSW[6] => ~NO_FANOUT~
iSW[7] => ~NO_FANOUT~
iSW[8] => ~NO_FANOUT~
iSW[9] => ~NO_FANOUT~
iSW[10] => ~NO_FANOUT~
iSW[11] => ~NO_FANOUT~
iSW[12] => ~NO_FANOUT~
iSW[13] => ~NO_FANOUT~
iSW[14] => ~NO_FANOUT~
iSW[15] => ~NO_FANOUT~
iSW[16] => ~NO_FANOUT~
iSW[17] => comb.IN1
iSW[17] => switch_led_o.DATAIN
oUART_TXD <= <GND>
iUART_RXD => ~NO_FANOUT~
oUART_CTS <= <GND>
iUART_RTS => ~NO_FANOUT~
oIRDA_TXD <= <GND>
iIRDA_RXD => iIRDA_RXD.IN1
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_DQ[16] <> DRAM_DQ[16]
DRAM_DQ[16] <> DRAM_DQ[16]
DRAM_DQ[17] <> DRAM_DQ[17]
DRAM_DQ[17] <> DRAM_DQ[17]
DRAM_DQ[18] <> DRAM_DQ[18]
DRAM_DQ[18] <> DRAM_DQ[18]
DRAM_DQ[19] <> DRAM_DQ[19]
DRAM_DQ[19] <> DRAM_DQ[19]
DRAM_DQ[20] <> DRAM_DQ[20]
DRAM_DQ[20] <> DRAM_DQ[20]
DRAM_DQ[21] <> DRAM_DQ[21]
DRAM_DQ[21] <> DRAM_DQ[21]
DRAM_DQ[22] <> DRAM_DQ[22]
DRAM_DQ[22] <> DRAM_DQ[22]
DRAM_DQ[23] <> DRAM_DQ[23]
DRAM_DQ[23] <> DRAM_DQ[23]
DRAM_DQ[24] <> DRAM_DQ[24]
DRAM_DQ[24] <> DRAM_DQ[24]
DRAM_DQ[25] <> DRAM_DQ[25]
DRAM_DQ[25] <> DRAM_DQ[25]
DRAM_DQ[26] <> DRAM_DQ[26]
DRAM_DQ[26] <> DRAM_DQ[26]
DRAM_DQ[27] <> DRAM_DQ[27]
DRAM_DQ[27] <> DRAM_DQ[27]
DRAM_DQ[28] <> DRAM_DQ[28]
DRAM_DQ[28] <> DRAM_DQ[28]
DRAM_DQ[29] <> DRAM_DQ[29]
DRAM_DQ[29] <> DRAM_DQ[29]
DRAM_DQ[30] <> DRAM_DQ[30]
DRAM_DQ[30] <> DRAM_DQ[30]
DRAM_DQ[31] <> DRAM_DQ[31]
DRAM_DQ[31] <> DRAM_DQ[31]
oDRAM0_A[0] <= <GND>
oDRAM0_A[1] <= <GND>
oDRAM0_A[2] <= <GND>
oDRAM0_A[3] <= <GND>
oDRAM0_A[4] <= <GND>
oDRAM0_A[5] <= <GND>
oDRAM0_A[6] <= <GND>
oDRAM0_A[7] <= <GND>
oDRAM0_A[8] <= <GND>
oDRAM0_A[9] <= <GND>
oDRAM0_A[10] <= <GND>
oDRAM0_A[11] <= <GND>
oDRAM0_A[12] <= <GND>
oDRAM1_A[0] <= <GND>
oDRAM1_A[1] <= <GND>
oDRAM1_A[2] <= <GND>
oDRAM1_A[3] <= <GND>
oDRAM1_A[4] <= <GND>
oDRAM1_A[5] <= <GND>
oDRAM1_A[6] <= <GND>
oDRAM1_A[7] <= <GND>
oDRAM1_A[8] <= <GND>
oDRAM1_A[9] <= <GND>
oDRAM1_A[10] <= <GND>
oDRAM1_A[11] <= <GND>
oDRAM1_A[12] <= <GND>
oDRAM0_LDQM0 <= <GND>
oDRAM1_LDQM0 <= <GND>
oDRAM0_UDQM1 <= <GND>
oDRAM1_UDQM1 <= <GND>
oDRAM0_WE_N <= <GND>
oDRAM1_WE_N <= <GND>
oDRAM0_CAS_N <= <GND>
oDRAM1_CAS_N <= <GND>
oDRAM0_RAS_N <= <GND>
oDRAM1_RAS_N <= <GND>
oDRAM0_CS_N <= <GND>
oDRAM1_CS_N <= <GND>
oDRAM0_BA[0] <= <GND>
oDRAM0_BA[1] <= <GND>
oDRAM1_BA[0] <= <GND>
oDRAM1_BA[1] <= <GND>
oDRAM0_CLK <= <GND>
oDRAM1_CLK <= <GND>
oDRAM0_CKE <= <GND>
oDRAM1_CKE <= <GND>
FLASH_DQ[0] <> flash_default_tester:flash1.FLASH_DQ
FLASH_DQ[1] <> flash_default_tester:flash1.FLASH_DQ
FLASH_DQ[2] <> flash_default_tester:flash1.FLASH_DQ
FLASH_DQ[3] <> flash_default_tester:flash1.FLASH_DQ
FLASH_DQ[4] <> flash_default_tester:flash1.FLASH_DQ
FLASH_DQ[5] <> flash_default_tester:flash1.FLASH_DQ
FLASH_DQ[6] <> flash_default_tester:flash1.FLASH_DQ
FLASH_DQ[7] <> flash_default_tester:flash1.FLASH_DQ
FLASH_DQ[8] <> flash_default_tester:flash1.FLASH_DQ
FLASH_DQ[9] <> flash_default_tester:flash1.FLASH_DQ
FLASH_DQ[10] <> flash_default_tester:flash1.FLASH_DQ
FLASH_DQ[11] <> flash_default_tester:flash1.FLASH_DQ
FLASH_DQ[12] <> flash_default_tester:flash1.FLASH_DQ
FLASH_DQ[13] <> flash_default_tester:flash1.FLASH_DQ
FLASH_DQ[14] <> flash_default_tester:flash1.FLASH_DQ
FLASH_DQ15_AM1 <> flash_default_tester:flash1.FLASH_DQ15_AM1
oFLASH_A[0] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[1] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[2] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[3] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[4] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[5] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[6] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[7] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[8] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[9] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[10] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[11] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[12] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[13] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[14] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[15] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[16] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[17] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[18] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[19] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[20] <= flash_default_tester:flash1.oFLASH_A
oFLASH_A[21] <= flash_default_tester:flash1.oFLASH_A
oFLASH_WE_N <= flash_default_tester:flash1.oFLASH_WE_N
oFLASH_RST_N <= flash_default_tester:flash1.oFLASH_RST_N
oFLASH_WP_N <= flash_default_tester:flash1.oFLASH_WP_N
iFLASH_RY_N => iFLASH_RY_N.IN1
oFLASH_BYTE_N <= flash_default_tester:flash1.oFLASH_BYTE_N
oFLASH_OE_N <= flash_default_tester:flash1.oFLASH_OE_N
oFLASH_CE_N <= flash_default_tester:flash1.oFLASH_CE_N
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_DQ[16] <> SRAM_DQ[16]
SRAM_DQ[16] <> SRAM_DQ[16]
SRAM_DQ[17] <> SRAM_DQ[17]
SRAM_DQ[17] <> SRAM_DQ[17]
SRAM_DQ[18] <> SRAM_DQ[18]
SRAM_DQ[18] <> SRAM_DQ[18]
SRAM_DQ[19] <> SRAM_DQ[19]
SRAM_DQ[19] <> SRAM_DQ[19]
SRAM_DQ[20] <> SRAM_DQ[20]
SRAM_DQ[20] <> SRAM_DQ[20]
SRAM_DQ[21] <> SRAM_DQ[21]
SRAM_DQ[21] <> SRAM_DQ[21]
SRAM_DQ[22] <> SRAM_DQ[22]
SRAM_DQ[22] <> SRAM_DQ[22]
SRAM_DQ[23] <> SRAM_DQ[23]
SRAM_DQ[23] <> SRAM_DQ[23]
SRAM_DQ[24] <> SRAM_DQ[24]
SRAM_DQ[24] <> SRAM_DQ[24]
SRAM_DQ[25] <> SRAM_DQ[25]
SRAM_DQ[25] <> SRAM_DQ[25]
SRAM_DQ[26] <> SRAM_DQ[26]
SRAM_DQ[26] <> SRAM_DQ[26]
SRAM_DQ[27] <> SRAM_DQ[27]
SRAM_DQ[27] <> SRAM_DQ[27]
SRAM_DQ[28] <> SRAM_DQ[28]
SRAM_DQ[28] <> SRAM_DQ[28]
SRAM_DQ[29] <> SRAM_DQ[29]
SRAM_DQ[29] <> SRAM_DQ[29]
SRAM_DQ[30] <> SRAM_DQ[30]
SRAM_DQ[30] <> SRAM_DQ[30]
SRAM_DQ[31] <> SRAM_DQ[31]
SRAM_DQ[31] <> SRAM_DQ[31]
SRAM_DPA[0] <> <UNC>
SRAM_DPA[1] <> <UNC>
SRAM_DPA[2] <> <UNC>
SRAM_DPA[3] <> <UNC>
oSRAM_A[0] <= <GND>
oSRAM_A[1] <= <GND>
oSRAM_A[2] <= <GND>
oSRAM_A[3] <= <GND>
oSRAM_A[4] <= <GND>
oSRAM_A[5] <= <GND>
oSRAM_A[6] <= <GND>
oSRAM_A[7] <= <GND>
oSRAM_A[8] <= <GND>
oSRAM_A[9] <= <GND>
oSRAM_A[10] <= <GND>
oSRAM_A[11] <= <GND>
oSRAM_A[12] <= <GND>
oSRAM_A[13] <= <GND>
oSRAM_A[14] <= <GND>
oSRAM_A[15] <= <GND>
oSRAM_A[16] <= <GND>
oSRAM_A[17] <= <GND>
oSRAM_A[18] <= <GND>
oSRAM_ADSC_N <= <GND>
oSRAM_ADSP_N <= <GND>
oSRAM_ADV_N <= <GND>
oSRAM_BE_N[0] <= <GND>
oSRAM_BE_N[1] <= <GND>
oSRAM_BE_N[2] <= <GND>
oSRAM_BE_N[3] <= <GND>
oSRAM_CE1_N <= <GND>
oSRAM_CE2 <= <GND>
oSRAM_CE3_N <= <GND>
oSRAM_CLK <= <GND>
oSRAM_GW_N <= <GND>
oSRAM_OE_N <= <GND>
oSRAM_WE_N <= <GND>
OTG_D[0] <> OTG_D[0]
OTG_D[1] <> OTG_D[1]
OTG_D[2] <> OTG_D[2]
OTG_D[3] <> OTG_D[3]
OTG_D[4] <> OTG_D[4]
OTG_D[5] <> OTG_D[5]
OTG_D[6] <> OTG_D[6]
OTG_D[7] <> OTG_D[7]
OTG_D[8] <> OTG_D[8]
OTG_D[9] <> OTG_D[9]
OTG_D[10] <> OTG_D[10]
OTG_D[11] <> OTG_D[11]
OTG_D[12] <> OTG_D[12]
OTG_D[13] <> OTG_D[13]
OTG_D[14] <> OTG_D[14]
OTG_D[15] <> OTG_D[15]
oOTG_A[0] <= <GND>
oOTG_A[1] <= <GND>
oOTG_CS_N <= <GND>
oOTG_OE_N <= <GND>
oOTG_WE_N <= <GND>
oOTG_RESET_N <= <GND>
OTG_FSPEED <> OTG_FSPEED
OTG_LSPEED <> OTG_LSPEED
iOTG_INT0 => ~NO_FANOUT~
iOTG_INT1 => ~NO_FANOUT~
iOTG_DREQ0 => ~NO_FANOUT~
iOTG_DREQ1 => ~NO_FANOUT~
oOTG_DACK0_N <= <GND>
oOTG_DACK1_N <= <GND>
SD_DAT <> SD_DAT
SD_DAT <> SD_DAT
SD_DAT <> SD_DAT
SD_DAT3 <> <VCC>
SD_DAT3 <> SD_DAT3
SD_CMD <> SD_CMD
oSD_CLK <= oSD_CLK.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_AV_Config:u3.I2C_SDAT
I2C_SDAT <> I2C_SDAT
oI2C_SCLK <= oI2C_SCLK.DB_MAX_OUTPUT_PORT_TYPE
PS2_KBDAT <> <UNC>
PS2_KBCLK <> <UNC>
PS2_MSDAT <> <UNC>
PS2_MSCLK <> <UNC>
oVGA_CLOCK <= VGA_Controller:u1.oVGA_CLOCK
oVGA_HS <= VGA_Controller:u1.oVGA_H_SYNC
oVGA_VS <= VGA_Controller:u1.oVGA_V_SYNC
oVGA_BLANK_N <= VGA_Controller:u1.oVGA_BLANK
oVGA_SYNC_N <= VGA_Controller:u1.oVGA_SYNC
oVGA_R[0] <= VGA_Controller:u1.oVGA_R
oVGA_R[1] <= VGA_Controller:u1.oVGA_R
oVGA_R[2] <= VGA_Controller:u1.oVGA_R
oVGA_R[3] <= VGA_Controller:u1.oVGA_R
oVGA_R[4] <= VGA_Controller:u1.oVGA_R
oVGA_R[5] <= VGA_Controller:u1.oVGA_R
oVGA_R[6] <= VGA_Controller:u1.oVGA_R
oVGA_R[7] <= VGA_Controller:u1.oVGA_R
oVGA_R[8] <= VGA_Controller:u1.oVGA_R
oVGA_R[9] <= VGA_Controller:u1.oVGA_R
oVGA_G[0] <= VGA_Controller:u1.oVGA_G
oVGA_G[1] <= VGA_Controller:u1.oVGA_G
oVGA_G[2] <= VGA_Controller:u1.oVGA_G
oVGA_G[3] <= VGA_Controller:u1.oVGA_G
oVGA_G[4] <= VGA_Controller:u1.oVGA_G
oVGA_G[5] <= VGA_Controller:u1.oVGA_G
oVGA_G[6] <= VGA_Controller:u1.oVGA_G
oVGA_G[7] <= VGA_Controller:u1.oVGA_G
oVGA_G[8] <= VGA_Controller:u1.oVGA_G
oVGA_G[9] <= VGA_Controller:u1.oVGA_G
oVGA_B[0] <= VGA_Controller:u1.oVGA_B
oVGA_B[1] <= VGA_Controller:u1.oVGA_B
oVGA_B[2] <= VGA_Controller:u1.oVGA_B
oVGA_B[3] <= VGA_Controller:u1.oVGA_B
oVGA_B[4] <= VGA_Controller:u1.oVGA_B
oVGA_B[5] <= VGA_Controller:u1.oVGA_B
oVGA_B[6] <= VGA_Controller:u1.oVGA_B
oVGA_B[7] <= VGA_Controller:u1.oVGA_B
oVGA_B[8] <= VGA_Controller:u1.oVGA_B
oVGA_B[9] <= VGA_Controller:u1.oVGA_B
ENET_D[0] <> ENET_D[0]
ENET_D[1] <> ENET_D[1]
ENET_D[2] <> ENET_D[2]
ENET_D[3] <> ENET_D[3]
ENET_D[4] <> ENET_D[4]
ENET_D[5] <> ENET_D[5]
ENET_D[6] <> ENET_D[6]
ENET_D[7] <> ENET_D[7]
ENET_D[8] <> ENET_D[8]
ENET_D[9] <> ENET_D[9]
ENET_D[10] <> ENET_D[10]
ENET_D[11] <> ENET_D[11]
ENET_D[12] <> ENET_D[12]
ENET_D[13] <> ENET_D[13]
ENET_D[14] <> ENET_D[14]
ENET_D[15] <> ENET_D[15]
oENET_CMD <= <GND>
oENET_CS_N <= <GND>
oENET_IOW_N <= <GND>
oENET_IOR_N <= <GND>
oENET_RESET_N <= <GND>
iENET_INT => ~NO_FANOUT~
oENET_CLK <= <GND>
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_ADCLRCK <> AUD_ADCLRCK
iAUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <> AUDIO_DAC:u4.oAUD_LRCK
AUD_DACLRCK <> AUD_DACLRCK
oAUD_DACDAT <= oAUD_DACDAT.DB_MAX_OUTPUT_PORT_TYPE
AUD_BCLK <> AUDIO_DAC:u4.oAUD_BCK
AUD_BCLK <> AUD_BCLK
oAUD_XCK <= AUD_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
iTD1_CLK27 => iTD1_CLK27.IN1
iTD1_D[0] => ~NO_FANOUT~
iTD1_D[1] => ~NO_FANOUT~
iTD1_D[2] => ~NO_FANOUT~
iTD1_D[3] => ~NO_FANOUT~
iTD1_D[4] => ~NO_FANOUT~
iTD1_D[5] => ~NO_FANOUT~
iTD1_D[6] => ~NO_FANOUT~
iTD1_D[7] => ~NO_FANOUT~
iTD1_HS => ~NO_FANOUT~
iTD1_VS => ~NO_FANOUT~
oTD1_RESET_N <= <VCC>
iTD2_CLK27 => ~NO_FANOUT~
iTD2_D[0] => ~NO_FANOUT~
iTD2_D[1] => ~NO_FANOUT~
iTD2_D[2] => ~NO_FANOUT~
iTD2_D[3] => ~NO_FANOUT~
iTD2_D[4] => ~NO_FANOUT~
iTD2_D[5] => ~NO_FANOUT~
iTD2_D[6] => ~NO_FANOUT~
iTD2_D[7] => ~NO_FANOUT~
iTD2_HS => ~NO_FANOUT~
iTD2_VS => ~NO_FANOUT~
oTD2_RESET_N <= <VCC>
GPIO_0[0] <> GPIO_0[0]
GPIO_0[1] <> GPIO_0[1]
GPIO_0[2] <> GPIO_0[2]
GPIO_0[3] <> GPIO_0[3]
GPIO_0[4] <> GPIO_0[4]
GPIO_0[5] <> GPIO_0[5]
GPIO_0[6] <> GPIO_0[6]
GPIO_0[7] <> GPIO_0[7]
GPIO_0[8] <> GPIO_0[8]
GPIO_0[9] <> GPIO_0[9]
GPIO_0[10] <> GPIO_0[10]
GPIO_0[11] <> GPIO_0[11]
GPIO_0[12] <> GPIO_0[12]
GPIO_0[13] <> GPIO_0[13]
GPIO_0[14] <> GPIO_0[14]
GPIO_0[15] <> GPIO_0[15]
GPIO_0[16] <> GPIO_0[16]
GPIO_0[17] <> GPIO_0[17]
GPIO_0[18] <> GPIO_0[18]
GPIO_0[19] <> GPIO_0[19]
GPIO_0[20] <> GPIO_0[20]
GPIO_0[21] <> GPIO_0[21]
GPIO_0[22] <> GPIO_0[22]
GPIO_0[23] <> GPIO_0[23]
GPIO_0[24] <> GPIO_0[24]
GPIO_0[25] <> GPIO_0[25]
GPIO_0[26] <> GPIO_0[26]
GPIO_0[27] <> GPIO_0[27]
GPIO_0[28] <> GPIO_0[28]
GPIO_0[29] <> GPIO_0[29]
GPIO_0[30] <> GPIO_0[30]
GPIO_0[31] <> GPIO_0[31]
GPIO_CLKIN_N0 => ~NO_FANOUT~
GPIO_CLKIN_P0 => ~NO_FANOUT~
GPIO_CLKOUT_N0 <> GPIO_CLKOUT_N0
GPIO_CLKOUT_P0 <> GPIO_CLKOUT_P0
GPIO_1[0] <> GPIO_1[0]
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> GPIO_1[2]
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> GPIO_1[4]
GPIO_1[5] <> GPIO_1[5]
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> GPIO_1[8]
GPIO_1[9] <> GPIO_1[9]
GPIO_1[10] <> GPIO_1[10]
GPIO_1[11] <> GPIO_1[11]
GPIO_1[12] <> GPIO_1[12]
GPIO_1[13] <> GPIO_1[13]
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> GPIO_1[15]
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> GPIO_1[18]
GPIO_1[19] <> GPIO_1[19]
GPIO_1[20] <> GPIO_1[20]
GPIO_1[21] <> GPIO_1[21]
GPIO_1[22] <> GPIO_1[22]
GPIO_1[23] <> GPIO_1[23]
GPIO_1[24] <> GPIO_1[24]
GPIO_1[25] <> GPIO_1[25]
GPIO_1[26] <> GPIO_1[26]
GPIO_1[27] <> GPIO_1[27]
GPIO_1[28] <> GPIO_1[28]
GPIO_1[29] <> GPIO_1[29]
GPIO_1[30] <> GPIO_1[30]
GPIO_1[31] <> GPIO_1[31]
GPIO_CLKIN_N1 => ~NO_FANOUT~
GPIO_CLKIN_P1 => ~NO_FANOUT~
GPIO_CLKOUT_N1 <> GPIO_CLKOUT_N1
GPIO_CLKOUT_P1 <> GPIO_CLKOUT_P1


|DE2_70_Default|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_Default|VGA_Audio_PLL:p1
areset => areset.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|DE2_70_Default|VGA_Audio_PLL:p1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2_70_Default|VGA_Controller:u1
iCursor_RGB_EN[0] => B_B.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R.OUTPUTSELECT
iCursor_RGB_EN[3] => always1.IN1
iCursor_X[0] => Equal0.IN53
iCursor_X[0] => Add5.IN22
iCursor_X[0] => Add7.IN22
iCursor_X[1] => Equal0.IN52
iCursor_X[1] => Add5.IN21
iCursor_X[1] => Add7.IN21
iCursor_X[2] => Add6.IN3
iCursor_X[3] => Add6.IN2
iCursor_X[4] => Add6.IN1
iCursor_X[5] => Add6.IN8
iCursor_X[6] => Add6.IN7
iCursor_X[7] => Add6.IN0
iCursor_X[8] => Add6.IN6
iCursor_X[9] => Add6.IN5
iCursor_Y[0] => Equal3.IN53
iCursor_Y[0] => Add8.IN22
iCursor_Y[0] => Add10.IN22
iCursor_Y[1] => Add9.IN1
iCursor_Y[2] => Add9.IN9
iCursor_Y[3] => Add9.IN8
iCursor_Y[4] => Add9.IN7
iCursor_Y[5] => Add9.IN0
iCursor_Y[6] => Add9.IN6
iCursor_Y[7] => Add9.IN5
iCursor_Y[8] => Add9.IN4
iCursor_Y[9] => Add9.IN3
iCursor_R[0] => Cur_Color_R.DATAB
iCursor_R[1] => Cur_Color_R.DATAB
iCursor_R[2] => Cur_Color_R.DATAB
iCursor_R[3] => Cur_Color_R.DATAB
iCursor_R[4] => Cur_Color_R.DATAB
iCursor_R[5] => Cur_Color_R.DATAB
iCursor_R[6] => Cur_Color_R.DATAB
iCursor_R[7] => Cur_Color_R.DATAB
iCursor_R[8] => Cur_Color_R.DATAB
iCursor_R[9] => Cur_Color_R.DATAB
iCursor_G[0] => Cur_Color_G.DATAB
iCursor_G[1] => Cur_Color_G.DATAB
iCursor_G[2] => Cur_Color_G.DATAB
iCursor_G[3] => Cur_Color_G.DATAB
iCursor_G[4] => Cur_Color_G.DATAB
iCursor_G[5] => Cur_Color_G.DATAB
iCursor_G[6] => Cur_Color_G.DATAB
iCursor_G[7] => Cur_Color_G.DATAB
iCursor_G[8] => Cur_Color_G.DATAB
iCursor_G[9] => Cur_Color_G.DATAB
iCursor_B[0] => Cur_Color_B.DATAB
iCursor_B[1] => Cur_Color_B.DATAB
iCursor_B[2] => Cur_Color_B.DATAB
iCursor_B[3] => Cur_Color_B.DATAB
iCursor_B[4] => Cur_Color_B.DATAB
iCursor_B[5] => Cur_Color_B.DATAB
iCursor_B[6] => Cur_Color_B.DATAB
iCursor_B[7] => Cur_Color_B.DATAB
iCursor_B[8] => Cur_Color_B.DATAB
iCursor_B[9] => Cur_Color_B.DATAB
iRed[0] => Cur_Color_R.DATAA
iRed[0] => Cur_Color_R.DATAA
iRed[1] => Cur_Color_R.DATAA
iRed[1] => Cur_Color_R.DATAA
iRed[2] => Cur_Color_R.DATAA
iRed[2] => Cur_Color_R.DATAA
iRed[3] => Cur_Color_R.DATAA
iRed[3] => Cur_Color_R.DATAA
iRed[4] => Cur_Color_R.DATAA
iRed[4] => Cur_Color_R.DATAA
iRed[5] => Cur_Color_R.DATAA
iRed[5] => Cur_Color_R.DATAA
iRed[6] => Cur_Color_R.DATAA
iRed[6] => Cur_Color_R.DATAA
iRed[7] => Cur_Color_R.DATAA
iRed[7] => Cur_Color_R.DATAA
iRed[8] => Cur_Color_R.DATAA
iRed[8] => Cur_Color_R.DATAA
iRed[9] => Cur_Color_R.DATAA
iRed[9] => Cur_Color_R.DATAA
iGreen[0] => Cur_Color_G.DATAA
iGreen[0] => Cur_Color_G.DATAA
iGreen[1] => Cur_Color_G.DATAA
iGreen[1] => Cur_Color_G.DATAA
iGreen[2] => Cur_Color_G.DATAA
iGreen[2] => Cur_Color_G.DATAA
iGreen[3] => Cur_Color_G.DATAA
iGreen[3] => Cur_Color_G.DATAA
iGreen[4] => Cur_Color_G.DATAA
iGreen[4] => Cur_Color_G.DATAA
iGreen[5] => Cur_Color_G.DATAA
iGreen[5] => Cur_Color_G.DATAA
iGreen[6] => Cur_Color_G.DATAA
iGreen[6] => Cur_Color_G.DATAA
iGreen[7] => Cur_Color_G.DATAA
iGreen[7] => Cur_Color_G.DATAA
iGreen[8] => Cur_Color_G.DATAA
iGreen[8] => Cur_Color_G.DATAA
iGreen[9] => Cur_Color_G.DATAA
iGreen[9] => Cur_Color_G.DATAA
iBlue[0] => Cur_Color_B.DATAA
iBlue[0] => Cur_Color_B.DATAA
iBlue[1] => Cur_Color_B.DATAA
iBlue[1] => Cur_Color_B.DATAA
iBlue[2] => Cur_Color_B.DATAA
iBlue[2] => Cur_Color_B.DATAA
iBlue[3] => Cur_Color_B.DATAA
iBlue[3] => Cur_Color_B.DATAA
iBlue[4] => Cur_Color_B.DATAA
iBlue[4] => Cur_Color_B.DATAA
iBlue[5] => Cur_Color_B.DATAA
iBlue[5] => Cur_Color_B.DATAA
iBlue[6] => Cur_Color_B.DATAA
iBlue[6] => Cur_Color_B.DATAA
iBlue[7] => Cur_Color_B.DATAA
iBlue[7] => Cur_Color_B.DATAA
iBlue[8] => Cur_Color_B.DATAA
iBlue[8] => Cur_Color_B.DATAA
iBlue[9] => Cur_Color_B.DATAA
iBlue[9] => Cur_Color_B.DATAA
oAddress[0] <= oAddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= oAddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= oAddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= oAddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= oAddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= oAddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= oAddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= oAddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= oAddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= oAddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[10] <= oAddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[11] <= oAddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[12] <= oAddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[13] <= oAddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[14] <= oAddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[15] <= oAddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[16] <= oAddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[17] <= oAddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[18] <= oAddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[19] <= oAddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[0] <= oCoord_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= oCoord_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= oCoord_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= oCoord_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= oCoord_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= oCoord_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= oCoord_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= oCoord_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= oCoord_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= oCoord_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= oCoord_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= oCoord_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= oCoord_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= oCoord_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= oCoord_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= oCoord_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= oCoord_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= oCoord_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= oCoord_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= oCoord_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= R_R[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= R_R[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= R_R[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= R_R[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= R_R[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= R_R[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= R_R[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= R_R[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= R_R[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= R_R[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= G_G[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= G_G[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= G_G[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= G_G[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= G_G[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= G_G[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= G_G[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= G_G[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= G_G[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= G_G[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= B_B[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= B_B[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= B_B[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= B_B[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= B_B[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= B_B[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= B_B[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= B_B[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= B_B[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= B_B[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => B_B[0].CLK
iCLK => B_B[1].CLK
iCLK => B_B[2].CLK
iCLK => B_B[3].CLK
iCLK => B_B[4].CLK
iCLK => B_B[5].CLK
iCLK => B_B[6].CLK
iCLK => B_B[7].CLK
iCLK => B_B[8].CLK
iCLK => B_B[9].CLK
iCLK => G_G[0].CLK
iCLK => G_G[1].CLK
iCLK => G_G[2].CLK
iCLK => G_G[3].CLK
iCLK => G_G[4].CLK
iCLK => G_G[5].CLK
iCLK => G_G[6].CLK
iCLK => G_G[7].CLK
iCLK => G_G[8].CLK
iCLK => G_G[9].CLK
iCLK => R_R[0].CLK
iCLK => R_R[1].CLK
iCLK => R_R[2].CLK
iCLK => R_R[3].CLK
iCLK => R_R[4].CLK
iCLK => R_R[5].CLK
iCLK => R_R[6].CLK
iCLK => R_R[7].CLK
iCLK => R_R[8].CLK
iCLK => R_R[9].CLK
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => Cur_Color_B[0].CLK
iCLK => Cur_Color_B[1].CLK
iCLK => Cur_Color_B[2].CLK
iCLK => Cur_Color_B[3].CLK
iCLK => Cur_Color_B[4].CLK
iCLK => Cur_Color_B[5].CLK
iCLK => Cur_Color_B[6].CLK
iCLK => Cur_Color_B[7].CLK
iCLK => Cur_Color_B[8].CLK
iCLK => Cur_Color_B[9].CLK
iCLK => Cur_Color_G[0].CLK
iCLK => Cur_Color_G[1].CLK
iCLK => Cur_Color_G[2].CLK
iCLK => Cur_Color_G[3].CLK
iCLK => Cur_Color_G[4].CLK
iCLK => Cur_Color_G[5].CLK
iCLK => Cur_Color_G[6].CLK
iCLK => Cur_Color_G[7].CLK
iCLK => Cur_Color_G[8].CLK
iCLK => Cur_Color_G[9].CLK
iCLK => Cur_Color_R[0].CLK
iCLK => Cur_Color_R[1].CLK
iCLK => Cur_Color_R[2].CLK
iCLK => Cur_Color_R[3].CLK
iCLK => Cur_Color_R[4].CLK
iCLK => Cur_Color_R[5].CLK
iCLK => Cur_Color_R[6].CLK
iCLK => Cur_Color_R[7].CLK
iCLK => Cur_Color_R[8].CLK
iCLK => Cur_Color_R[9].CLK
iCLK => oAddress[0]~reg0.CLK
iCLK => oAddress[1]~reg0.CLK
iCLK => oAddress[2]~reg0.CLK
iCLK => oAddress[3]~reg0.CLK
iCLK => oAddress[4]~reg0.CLK
iCLK => oAddress[5]~reg0.CLK
iCLK => oAddress[6]~reg0.CLK
iCLK => oAddress[7]~reg0.CLK
iCLK => oAddress[8]~reg0.CLK
iCLK => oAddress[9]~reg0.CLK
iCLK => oAddress[10]~reg0.CLK
iCLK => oAddress[11]~reg0.CLK
iCLK => oAddress[12]~reg0.CLK
iCLK => oAddress[13]~reg0.CLK
iCLK => oAddress[14]~reg0.CLK
iCLK => oAddress[15]~reg0.CLK
iCLK => oAddress[16]~reg0.CLK
iCLK => oAddress[17]~reg0.CLK
iCLK => oAddress[18]~reg0.CLK
iCLK => oAddress[19]~reg0.CLK
iCLK => oCoord_Y[0]~reg0.CLK
iCLK => oCoord_Y[1]~reg0.CLK
iCLK => oCoord_Y[2]~reg0.CLK
iCLK => oCoord_Y[3]~reg0.CLK
iCLK => oCoord_Y[4]~reg0.CLK
iCLK => oCoord_Y[5]~reg0.CLK
iCLK => oCoord_Y[6]~reg0.CLK
iCLK => oCoord_Y[7]~reg0.CLK
iCLK => oCoord_Y[8]~reg0.CLK
iCLK => oCoord_Y[9]~reg0.CLK
iCLK => oCoord_X[0]~reg0.CLK
iCLK => oCoord_X[1]~reg0.CLK
iCLK => oCoord_X[2]~reg0.CLK
iCLK => oCoord_X[3]~reg0.CLK
iCLK => oCoord_X[4]~reg0.CLK
iCLK => oCoord_X[5]~reg0.CLK
iCLK => oCoord_X[6]~reg0.CLK
iCLK => oCoord_X[7]~reg0.CLK
iCLK => oCoord_X[8]~reg0.CLK
iCLK => oCoord_X[9]~reg0.CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oAddress[0]~reg0.ACLR
iRST_N => oAddress[1]~reg0.ACLR
iRST_N => oAddress[2]~reg0.ACLR
iRST_N => oAddress[3]~reg0.ACLR
iRST_N => oAddress[4]~reg0.ACLR
iRST_N => oAddress[5]~reg0.ACLR
iRST_N => oAddress[6]~reg0.ACLR
iRST_N => oAddress[7]~reg0.ACLR
iRST_N => oAddress[8]~reg0.ACLR
iRST_N => oAddress[9]~reg0.ACLR
iRST_N => oAddress[10]~reg0.ACLR
iRST_N => oAddress[11]~reg0.ACLR
iRST_N => oAddress[12]~reg0.ACLR
iRST_N => oAddress[13]~reg0.ACLR
iRST_N => oAddress[14]~reg0.ACLR
iRST_N => oAddress[15]~reg0.ACLR
iRST_N => oAddress[16]~reg0.ACLR
iRST_N => oAddress[17]~reg0.ACLR
iRST_N => oAddress[18]~reg0.ACLR
iRST_N => oAddress[19]~reg0.ACLR
iRST_N => oCoord_Y[0]~reg0.ACLR
iRST_N => oCoord_Y[1]~reg0.ACLR
iRST_N => oCoord_Y[2]~reg0.ACLR
iRST_N => oCoord_Y[3]~reg0.ACLR
iRST_N => oCoord_Y[4]~reg0.ACLR
iRST_N => oCoord_Y[5]~reg0.ACLR
iRST_N => oCoord_Y[6]~reg0.ACLR
iRST_N => oCoord_Y[7]~reg0.ACLR
iRST_N => oCoord_Y[8]~reg0.ACLR
iRST_N => oCoord_Y[9]~reg0.ACLR
iRST_N => oCoord_X[0]~reg0.ACLR
iRST_N => oCoord_X[1]~reg0.ACLR
iRST_N => oCoord_X[2]~reg0.ACLR
iRST_N => oCoord_X[3]~reg0.ACLR
iRST_N => oCoord_X[4]~reg0.ACLR
iRST_N => oCoord_X[5]~reg0.ACLR
iRST_N => oCoord_X[6]~reg0.ACLR
iRST_N => oCoord_X[7]~reg0.ACLR
iRST_N => oCoord_X[8]~reg0.ACLR
iRST_N => oCoord_X[9]~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => Cur_Color_B[0].ACLR
iRST_N => Cur_Color_B[1].ACLR
iRST_N => Cur_Color_B[2].ACLR
iRST_N => Cur_Color_B[3].ACLR
iRST_N => Cur_Color_B[4].ACLR
iRST_N => Cur_Color_B[5].ACLR
iRST_N => Cur_Color_B[6].ACLR
iRST_N => Cur_Color_B[7].ACLR
iRST_N => Cur_Color_B[8].ACLR
iRST_N => Cur_Color_B[9].ACLR
iRST_N => Cur_Color_G[0].ACLR
iRST_N => Cur_Color_G[1].ACLR
iRST_N => Cur_Color_G[2].ACLR
iRST_N => Cur_Color_G[3].ACLR
iRST_N => Cur_Color_G[4].ACLR
iRST_N => Cur_Color_G[5].ACLR
iRST_N => Cur_Color_G[6].ACLR
iRST_N => Cur_Color_G[7].ACLR
iRST_N => Cur_Color_G[8].ACLR
iRST_N => Cur_Color_G[9].ACLR
iRST_N => Cur_Color_R[0].ACLR
iRST_N => Cur_Color_R[1].ACLR
iRST_N => Cur_Color_R[2].ACLR
iRST_N => Cur_Color_R[3].ACLR
iRST_N => Cur_Color_R[4].ACLR
iRST_N => Cur_Color_R[5].ACLR
iRST_N => Cur_Color_R[6].ACLR
iRST_N => Cur_Color_R[7].ACLR
iRST_N => Cur_Color_R[8].ACLR
iRST_N => Cur_Color_R[9].ACLR


|DE2_70_Default|VGA_OSD_RAM:u2
oRed[0] <= oRed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= oRed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= oRed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= oRed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= oRed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= oRed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= oRed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= oRed[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= oRed[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oGreen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oGreen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= oGreen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= oGreen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= oGreen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= oGreen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= oGreen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= oGreen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= oGreen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= oGreen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oBlue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oBlue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= oBlue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= oBlue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= oBlue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= oBlue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= oBlue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= oBlue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= oBlue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= oBlue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iVGA_ADDR[0] => ADDR_d[0].DATAIN
iVGA_ADDR[1] => ADDR_d[1].DATAIN
iVGA_ADDR[2] => ADDR_d[2].DATAIN
iVGA_ADDR[3] => iVGA_ADDR[3].IN1
iVGA_ADDR[4] => iVGA_ADDR[4].IN1
iVGA_ADDR[5] => iVGA_ADDR[5].IN1
iVGA_ADDR[6] => iVGA_ADDR[6].IN1
iVGA_ADDR[7] => iVGA_ADDR[7].IN1
iVGA_ADDR[8] => iVGA_ADDR[8].IN1
iVGA_ADDR[9] => iVGA_ADDR[9].IN1
iVGA_ADDR[10] => iVGA_ADDR[10].IN1
iVGA_ADDR[11] => iVGA_ADDR[11].IN1
iVGA_ADDR[12] => iVGA_ADDR[12].IN1
iVGA_ADDR[13] => iVGA_ADDR[13].IN1
iVGA_ADDR[14] => iVGA_ADDR[14].IN1
iVGA_ADDR[15] => iVGA_ADDR[15].IN1
iVGA_ADDR[16] => iVGA_ADDR[16].IN1
iVGA_ADDR[17] => iVGA_ADDR[17].IN1
iVGA_ADDR[18] => iVGA_ADDR[18].IN1
iVGA_CLK => iVGA_CLK.IN1
iWR_DATA => iWR_DATA.IN1
iWR_ADDR[0] => _.IN1
iWR_ADDR[1] => _.IN1
iWR_ADDR[2] => _.IN1
iWR_ADDR[3] => iWR_ADDR[3].IN1
iWR_ADDR[4] => iWR_ADDR[4].IN1
iWR_ADDR[5] => iWR_ADDR[5].IN1
iWR_ADDR[6] => iWR_ADDR[6].IN1
iWR_ADDR[7] => iWR_ADDR[7].IN1
iWR_ADDR[8] => iWR_ADDR[8].IN1
iWR_ADDR[9] => iWR_ADDR[9].IN1
iWR_ADDR[10] => iWR_ADDR[10].IN1
iWR_ADDR[11] => iWR_ADDR[11].IN1
iWR_ADDR[12] => iWR_ADDR[12].IN1
iWR_ADDR[13] => iWR_ADDR[13].IN1
iWR_ADDR[14] => iWR_ADDR[14].IN1
iWR_ADDR[15] => iWR_ADDR[15].IN1
iWR_ADDR[16] => iWR_ADDR[16].IN1
iWR_ADDR[17] => iWR_ADDR[17].IN1
iWR_ADDR[18] => iWR_ADDR[18].IN1
iWR_EN => iWR_EN.IN1
iWR_CLK => iWR_CLK.IN1
iON_R[0] => oRed.DATAB
iON_R[1] => oRed.DATAB
iON_R[2] => oRed.DATAB
iON_R[3] => oRed.DATAB
iON_R[4] => oRed.DATAB
iON_R[5] => oRed.DATAB
iON_R[6] => oRed.DATAB
iON_R[7] => oRed.DATAB
iON_R[8] => oRed.DATAB
iON_R[9] => oRed.DATAB
iON_G[0] => oGreen.DATAB
iON_G[1] => oGreen.DATAB
iON_G[2] => oGreen.DATAB
iON_G[3] => oGreen.DATAB
iON_G[4] => oGreen.DATAB
iON_G[5] => oGreen.DATAB
iON_G[6] => oGreen.DATAB
iON_G[7] => oGreen.DATAB
iON_G[8] => oGreen.DATAB
iON_G[9] => oGreen.DATAB
iON_B[0] => oBlue.DATAB
iON_B[1] => oBlue.DATAB
iON_B[2] => oBlue.DATAB
iON_B[3] => oBlue.DATAB
iON_B[4] => oBlue.DATAB
iON_B[5] => oBlue.DATAB
iON_B[6] => oBlue.DATAB
iON_B[7] => oBlue.DATAB
iON_B[8] => oBlue.DATAB
iON_B[9] => oBlue.DATAB
iOFF_R[0] => oRed.DATAA
iOFF_R[1] => oRed.DATAA
iOFF_R[2] => oRed.DATAA
iOFF_R[3] => oRed.DATAA
iOFF_R[4] => oRed.DATAA
iOFF_R[5] => oRed.DATAA
iOFF_R[6] => oRed.DATAA
iOFF_R[7] => oRed.DATAA
iOFF_R[8] => oRed.DATAA
iOFF_R[9] => oRed.DATAA
iOFF_G[0] => oGreen.DATAA
iOFF_G[1] => oGreen.DATAA
iOFF_G[2] => oGreen.DATAA
iOFF_G[3] => oGreen.DATAA
iOFF_G[4] => oGreen.DATAA
iOFF_G[5] => oGreen.DATAA
iOFF_G[6] => oGreen.DATAA
iOFF_G[7] => oGreen.DATAA
iOFF_G[8] => oGreen.DATAA
iOFF_G[9] => oGreen.DATAA
iOFF_B[0] => oBlue.DATAA
iOFF_B[1] => oBlue.DATAA
iOFF_B[2] => oBlue.DATAA
iOFF_B[3] => oBlue.DATAA
iOFF_B[4] => oBlue.DATAA
iOFF_B[5] => oBlue.DATAA
iOFF_B[6] => oBlue.DATAA
iOFF_B[7] => oBlue.DATAA
iOFF_B[8] => oBlue.DATAA
iOFF_B[9] => oBlue.DATAA
iRST_N => ADDR_dd[0].ACLR
iRST_N => ADDR_dd[1].ACLR
iRST_N => ADDR_dd[2].ACLR
iRST_N => ADDR_d[0].ACLR
iRST_N => ADDR_d[1].ACLR
iRST_N => ADDR_d[2].ACLR
iRST_N => oBlue[0]~reg0.ACLR
iRST_N => oBlue[1]~reg0.ACLR
iRST_N => oBlue[2]~reg0.ACLR
iRST_N => oBlue[3]~reg0.ACLR
iRST_N => oBlue[4]~reg0.ACLR
iRST_N => oBlue[5]~reg0.ACLR
iRST_N => oBlue[6]~reg0.ACLR
iRST_N => oBlue[7]~reg0.ACLR
iRST_N => oBlue[8]~reg0.ACLR
iRST_N => oBlue[9]~reg0.ACLR
iRST_N => oGreen[0]~reg0.ACLR
iRST_N => oGreen[1]~reg0.ACLR
iRST_N => oGreen[2]~reg0.ACLR
iRST_N => oGreen[3]~reg0.ACLR
iRST_N => oGreen[4]~reg0.ACLR
iRST_N => oGreen[5]~reg0.ACLR
iRST_N => oGreen[6]~reg0.ACLR
iRST_N => oGreen[7]~reg0.ACLR
iRST_N => oGreen[8]~reg0.ACLR
iRST_N => oGreen[9]~reg0.ACLR
iRST_N => oRed[0]~reg0.ACLR
iRST_N => oRed[1]~reg0.ACLR
iRST_N => oRed[2]~reg0.ACLR
iRST_N => oRed[3]~reg0.ACLR
iRST_N => oRed[4]~reg0.ACLR
iRST_N => oRed[5]~reg0.ACLR
iRST_N => oRed[6]~reg0.ACLR
iRST_N => oRed[7]~reg0.ACLR
iRST_N => oRed[8]~reg0.ACLR
iRST_N => oRed[9]~reg0.ACLR


|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdaddress[14] => rdaddress[14].IN1
rdaddress[15] => rdaddress[15].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wraddress[14] => wraddress[14].IN1
wraddress[15] => wraddress[15].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component
wren_a => altsyncram_2c12:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2c12:auto_generated.data_a[0]
data_a[1] => altsyncram_2c12:auto_generated.data_a[1]
data_a[2] => altsyncram_2c12:auto_generated.data_a[2]
data_a[3] => altsyncram_2c12:auto_generated.data_a[3]
data_a[4] => altsyncram_2c12:auto_generated.data_a[4]
data_a[5] => altsyncram_2c12:auto_generated.data_a[5]
data_a[6] => altsyncram_2c12:auto_generated.data_a[6]
data_a[7] => altsyncram_2c12:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_2c12:auto_generated.address_a[0]
address_a[1] => altsyncram_2c12:auto_generated.address_a[1]
address_a[2] => altsyncram_2c12:auto_generated.address_a[2]
address_a[3] => altsyncram_2c12:auto_generated.address_a[3]
address_a[4] => altsyncram_2c12:auto_generated.address_a[4]
address_a[5] => altsyncram_2c12:auto_generated.address_a[5]
address_a[6] => altsyncram_2c12:auto_generated.address_a[6]
address_a[7] => altsyncram_2c12:auto_generated.address_a[7]
address_a[8] => altsyncram_2c12:auto_generated.address_a[8]
address_a[9] => altsyncram_2c12:auto_generated.address_a[9]
address_a[10] => altsyncram_2c12:auto_generated.address_a[10]
address_a[11] => altsyncram_2c12:auto_generated.address_a[11]
address_a[12] => altsyncram_2c12:auto_generated.address_a[12]
address_a[13] => altsyncram_2c12:auto_generated.address_a[13]
address_a[14] => altsyncram_2c12:auto_generated.address_a[14]
address_a[15] => altsyncram_2c12:auto_generated.address_a[15]
address_b[0] => altsyncram_2c12:auto_generated.address_b[0]
address_b[1] => altsyncram_2c12:auto_generated.address_b[1]
address_b[2] => altsyncram_2c12:auto_generated.address_b[2]
address_b[3] => altsyncram_2c12:auto_generated.address_b[3]
address_b[4] => altsyncram_2c12:auto_generated.address_b[4]
address_b[5] => altsyncram_2c12:auto_generated.address_b[5]
address_b[6] => altsyncram_2c12:auto_generated.address_b[6]
address_b[7] => altsyncram_2c12:auto_generated.address_b[7]
address_b[8] => altsyncram_2c12:auto_generated.address_b[8]
address_b[9] => altsyncram_2c12:auto_generated.address_b[9]
address_b[10] => altsyncram_2c12:auto_generated.address_b[10]
address_b[11] => altsyncram_2c12:auto_generated.address_b[11]
address_b[12] => altsyncram_2c12:auto_generated.address_b[12]
address_b[13] => altsyncram_2c12:auto_generated.address_b[13]
address_b[14] => altsyncram_2c12:auto_generated.address_b[14]
address_b[15] => altsyncram_2c12:auto_generated.address_b[15]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2c12:auto_generated.clock0
clock1 => altsyncram_2c12:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_2c12:auto_generated.q_b[0]
q_b[1] <= altsyncram_2c12:auto_generated.q_b[1]
q_b[2] <= altsyncram_2c12:auto_generated.q_b[2]
q_b[3] <= altsyncram_2c12:auto_generated.q_b[3]
q_b[4] <= altsyncram_2c12:auto_generated.q_b[4]
q_b[5] <= altsyncram_2c12:auto_generated.q_b[5]
q_b[6] <= altsyncram_2c12:auto_generated.q_b[6]
q_b[7] <= altsyncram_2c12:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated
address_a[0] => altsyncram_tj42:altsyncram1.address_b[0]
address_a[1] => altsyncram_tj42:altsyncram1.address_b[1]
address_a[2] => altsyncram_tj42:altsyncram1.address_b[2]
address_a[3] => altsyncram_tj42:altsyncram1.address_b[3]
address_a[4] => altsyncram_tj42:altsyncram1.address_b[4]
address_a[5] => altsyncram_tj42:altsyncram1.address_b[5]
address_a[6] => altsyncram_tj42:altsyncram1.address_b[6]
address_a[7] => altsyncram_tj42:altsyncram1.address_b[7]
address_a[8] => altsyncram_tj42:altsyncram1.address_b[8]
address_a[9] => altsyncram_tj42:altsyncram1.address_b[9]
address_a[10] => altsyncram_tj42:altsyncram1.address_b[10]
address_a[11] => altsyncram_tj42:altsyncram1.address_b[11]
address_a[12] => altsyncram_tj42:altsyncram1.address_b[12]
address_a[13] => altsyncram_tj42:altsyncram1.address_b[13]
address_a[14] => altsyncram_tj42:altsyncram1.address_b[14]
address_a[15] => altsyncram_tj42:altsyncram1.address_b[15]
address_b[0] => altsyncram_tj42:altsyncram1.address_a[0]
address_b[1] => altsyncram_tj42:altsyncram1.address_a[1]
address_b[2] => altsyncram_tj42:altsyncram1.address_a[2]
address_b[3] => altsyncram_tj42:altsyncram1.address_a[3]
address_b[4] => altsyncram_tj42:altsyncram1.address_a[4]
address_b[5] => altsyncram_tj42:altsyncram1.address_a[5]
address_b[6] => altsyncram_tj42:altsyncram1.address_a[6]
address_b[7] => altsyncram_tj42:altsyncram1.address_a[7]
address_b[8] => altsyncram_tj42:altsyncram1.address_a[8]
address_b[9] => altsyncram_tj42:altsyncram1.address_a[9]
address_b[10] => altsyncram_tj42:altsyncram1.address_a[10]
address_b[11] => altsyncram_tj42:altsyncram1.address_a[11]
address_b[12] => altsyncram_tj42:altsyncram1.address_a[12]
address_b[13] => altsyncram_tj42:altsyncram1.address_a[13]
address_b[14] => altsyncram_tj42:altsyncram1.address_a[14]
address_b[15] => altsyncram_tj42:altsyncram1.address_a[15]
clock0 => altsyncram_tj42:altsyncram1.clock1
clock1 => altsyncram_tj42:altsyncram1.clock0
data_a[0] => altsyncram_tj42:altsyncram1.data_b[0]
data_a[1] => altsyncram_tj42:altsyncram1.data_b[1]
data_a[2] => altsyncram_tj42:altsyncram1.data_b[2]
data_a[3] => altsyncram_tj42:altsyncram1.data_b[3]
data_a[4] => altsyncram_tj42:altsyncram1.data_b[4]
data_a[5] => altsyncram_tj42:altsyncram1.data_b[5]
data_a[6] => altsyncram_tj42:altsyncram1.data_b[6]
data_a[7] => altsyncram_tj42:altsyncram1.data_b[7]
q_b[0] <= altsyncram_tj42:altsyncram1.q_a[0]
q_b[1] <= altsyncram_tj42:altsyncram1.q_a[1]
q_b[2] <= altsyncram_tj42:altsyncram1.q_a[2]
q_b[3] <= altsyncram_tj42:altsyncram1.q_a[3]
q_b[4] <= altsyncram_tj42:altsyncram1.q_a[4]
q_b[5] <= altsyncram_tj42:altsyncram1.q_a[5]
q_b[6] <= altsyncram_tj42:altsyncram1.q_a[6]
q_b[7] <= altsyncram_tj42:altsyncram1.q_a[7]
wren_a => altsyncram_tj42:altsyncram1.clocken1
wren_a => altsyncram_tj42:altsyncram1.wren_b


|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[0] => ram_block2a32.PORTAADDR
address_a[0] => ram_block2a33.PORTAADDR
address_a[0] => ram_block2a34.PORTAADDR
address_a[0] => ram_block2a35.PORTAADDR
address_a[0] => ram_block2a36.PORTAADDR
address_a[0] => ram_block2a37.PORTAADDR
address_a[0] => ram_block2a38.PORTAADDR
address_a[0] => ram_block2a39.PORTAADDR
address_a[0] => ram_block2a40.PORTAADDR
address_a[0] => ram_block2a41.PORTAADDR
address_a[0] => ram_block2a42.PORTAADDR
address_a[0] => ram_block2a43.PORTAADDR
address_a[0] => ram_block2a44.PORTAADDR
address_a[0] => ram_block2a45.PORTAADDR
address_a[0] => ram_block2a46.PORTAADDR
address_a[0] => ram_block2a47.PORTAADDR
address_a[0] => ram_block2a48.PORTAADDR
address_a[0] => ram_block2a49.PORTAADDR
address_a[0] => ram_block2a50.PORTAADDR
address_a[0] => ram_block2a51.PORTAADDR
address_a[0] => ram_block2a52.PORTAADDR
address_a[0] => ram_block2a53.PORTAADDR
address_a[0] => ram_block2a54.PORTAADDR
address_a[0] => ram_block2a55.PORTAADDR
address_a[0] => ram_block2a56.PORTAADDR
address_a[0] => ram_block2a57.PORTAADDR
address_a[0] => ram_block2a58.PORTAADDR
address_a[0] => ram_block2a59.PORTAADDR
address_a[0] => ram_block2a60.PORTAADDR
address_a[0] => ram_block2a61.PORTAADDR
address_a[0] => ram_block2a62.PORTAADDR
address_a[0] => ram_block2a63.PORTAADDR
address_a[0] => ram_block2a64.PORTAADDR
address_a[0] => ram_block2a65.PORTAADDR
address_a[0] => ram_block2a66.PORTAADDR
address_a[0] => ram_block2a67.PORTAADDR
address_a[0] => ram_block2a68.PORTAADDR
address_a[0] => ram_block2a69.PORTAADDR
address_a[0] => ram_block2a70.PORTAADDR
address_a[0] => ram_block2a71.PORTAADDR
address_a[0] => ram_block2a72.PORTAADDR
address_a[0] => ram_block2a73.PORTAADDR
address_a[0] => ram_block2a74.PORTAADDR
address_a[0] => ram_block2a75.PORTAADDR
address_a[0] => ram_block2a76.PORTAADDR
address_a[0] => ram_block2a77.PORTAADDR
address_a[0] => ram_block2a78.PORTAADDR
address_a[0] => ram_block2a79.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[1] => ram_block2a32.PORTAADDR1
address_a[1] => ram_block2a33.PORTAADDR1
address_a[1] => ram_block2a34.PORTAADDR1
address_a[1] => ram_block2a35.PORTAADDR1
address_a[1] => ram_block2a36.PORTAADDR1
address_a[1] => ram_block2a37.PORTAADDR1
address_a[1] => ram_block2a38.PORTAADDR1
address_a[1] => ram_block2a39.PORTAADDR1
address_a[1] => ram_block2a40.PORTAADDR1
address_a[1] => ram_block2a41.PORTAADDR1
address_a[1] => ram_block2a42.PORTAADDR1
address_a[1] => ram_block2a43.PORTAADDR1
address_a[1] => ram_block2a44.PORTAADDR1
address_a[1] => ram_block2a45.PORTAADDR1
address_a[1] => ram_block2a46.PORTAADDR1
address_a[1] => ram_block2a47.PORTAADDR1
address_a[1] => ram_block2a48.PORTAADDR1
address_a[1] => ram_block2a49.PORTAADDR1
address_a[1] => ram_block2a50.PORTAADDR1
address_a[1] => ram_block2a51.PORTAADDR1
address_a[1] => ram_block2a52.PORTAADDR1
address_a[1] => ram_block2a53.PORTAADDR1
address_a[1] => ram_block2a54.PORTAADDR1
address_a[1] => ram_block2a55.PORTAADDR1
address_a[1] => ram_block2a56.PORTAADDR1
address_a[1] => ram_block2a57.PORTAADDR1
address_a[1] => ram_block2a58.PORTAADDR1
address_a[1] => ram_block2a59.PORTAADDR1
address_a[1] => ram_block2a60.PORTAADDR1
address_a[1] => ram_block2a61.PORTAADDR1
address_a[1] => ram_block2a62.PORTAADDR1
address_a[1] => ram_block2a63.PORTAADDR1
address_a[1] => ram_block2a64.PORTAADDR1
address_a[1] => ram_block2a65.PORTAADDR1
address_a[1] => ram_block2a66.PORTAADDR1
address_a[1] => ram_block2a67.PORTAADDR1
address_a[1] => ram_block2a68.PORTAADDR1
address_a[1] => ram_block2a69.PORTAADDR1
address_a[1] => ram_block2a70.PORTAADDR1
address_a[1] => ram_block2a71.PORTAADDR1
address_a[1] => ram_block2a72.PORTAADDR1
address_a[1] => ram_block2a73.PORTAADDR1
address_a[1] => ram_block2a74.PORTAADDR1
address_a[1] => ram_block2a75.PORTAADDR1
address_a[1] => ram_block2a76.PORTAADDR1
address_a[1] => ram_block2a77.PORTAADDR1
address_a[1] => ram_block2a78.PORTAADDR1
address_a[1] => ram_block2a79.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[2] => ram_block2a32.PORTAADDR2
address_a[2] => ram_block2a33.PORTAADDR2
address_a[2] => ram_block2a34.PORTAADDR2
address_a[2] => ram_block2a35.PORTAADDR2
address_a[2] => ram_block2a36.PORTAADDR2
address_a[2] => ram_block2a37.PORTAADDR2
address_a[2] => ram_block2a38.PORTAADDR2
address_a[2] => ram_block2a39.PORTAADDR2
address_a[2] => ram_block2a40.PORTAADDR2
address_a[2] => ram_block2a41.PORTAADDR2
address_a[2] => ram_block2a42.PORTAADDR2
address_a[2] => ram_block2a43.PORTAADDR2
address_a[2] => ram_block2a44.PORTAADDR2
address_a[2] => ram_block2a45.PORTAADDR2
address_a[2] => ram_block2a46.PORTAADDR2
address_a[2] => ram_block2a47.PORTAADDR2
address_a[2] => ram_block2a48.PORTAADDR2
address_a[2] => ram_block2a49.PORTAADDR2
address_a[2] => ram_block2a50.PORTAADDR2
address_a[2] => ram_block2a51.PORTAADDR2
address_a[2] => ram_block2a52.PORTAADDR2
address_a[2] => ram_block2a53.PORTAADDR2
address_a[2] => ram_block2a54.PORTAADDR2
address_a[2] => ram_block2a55.PORTAADDR2
address_a[2] => ram_block2a56.PORTAADDR2
address_a[2] => ram_block2a57.PORTAADDR2
address_a[2] => ram_block2a58.PORTAADDR2
address_a[2] => ram_block2a59.PORTAADDR2
address_a[2] => ram_block2a60.PORTAADDR2
address_a[2] => ram_block2a61.PORTAADDR2
address_a[2] => ram_block2a62.PORTAADDR2
address_a[2] => ram_block2a63.PORTAADDR2
address_a[2] => ram_block2a64.PORTAADDR2
address_a[2] => ram_block2a65.PORTAADDR2
address_a[2] => ram_block2a66.PORTAADDR2
address_a[2] => ram_block2a67.PORTAADDR2
address_a[2] => ram_block2a68.PORTAADDR2
address_a[2] => ram_block2a69.PORTAADDR2
address_a[2] => ram_block2a70.PORTAADDR2
address_a[2] => ram_block2a71.PORTAADDR2
address_a[2] => ram_block2a72.PORTAADDR2
address_a[2] => ram_block2a73.PORTAADDR2
address_a[2] => ram_block2a74.PORTAADDR2
address_a[2] => ram_block2a75.PORTAADDR2
address_a[2] => ram_block2a76.PORTAADDR2
address_a[2] => ram_block2a77.PORTAADDR2
address_a[2] => ram_block2a78.PORTAADDR2
address_a[2] => ram_block2a79.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[3] => ram_block2a32.PORTAADDR3
address_a[3] => ram_block2a33.PORTAADDR3
address_a[3] => ram_block2a34.PORTAADDR3
address_a[3] => ram_block2a35.PORTAADDR3
address_a[3] => ram_block2a36.PORTAADDR3
address_a[3] => ram_block2a37.PORTAADDR3
address_a[3] => ram_block2a38.PORTAADDR3
address_a[3] => ram_block2a39.PORTAADDR3
address_a[3] => ram_block2a40.PORTAADDR3
address_a[3] => ram_block2a41.PORTAADDR3
address_a[3] => ram_block2a42.PORTAADDR3
address_a[3] => ram_block2a43.PORTAADDR3
address_a[3] => ram_block2a44.PORTAADDR3
address_a[3] => ram_block2a45.PORTAADDR3
address_a[3] => ram_block2a46.PORTAADDR3
address_a[3] => ram_block2a47.PORTAADDR3
address_a[3] => ram_block2a48.PORTAADDR3
address_a[3] => ram_block2a49.PORTAADDR3
address_a[3] => ram_block2a50.PORTAADDR3
address_a[3] => ram_block2a51.PORTAADDR3
address_a[3] => ram_block2a52.PORTAADDR3
address_a[3] => ram_block2a53.PORTAADDR3
address_a[3] => ram_block2a54.PORTAADDR3
address_a[3] => ram_block2a55.PORTAADDR3
address_a[3] => ram_block2a56.PORTAADDR3
address_a[3] => ram_block2a57.PORTAADDR3
address_a[3] => ram_block2a58.PORTAADDR3
address_a[3] => ram_block2a59.PORTAADDR3
address_a[3] => ram_block2a60.PORTAADDR3
address_a[3] => ram_block2a61.PORTAADDR3
address_a[3] => ram_block2a62.PORTAADDR3
address_a[3] => ram_block2a63.PORTAADDR3
address_a[3] => ram_block2a64.PORTAADDR3
address_a[3] => ram_block2a65.PORTAADDR3
address_a[3] => ram_block2a66.PORTAADDR3
address_a[3] => ram_block2a67.PORTAADDR3
address_a[3] => ram_block2a68.PORTAADDR3
address_a[3] => ram_block2a69.PORTAADDR3
address_a[3] => ram_block2a70.PORTAADDR3
address_a[3] => ram_block2a71.PORTAADDR3
address_a[3] => ram_block2a72.PORTAADDR3
address_a[3] => ram_block2a73.PORTAADDR3
address_a[3] => ram_block2a74.PORTAADDR3
address_a[3] => ram_block2a75.PORTAADDR3
address_a[3] => ram_block2a76.PORTAADDR3
address_a[3] => ram_block2a77.PORTAADDR3
address_a[3] => ram_block2a78.PORTAADDR3
address_a[3] => ram_block2a79.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[4] => ram_block2a32.PORTAADDR4
address_a[4] => ram_block2a33.PORTAADDR4
address_a[4] => ram_block2a34.PORTAADDR4
address_a[4] => ram_block2a35.PORTAADDR4
address_a[4] => ram_block2a36.PORTAADDR4
address_a[4] => ram_block2a37.PORTAADDR4
address_a[4] => ram_block2a38.PORTAADDR4
address_a[4] => ram_block2a39.PORTAADDR4
address_a[4] => ram_block2a40.PORTAADDR4
address_a[4] => ram_block2a41.PORTAADDR4
address_a[4] => ram_block2a42.PORTAADDR4
address_a[4] => ram_block2a43.PORTAADDR4
address_a[4] => ram_block2a44.PORTAADDR4
address_a[4] => ram_block2a45.PORTAADDR4
address_a[4] => ram_block2a46.PORTAADDR4
address_a[4] => ram_block2a47.PORTAADDR4
address_a[4] => ram_block2a48.PORTAADDR4
address_a[4] => ram_block2a49.PORTAADDR4
address_a[4] => ram_block2a50.PORTAADDR4
address_a[4] => ram_block2a51.PORTAADDR4
address_a[4] => ram_block2a52.PORTAADDR4
address_a[4] => ram_block2a53.PORTAADDR4
address_a[4] => ram_block2a54.PORTAADDR4
address_a[4] => ram_block2a55.PORTAADDR4
address_a[4] => ram_block2a56.PORTAADDR4
address_a[4] => ram_block2a57.PORTAADDR4
address_a[4] => ram_block2a58.PORTAADDR4
address_a[4] => ram_block2a59.PORTAADDR4
address_a[4] => ram_block2a60.PORTAADDR4
address_a[4] => ram_block2a61.PORTAADDR4
address_a[4] => ram_block2a62.PORTAADDR4
address_a[4] => ram_block2a63.PORTAADDR4
address_a[4] => ram_block2a64.PORTAADDR4
address_a[4] => ram_block2a65.PORTAADDR4
address_a[4] => ram_block2a66.PORTAADDR4
address_a[4] => ram_block2a67.PORTAADDR4
address_a[4] => ram_block2a68.PORTAADDR4
address_a[4] => ram_block2a69.PORTAADDR4
address_a[4] => ram_block2a70.PORTAADDR4
address_a[4] => ram_block2a71.PORTAADDR4
address_a[4] => ram_block2a72.PORTAADDR4
address_a[4] => ram_block2a73.PORTAADDR4
address_a[4] => ram_block2a74.PORTAADDR4
address_a[4] => ram_block2a75.PORTAADDR4
address_a[4] => ram_block2a76.PORTAADDR4
address_a[4] => ram_block2a77.PORTAADDR4
address_a[4] => ram_block2a78.PORTAADDR4
address_a[4] => ram_block2a79.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[5] => ram_block2a32.PORTAADDR5
address_a[5] => ram_block2a33.PORTAADDR5
address_a[5] => ram_block2a34.PORTAADDR5
address_a[5] => ram_block2a35.PORTAADDR5
address_a[5] => ram_block2a36.PORTAADDR5
address_a[5] => ram_block2a37.PORTAADDR5
address_a[5] => ram_block2a38.PORTAADDR5
address_a[5] => ram_block2a39.PORTAADDR5
address_a[5] => ram_block2a40.PORTAADDR5
address_a[5] => ram_block2a41.PORTAADDR5
address_a[5] => ram_block2a42.PORTAADDR5
address_a[5] => ram_block2a43.PORTAADDR5
address_a[5] => ram_block2a44.PORTAADDR5
address_a[5] => ram_block2a45.PORTAADDR5
address_a[5] => ram_block2a46.PORTAADDR5
address_a[5] => ram_block2a47.PORTAADDR5
address_a[5] => ram_block2a48.PORTAADDR5
address_a[5] => ram_block2a49.PORTAADDR5
address_a[5] => ram_block2a50.PORTAADDR5
address_a[5] => ram_block2a51.PORTAADDR5
address_a[5] => ram_block2a52.PORTAADDR5
address_a[5] => ram_block2a53.PORTAADDR5
address_a[5] => ram_block2a54.PORTAADDR5
address_a[5] => ram_block2a55.PORTAADDR5
address_a[5] => ram_block2a56.PORTAADDR5
address_a[5] => ram_block2a57.PORTAADDR5
address_a[5] => ram_block2a58.PORTAADDR5
address_a[5] => ram_block2a59.PORTAADDR5
address_a[5] => ram_block2a60.PORTAADDR5
address_a[5] => ram_block2a61.PORTAADDR5
address_a[5] => ram_block2a62.PORTAADDR5
address_a[5] => ram_block2a63.PORTAADDR5
address_a[5] => ram_block2a64.PORTAADDR5
address_a[5] => ram_block2a65.PORTAADDR5
address_a[5] => ram_block2a66.PORTAADDR5
address_a[5] => ram_block2a67.PORTAADDR5
address_a[5] => ram_block2a68.PORTAADDR5
address_a[5] => ram_block2a69.PORTAADDR5
address_a[5] => ram_block2a70.PORTAADDR5
address_a[5] => ram_block2a71.PORTAADDR5
address_a[5] => ram_block2a72.PORTAADDR5
address_a[5] => ram_block2a73.PORTAADDR5
address_a[5] => ram_block2a74.PORTAADDR5
address_a[5] => ram_block2a75.PORTAADDR5
address_a[5] => ram_block2a76.PORTAADDR5
address_a[5] => ram_block2a77.PORTAADDR5
address_a[5] => ram_block2a78.PORTAADDR5
address_a[5] => ram_block2a79.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_a[6] => ram_block2a32.PORTAADDR6
address_a[6] => ram_block2a33.PORTAADDR6
address_a[6] => ram_block2a34.PORTAADDR6
address_a[6] => ram_block2a35.PORTAADDR6
address_a[6] => ram_block2a36.PORTAADDR6
address_a[6] => ram_block2a37.PORTAADDR6
address_a[6] => ram_block2a38.PORTAADDR6
address_a[6] => ram_block2a39.PORTAADDR6
address_a[6] => ram_block2a40.PORTAADDR6
address_a[6] => ram_block2a41.PORTAADDR6
address_a[6] => ram_block2a42.PORTAADDR6
address_a[6] => ram_block2a43.PORTAADDR6
address_a[6] => ram_block2a44.PORTAADDR6
address_a[6] => ram_block2a45.PORTAADDR6
address_a[6] => ram_block2a46.PORTAADDR6
address_a[6] => ram_block2a47.PORTAADDR6
address_a[6] => ram_block2a48.PORTAADDR6
address_a[6] => ram_block2a49.PORTAADDR6
address_a[6] => ram_block2a50.PORTAADDR6
address_a[6] => ram_block2a51.PORTAADDR6
address_a[6] => ram_block2a52.PORTAADDR6
address_a[6] => ram_block2a53.PORTAADDR6
address_a[6] => ram_block2a54.PORTAADDR6
address_a[6] => ram_block2a55.PORTAADDR6
address_a[6] => ram_block2a56.PORTAADDR6
address_a[6] => ram_block2a57.PORTAADDR6
address_a[6] => ram_block2a58.PORTAADDR6
address_a[6] => ram_block2a59.PORTAADDR6
address_a[6] => ram_block2a60.PORTAADDR6
address_a[6] => ram_block2a61.PORTAADDR6
address_a[6] => ram_block2a62.PORTAADDR6
address_a[6] => ram_block2a63.PORTAADDR6
address_a[6] => ram_block2a64.PORTAADDR6
address_a[6] => ram_block2a65.PORTAADDR6
address_a[6] => ram_block2a66.PORTAADDR6
address_a[6] => ram_block2a67.PORTAADDR6
address_a[6] => ram_block2a68.PORTAADDR6
address_a[6] => ram_block2a69.PORTAADDR6
address_a[6] => ram_block2a70.PORTAADDR6
address_a[6] => ram_block2a71.PORTAADDR6
address_a[6] => ram_block2a72.PORTAADDR6
address_a[6] => ram_block2a73.PORTAADDR6
address_a[6] => ram_block2a74.PORTAADDR6
address_a[6] => ram_block2a75.PORTAADDR6
address_a[6] => ram_block2a76.PORTAADDR6
address_a[6] => ram_block2a77.PORTAADDR6
address_a[6] => ram_block2a78.PORTAADDR6
address_a[6] => ram_block2a79.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[7] => ram_block2a30.PORTAADDR7
address_a[7] => ram_block2a31.PORTAADDR7
address_a[7] => ram_block2a32.PORTAADDR7
address_a[7] => ram_block2a33.PORTAADDR7
address_a[7] => ram_block2a34.PORTAADDR7
address_a[7] => ram_block2a35.PORTAADDR7
address_a[7] => ram_block2a36.PORTAADDR7
address_a[7] => ram_block2a37.PORTAADDR7
address_a[7] => ram_block2a38.PORTAADDR7
address_a[7] => ram_block2a39.PORTAADDR7
address_a[7] => ram_block2a40.PORTAADDR7
address_a[7] => ram_block2a41.PORTAADDR7
address_a[7] => ram_block2a42.PORTAADDR7
address_a[7] => ram_block2a43.PORTAADDR7
address_a[7] => ram_block2a44.PORTAADDR7
address_a[7] => ram_block2a45.PORTAADDR7
address_a[7] => ram_block2a46.PORTAADDR7
address_a[7] => ram_block2a47.PORTAADDR7
address_a[7] => ram_block2a48.PORTAADDR7
address_a[7] => ram_block2a49.PORTAADDR7
address_a[7] => ram_block2a50.PORTAADDR7
address_a[7] => ram_block2a51.PORTAADDR7
address_a[7] => ram_block2a52.PORTAADDR7
address_a[7] => ram_block2a53.PORTAADDR7
address_a[7] => ram_block2a54.PORTAADDR7
address_a[7] => ram_block2a55.PORTAADDR7
address_a[7] => ram_block2a56.PORTAADDR7
address_a[7] => ram_block2a57.PORTAADDR7
address_a[7] => ram_block2a58.PORTAADDR7
address_a[7] => ram_block2a59.PORTAADDR7
address_a[7] => ram_block2a60.PORTAADDR7
address_a[7] => ram_block2a61.PORTAADDR7
address_a[7] => ram_block2a62.PORTAADDR7
address_a[7] => ram_block2a63.PORTAADDR7
address_a[7] => ram_block2a64.PORTAADDR7
address_a[7] => ram_block2a65.PORTAADDR7
address_a[7] => ram_block2a66.PORTAADDR7
address_a[7] => ram_block2a67.PORTAADDR7
address_a[7] => ram_block2a68.PORTAADDR7
address_a[7] => ram_block2a69.PORTAADDR7
address_a[7] => ram_block2a70.PORTAADDR7
address_a[7] => ram_block2a71.PORTAADDR7
address_a[7] => ram_block2a72.PORTAADDR7
address_a[7] => ram_block2a73.PORTAADDR7
address_a[7] => ram_block2a74.PORTAADDR7
address_a[7] => ram_block2a75.PORTAADDR7
address_a[7] => ram_block2a76.PORTAADDR7
address_a[7] => ram_block2a77.PORTAADDR7
address_a[7] => ram_block2a78.PORTAADDR7
address_a[7] => ram_block2a79.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[8] => ram_block2a24.PORTAADDR8
address_a[8] => ram_block2a25.PORTAADDR8
address_a[8] => ram_block2a26.PORTAADDR8
address_a[8] => ram_block2a27.PORTAADDR8
address_a[8] => ram_block2a28.PORTAADDR8
address_a[8] => ram_block2a29.PORTAADDR8
address_a[8] => ram_block2a30.PORTAADDR8
address_a[8] => ram_block2a31.PORTAADDR8
address_a[8] => ram_block2a32.PORTAADDR8
address_a[8] => ram_block2a33.PORTAADDR8
address_a[8] => ram_block2a34.PORTAADDR8
address_a[8] => ram_block2a35.PORTAADDR8
address_a[8] => ram_block2a36.PORTAADDR8
address_a[8] => ram_block2a37.PORTAADDR8
address_a[8] => ram_block2a38.PORTAADDR8
address_a[8] => ram_block2a39.PORTAADDR8
address_a[8] => ram_block2a40.PORTAADDR8
address_a[8] => ram_block2a41.PORTAADDR8
address_a[8] => ram_block2a42.PORTAADDR8
address_a[8] => ram_block2a43.PORTAADDR8
address_a[8] => ram_block2a44.PORTAADDR8
address_a[8] => ram_block2a45.PORTAADDR8
address_a[8] => ram_block2a46.PORTAADDR8
address_a[8] => ram_block2a47.PORTAADDR8
address_a[8] => ram_block2a48.PORTAADDR8
address_a[8] => ram_block2a49.PORTAADDR8
address_a[8] => ram_block2a50.PORTAADDR8
address_a[8] => ram_block2a51.PORTAADDR8
address_a[8] => ram_block2a52.PORTAADDR8
address_a[8] => ram_block2a53.PORTAADDR8
address_a[8] => ram_block2a54.PORTAADDR8
address_a[8] => ram_block2a55.PORTAADDR8
address_a[8] => ram_block2a56.PORTAADDR8
address_a[8] => ram_block2a57.PORTAADDR8
address_a[8] => ram_block2a58.PORTAADDR8
address_a[8] => ram_block2a59.PORTAADDR8
address_a[8] => ram_block2a60.PORTAADDR8
address_a[8] => ram_block2a61.PORTAADDR8
address_a[8] => ram_block2a62.PORTAADDR8
address_a[8] => ram_block2a63.PORTAADDR8
address_a[8] => ram_block2a64.PORTAADDR8
address_a[8] => ram_block2a65.PORTAADDR8
address_a[8] => ram_block2a66.PORTAADDR8
address_a[8] => ram_block2a67.PORTAADDR8
address_a[8] => ram_block2a68.PORTAADDR8
address_a[8] => ram_block2a69.PORTAADDR8
address_a[8] => ram_block2a70.PORTAADDR8
address_a[8] => ram_block2a71.PORTAADDR8
address_a[8] => ram_block2a72.PORTAADDR8
address_a[8] => ram_block2a73.PORTAADDR8
address_a[8] => ram_block2a74.PORTAADDR8
address_a[8] => ram_block2a75.PORTAADDR8
address_a[8] => ram_block2a76.PORTAADDR8
address_a[8] => ram_block2a77.PORTAADDR8
address_a[8] => ram_block2a78.PORTAADDR8
address_a[8] => ram_block2a79.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_a[9] => ram_block2a16.PORTAADDR9
address_a[9] => ram_block2a17.PORTAADDR9
address_a[9] => ram_block2a18.PORTAADDR9
address_a[9] => ram_block2a19.PORTAADDR9
address_a[9] => ram_block2a20.PORTAADDR9
address_a[9] => ram_block2a21.PORTAADDR9
address_a[9] => ram_block2a22.PORTAADDR9
address_a[9] => ram_block2a23.PORTAADDR9
address_a[9] => ram_block2a24.PORTAADDR9
address_a[9] => ram_block2a25.PORTAADDR9
address_a[9] => ram_block2a26.PORTAADDR9
address_a[9] => ram_block2a27.PORTAADDR9
address_a[9] => ram_block2a28.PORTAADDR9
address_a[9] => ram_block2a29.PORTAADDR9
address_a[9] => ram_block2a30.PORTAADDR9
address_a[9] => ram_block2a31.PORTAADDR9
address_a[9] => ram_block2a32.PORTAADDR9
address_a[9] => ram_block2a33.PORTAADDR9
address_a[9] => ram_block2a34.PORTAADDR9
address_a[9] => ram_block2a35.PORTAADDR9
address_a[9] => ram_block2a36.PORTAADDR9
address_a[9] => ram_block2a37.PORTAADDR9
address_a[9] => ram_block2a38.PORTAADDR9
address_a[9] => ram_block2a39.PORTAADDR9
address_a[9] => ram_block2a40.PORTAADDR9
address_a[9] => ram_block2a41.PORTAADDR9
address_a[9] => ram_block2a42.PORTAADDR9
address_a[9] => ram_block2a43.PORTAADDR9
address_a[9] => ram_block2a44.PORTAADDR9
address_a[9] => ram_block2a45.PORTAADDR9
address_a[9] => ram_block2a46.PORTAADDR9
address_a[9] => ram_block2a47.PORTAADDR9
address_a[9] => ram_block2a48.PORTAADDR9
address_a[9] => ram_block2a49.PORTAADDR9
address_a[9] => ram_block2a50.PORTAADDR9
address_a[9] => ram_block2a51.PORTAADDR9
address_a[9] => ram_block2a52.PORTAADDR9
address_a[9] => ram_block2a53.PORTAADDR9
address_a[9] => ram_block2a54.PORTAADDR9
address_a[9] => ram_block2a55.PORTAADDR9
address_a[9] => ram_block2a56.PORTAADDR9
address_a[9] => ram_block2a57.PORTAADDR9
address_a[9] => ram_block2a58.PORTAADDR9
address_a[9] => ram_block2a59.PORTAADDR9
address_a[9] => ram_block2a60.PORTAADDR9
address_a[9] => ram_block2a61.PORTAADDR9
address_a[9] => ram_block2a62.PORTAADDR9
address_a[9] => ram_block2a63.PORTAADDR9
address_a[9] => ram_block2a64.PORTAADDR9
address_a[9] => ram_block2a65.PORTAADDR9
address_a[9] => ram_block2a66.PORTAADDR9
address_a[9] => ram_block2a67.PORTAADDR9
address_a[9] => ram_block2a68.PORTAADDR9
address_a[9] => ram_block2a69.PORTAADDR9
address_a[9] => ram_block2a70.PORTAADDR9
address_a[9] => ram_block2a71.PORTAADDR9
address_a[9] => ram_block2a72.PORTAADDR9
address_a[9] => ram_block2a73.PORTAADDR9
address_a[9] => ram_block2a74.PORTAADDR9
address_a[9] => ram_block2a75.PORTAADDR9
address_a[9] => ram_block2a76.PORTAADDR9
address_a[9] => ram_block2a77.PORTAADDR9
address_a[9] => ram_block2a78.PORTAADDR9
address_a[9] => ram_block2a79.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_a[10] => ram_block2a14.PORTAADDR10
address_a[10] => ram_block2a15.PORTAADDR10
address_a[10] => ram_block2a16.PORTAADDR10
address_a[10] => ram_block2a17.PORTAADDR10
address_a[10] => ram_block2a18.PORTAADDR10
address_a[10] => ram_block2a19.PORTAADDR10
address_a[10] => ram_block2a20.PORTAADDR10
address_a[10] => ram_block2a21.PORTAADDR10
address_a[10] => ram_block2a22.PORTAADDR10
address_a[10] => ram_block2a23.PORTAADDR10
address_a[10] => ram_block2a24.PORTAADDR10
address_a[10] => ram_block2a25.PORTAADDR10
address_a[10] => ram_block2a26.PORTAADDR10
address_a[10] => ram_block2a27.PORTAADDR10
address_a[10] => ram_block2a28.PORTAADDR10
address_a[10] => ram_block2a29.PORTAADDR10
address_a[10] => ram_block2a30.PORTAADDR10
address_a[10] => ram_block2a31.PORTAADDR10
address_a[10] => ram_block2a32.PORTAADDR10
address_a[10] => ram_block2a33.PORTAADDR10
address_a[10] => ram_block2a34.PORTAADDR10
address_a[10] => ram_block2a35.PORTAADDR10
address_a[10] => ram_block2a36.PORTAADDR10
address_a[10] => ram_block2a37.PORTAADDR10
address_a[10] => ram_block2a38.PORTAADDR10
address_a[10] => ram_block2a39.PORTAADDR10
address_a[10] => ram_block2a40.PORTAADDR10
address_a[10] => ram_block2a41.PORTAADDR10
address_a[10] => ram_block2a42.PORTAADDR10
address_a[10] => ram_block2a43.PORTAADDR10
address_a[10] => ram_block2a44.PORTAADDR10
address_a[10] => ram_block2a45.PORTAADDR10
address_a[10] => ram_block2a46.PORTAADDR10
address_a[10] => ram_block2a47.PORTAADDR10
address_a[10] => ram_block2a48.PORTAADDR10
address_a[10] => ram_block2a49.PORTAADDR10
address_a[10] => ram_block2a50.PORTAADDR10
address_a[10] => ram_block2a51.PORTAADDR10
address_a[10] => ram_block2a52.PORTAADDR10
address_a[10] => ram_block2a53.PORTAADDR10
address_a[10] => ram_block2a54.PORTAADDR10
address_a[10] => ram_block2a55.PORTAADDR10
address_a[10] => ram_block2a56.PORTAADDR10
address_a[10] => ram_block2a57.PORTAADDR10
address_a[10] => ram_block2a58.PORTAADDR10
address_a[10] => ram_block2a59.PORTAADDR10
address_a[10] => ram_block2a60.PORTAADDR10
address_a[10] => ram_block2a61.PORTAADDR10
address_a[10] => ram_block2a62.PORTAADDR10
address_a[10] => ram_block2a63.PORTAADDR10
address_a[10] => ram_block2a64.PORTAADDR10
address_a[10] => ram_block2a65.PORTAADDR10
address_a[10] => ram_block2a66.PORTAADDR10
address_a[10] => ram_block2a67.PORTAADDR10
address_a[10] => ram_block2a68.PORTAADDR10
address_a[10] => ram_block2a69.PORTAADDR10
address_a[10] => ram_block2a70.PORTAADDR10
address_a[10] => ram_block2a71.PORTAADDR10
address_a[10] => ram_block2a72.PORTAADDR10
address_a[10] => ram_block2a73.PORTAADDR10
address_a[10] => ram_block2a74.PORTAADDR10
address_a[10] => ram_block2a75.PORTAADDR10
address_a[10] => ram_block2a76.PORTAADDR10
address_a[10] => ram_block2a77.PORTAADDR10
address_a[10] => ram_block2a78.PORTAADDR10
address_a[10] => ram_block2a79.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_a[11] => ram_block2a8.PORTAADDR11
address_a[11] => ram_block2a9.PORTAADDR11
address_a[11] => ram_block2a10.PORTAADDR11
address_a[11] => ram_block2a11.PORTAADDR11
address_a[11] => ram_block2a12.PORTAADDR11
address_a[11] => ram_block2a13.PORTAADDR11
address_a[11] => ram_block2a14.PORTAADDR11
address_a[11] => ram_block2a15.PORTAADDR11
address_a[11] => ram_block2a16.PORTAADDR11
address_a[11] => ram_block2a17.PORTAADDR11
address_a[11] => ram_block2a18.PORTAADDR11
address_a[11] => ram_block2a19.PORTAADDR11
address_a[11] => ram_block2a20.PORTAADDR11
address_a[11] => ram_block2a21.PORTAADDR11
address_a[11] => ram_block2a22.PORTAADDR11
address_a[11] => ram_block2a23.PORTAADDR11
address_a[11] => ram_block2a24.PORTAADDR11
address_a[11] => ram_block2a25.PORTAADDR11
address_a[11] => ram_block2a26.PORTAADDR11
address_a[11] => ram_block2a27.PORTAADDR11
address_a[11] => ram_block2a28.PORTAADDR11
address_a[11] => ram_block2a29.PORTAADDR11
address_a[11] => ram_block2a30.PORTAADDR11
address_a[11] => ram_block2a31.PORTAADDR11
address_a[11] => ram_block2a32.PORTAADDR11
address_a[11] => ram_block2a33.PORTAADDR11
address_a[11] => ram_block2a34.PORTAADDR11
address_a[11] => ram_block2a35.PORTAADDR11
address_a[11] => ram_block2a36.PORTAADDR11
address_a[11] => ram_block2a37.PORTAADDR11
address_a[11] => ram_block2a38.PORTAADDR11
address_a[11] => ram_block2a39.PORTAADDR11
address_a[11] => ram_block2a40.PORTAADDR11
address_a[11] => ram_block2a41.PORTAADDR11
address_a[11] => ram_block2a42.PORTAADDR11
address_a[11] => ram_block2a43.PORTAADDR11
address_a[11] => ram_block2a44.PORTAADDR11
address_a[11] => ram_block2a45.PORTAADDR11
address_a[11] => ram_block2a46.PORTAADDR11
address_a[11] => ram_block2a47.PORTAADDR11
address_a[11] => ram_block2a48.PORTAADDR11
address_a[11] => ram_block2a49.PORTAADDR11
address_a[11] => ram_block2a50.PORTAADDR11
address_a[11] => ram_block2a51.PORTAADDR11
address_a[11] => ram_block2a52.PORTAADDR11
address_a[11] => ram_block2a53.PORTAADDR11
address_a[11] => ram_block2a54.PORTAADDR11
address_a[11] => ram_block2a55.PORTAADDR11
address_a[11] => ram_block2a56.PORTAADDR11
address_a[11] => ram_block2a57.PORTAADDR11
address_a[11] => ram_block2a58.PORTAADDR11
address_a[11] => ram_block2a59.PORTAADDR11
address_a[11] => ram_block2a60.PORTAADDR11
address_a[11] => ram_block2a61.PORTAADDR11
address_a[11] => ram_block2a62.PORTAADDR11
address_a[11] => ram_block2a63.PORTAADDR11
address_a[11] => ram_block2a64.PORTAADDR11
address_a[11] => ram_block2a65.PORTAADDR11
address_a[11] => ram_block2a66.PORTAADDR11
address_a[11] => ram_block2a67.PORTAADDR11
address_a[11] => ram_block2a68.PORTAADDR11
address_a[11] => ram_block2a69.PORTAADDR11
address_a[11] => ram_block2a70.PORTAADDR11
address_a[11] => ram_block2a71.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_jpa:decode3.data[0]
address_a[12] => decode_jpa:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_jpa:decode3.data[1]
address_a[13] => decode_jpa:decode_a.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_jpa:decode3.data[2]
address_a[14] => decode_jpa:decode_a.data[2]
address_a[15] => address_reg_a[3].DATAIN
address_a[15] => decode_jpa:decode3.data[3]
address_a[15] => decode_jpa:decode_a.data[3]
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[0] => ram_block2a32.PORTBADDR
address_b[0] => ram_block2a33.PORTBADDR
address_b[0] => ram_block2a34.PORTBADDR
address_b[0] => ram_block2a35.PORTBADDR
address_b[0] => ram_block2a36.PORTBADDR
address_b[0] => ram_block2a37.PORTBADDR
address_b[0] => ram_block2a38.PORTBADDR
address_b[0] => ram_block2a39.PORTBADDR
address_b[0] => ram_block2a40.PORTBADDR
address_b[0] => ram_block2a41.PORTBADDR
address_b[0] => ram_block2a42.PORTBADDR
address_b[0] => ram_block2a43.PORTBADDR
address_b[0] => ram_block2a44.PORTBADDR
address_b[0] => ram_block2a45.PORTBADDR
address_b[0] => ram_block2a46.PORTBADDR
address_b[0] => ram_block2a47.PORTBADDR
address_b[0] => ram_block2a48.PORTBADDR
address_b[0] => ram_block2a49.PORTBADDR
address_b[0] => ram_block2a50.PORTBADDR
address_b[0] => ram_block2a51.PORTBADDR
address_b[0] => ram_block2a52.PORTBADDR
address_b[0] => ram_block2a53.PORTBADDR
address_b[0] => ram_block2a54.PORTBADDR
address_b[0] => ram_block2a55.PORTBADDR
address_b[0] => ram_block2a56.PORTBADDR
address_b[0] => ram_block2a57.PORTBADDR
address_b[0] => ram_block2a58.PORTBADDR
address_b[0] => ram_block2a59.PORTBADDR
address_b[0] => ram_block2a60.PORTBADDR
address_b[0] => ram_block2a61.PORTBADDR
address_b[0] => ram_block2a62.PORTBADDR
address_b[0] => ram_block2a63.PORTBADDR
address_b[0] => ram_block2a64.PORTBADDR
address_b[0] => ram_block2a65.PORTBADDR
address_b[0] => ram_block2a66.PORTBADDR
address_b[0] => ram_block2a67.PORTBADDR
address_b[0] => ram_block2a68.PORTBADDR
address_b[0] => ram_block2a69.PORTBADDR
address_b[0] => ram_block2a70.PORTBADDR
address_b[0] => ram_block2a71.PORTBADDR
address_b[0] => ram_block2a72.PORTBADDR
address_b[0] => ram_block2a73.PORTBADDR
address_b[0] => ram_block2a74.PORTBADDR
address_b[0] => ram_block2a75.PORTBADDR
address_b[0] => ram_block2a76.PORTBADDR
address_b[0] => ram_block2a77.PORTBADDR
address_b[0] => ram_block2a78.PORTBADDR
address_b[0] => ram_block2a79.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[1] => ram_block2a32.PORTBADDR1
address_b[1] => ram_block2a33.PORTBADDR1
address_b[1] => ram_block2a34.PORTBADDR1
address_b[1] => ram_block2a35.PORTBADDR1
address_b[1] => ram_block2a36.PORTBADDR1
address_b[1] => ram_block2a37.PORTBADDR1
address_b[1] => ram_block2a38.PORTBADDR1
address_b[1] => ram_block2a39.PORTBADDR1
address_b[1] => ram_block2a40.PORTBADDR1
address_b[1] => ram_block2a41.PORTBADDR1
address_b[1] => ram_block2a42.PORTBADDR1
address_b[1] => ram_block2a43.PORTBADDR1
address_b[1] => ram_block2a44.PORTBADDR1
address_b[1] => ram_block2a45.PORTBADDR1
address_b[1] => ram_block2a46.PORTBADDR1
address_b[1] => ram_block2a47.PORTBADDR1
address_b[1] => ram_block2a48.PORTBADDR1
address_b[1] => ram_block2a49.PORTBADDR1
address_b[1] => ram_block2a50.PORTBADDR1
address_b[1] => ram_block2a51.PORTBADDR1
address_b[1] => ram_block2a52.PORTBADDR1
address_b[1] => ram_block2a53.PORTBADDR1
address_b[1] => ram_block2a54.PORTBADDR1
address_b[1] => ram_block2a55.PORTBADDR1
address_b[1] => ram_block2a56.PORTBADDR1
address_b[1] => ram_block2a57.PORTBADDR1
address_b[1] => ram_block2a58.PORTBADDR1
address_b[1] => ram_block2a59.PORTBADDR1
address_b[1] => ram_block2a60.PORTBADDR1
address_b[1] => ram_block2a61.PORTBADDR1
address_b[1] => ram_block2a62.PORTBADDR1
address_b[1] => ram_block2a63.PORTBADDR1
address_b[1] => ram_block2a64.PORTBADDR1
address_b[1] => ram_block2a65.PORTBADDR1
address_b[1] => ram_block2a66.PORTBADDR1
address_b[1] => ram_block2a67.PORTBADDR1
address_b[1] => ram_block2a68.PORTBADDR1
address_b[1] => ram_block2a69.PORTBADDR1
address_b[1] => ram_block2a70.PORTBADDR1
address_b[1] => ram_block2a71.PORTBADDR1
address_b[1] => ram_block2a72.PORTBADDR1
address_b[1] => ram_block2a73.PORTBADDR1
address_b[1] => ram_block2a74.PORTBADDR1
address_b[1] => ram_block2a75.PORTBADDR1
address_b[1] => ram_block2a76.PORTBADDR1
address_b[1] => ram_block2a77.PORTBADDR1
address_b[1] => ram_block2a78.PORTBADDR1
address_b[1] => ram_block2a79.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[2] => ram_block2a32.PORTBADDR2
address_b[2] => ram_block2a33.PORTBADDR2
address_b[2] => ram_block2a34.PORTBADDR2
address_b[2] => ram_block2a35.PORTBADDR2
address_b[2] => ram_block2a36.PORTBADDR2
address_b[2] => ram_block2a37.PORTBADDR2
address_b[2] => ram_block2a38.PORTBADDR2
address_b[2] => ram_block2a39.PORTBADDR2
address_b[2] => ram_block2a40.PORTBADDR2
address_b[2] => ram_block2a41.PORTBADDR2
address_b[2] => ram_block2a42.PORTBADDR2
address_b[2] => ram_block2a43.PORTBADDR2
address_b[2] => ram_block2a44.PORTBADDR2
address_b[2] => ram_block2a45.PORTBADDR2
address_b[2] => ram_block2a46.PORTBADDR2
address_b[2] => ram_block2a47.PORTBADDR2
address_b[2] => ram_block2a48.PORTBADDR2
address_b[2] => ram_block2a49.PORTBADDR2
address_b[2] => ram_block2a50.PORTBADDR2
address_b[2] => ram_block2a51.PORTBADDR2
address_b[2] => ram_block2a52.PORTBADDR2
address_b[2] => ram_block2a53.PORTBADDR2
address_b[2] => ram_block2a54.PORTBADDR2
address_b[2] => ram_block2a55.PORTBADDR2
address_b[2] => ram_block2a56.PORTBADDR2
address_b[2] => ram_block2a57.PORTBADDR2
address_b[2] => ram_block2a58.PORTBADDR2
address_b[2] => ram_block2a59.PORTBADDR2
address_b[2] => ram_block2a60.PORTBADDR2
address_b[2] => ram_block2a61.PORTBADDR2
address_b[2] => ram_block2a62.PORTBADDR2
address_b[2] => ram_block2a63.PORTBADDR2
address_b[2] => ram_block2a64.PORTBADDR2
address_b[2] => ram_block2a65.PORTBADDR2
address_b[2] => ram_block2a66.PORTBADDR2
address_b[2] => ram_block2a67.PORTBADDR2
address_b[2] => ram_block2a68.PORTBADDR2
address_b[2] => ram_block2a69.PORTBADDR2
address_b[2] => ram_block2a70.PORTBADDR2
address_b[2] => ram_block2a71.PORTBADDR2
address_b[2] => ram_block2a72.PORTBADDR2
address_b[2] => ram_block2a73.PORTBADDR2
address_b[2] => ram_block2a74.PORTBADDR2
address_b[2] => ram_block2a75.PORTBADDR2
address_b[2] => ram_block2a76.PORTBADDR2
address_b[2] => ram_block2a77.PORTBADDR2
address_b[2] => ram_block2a78.PORTBADDR2
address_b[2] => ram_block2a79.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[3] => ram_block2a32.PORTBADDR3
address_b[3] => ram_block2a33.PORTBADDR3
address_b[3] => ram_block2a34.PORTBADDR3
address_b[3] => ram_block2a35.PORTBADDR3
address_b[3] => ram_block2a36.PORTBADDR3
address_b[3] => ram_block2a37.PORTBADDR3
address_b[3] => ram_block2a38.PORTBADDR3
address_b[3] => ram_block2a39.PORTBADDR3
address_b[3] => ram_block2a40.PORTBADDR3
address_b[3] => ram_block2a41.PORTBADDR3
address_b[3] => ram_block2a42.PORTBADDR3
address_b[3] => ram_block2a43.PORTBADDR3
address_b[3] => ram_block2a44.PORTBADDR3
address_b[3] => ram_block2a45.PORTBADDR3
address_b[3] => ram_block2a46.PORTBADDR3
address_b[3] => ram_block2a47.PORTBADDR3
address_b[3] => ram_block2a48.PORTBADDR3
address_b[3] => ram_block2a49.PORTBADDR3
address_b[3] => ram_block2a50.PORTBADDR3
address_b[3] => ram_block2a51.PORTBADDR3
address_b[3] => ram_block2a52.PORTBADDR3
address_b[3] => ram_block2a53.PORTBADDR3
address_b[3] => ram_block2a54.PORTBADDR3
address_b[3] => ram_block2a55.PORTBADDR3
address_b[3] => ram_block2a56.PORTBADDR3
address_b[3] => ram_block2a57.PORTBADDR3
address_b[3] => ram_block2a58.PORTBADDR3
address_b[3] => ram_block2a59.PORTBADDR3
address_b[3] => ram_block2a60.PORTBADDR3
address_b[3] => ram_block2a61.PORTBADDR3
address_b[3] => ram_block2a62.PORTBADDR3
address_b[3] => ram_block2a63.PORTBADDR3
address_b[3] => ram_block2a64.PORTBADDR3
address_b[3] => ram_block2a65.PORTBADDR3
address_b[3] => ram_block2a66.PORTBADDR3
address_b[3] => ram_block2a67.PORTBADDR3
address_b[3] => ram_block2a68.PORTBADDR3
address_b[3] => ram_block2a69.PORTBADDR3
address_b[3] => ram_block2a70.PORTBADDR3
address_b[3] => ram_block2a71.PORTBADDR3
address_b[3] => ram_block2a72.PORTBADDR3
address_b[3] => ram_block2a73.PORTBADDR3
address_b[3] => ram_block2a74.PORTBADDR3
address_b[3] => ram_block2a75.PORTBADDR3
address_b[3] => ram_block2a76.PORTBADDR3
address_b[3] => ram_block2a77.PORTBADDR3
address_b[3] => ram_block2a78.PORTBADDR3
address_b[3] => ram_block2a79.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[4] => ram_block2a32.PORTBADDR4
address_b[4] => ram_block2a33.PORTBADDR4
address_b[4] => ram_block2a34.PORTBADDR4
address_b[4] => ram_block2a35.PORTBADDR4
address_b[4] => ram_block2a36.PORTBADDR4
address_b[4] => ram_block2a37.PORTBADDR4
address_b[4] => ram_block2a38.PORTBADDR4
address_b[4] => ram_block2a39.PORTBADDR4
address_b[4] => ram_block2a40.PORTBADDR4
address_b[4] => ram_block2a41.PORTBADDR4
address_b[4] => ram_block2a42.PORTBADDR4
address_b[4] => ram_block2a43.PORTBADDR4
address_b[4] => ram_block2a44.PORTBADDR4
address_b[4] => ram_block2a45.PORTBADDR4
address_b[4] => ram_block2a46.PORTBADDR4
address_b[4] => ram_block2a47.PORTBADDR4
address_b[4] => ram_block2a48.PORTBADDR4
address_b[4] => ram_block2a49.PORTBADDR4
address_b[4] => ram_block2a50.PORTBADDR4
address_b[4] => ram_block2a51.PORTBADDR4
address_b[4] => ram_block2a52.PORTBADDR4
address_b[4] => ram_block2a53.PORTBADDR4
address_b[4] => ram_block2a54.PORTBADDR4
address_b[4] => ram_block2a55.PORTBADDR4
address_b[4] => ram_block2a56.PORTBADDR4
address_b[4] => ram_block2a57.PORTBADDR4
address_b[4] => ram_block2a58.PORTBADDR4
address_b[4] => ram_block2a59.PORTBADDR4
address_b[4] => ram_block2a60.PORTBADDR4
address_b[4] => ram_block2a61.PORTBADDR4
address_b[4] => ram_block2a62.PORTBADDR4
address_b[4] => ram_block2a63.PORTBADDR4
address_b[4] => ram_block2a64.PORTBADDR4
address_b[4] => ram_block2a65.PORTBADDR4
address_b[4] => ram_block2a66.PORTBADDR4
address_b[4] => ram_block2a67.PORTBADDR4
address_b[4] => ram_block2a68.PORTBADDR4
address_b[4] => ram_block2a69.PORTBADDR4
address_b[4] => ram_block2a70.PORTBADDR4
address_b[4] => ram_block2a71.PORTBADDR4
address_b[4] => ram_block2a72.PORTBADDR4
address_b[4] => ram_block2a73.PORTBADDR4
address_b[4] => ram_block2a74.PORTBADDR4
address_b[4] => ram_block2a75.PORTBADDR4
address_b[4] => ram_block2a76.PORTBADDR4
address_b[4] => ram_block2a77.PORTBADDR4
address_b[4] => ram_block2a78.PORTBADDR4
address_b[4] => ram_block2a79.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[5] => ram_block2a32.PORTBADDR5
address_b[5] => ram_block2a33.PORTBADDR5
address_b[5] => ram_block2a34.PORTBADDR5
address_b[5] => ram_block2a35.PORTBADDR5
address_b[5] => ram_block2a36.PORTBADDR5
address_b[5] => ram_block2a37.PORTBADDR5
address_b[5] => ram_block2a38.PORTBADDR5
address_b[5] => ram_block2a39.PORTBADDR5
address_b[5] => ram_block2a40.PORTBADDR5
address_b[5] => ram_block2a41.PORTBADDR5
address_b[5] => ram_block2a42.PORTBADDR5
address_b[5] => ram_block2a43.PORTBADDR5
address_b[5] => ram_block2a44.PORTBADDR5
address_b[5] => ram_block2a45.PORTBADDR5
address_b[5] => ram_block2a46.PORTBADDR5
address_b[5] => ram_block2a47.PORTBADDR5
address_b[5] => ram_block2a48.PORTBADDR5
address_b[5] => ram_block2a49.PORTBADDR5
address_b[5] => ram_block2a50.PORTBADDR5
address_b[5] => ram_block2a51.PORTBADDR5
address_b[5] => ram_block2a52.PORTBADDR5
address_b[5] => ram_block2a53.PORTBADDR5
address_b[5] => ram_block2a54.PORTBADDR5
address_b[5] => ram_block2a55.PORTBADDR5
address_b[5] => ram_block2a56.PORTBADDR5
address_b[5] => ram_block2a57.PORTBADDR5
address_b[5] => ram_block2a58.PORTBADDR5
address_b[5] => ram_block2a59.PORTBADDR5
address_b[5] => ram_block2a60.PORTBADDR5
address_b[5] => ram_block2a61.PORTBADDR5
address_b[5] => ram_block2a62.PORTBADDR5
address_b[5] => ram_block2a63.PORTBADDR5
address_b[5] => ram_block2a64.PORTBADDR5
address_b[5] => ram_block2a65.PORTBADDR5
address_b[5] => ram_block2a66.PORTBADDR5
address_b[5] => ram_block2a67.PORTBADDR5
address_b[5] => ram_block2a68.PORTBADDR5
address_b[5] => ram_block2a69.PORTBADDR5
address_b[5] => ram_block2a70.PORTBADDR5
address_b[5] => ram_block2a71.PORTBADDR5
address_b[5] => ram_block2a72.PORTBADDR5
address_b[5] => ram_block2a73.PORTBADDR5
address_b[5] => ram_block2a74.PORTBADDR5
address_b[5] => ram_block2a75.PORTBADDR5
address_b[5] => ram_block2a76.PORTBADDR5
address_b[5] => ram_block2a77.PORTBADDR5
address_b[5] => ram_block2a78.PORTBADDR5
address_b[5] => ram_block2a79.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
address_b[6] => ram_block2a32.PORTBADDR6
address_b[6] => ram_block2a33.PORTBADDR6
address_b[6] => ram_block2a34.PORTBADDR6
address_b[6] => ram_block2a35.PORTBADDR6
address_b[6] => ram_block2a36.PORTBADDR6
address_b[6] => ram_block2a37.PORTBADDR6
address_b[6] => ram_block2a38.PORTBADDR6
address_b[6] => ram_block2a39.PORTBADDR6
address_b[6] => ram_block2a40.PORTBADDR6
address_b[6] => ram_block2a41.PORTBADDR6
address_b[6] => ram_block2a42.PORTBADDR6
address_b[6] => ram_block2a43.PORTBADDR6
address_b[6] => ram_block2a44.PORTBADDR6
address_b[6] => ram_block2a45.PORTBADDR6
address_b[6] => ram_block2a46.PORTBADDR6
address_b[6] => ram_block2a47.PORTBADDR6
address_b[6] => ram_block2a48.PORTBADDR6
address_b[6] => ram_block2a49.PORTBADDR6
address_b[6] => ram_block2a50.PORTBADDR6
address_b[6] => ram_block2a51.PORTBADDR6
address_b[6] => ram_block2a52.PORTBADDR6
address_b[6] => ram_block2a53.PORTBADDR6
address_b[6] => ram_block2a54.PORTBADDR6
address_b[6] => ram_block2a55.PORTBADDR6
address_b[6] => ram_block2a56.PORTBADDR6
address_b[6] => ram_block2a57.PORTBADDR6
address_b[6] => ram_block2a58.PORTBADDR6
address_b[6] => ram_block2a59.PORTBADDR6
address_b[6] => ram_block2a60.PORTBADDR6
address_b[6] => ram_block2a61.PORTBADDR6
address_b[6] => ram_block2a62.PORTBADDR6
address_b[6] => ram_block2a63.PORTBADDR6
address_b[6] => ram_block2a64.PORTBADDR6
address_b[6] => ram_block2a65.PORTBADDR6
address_b[6] => ram_block2a66.PORTBADDR6
address_b[6] => ram_block2a67.PORTBADDR6
address_b[6] => ram_block2a68.PORTBADDR6
address_b[6] => ram_block2a69.PORTBADDR6
address_b[6] => ram_block2a70.PORTBADDR6
address_b[6] => ram_block2a71.PORTBADDR6
address_b[6] => ram_block2a72.PORTBADDR6
address_b[6] => ram_block2a73.PORTBADDR6
address_b[6] => ram_block2a74.PORTBADDR6
address_b[6] => ram_block2a75.PORTBADDR6
address_b[6] => ram_block2a76.PORTBADDR6
address_b[6] => ram_block2a77.PORTBADDR6
address_b[6] => ram_block2a78.PORTBADDR6
address_b[6] => ram_block2a79.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[7] => ram_block2a24.PORTBADDR7
address_b[7] => ram_block2a25.PORTBADDR7
address_b[7] => ram_block2a26.PORTBADDR7
address_b[7] => ram_block2a27.PORTBADDR7
address_b[7] => ram_block2a28.PORTBADDR7
address_b[7] => ram_block2a29.PORTBADDR7
address_b[7] => ram_block2a30.PORTBADDR7
address_b[7] => ram_block2a31.PORTBADDR7
address_b[7] => ram_block2a32.PORTBADDR7
address_b[7] => ram_block2a33.PORTBADDR7
address_b[7] => ram_block2a34.PORTBADDR7
address_b[7] => ram_block2a35.PORTBADDR7
address_b[7] => ram_block2a36.PORTBADDR7
address_b[7] => ram_block2a37.PORTBADDR7
address_b[7] => ram_block2a38.PORTBADDR7
address_b[7] => ram_block2a39.PORTBADDR7
address_b[7] => ram_block2a40.PORTBADDR7
address_b[7] => ram_block2a41.PORTBADDR7
address_b[7] => ram_block2a42.PORTBADDR7
address_b[7] => ram_block2a43.PORTBADDR7
address_b[7] => ram_block2a44.PORTBADDR7
address_b[7] => ram_block2a45.PORTBADDR7
address_b[7] => ram_block2a46.PORTBADDR7
address_b[7] => ram_block2a47.PORTBADDR7
address_b[7] => ram_block2a48.PORTBADDR7
address_b[7] => ram_block2a49.PORTBADDR7
address_b[7] => ram_block2a50.PORTBADDR7
address_b[7] => ram_block2a51.PORTBADDR7
address_b[7] => ram_block2a52.PORTBADDR7
address_b[7] => ram_block2a53.PORTBADDR7
address_b[7] => ram_block2a54.PORTBADDR7
address_b[7] => ram_block2a55.PORTBADDR7
address_b[7] => ram_block2a56.PORTBADDR7
address_b[7] => ram_block2a57.PORTBADDR7
address_b[7] => ram_block2a58.PORTBADDR7
address_b[7] => ram_block2a59.PORTBADDR7
address_b[7] => ram_block2a60.PORTBADDR7
address_b[7] => ram_block2a61.PORTBADDR7
address_b[7] => ram_block2a62.PORTBADDR7
address_b[7] => ram_block2a63.PORTBADDR7
address_b[7] => ram_block2a64.PORTBADDR7
address_b[7] => ram_block2a65.PORTBADDR7
address_b[7] => ram_block2a66.PORTBADDR7
address_b[7] => ram_block2a67.PORTBADDR7
address_b[7] => ram_block2a68.PORTBADDR7
address_b[7] => ram_block2a69.PORTBADDR7
address_b[7] => ram_block2a70.PORTBADDR7
address_b[7] => ram_block2a71.PORTBADDR7
address_b[7] => ram_block2a72.PORTBADDR7
address_b[7] => ram_block2a73.PORTBADDR7
address_b[7] => ram_block2a74.PORTBADDR7
address_b[7] => ram_block2a75.PORTBADDR7
address_b[7] => ram_block2a76.PORTBADDR7
address_b[7] => ram_block2a77.PORTBADDR7
address_b[7] => ram_block2a78.PORTBADDR7
address_b[7] => ram_block2a79.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
address_b[8] => ram_block2a24.PORTBADDR8
address_b[8] => ram_block2a25.PORTBADDR8
address_b[8] => ram_block2a26.PORTBADDR8
address_b[8] => ram_block2a27.PORTBADDR8
address_b[8] => ram_block2a28.PORTBADDR8
address_b[8] => ram_block2a29.PORTBADDR8
address_b[8] => ram_block2a30.PORTBADDR8
address_b[8] => ram_block2a31.PORTBADDR8
address_b[8] => ram_block2a32.PORTBADDR8
address_b[8] => ram_block2a33.PORTBADDR8
address_b[8] => ram_block2a34.PORTBADDR8
address_b[8] => ram_block2a35.PORTBADDR8
address_b[8] => ram_block2a36.PORTBADDR8
address_b[8] => ram_block2a37.PORTBADDR8
address_b[8] => ram_block2a38.PORTBADDR8
address_b[8] => ram_block2a39.PORTBADDR8
address_b[8] => ram_block2a40.PORTBADDR8
address_b[8] => ram_block2a41.PORTBADDR8
address_b[8] => ram_block2a42.PORTBADDR8
address_b[8] => ram_block2a43.PORTBADDR8
address_b[8] => ram_block2a44.PORTBADDR8
address_b[8] => ram_block2a45.PORTBADDR8
address_b[8] => ram_block2a46.PORTBADDR8
address_b[8] => ram_block2a47.PORTBADDR8
address_b[8] => ram_block2a48.PORTBADDR8
address_b[8] => ram_block2a49.PORTBADDR8
address_b[8] => ram_block2a50.PORTBADDR8
address_b[8] => ram_block2a51.PORTBADDR8
address_b[8] => ram_block2a52.PORTBADDR8
address_b[8] => ram_block2a53.PORTBADDR8
address_b[8] => ram_block2a54.PORTBADDR8
address_b[8] => ram_block2a55.PORTBADDR8
address_b[8] => ram_block2a56.PORTBADDR8
address_b[8] => ram_block2a57.PORTBADDR8
address_b[8] => ram_block2a58.PORTBADDR8
address_b[8] => ram_block2a59.PORTBADDR8
address_b[8] => ram_block2a60.PORTBADDR8
address_b[8] => ram_block2a61.PORTBADDR8
address_b[8] => ram_block2a62.PORTBADDR8
address_b[8] => ram_block2a63.PORTBADDR8
address_b[8] => ram_block2a64.PORTBADDR8
address_b[8] => ram_block2a65.PORTBADDR8
address_b[8] => ram_block2a66.PORTBADDR8
address_b[8] => ram_block2a67.PORTBADDR8
address_b[8] => ram_block2a68.PORTBADDR8
address_b[8] => ram_block2a69.PORTBADDR8
address_b[8] => ram_block2a70.PORTBADDR8
address_b[8] => ram_block2a71.PORTBADDR8
address_b[8] => ram_block2a72.PORTBADDR8
address_b[8] => ram_block2a73.PORTBADDR8
address_b[8] => ram_block2a74.PORTBADDR8
address_b[8] => ram_block2a75.PORTBADDR8
address_b[8] => ram_block2a76.PORTBADDR8
address_b[8] => ram_block2a77.PORTBADDR8
address_b[8] => ram_block2a78.PORTBADDR8
address_b[8] => ram_block2a79.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[9] => ram_block2a16.PORTBADDR9
address_b[9] => ram_block2a17.PORTBADDR9
address_b[9] => ram_block2a18.PORTBADDR9
address_b[9] => ram_block2a19.PORTBADDR9
address_b[9] => ram_block2a20.PORTBADDR9
address_b[9] => ram_block2a21.PORTBADDR9
address_b[9] => ram_block2a22.PORTBADDR9
address_b[9] => ram_block2a23.PORTBADDR9
address_b[9] => ram_block2a24.PORTBADDR9
address_b[9] => ram_block2a25.PORTBADDR9
address_b[9] => ram_block2a26.PORTBADDR9
address_b[9] => ram_block2a27.PORTBADDR9
address_b[9] => ram_block2a28.PORTBADDR9
address_b[9] => ram_block2a29.PORTBADDR9
address_b[9] => ram_block2a30.PORTBADDR9
address_b[9] => ram_block2a31.PORTBADDR9
address_b[9] => ram_block2a32.PORTBADDR9
address_b[9] => ram_block2a33.PORTBADDR9
address_b[9] => ram_block2a34.PORTBADDR9
address_b[9] => ram_block2a35.PORTBADDR9
address_b[9] => ram_block2a36.PORTBADDR9
address_b[9] => ram_block2a37.PORTBADDR9
address_b[9] => ram_block2a38.PORTBADDR9
address_b[9] => ram_block2a39.PORTBADDR9
address_b[9] => ram_block2a40.PORTBADDR9
address_b[9] => ram_block2a41.PORTBADDR9
address_b[9] => ram_block2a42.PORTBADDR9
address_b[9] => ram_block2a43.PORTBADDR9
address_b[9] => ram_block2a44.PORTBADDR9
address_b[9] => ram_block2a45.PORTBADDR9
address_b[9] => ram_block2a46.PORTBADDR9
address_b[9] => ram_block2a47.PORTBADDR9
address_b[9] => ram_block2a48.PORTBADDR9
address_b[9] => ram_block2a49.PORTBADDR9
address_b[9] => ram_block2a50.PORTBADDR9
address_b[9] => ram_block2a51.PORTBADDR9
address_b[9] => ram_block2a52.PORTBADDR9
address_b[9] => ram_block2a53.PORTBADDR9
address_b[9] => ram_block2a54.PORTBADDR9
address_b[9] => ram_block2a55.PORTBADDR9
address_b[9] => ram_block2a56.PORTBADDR9
address_b[9] => ram_block2a57.PORTBADDR9
address_b[9] => ram_block2a58.PORTBADDR9
address_b[9] => ram_block2a59.PORTBADDR9
address_b[9] => ram_block2a60.PORTBADDR9
address_b[9] => ram_block2a61.PORTBADDR9
address_b[9] => ram_block2a62.PORTBADDR9
address_b[9] => ram_block2a63.PORTBADDR9
address_b[9] => ram_block2a64.PORTBADDR9
address_b[9] => ram_block2a65.PORTBADDR9
address_b[9] => ram_block2a66.PORTBADDR9
address_b[9] => ram_block2a67.PORTBADDR9
address_b[9] => ram_block2a68.PORTBADDR9
address_b[9] => ram_block2a69.PORTBADDR9
address_b[9] => ram_block2a70.PORTBADDR9
address_b[9] => ram_block2a71.PORTBADDR9
address_b[9] => ram_block2a72.PORTBADDR9
address_b[9] => ram_block2a73.PORTBADDR9
address_b[9] => ram_block2a74.PORTBADDR9
address_b[9] => ram_block2a75.PORTBADDR9
address_b[9] => ram_block2a76.PORTBADDR9
address_b[9] => ram_block2a77.PORTBADDR9
address_b[9] => ram_block2a78.PORTBADDR9
address_b[9] => ram_block2a79.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[10] => ram_block2a15.PORTBADDR10
address_b[10] => ram_block2a16.PORTBADDR10
address_b[10] => ram_block2a17.PORTBADDR10
address_b[10] => ram_block2a18.PORTBADDR10
address_b[10] => ram_block2a19.PORTBADDR10
address_b[10] => ram_block2a20.PORTBADDR10
address_b[10] => ram_block2a21.PORTBADDR10
address_b[10] => ram_block2a22.PORTBADDR10
address_b[10] => ram_block2a23.PORTBADDR10
address_b[10] => ram_block2a24.PORTBADDR10
address_b[10] => ram_block2a25.PORTBADDR10
address_b[10] => ram_block2a26.PORTBADDR10
address_b[10] => ram_block2a27.PORTBADDR10
address_b[10] => ram_block2a28.PORTBADDR10
address_b[10] => ram_block2a29.PORTBADDR10
address_b[10] => ram_block2a30.PORTBADDR10
address_b[10] => ram_block2a31.PORTBADDR10
address_b[10] => ram_block2a32.PORTBADDR10
address_b[10] => ram_block2a33.PORTBADDR10
address_b[10] => ram_block2a34.PORTBADDR10
address_b[10] => ram_block2a35.PORTBADDR10
address_b[10] => ram_block2a36.PORTBADDR10
address_b[10] => ram_block2a37.PORTBADDR10
address_b[10] => ram_block2a38.PORTBADDR10
address_b[10] => ram_block2a39.PORTBADDR10
address_b[10] => ram_block2a40.PORTBADDR10
address_b[10] => ram_block2a41.PORTBADDR10
address_b[10] => ram_block2a42.PORTBADDR10
address_b[10] => ram_block2a43.PORTBADDR10
address_b[10] => ram_block2a44.PORTBADDR10
address_b[10] => ram_block2a45.PORTBADDR10
address_b[10] => ram_block2a46.PORTBADDR10
address_b[10] => ram_block2a47.PORTBADDR10
address_b[10] => ram_block2a48.PORTBADDR10
address_b[10] => ram_block2a49.PORTBADDR10
address_b[10] => ram_block2a50.PORTBADDR10
address_b[10] => ram_block2a51.PORTBADDR10
address_b[10] => ram_block2a52.PORTBADDR10
address_b[10] => ram_block2a53.PORTBADDR10
address_b[10] => ram_block2a54.PORTBADDR10
address_b[10] => ram_block2a55.PORTBADDR10
address_b[10] => ram_block2a56.PORTBADDR10
address_b[10] => ram_block2a57.PORTBADDR10
address_b[10] => ram_block2a58.PORTBADDR10
address_b[10] => ram_block2a59.PORTBADDR10
address_b[10] => ram_block2a60.PORTBADDR10
address_b[10] => ram_block2a61.PORTBADDR10
address_b[10] => ram_block2a62.PORTBADDR10
address_b[10] => ram_block2a63.PORTBADDR10
address_b[10] => ram_block2a64.PORTBADDR10
address_b[10] => ram_block2a65.PORTBADDR10
address_b[10] => ram_block2a66.PORTBADDR10
address_b[10] => ram_block2a67.PORTBADDR10
address_b[10] => ram_block2a68.PORTBADDR10
address_b[10] => ram_block2a69.PORTBADDR10
address_b[10] => ram_block2a70.PORTBADDR10
address_b[10] => ram_block2a71.PORTBADDR10
address_b[10] => ram_block2a72.PORTBADDR10
address_b[10] => ram_block2a73.PORTBADDR10
address_b[10] => ram_block2a74.PORTBADDR10
address_b[10] => ram_block2a75.PORTBADDR10
address_b[10] => ram_block2a76.PORTBADDR10
address_b[10] => ram_block2a77.PORTBADDR10
address_b[10] => ram_block2a78.PORTBADDR10
address_b[10] => ram_block2a79.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[11] => ram_block2a15.PORTBADDR11
address_b[11] => ram_block2a16.PORTBADDR11
address_b[11] => ram_block2a17.PORTBADDR11
address_b[11] => ram_block2a18.PORTBADDR11
address_b[11] => ram_block2a19.PORTBADDR11
address_b[11] => ram_block2a20.PORTBADDR11
address_b[11] => ram_block2a21.PORTBADDR11
address_b[11] => ram_block2a22.PORTBADDR11
address_b[11] => ram_block2a23.PORTBADDR11
address_b[11] => ram_block2a24.PORTBADDR11
address_b[11] => ram_block2a25.PORTBADDR11
address_b[11] => ram_block2a26.PORTBADDR11
address_b[11] => ram_block2a27.PORTBADDR11
address_b[11] => ram_block2a28.PORTBADDR11
address_b[11] => ram_block2a29.PORTBADDR11
address_b[11] => ram_block2a30.PORTBADDR11
address_b[11] => ram_block2a31.PORTBADDR11
address_b[11] => ram_block2a32.PORTBADDR11
address_b[11] => ram_block2a33.PORTBADDR11
address_b[11] => ram_block2a34.PORTBADDR11
address_b[11] => ram_block2a35.PORTBADDR11
address_b[11] => ram_block2a36.PORTBADDR11
address_b[11] => ram_block2a37.PORTBADDR11
address_b[11] => ram_block2a38.PORTBADDR11
address_b[11] => ram_block2a39.PORTBADDR11
address_b[11] => ram_block2a40.PORTBADDR11
address_b[11] => ram_block2a41.PORTBADDR11
address_b[11] => ram_block2a42.PORTBADDR11
address_b[11] => ram_block2a43.PORTBADDR11
address_b[11] => ram_block2a44.PORTBADDR11
address_b[11] => ram_block2a45.PORTBADDR11
address_b[11] => ram_block2a46.PORTBADDR11
address_b[11] => ram_block2a47.PORTBADDR11
address_b[11] => ram_block2a48.PORTBADDR11
address_b[11] => ram_block2a49.PORTBADDR11
address_b[11] => ram_block2a50.PORTBADDR11
address_b[11] => ram_block2a51.PORTBADDR11
address_b[11] => ram_block2a52.PORTBADDR11
address_b[11] => ram_block2a53.PORTBADDR11
address_b[11] => ram_block2a54.PORTBADDR11
address_b[11] => ram_block2a55.PORTBADDR11
address_b[11] => ram_block2a56.PORTBADDR11
address_b[11] => ram_block2a57.PORTBADDR11
address_b[11] => ram_block2a58.PORTBADDR11
address_b[11] => ram_block2a59.PORTBADDR11
address_b[11] => ram_block2a60.PORTBADDR11
address_b[11] => ram_block2a61.PORTBADDR11
address_b[11] => ram_block2a62.PORTBADDR11
address_b[11] => ram_block2a63.PORTBADDR11
address_b[11] => ram_block2a64.PORTBADDR11
address_b[11] => ram_block2a65.PORTBADDR11
address_b[11] => ram_block2a66.PORTBADDR11
address_b[11] => ram_block2a67.PORTBADDR11
address_b[11] => ram_block2a68.PORTBADDR11
address_b[11] => ram_block2a69.PORTBADDR11
address_b[11] => ram_block2a70.PORTBADDR11
address_b[11] => ram_block2a71.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_jpa:decode4.data[0]
address_b[12] => decode_jpa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_jpa:decode4.data[1]
address_b[13] => decode_jpa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_jpa:decode4.data[2]
address_b[14] => decode_jpa:decode_b.data[2]
address_b[15] => address_reg_b[3].DATAIN
address_b[15] => decode_jpa:decode4.data[3]
address_b[15] => decode_jpa:decode_b.data[3]
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock0 => ram_block2a32.CLK0
clock0 => ram_block2a33.CLK0
clock0 => ram_block2a34.CLK0
clock0 => ram_block2a35.CLK0
clock0 => ram_block2a36.CLK0
clock0 => ram_block2a37.CLK0
clock0 => ram_block2a38.CLK0
clock0 => ram_block2a39.CLK0
clock0 => ram_block2a40.CLK0
clock0 => ram_block2a41.CLK0
clock0 => ram_block2a42.CLK0
clock0 => ram_block2a43.CLK0
clock0 => ram_block2a44.CLK0
clock0 => ram_block2a45.CLK0
clock0 => ram_block2a46.CLK0
clock0 => ram_block2a47.CLK0
clock0 => ram_block2a48.CLK0
clock0 => ram_block2a49.CLK0
clock0 => ram_block2a50.CLK0
clock0 => ram_block2a51.CLK0
clock0 => ram_block2a52.CLK0
clock0 => ram_block2a53.CLK0
clock0 => ram_block2a54.CLK0
clock0 => ram_block2a55.CLK0
clock0 => ram_block2a56.CLK0
clock0 => ram_block2a57.CLK0
clock0 => ram_block2a58.CLK0
clock0 => ram_block2a59.CLK0
clock0 => ram_block2a60.CLK0
clock0 => ram_block2a61.CLK0
clock0 => ram_block2a62.CLK0
clock0 => ram_block2a63.CLK0
clock0 => ram_block2a64.CLK0
clock0 => ram_block2a65.CLK0
clock0 => ram_block2a66.CLK0
clock0 => ram_block2a67.CLK0
clock0 => ram_block2a68.CLK0
clock0 => ram_block2a69.CLK0
clock0 => ram_block2a70.CLK0
clock0 => ram_block2a71.CLK0
clock0 => ram_block2a72.CLK0
clock0 => ram_block2a73.CLK0
clock0 => ram_block2a74.CLK0
clock0 => ram_block2a75.CLK0
clock0 => ram_block2a76.CLK0
clock0 => ram_block2a77.CLK0
clock0 => ram_block2a78.CLK0
clock0 => ram_block2a79.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clock1 => ram_block2a32.CLK1
clock1 => ram_block2a33.CLK1
clock1 => ram_block2a34.CLK1
clock1 => ram_block2a35.CLK1
clock1 => ram_block2a36.CLK1
clock1 => ram_block2a37.CLK1
clock1 => ram_block2a38.CLK1
clock1 => ram_block2a39.CLK1
clock1 => ram_block2a40.CLK1
clock1 => ram_block2a41.CLK1
clock1 => ram_block2a42.CLK1
clock1 => ram_block2a43.CLK1
clock1 => ram_block2a44.CLK1
clock1 => ram_block2a45.CLK1
clock1 => ram_block2a46.CLK1
clock1 => ram_block2a47.CLK1
clock1 => ram_block2a48.CLK1
clock1 => ram_block2a49.CLK1
clock1 => ram_block2a50.CLK1
clock1 => ram_block2a51.CLK1
clock1 => ram_block2a52.CLK1
clock1 => ram_block2a53.CLK1
clock1 => ram_block2a54.CLK1
clock1 => ram_block2a55.CLK1
clock1 => ram_block2a56.CLK1
clock1 => ram_block2a57.CLK1
clock1 => ram_block2a58.CLK1
clock1 => ram_block2a59.CLK1
clock1 => ram_block2a60.CLK1
clock1 => ram_block2a61.CLK1
clock1 => ram_block2a62.CLK1
clock1 => ram_block2a63.CLK1
clock1 => ram_block2a64.CLK1
clock1 => ram_block2a65.CLK1
clock1 => ram_block2a66.CLK1
clock1 => ram_block2a67.CLK1
clock1 => ram_block2a68.CLK1
clock1 => ram_block2a69.CLK1
clock1 => ram_block2a70.CLK1
clock1 => ram_block2a71.CLK1
clock1 => ram_block2a72.CLK1
clock1 => ram_block2a73.CLK1
clock1 => ram_block2a74.CLK1
clock1 => ram_block2a75.CLK1
clock1 => ram_block2a76.CLK1
clock1 => ram_block2a77.CLK1
clock1 => ram_block2a78.CLK1
clock1 => ram_block2a79.CLK1
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken1 => ~NO_FANOUT~
data_a[0] => ram_block2a0.PORTADATAIN
data_a[0] => ram_block2a8.PORTADATAIN
data_a[0] => ram_block2a16.PORTADATAIN
data_a[0] => ram_block2a24.PORTADATAIN
data_a[0] => ram_block2a32.PORTADATAIN
data_a[0] => ram_block2a40.PORTADATAIN
data_a[0] => ram_block2a48.PORTADATAIN
data_a[0] => ram_block2a56.PORTADATAIN
data_a[0] => ram_block2a64.PORTADATAIN
data_a[0] => ram_block2a72.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[1] => ram_block2a9.PORTADATAIN
data_a[1] => ram_block2a17.PORTADATAIN
data_a[1] => ram_block2a25.PORTADATAIN
data_a[1] => ram_block2a33.PORTADATAIN
data_a[1] => ram_block2a41.PORTADATAIN
data_a[1] => ram_block2a49.PORTADATAIN
data_a[1] => ram_block2a57.PORTADATAIN
data_a[1] => ram_block2a65.PORTADATAIN
data_a[1] => ram_block2a73.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[2] => ram_block2a10.PORTADATAIN
data_a[2] => ram_block2a18.PORTADATAIN
data_a[2] => ram_block2a26.PORTADATAIN
data_a[2] => ram_block2a34.PORTADATAIN
data_a[2] => ram_block2a42.PORTADATAIN
data_a[2] => ram_block2a50.PORTADATAIN
data_a[2] => ram_block2a58.PORTADATAIN
data_a[2] => ram_block2a66.PORTADATAIN
data_a[2] => ram_block2a74.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[3] => ram_block2a11.PORTADATAIN
data_a[3] => ram_block2a19.PORTADATAIN
data_a[3] => ram_block2a27.PORTADATAIN
data_a[3] => ram_block2a35.PORTADATAIN
data_a[3] => ram_block2a43.PORTADATAIN
data_a[3] => ram_block2a51.PORTADATAIN
data_a[3] => ram_block2a59.PORTADATAIN
data_a[3] => ram_block2a67.PORTADATAIN
data_a[3] => ram_block2a75.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[4] => ram_block2a12.PORTADATAIN
data_a[4] => ram_block2a20.PORTADATAIN
data_a[4] => ram_block2a28.PORTADATAIN
data_a[4] => ram_block2a36.PORTADATAIN
data_a[4] => ram_block2a44.PORTADATAIN
data_a[4] => ram_block2a52.PORTADATAIN
data_a[4] => ram_block2a60.PORTADATAIN
data_a[4] => ram_block2a68.PORTADATAIN
data_a[4] => ram_block2a76.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[5] => ram_block2a13.PORTADATAIN
data_a[5] => ram_block2a21.PORTADATAIN
data_a[5] => ram_block2a29.PORTADATAIN
data_a[5] => ram_block2a37.PORTADATAIN
data_a[5] => ram_block2a45.PORTADATAIN
data_a[5] => ram_block2a53.PORTADATAIN
data_a[5] => ram_block2a61.PORTADATAIN
data_a[5] => ram_block2a69.PORTADATAIN
data_a[5] => ram_block2a77.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[6] => ram_block2a14.PORTADATAIN
data_a[6] => ram_block2a22.PORTADATAIN
data_a[6] => ram_block2a30.PORTADATAIN
data_a[6] => ram_block2a38.PORTADATAIN
data_a[6] => ram_block2a46.PORTADATAIN
data_a[6] => ram_block2a54.PORTADATAIN
data_a[6] => ram_block2a62.PORTADATAIN
data_a[6] => ram_block2a70.PORTADATAIN
data_a[6] => ram_block2a78.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[7] => ram_block2a15.PORTADATAIN
data_a[7] => ram_block2a23.PORTADATAIN
data_a[7] => ram_block2a31.PORTADATAIN
data_a[7] => ram_block2a39.PORTADATAIN
data_a[7] => ram_block2a47.PORTADATAIN
data_a[7] => ram_block2a55.PORTADATAIN
data_a[7] => ram_block2a63.PORTADATAIN
data_a[7] => ram_block2a71.PORTADATAIN
data_a[7] => ram_block2a79.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[0] => ram_block2a8.PORTBDATAIN
data_b[0] => ram_block2a16.PORTBDATAIN
data_b[0] => ram_block2a24.PORTBDATAIN
data_b[0] => ram_block2a32.PORTBDATAIN
data_b[0] => ram_block2a40.PORTBDATAIN
data_b[0] => ram_block2a48.PORTBDATAIN
data_b[0] => ram_block2a56.PORTBDATAIN
data_b[0] => ram_block2a64.PORTBDATAIN
data_b[0] => ram_block2a72.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[1] => ram_block2a9.PORTBDATAIN
data_b[1] => ram_block2a17.PORTBDATAIN
data_b[1] => ram_block2a25.PORTBDATAIN
data_b[1] => ram_block2a33.PORTBDATAIN
data_b[1] => ram_block2a41.PORTBDATAIN
data_b[1] => ram_block2a49.PORTBDATAIN
data_b[1] => ram_block2a57.PORTBDATAIN
data_b[1] => ram_block2a65.PORTBDATAIN
data_b[1] => ram_block2a73.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[2] => ram_block2a10.PORTBDATAIN
data_b[2] => ram_block2a18.PORTBDATAIN
data_b[2] => ram_block2a26.PORTBDATAIN
data_b[2] => ram_block2a34.PORTBDATAIN
data_b[2] => ram_block2a42.PORTBDATAIN
data_b[2] => ram_block2a50.PORTBDATAIN
data_b[2] => ram_block2a58.PORTBDATAIN
data_b[2] => ram_block2a66.PORTBDATAIN
data_b[2] => ram_block2a74.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[3] => ram_block2a11.PORTBDATAIN
data_b[3] => ram_block2a19.PORTBDATAIN
data_b[3] => ram_block2a27.PORTBDATAIN
data_b[3] => ram_block2a35.PORTBDATAIN
data_b[3] => ram_block2a43.PORTBDATAIN
data_b[3] => ram_block2a51.PORTBDATAIN
data_b[3] => ram_block2a59.PORTBDATAIN
data_b[3] => ram_block2a67.PORTBDATAIN
data_b[3] => ram_block2a75.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[4] => ram_block2a12.PORTBDATAIN
data_b[4] => ram_block2a20.PORTBDATAIN
data_b[4] => ram_block2a28.PORTBDATAIN
data_b[4] => ram_block2a36.PORTBDATAIN
data_b[4] => ram_block2a44.PORTBDATAIN
data_b[4] => ram_block2a52.PORTBDATAIN
data_b[4] => ram_block2a60.PORTBDATAIN
data_b[4] => ram_block2a68.PORTBDATAIN
data_b[4] => ram_block2a76.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[5] => ram_block2a13.PORTBDATAIN
data_b[5] => ram_block2a21.PORTBDATAIN
data_b[5] => ram_block2a29.PORTBDATAIN
data_b[5] => ram_block2a37.PORTBDATAIN
data_b[5] => ram_block2a45.PORTBDATAIN
data_b[5] => ram_block2a53.PORTBDATAIN
data_b[5] => ram_block2a61.PORTBDATAIN
data_b[5] => ram_block2a69.PORTBDATAIN
data_b[5] => ram_block2a77.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[6] => ram_block2a14.PORTBDATAIN
data_b[6] => ram_block2a22.PORTBDATAIN
data_b[6] => ram_block2a30.PORTBDATAIN
data_b[6] => ram_block2a38.PORTBDATAIN
data_b[6] => ram_block2a46.PORTBDATAIN
data_b[6] => ram_block2a54.PORTBDATAIN
data_b[6] => ram_block2a62.PORTBDATAIN
data_b[6] => ram_block2a70.PORTBDATAIN
data_b[6] => ram_block2a78.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[7] => ram_block2a15.PORTBDATAIN
data_b[7] => ram_block2a23.PORTBDATAIN
data_b[7] => ram_block2a31.PORTBDATAIN
data_b[7] => ram_block2a39.PORTBDATAIN
data_b[7] => ram_block2a47.PORTBDATAIN
data_b[7] => ram_block2a55.PORTBDATAIN
data_b[7] => ram_block2a63.PORTBDATAIN
data_b[7] => ram_block2a71.PORTBDATAIN
data_b[7] => ram_block2a79.PORTBDATAIN
q_a[0] <= mux_3kb:mux5.result[0]
q_a[1] <= mux_3kb:mux5.result[1]
q_a[2] <= mux_3kb:mux5.result[2]
q_a[3] <= mux_3kb:mux5.result[3]
q_a[4] <= mux_3kb:mux5.result[4]
q_a[5] <= mux_3kb:mux5.result[5]
q_a[6] <= mux_3kb:mux5.result[6]
q_a[7] <= mux_3kb:mux5.result[7]
q_b[0] <= mux_3kb:mux6.result[0]
q_b[1] <= mux_3kb:mux6.result[1]
q_b[2] <= mux_3kb:mux6.result[2]
q_b[3] <= mux_3kb:mux6.result[3]
q_b[4] <= mux_3kb:mux6.result[4]
q_b[5] <= mux_3kb:mux6.result[5]
q_b[6] <= mux_3kb:mux6.result[6]
q_b[7] <= mux_3kb:mux6.result[7]
wren_a => decode_jpa:decode3.enable
wren_b => decode_jpa:decode4.enable


|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|decode_jpa:decode3
data[0] => w_anode1078w[1].IN0
data[0] => w_anode1095w[1].IN1
data[0] => w_anode1105w[1].IN0
data[0] => w_anode1115w[1].IN1
data[0] => w_anode1125w[1].IN0
data[0] => w_anode1135w[1].IN1
data[0] => w_anode1145w[1].IN0
data[0] => w_anode1155w[1].IN1
data[0] => w_anode1174w[1].IN0
data[0] => w_anode1185w[1].IN1
data[0] => w_anode1195w[1].IN0
data[0] => w_anode1205w[1].IN1
data[0] => w_anode1215w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1235w[1].IN0
data[0] => w_anode1245w[1].IN1
data[1] => w_anode1078w[2].IN0
data[1] => w_anode1095w[2].IN0
data[1] => w_anode1105w[2].IN1
data[1] => w_anode1115w[2].IN1
data[1] => w_anode1125w[2].IN0
data[1] => w_anode1135w[2].IN0
data[1] => w_anode1145w[2].IN1
data[1] => w_anode1155w[2].IN1
data[1] => w_anode1174w[2].IN0
data[1] => w_anode1185w[2].IN0
data[1] => w_anode1195w[2].IN1
data[1] => w_anode1205w[2].IN1
data[1] => w_anode1215w[2].IN0
data[1] => w_anode1225w[2].IN0
data[1] => w_anode1235w[2].IN1
data[1] => w_anode1245w[2].IN1
data[2] => w_anode1078w[3].IN0
data[2] => w_anode1095w[3].IN0
data[2] => w_anode1105w[3].IN0
data[2] => w_anode1115w[3].IN0
data[2] => w_anode1125w[3].IN1
data[2] => w_anode1135w[3].IN1
data[2] => w_anode1145w[3].IN1
data[2] => w_anode1155w[3].IN1
data[2] => w_anode1174w[3].IN0
data[2] => w_anode1185w[3].IN0
data[2] => w_anode1195w[3].IN0
data[2] => w_anode1205w[3].IN0
data[2] => w_anode1215w[3].IN1
data[2] => w_anode1225w[3].IN1
data[2] => w_anode1235w[3].IN1
data[2] => w_anode1245w[3].IN1
data[3] => w_anode1069w[1].IN0
data[3] => w_anode1167w[1].IN1
enable => w_anode1069w[1].IN0
enable => w_anode1167w[1].IN0
eq[0] <= w_anode1078w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1095w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1105w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1115w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1125w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1135w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1145w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1155w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1174w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1185w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|decode_jpa:decode4
data[0] => w_anode1078w[1].IN0
data[0] => w_anode1095w[1].IN1
data[0] => w_anode1105w[1].IN0
data[0] => w_anode1115w[1].IN1
data[0] => w_anode1125w[1].IN0
data[0] => w_anode1135w[1].IN1
data[0] => w_anode1145w[1].IN0
data[0] => w_anode1155w[1].IN1
data[0] => w_anode1174w[1].IN0
data[0] => w_anode1185w[1].IN1
data[0] => w_anode1195w[1].IN0
data[0] => w_anode1205w[1].IN1
data[0] => w_anode1215w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1235w[1].IN0
data[0] => w_anode1245w[1].IN1
data[1] => w_anode1078w[2].IN0
data[1] => w_anode1095w[2].IN0
data[1] => w_anode1105w[2].IN1
data[1] => w_anode1115w[2].IN1
data[1] => w_anode1125w[2].IN0
data[1] => w_anode1135w[2].IN0
data[1] => w_anode1145w[2].IN1
data[1] => w_anode1155w[2].IN1
data[1] => w_anode1174w[2].IN0
data[1] => w_anode1185w[2].IN0
data[1] => w_anode1195w[2].IN1
data[1] => w_anode1205w[2].IN1
data[1] => w_anode1215w[2].IN0
data[1] => w_anode1225w[2].IN0
data[1] => w_anode1235w[2].IN1
data[1] => w_anode1245w[2].IN1
data[2] => w_anode1078w[3].IN0
data[2] => w_anode1095w[3].IN0
data[2] => w_anode1105w[3].IN0
data[2] => w_anode1115w[3].IN0
data[2] => w_anode1125w[3].IN1
data[2] => w_anode1135w[3].IN1
data[2] => w_anode1145w[3].IN1
data[2] => w_anode1155w[3].IN1
data[2] => w_anode1174w[3].IN0
data[2] => w_anode1185w[3].IN0
data[2] => w_anode1195w[3].IN0
data[2] => w_anode1205w[3].IN0
data[2] => w_anode1215w[3].IN1
data[2] => w_anode1225w[3].IN1
data[2] => w_anode1235w[3].IN1
data[2] => w_anode1245w[3].IN1
data[3] => w_anode1069w[1].IN0
data[3] => w_anode1167w[1].IN1
enable => w_anode1069w[1].IN0
enable => w_anode1167w[1].IN0
eq[0] <= w_anode1078w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1095w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1105w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1115w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1125w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1135w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1145w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1155w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1174w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1185w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|decode_jpa:decode_a
data[0] => w_anode1078w[1].IN0
data[0] => w_anode1095w[1].IN1
data[0] => w_anode1105w[1].IN0
data[0] => w_anode1115w[1].IN1
data[0] => w_anode1125w[1].IN0
data[0] => w_anode1135w[1].IN1
data[0] => w_anode1145w[1].IN0
data[0] => w_anode1155w[1].IN1
data[0] => w_anode1174w[1].IN0
data[0] => w_anode1185w[1].IN1
data[0] => w_anode1195w[1].IN0
data[0] => w_anode1205w[1].IN1
data[0] => w_anode1215w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1235w[1].IN0
data[0] => w_anode1245w[1].IN1
data[1] => w_anode1078w[2].IN0
data[1] => w_anode1095w[2].IN0
data[1] => w_anode1105w[2].IN1
data[1] => w_anode1115w[2].IN1
data[1] => w_anode1125w[2].IN0
data[1] => w_anode1135w[2].IN0
data[1] => w_anode1145w[2].IN1
data[1] => w_anode1155w[2].IN1
data[1] => w_anode1174w[2].IN0
data[1] => w_anode1185w[2].IN0
data[1] => w_anode1195w[2].IN1
data[1] => w_anode1205w[2].IN1
data[1] => w_anode1215w[2].IN0
data[1] => w_anode1225w[2].IN0
data[1] => w_anode1235w[2].IN1
data[1] => w_anode1245w[2].IN1
data[2] => w_anode1078w[3].IN0
data[2] => w_anode1095w[3].IN0
data[2] => w_anode1105w[3].IN0
data[2] => w_anode1115w[3].IN0
data[2] => w_anode1125w[3].IN1
data[2] => w_anode1135w[3].IN1
data[2] => w_anode1145w[3].IN1
data[2] => w_anode1155w[3].IN1
data[2] => w_anode1174w[3].IN0
data[2] => w_anode1185w[3].IN0
data[2] => w_anode1195w[3].IN0
data[2] => w_anode1205w[3].IN0
data[2] => w_anode1215w[3].IN1
data[2] => w_anode1225w[3].IN1
data[2] => w_anode1235w[3].IN1
data[2] => w_anode1245w[3].IN1
data[3] => w_anode1069w[1].IN0
data[3] => w_anode1167w[1].IN1
enable => w_anode1069w[1].IN0
enable => w_anode1167w[1].IN0
eq[0] <= w_anode1078w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1095w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1105w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1115w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1125w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1135w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1145w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1155w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1174w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1185w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|decode_jpa:decode_b
data[0] => w_anode1078w[1].IN0
data[0] => w_anode1095w[1].IN1
data[0] => w_anode1105w[1].IN0
data[0] => w_anode1115w[1].IN1
data[0] => w_anode1125w[1].IN0
data[0] => w_anode1135w[1].IN1
data[0] => w_anode1145w[1].IN0
data[0] => w_anode1155w[1].IN1
data[0] => w_anode1174w[1].IN0
data[0] => w_anode1185w[1].IN1
data[0] => w_anode1195w[1].IN0
data[0] => w_anode1205w[1].IN1
data[0] => w_anode1215w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1235w[1].IN0
data[0] => w_anode1245w[1].IN1
data[1] => w_anode1078w[2].IN0
data[1] => w_anode1095w[2].IN0
data[1] => w_anode1105w[2].IN1
data[1] => w_anode1115w[2].IN1
data[1] => w_anode1125w[2].IN0
data[1] => w_anode1135w[2].IN0
data[1] => w_anode1145w[2].IN1
data[1] => w_anode1155w[2].IN1
data[1] => w_anode1174w[2].IN0
data[1] => w_anode1185w[2].IN0
data[1] => w_anode1195w[2].IN1
data[1] => w_anode1205w[2].IN1
data[1] => w_anode1215w[2].IN0
data[1] => w_anode1225w[2].IN0
data[1] => w_anode1235w[2].IN1
data[1] => w_anode1245w[2].IN1
data[2] => w_anode1078w[3].IN0
data[2] => w_anode1095w[3].IN0
data[2] => w_anode1105w[3].IN0
data[2] => w_anode1115w[3].IN0
data[2] => w_anode1125w[3].IN1
data[2] => w_anode1135w[3].IN1
data[2] => w_anode1145w[3].IN1
data[2] => w_anode1155w[3].IN1
data[2] => w_anode1174w[3].IN0
data[2] => w_anode1185w[3].IN0
data[2] => w_anode1195w[3].IN0
data[2] => w_anode1205w[3].IN0
data[2] => w_anode1215w[3].IN1
data[2] => w_anode1225w[3].IN1
data[2] => w_anode1235w[3].IN1
data[2] => w_anode1245w[3].IN1
data[3] => w_anode1069w[1].IN0
data[3] => w_anode1167w[1].IN1
enable => w_anode1069w[1].IN0
enable => w_anode1167w[1].IN0
eq[0] <= w_anode1078w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1095w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1105w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1115w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1125w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1135w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1145w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1155w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1174w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1185w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|mux_3kb:mux5
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
data[64] => w_mux_outputs1289w[2].IN0
data[65] => w_mux_outputs1389w[2].IN0
data[66] => w_mux_outputs1489w[2].IN0
data[67] => w_mux_outputs1589w[2].IN0
data[68] => w_mux_outputs1689w[2].IN0
data[69] => w_mux_outputs1789w[2].IN0
data[70] => w_mux_outputs1889w[2].IN0
data[71] => w_mux_outputs1989w[2].IN0
data[72] => w_mux_outputs1289w[2].IN0
data[73] => w_mux_outputs1389w[2].IN0
data[74] => w_mux_outputs1489w[2].IN0
data[75] => w_mux_outputs1589w[2].IN0
data[76] => w_mux_outputs1689w[2].IN0
data[77] => w_mux_outputs1789w[2].IN0
data[78] => w_mux_outputs1889w[2].IN0
data[79] => w_mux_outputs1989w[2].IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= muxlut_result3w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= muxlut_result4w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= muxlut_result5w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= muxlut_result6w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= muxlut_result7w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1289w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1389w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1489w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1589w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1689w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1789w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1889w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1989w[2].IN1
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|mux_3kb:mux6
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
data[64] => w_mux_outputs1289w[2].IN0
data[65] => w_mux_outputs1389w[2].IN0
data[66] => w_mux_outputs1489w[2].IN0
data[67] => w_mux_outputs1589w[2].IN0
data[68] => w_mux_outputs1689w[2].IN0
data[69] => w_mux_outputs1789w[2].IN0
data[70] => w_mux_outputs1889w[2].IN0
data[71] => w_mux_outputs1989w[2].IN0
data[72] => w_mux_outputs1289w[2].IN0
data[73] => w_mux_outputs1389w[2].IN0
data[74] => w_mux_outputs1489w[2].IN0
data[75] => w_mux_outputs1589w[2].IN0
data[76] => w_mux_outputs1689w[2].IN0
data[77] => w_mux_outputs1789w[2].IN0
data[78] => w_mux_outputs1889w[2].IN0
data[79] => w_mux_outputs1989w[2].IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= muxlut_result3w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= muxlut_result4w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= muxlut_result5w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= muxlut_result6w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= muxlut_result7w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1289w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1389w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1489w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1589w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1689w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1789w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1889w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1989w[2].IN1
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|DE2_70_Default|I2C_AV_Config:u3
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iRST_N => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE2_70_Default|I2C_AV_Config:u3|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_Default|AUDIO_DAC:u4
oFLASH_ADDR[0] <= FLASH_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[1] <= FLASH_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[2] <= FLASH_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[3] <= FLASH_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[4] <= FLASH_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[5] <= FLASH_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[6] <= FLASH_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[7] <= FLASH_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[8] <= FLASH_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[9] <= FLASH_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[10] <= FLASH_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[11] <= FLASH_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[12] <= FLASH_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[13] <= FLASH_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[14] <= FLASH_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[15] <= FLASH_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[16] <= FLASH_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[17] <= FLASH_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[18] <= FLASH_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[19] <= FLASH_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
iFLASH_DATA[0] => FLASH_Out_Tmp[8].DATAIN
iFLASH_DATA[0] => FLASH_Out_Tmp[0].DATAIN
iFLASH_DATA[1] => FLASH_Out_Tmp[9].DATAIN
iFLASH_DATA[1] => FLASH_Out_Tmp[1].DATAIN
iFLASH_DATA[2] => FLASH_Out_Tmp[10].DATAIN
iFLASH_DATA[2] => FLASH_Out_Tmp[2].DATAIN
iFLASH_DATA[3] => FLASH_Out_Tmp[11].DATAIN
iFLASH_DATA[3] => FLASH_Out_Tmp[3].DATAIN
iFLASH_DATA[4] => FLASH_Out_Tmp[12].DATAIN
iFLASH_DATA[4] => FLASH_Out_Tmp[4].DATAIN
iFLASH_DATA[5] => FLASH_Out_Tmp[13].DATAIN
iFLASH_DATA[5] => FLASH_Out_Tmp[5].DATAIN
iFLASH_DATA[6] => FLASH_Out_Tmp[14].DATAIN
iFLASH_DATA[6] => FLASH_Out_Tmp[6].DATAIN
iFLASH_DATA[7] => FLASH_Out_Tmp[15].DATAIN
iFLASH_DATA[7] => FLASH_Out_Tmp[7].DATAIN
oSDRAM_ADDR[0] <= SDRAM_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[1] <= SDRAM_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[2] <= SDRAM_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[3] <= SDRAM_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[4] <= SDRAM_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[5] <= SDRAM_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[6] <= SDRAM_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[7] <= SDRAM_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[8] <= SDRAM_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[9] <= SDRAM_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[10] <= SDRAM_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[11] <= SDRAM_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[12] <= SDRAM_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[13] <= SDRAM_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[14] <= SDRAM_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[15] <= SDRAM_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[16] <= SDRAM_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[17] <= SDRAM_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[18] <= SDRAM_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[19] <= SDRAM_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[20] <= SDRAM_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[21] <= SDRAM_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[22] <= <GND>
iSDRAM_DATA[0] => SDRAM_Out_Tmp[0].DATAIN
iSDRAM_DATA[1] => SDRAM_Out_Tmp[1].DATAIN
iSDRAM_DATA[2] => SDRAM_Out_Tmp[2].DATAIN
iSDRAM_DATA[3] => SDRAM_Out_Tmp[3].DATAIN
iSDRAM_DATA[4] => SDRAM_Out_Tmp[4].DATAIN
iSDRAM_DATA[5] => SDRAM_Out_Tmp[5].DATAIN
iSDRAM_DATA[6] => SDRAM_Out_Tmp[6].DATAIN
iSDRAM_DATA[7] => SDRAM_Out_Tmp[7].DATAIN
iSDRAM_DATA[8] => SDRAM_Out_Tmp[8].DATAIN
iSDRAM_DATA[9] => SDRAM_Out_Tmp[9].DATAIN
iSDRAM_DATA[10] => SDRAM_Out_Tmp[10].DATAIN
iSDRAM_DATA[11] => SDRAM_Out_Tmp[11].DATAIN
iSDRAM_DATA[12] => SDRAM_Out_Tmp[12].DATAIN
iSDRAM_DATA[13] => SDRAM_Out_Tmp[13].DATAIN
iSDRAM_DATA[14] => SDRAM_Out_Tmp[14].DATAIN
iSDRAM_DATA[15] => SDRAM_Out_Tmp[15].DATAIN
oSRAM_ADDR[0] <= SRAM_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[1] <= SRAM_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[2] <= SRAM_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[3] <= SRAM_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[4] <= SRAM_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[5] <= SRAM_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[6] <= SRAM_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[7] <= SRAM_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[8] <= SRAM_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[9] <= SRAM_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[10] <= SRAM_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[11] <= SRAM_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[12] <= SRAM_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[13] <= SRAM_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[14] <= SRAM_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[15] <= SRAM_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[16] <= SRAM_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[17] <= SRAM_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[18] <= <GND>
iSRAM_DATA[0] => SRAM_Out_Tmp[0].DATAIN
iSRAM_DATA[1] => SRAM_Out_Tmp[1].DATAIN
iSRAM_DATA[2] => SRAM_Out_Tmp[2].DATAIN
iSRAM_DATA[3] => SRAM_Out_Tmp[3].DATAIN
iSRAM_DATA[4] => SRAM_Out_Tmp[4].DATAIN
iSRAM_DATA[5] => SRAM_Out_Tmp[5].DATAIN
iSRAM_DATA[6] => SRAM_Out_Tmp[6].DATAIN
iSRAM_DATA[7] => SRAM_Out_Tmp[7].DATAIN
iSRAM_DATA[8] => SRAM_Out_Tmp[8].DATAIN
iSRAM_DATA[9] => SRAM_Out_Tmp[9].DATAIN
iSRAM_DATA[10] => SRAM_Out_Tmp[10].DATAIN
iSRAM_DATA[11] => SRAM_Out_Tmp[11].DATAIN
iSRAM_DATA[12] => SRAM_Out_Tmp[12].DATAIN
iSRAM_DATA[13] => SRAM_Out_Tmp[13].DATAIN
iSRAM_DATA[14] => SRAM_Out_Tmp[14].DATAIN
iSRAM_DATA[15] => SRAM_Out_Tmp[15].DATAIN
oAUD_BCK <= oAUD_BCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAUD_DATA <= oAUD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAUD_LRCK <= LRCK_1X.DB_MAX_OUTPUT_PORT_TYPE
iSrc_Select[0] => Equal0.IN31
iSrc_Select[0] => Equal1.IN0
iSrc_Select[0] => Equal2.IN31
iSrc_Select[1] => Equal0.IN30
iSrc_Select[1] => Equal1.IN31
iSrc_Select[1] => Equal2.IN0
iCLK_18_4 => LRCK_4X.CLK
iCLK_18_4 => LRCK_2X.CLK
iCLK_18_4 => LRCK_1X.CLK
iCLK_18_4 => LRCK_4X_DIV[0].CLK
iCLK_18_4 => LRCK_4X_DIV[1].CLK
iCLK_18_4 => LRCK_4X_DIV[2].CLK
iCLK_18_4 => LRCK_4X_DIV[3].CLK
iCLK_18_4 => LRCK_4X_DIV[4].CLK
iCLK_18_4 => LRCK_4X_DIV[5].CLK
iCLK_18_4 => LRCK_4X_DIV[6].CLK
iCLK_18_4 => LRCK_2X_DIV[0].CLK
iCLK_18_4 => LRCK_2X_DIV[1].CLK
iCLK_18_4 => LRCK_2X_DIV[2].CLK
iCLK_18_4 => LRCK_2X_DIV[3].CLK
iCLK_18_4 => LRCK_2X_DIV[4].CLK
iCLK_18_4 => LRCK_2X_DIV[5].CLK
iCLK_18_4 => LRCK_2X_DIV[6].CLK
iCLK_18_4 => LRCK_2X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[0].CLK
iCLK_18_4 => LRCK_1X_DIV[1].CLK
iCLK_18_4 => LRCK_1X_DIV[2].CLK
iCLK_18_4 => LRCK_1X_DIV[3].CLK
iCLK_18_4 => LRCK_1X_DIV[4].CLK
iCLK_18_4 => LRCK_1X_DIV[5].CLK
iCLK_18_4 => LRCK_1X_DIV[6].CLK
iCLK_18_4 => LRCK_1X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[8].CLK
iCLK_18_4 => oAUD_BCK~reg0.CLK
iCLK_18_4 => BCK_DIV[0].CLK
iCLK_18_4 => BCK_DIV[1].CLK
iCLK_18_4 => BCK_DIV[2].CLK
iCLK_18_4 => BCK_DIV[3].CLK
iRST_N => SDRAM_Cont[0].ACLR
iRST_N => SDRAM_Cont[1].ACLR
iRST_N => SDRAM_Cont[2].ACLR
iRST_N => SDRAM_Cont[3].ACLR
iRST_N => SDRAM_Cont[4].ACLR
iRST_N => SDRAM_Cont[5].ACLR
iRST_N => SDRAM_Cont[6].ACLR
iRST_N => SDRAM_Cont[7].ACLR
iRST_N => SDRAM_Cont[8].ACLR
iRST_N => SDRAM_Cont[9].ACLR
iRST_N => SDRAM_Cont[10].ACLR
iRST_N => SDRAM_Cont[11].ACLR
iRST_N => SDRAM_Cont[12].ACLR
iRST_N => SDRAM_Cont[13].ACLR
iRST_N => SDRAM_Cont[14].ACLR
iRST_N => SDRAM_Cont[15].ACLR
iRST_N => SDRAM_Cont[16].ACLR
iRST_N => SDRAM_Cont[17].ACLR
iRST_N => SDRAM_Cont[18].ACLR
iRST_N => SDRAM_Cont[19].ACLR
iRST_N => SDRAM_Cont[20].ACLR
iRST_N => SDRAM_Cont[21].ACLR
iRST_N => FLASH_Cont[0].ACLR
iRST_N => FLASH_Cont[1].ACLR
iRST_N => FLASH_Cont[2].ACLR
iRST_N => FLASH_Cont[3].ACLR
iRST_N => FLASH_Cont[4].ACLR
iRST_N => FLASH_Cont[5].ACLR
iRST_N => FLASH_Cont[6].ACLR
iRST_N => FLASH_Cont[7].ACLR
iRST_N => FLASH_Cont[8].ACLR
iRST_N => FLASH_Cont[9].ACLR
iRST_N => FLASH_Cont[10].ACLR
iRST_N => FLASH_Cont[11].ACLR
iRST_N => FLASH_Cont[12].ACLR
iRST_N => FLASH_Cont[13].ACLR
iRST_N => FLASH_Cont[14].ACLR
iRST_N => FLASH_Cont[15].ACLR
iRST_N => FLASH_Cont[16].ACLR
iRST_N => FLASH_Cont[17].ACLR
iRST_N => FLASH_Cont[18].ACLR
iRST_N => FLASH_Cont[19].ACLR
iRST_N => SRAM_Cont[0].ACLR
iRST_N => SRAM_Cont[1].ACLR
iRST_N => SRAM_Cont[2].ACLR
iRST_N => SRAM_Cont[3].ACLR
iRST_N => SRAM_Cont[4].ACLR
iRST_N => SRAM_Cont[5].ACLR
iRST_N => SRAM_Cont[6].ACLR
iRST_N => SRAM_Cont[7].ACLR
iRST_N => SRAM_Cont[8].ACLR
iRST_N => SRAM_Cont[9].ACLR
iRST_N => SRAM_Cont[10].ACLR
iRST_N => SRAM_Cont[11].ACLR
iRST_N => SRAM_Cont[12].ACLR
iRST_N => SRAM_Cont[13].ACLR
iRST_N => SRAM_Cont[14].ACLR
iRST_N => SRAM_Cont[15].ACLR
iRST_N => SRAM_Cont[16].ACLR
iRST_N => SRAM_Cont[17].ACLR
iRST_N => oAUD_BCK~reg0.ACLR
iRST_N => BCK_DIV[0].ACLR
iRST_N => BCK_DIV[1].ACLR
iRST_N => BCK_DIV[2].ACLR
iRST_N => BCK_DIV[3].ACLR
iRST_N => LRCK_4X.ACLR
iRST_N => LRCK_2X.ACLR
iRST_N => LRCK_1X.ACLR
iRST_N => LRCK_4X_DIV[0].ACLR
iRST_N => LRCK_4X_DIV[1].ACLR
iRST_N => LRCK_4X_DIV[2].ACLR
iRST_N => LRCK_4X_DIV[3].ACLR
iRST_N => LRCK_4X_DIV[4].ACLR
iRST_N => LRCK_4X_DIV[5].ACLR
iRST_N => LRCK_4X_DIV[6].ACLR
iRST_N => LRCK_2X_DIV[0].ACLR
iRST_N => LRCK_2X_DIV[1].ACLR
iRST_N => LRCK_2X_DIV[2].ACLR
iRST_N => LRCK_2X_DIV[3].ACLR
iRST_N => LRCK_2X_DIV[4].ACLR
iRST_N => LRCK_2X_DIV[5].ACLR
iRST_N => LRCK_2X_DIV[6].ACLR
iRST_N => LRCK_2X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[0].ACLR
iRST_N => LRCK_1X_DIV[1].ACLR
iRST_N => LRCK_1X_DIV[2].ACLR
iRST_N => LRCK_1X_DIV[3].ACLR
iRST_N => LRCK_1X_DIV[4].ACLR
iRST_N => LRCK_1X_DIV[5].ACLR
iRST_N => LRCK_1X_DIV[6].ACLR
iRST_N => LRCK_1X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[8].ACLR
iRST_N => SIN_Cont[0].ACLR
iRST_N => SIN_Cont[1].ACLR
iRST_N => SIN_Cont[2].ACLR
iRST_N => SIN_Cont[3].ACLR
iRST_N => SIN_Cont[4].ACLR
iRST_N => SIN_Cont[5].ACLR
iRST_N => FLASH_Out_Tmp[0].ACLR
iRST_N => FLASH_Out_Tmp[1].ACLR
iRST_N => FLASH_Out_Tmp[2].ACLR
iRST_N => FLASH_Out_Tmp[3].ACLR
iRST_N => FLASH_Out_Tmp[4].ACLR
iRST_N => FLASH_Out_Tmp[5].ACLR
iRST_N => FLASH_Out_Tmp[6].ACLR
iRST_N => FLASH_Out_Tmp[7].ACLR
iRST_N => FLASH_Out_Tmp[8].ACLR
iRST_N => FLASH_Out_Tmp[9].ACLR
iRST_N => FLASH_Out_Tmp[10].ACLR
iRST_N => FLASH_Out_Tmp[11].ACLR
iRST_N => FLASH_Out_Tmp[12].ACLR
iRST_N => FLASH_Out_Tmp[13].ACLR
iRST_N => FLASH_Out_Tmp[14].ACLR
iRST_N => FLASH_Out_Tmp[15].ACLR
iRST_N => FLASH_Out[0].ACLR
iRST_N => FLASH_Out[1].ACLR
iRST_N => FLASH_Out[2].ACLR
iRST_N => FLASH_Out[3].ACLR
iRST_N => FLASH_Out[4].ACLR
iRST_N => FLASH_Out[5].ACLR
iRST_N => FLASH_Out[6].ACLR
iRST_N => FLASH_Out[7].ACLR
iRST_N => FLASH_Out[8].ACLR
iRST_N => FLASH_Out[9].ACLR
iRST_N => FLASH_Out[10].ACLR
iRST_N => FLASH_Out[11].ACLR
iRST_N => FLASH_Out[12].ACLR
iRST_N => FLASH_Out[13].ACLR
iRST_N => FLASH_Out[14].ACLR
iRST_N => FLASH_Out[15].ACLR
iRST_N => SDRAM_Out_Tmp[0].ACLR
iRST_N => SDRAM_Out_Tmp[1].ACLR
iRST_N => SDRAM_Out_Tmp[2].ACLR
iRST_N => SDRAM_Out_Tmp[3].ACLR
iRST_N => SDRAM_Out_Tmp[4].ACLR
iRST_N => SDRAM_Out_Tmp[5].ACLR
iRST_N => SDRAM_Out_Tmp[6].ACLR
iRST_N => SDRAM_Out_Tmp[7].ACLR
iRST_N => SDRAM_Out_Tmp[8].ACLR
iRST_N => SDRAM_Out_Tmp[9].ACLR
iRST_N => SDRAM_Out_Tmp[10].ACLR
iRST_N => SDRAM_Out_Tmp[11].ACLR
iRST_N => SDRAM_Out_Tmp[12].ACLR
iRST_N => SDRAM_Out_Tmp[13].ACLR
iRST_N => SDRAM_Out_Tmp[14].ACLR
iRST_N => SDRAM_Out_Tmp[15].ACLR
iRST_N => SDRAM_Out[0].ACLR
iRST_N => SDRAM_Out[1].ACLR
iRST_N => SDRAM_Out[2].ACLR
iRST_N => SDRAM_Out[3].ACLR
iRST_N => SDRAM_Out[4].ACLR
iRST_N => SDRAM_Out[5].ACLR
iRST_N => SDRAM_Out[6].ACLR
iRST_N => SDRAM_Out[7].ACLR
iRST_N => SDRAM_Out[8].ACLR
iRST_N => SDRAM_Out[9].ACLR
iRST_N => SDRAM_Out[10].ACLR
iRST_N => SDRAM_Out[11].ACLR
iRST_N => SDRAM_Out[12].ACLR
iRST_N => SDRAM_Out[13].ACLR
iRST_N => SDRAM_Out[14].ACLR
iRST_N => SDRAM_Out[15].ACLR
iRST_N => SRAM_Out_Tmp[0].ACLR
iRST_N => SRAM_Out_Tmp[1].ACLR
iRST_N => SRAM_Out_Tmp[2].ACLR
iRST_N => SRAM_Out_Tmp[3].ACLR
iRST_N => SRAM_Out_Tmp[4].ACLR
iRST_N => SRAM_Out_Tmp[5].ACLR
iRST_N => SRAM_Out_Tmp[6].ACLR
iRST_N => SRAM_Out_Tmp[7].ACLR
iRST_N => SRAM_Out_Tmp[8].ACLR
iRST_N => SRAM_Out_Tmp[9].ACLR
iRST_N => SRAM_Out_Tmp[10].ACLR
iRST_N => SRAM_Out_Tmp[11].ACLR
iRST_N => SRAM_Out_Tmp[12].ACLR
iRST_N => SRAM_Out_Tmp[13].ACLR
iRST_N => SRAM_Out_Tmp[14].ACLR
iRST_N => SRAM_Out_Tmp[15].ACLR
iRST_N => SRAM_Out[0].ACLR
iRST_N => SRAM_Out[1].ACLR
iRST_N => SRAM_Out[2].ACLR
iRST_N => SRAM_Out[3].ACLR
iRST_N => SRAM_Out[4].ACLR
iRST_N => SRAM_Out[5].ACLR
iRST_N => SRAM_Out[6].ACLR
iRST_N => SRAM_Out[7].ACLR
iRST_N => SRAM_Out[8].ACLR
iRST_N => SRAM_Out[9].ACLR
iRST_N => SRAM_Out[10].ACLR
iRST_N => SRAM_Out[11].ACLR
iRST_N => SRAM_Out[12].ACLR
iRST_N => SRAM_Out[13].ACLR
iRST_N => SRAM_Out[14].ACLR
iRST_N => SRAM_Out[15].ACLR
iRST_N => SEL_Cont[0].ACLR
iRST_N => SEL_Cont[1].ACLR
iRST_N => SEL_Cont[2].ACLR
iRST_N => SEL_Cont[3].ACLR


|DE2_70_Default|flash_default_tester:flash1
iBUSSW => LCD_BUS.OUTPUTSELECT
iTRIKEY => FLASH_TEST_tr.DATAB
iTRIKEY => LCD_BUS.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iTRIKEY => timer_1.OUTPUTSELECT
iDEFAULT => timer_1[0].PRESET
iDEFAULT => timer_1[1].PRESET
iDEFAULT => timer_1[2].PRESET
iDEFAULT => timer_1[3].PRESET
iDEFAULT => timer_1[4].PRESET
iDEFAULT => timer_1[5].PRESET
iDEFAULT => timer_1[6].PRESET
iDEFAULT => timer_1[7].PRESET
iDEFAULT => timer_1[8].PRESET
iDEFAULT => timer_1[9].PRESET
iDEFAULT => timer_1[10].PRESET
iDEFAULT => timer_1[11].PRESET
iDEFAULT => timer_1[12].PRESET
iDEFAULT => timer_1[13].PRESET
iDEFAULT => timer_1[14].PRESET
iDEFAULT => timer_1[15].PRESET
iDEFAULT => timer_1[16].PRESET
iDEFAULT => timer_1[17].PRESET
iDEFAULT => timer_1[18].PRESET
iDEFAULT => timer_1[19].PRESET
iDEFAULT => timer_1[20].PRESET
iDEFAULT => timer_1[21].PRESET
iDEFAULT => timer_1[22].PRESET
iDEFAULT => timer_1[23].PRESET
iDEFAULT => timer_1[24].PRESET
iDEFAULT => timer_1[25].PRESET
iDEFAULT => timer_1[26].PRESET
iDEFAULT => timer_1[27].PRESET
iDEFAULT => timer_1[28].PRESET
iDEFAULT => timer_1[29].PRESET
iDEFAULT => timer_1[30].PRESET
iDEFAULT => timer_1[31].PRESET
iDEFAULT => timer_1[32].PRESET
iDEFAULT => timer_1[33].PRESET
iDEFAULT => LCD_BUS.ACLR
iDEFAULT => FLASH_TEST_tr.PRESET
iDEFAULT => power_delay[0].ACLR
iDEFAULT => power_delay[1].ACLR
iDEFAULT => power_delay[2].ACLR
iDEFAULT => power_delay[3].ACLR
iDEFAULT => power_delay[4].ACLR
iDEFAULT => power_delay[5].ACLR
iDEFAULT => power_delay[6].ACLR
iDEFAULT => power_delay[7].ACLR
iDEFAULT => power_delay[8].ACLR
iDEFAULT => power_delay[9].ACLR
iDEFAULT => power_delay[10].ACLR
iDEFAULT => power_delay[11].ACLR
iDEFAULT => power_delay[12].ACLR
iDEFAULT => power_delay[13].ACLR
iDEFAULT => power_delay[14].ACLR
iDEFAULT => power_delay[15].ACLR
iDEFAULT => power_delay[16].ACLR
iDEFAULT => power_delay[17].ACLR
iDEFAULT => power_delay[18].ACLR
iDEFAULT => power_delay[19].ACLR
iDEFAULT => power_delay[20].ACLR
iDEFAULT => power_delay[21].ACLR
iDEFAULT => power_delay[22].ACLR
iDEFAULT => power_delay[23].ACLR
iDEFAULT => power_delay[24].ACLR
iDEFAULT => power_delay[25].ACLR
iCLK_28 => iCLK_28.IN2
FLASH_DQ[0] <> DE2_70_flash_word_tester:tester.FLASH_DQ
FLASH_DQ[1] <> DE2_70_flash_word_tester:tester.FLASH_DQ
FLASH_DQ[2] <> DE2_70_flash_word_tester:tester.FLASH_DQ
FLASH_DQ[3] <> DE2_70_flash_word_tester:tester.FLASH_DQ
FLASH_DQ[4] <> DE2_70_flash_word_tester:tester.FLASH_DQ
FLASH_DQ[5] <> DE2_70_flash_word_tester:tester.FLASH_DQ
FLASH_DQ[6] <> DE2_70_flash_word_tester:tester.FLASH_DQ
FLASH_DQ[7] <> DE2_70_flash_word_tester:tester.FLASH_DQ
FLASH_DQ[8] <> DE2_70_flash_word_tester:tester.FLASH_DQ
FLASH_DQ[9] <> DE2_70_flash_word_tester:tester.FLASH_DQ
FLASH_DQ[10] <> DE2_70_flash_word_tester:tester.FLASH_DQ
FLASH_DQ[11] <> DE2_70_flash_word_tester:tester.FLASH_DQ
FLASH_DQ[12] <> DE2_70_flash_word_tester:tester.FLASH_DQ
FLASH_DQ[13] <> DE2_70_flash_word_tester:tester.FLASH_DQ
FLASH_DQ[14] <> DE2_70_flash_word_tester:tester.FLASH_DQ
FLASH_DQ15_AM1 <> DE2_70_flash_word_tester:tester.FLASH_DQ15_AM1
oFLASH_A[0] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[1] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[2] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[3] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[4] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[5] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[6] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[7] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[8] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[9] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[10] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[11] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[12] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[13] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[14] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[15] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[16] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[17] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[18] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[19] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[20] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[21] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[22] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[23] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[24] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_A[25] <= DE2_70_flash_word_tester:tester.oFLASH_A
oFLASH_WE_N <= DE2_70_flash_word_tester:tester.oFLASH_WE_N
oFLASH_RST_N <= DE2_70_flash_word_tester:tester.oFLASH_RST_N
oFLASH_WP_N <= DE2_70_flash_word_tester:tester.oFLASH_WP_N
iFLASH_RY_N => iFLASH_RY_N.IN1
oFLASH_BYTE_N <= DE2_70_flash_word_tester:tester.oFLASH_BYTE_N
oFLASH_OE_N <= DE2_70_flash_word_tester:tester.oFLASH_OE_N
oFLASH_CE_N <= DE2_70_flash_word_tester:tester.oFLASH_CE_N
oLCD_ON <= oLCD_ON.DB_MAX_OUTPUT_PORT_TYPE
oLCD_BLON <= oLCD_BLON.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[0] <= LCD_D.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[1] <= LCD_D.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[2] <= LCD_D.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[3] <= LCD_D.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[4] <= LCD_D.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[5] <= LCD_D.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[6] <= LCD_D.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[7] <= LCD_D.DB_MAX_OUTPUT_PORT_TYPE
oLCD_RW <= oLCD_RW.DB_MAX_OUTPUT_PORT_TYPE
oLCD_EN <= oLCD_EN.DB_MAX_OUTPUT_PORT_TYPE
oLCD_RS <= oLCD_RS.DB_MAX_OUTPUT_PORT_TYPE
iLCD_ON_1 => oLCD_ON.DATAA
iLCD_BLON_1 => oLCD_BLON.DATAA
LCD_D_1[0] => LCD_D.DATAA
LCD_D_1[1] => LCD_D.DATAA
LCD_D_1[2] => LCD_D.DATAA
LCD_D_1[3] => LCD_D.DATAA
LCD_D_1[4] => LCD_D.DATAA
LCD_D_1[5] => LCD_D.DATAA
LCD_D_1[6] => LCD_D.DATAA
LCD_D_1[7] => LCD_D.DATAA
iLCD_RW_1 => oLCD_RW.DATAA
iLCD_EN_1 => oLCD_EN.DATAA
iLCD_RS_1 => oLCD_RS.DATAA
TIME_OUT <= TIME_OUT.DB_MAX_OUTPUT_PORT_TYPE
oSTATUS <= DE2_70_flash_word_tester:tester.oSTATUS
oEND <= DE2_70_flash_word_tester:tester.oEND
oERASE_STATUS <= DE2_70_flash_word_tester:tester.oERASE_STATUS
PROG <= DE2_70_flash_word_tester:tester.PROG
READ <= DE2_70_flash_word_tester:tester.READ
ERASE <= DE2_70_flash_word_tester:tester.ERASE
RESET <= DE2_70_flash_word_tester:tester.RESET
VERIFY_TIME <= DE2_70_flash_word_tester:tester.VERIFY_TIME


|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester
TIME_OUT => always1.IN1
iCLK_28 => iCLK_28.IN2
iSTART => ST.OUTPUTSELECT
iSTART => ST.OUTPUTSELECT
iSTART => ST.OUTPUTSELECT
iSTART => ST.OUTPUTSELECT
iSTART => ST.OUTPUTSELECT
iSTART => ST.OUTPUTSELECT
iSTART => ERASE.OUTPUTSELECT
iSTART => oERASE_STATUS.OUTPUTSELECT
iSTART => PROG.OUTPUTSELECT
iSTART => READ.OUTPUTSELECT
iSTART => OK.OUTPUTSELECT
iSTART => FAIL.OUTPUTSELECT
iSTART => RESET.OUTPUTSELECT
iSTART => oEND.OUTPUTSELECT
iSTART => SW[1].ENA
iSTART => SW[0].ENA
oEND <= oEND~reg0.DB_MAX_OUTPUT_PORT_TYPE
oERASE_STATUS <= oERASE_STATUS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSTATUS <= error.DB_MAX_OUTPUT_PORT_TYPE
FLASH_DQ[0] <> Flash_Controller:u5.FL_DQ
FLASH_DQ[1] <> Flash_Controller:u5.FL_DQ
FLASH_DQ[2] <> Flash_Controller:u5.FL_DQ
FLASH_DQ[3] <> Flash_Controller:u5.FL_DQ
FLASH_DQ[4] <> Flash_Controller:u5.FL_DQ
FLASH_DQ[5] <> Flash_Controller:u5.FL_DQ
FLASH_DQ[6] <> Flash_Controller:u5.FL_DQ
FLASH_DQ[7] <> Flash_Controller:u5.FL_DQ
FLASH_DQ[8] <> Flash_Controller:u5.FL_DQ
FLASH_DQ[9] <> Flash_Controller:u5.FL_DQ
FLASH_DQ[10] <> Flash_Controller:u5.FL_DQ
FLASH_DQ[11] <> Flash_Controller:u5.FL_DQ
FLASH_DQ[12] <> Flash_Controller:u5.FL_DQ
FLASH_DQ[13] <> Flash_Controller:u5.FL_DQ
FLASH_DQ[14] <> Flash_Controller:u5.FL_DQ
FLASH_DQ15_AM1 <> Flash_Controller:u5.FL_DQ
oFLASH_A[0] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[1] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[2] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[3] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[4] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[5] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[6] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[7] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[8] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[9] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[10] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[11] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[12] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[13] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[14] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[15] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[16] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[17] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[18] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[19] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[20] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[21] <= Flash_Controller:u5.FL_ADDR
oFLASH_A[22] <= <GND>
oFLASH_A[23] <= <GND>
oFLASH_A[24] <= <GND>
oFLASH_A[25] <= <GND>
oFLASH_WE_N <= Flash_Controller:u5.FL_WE_n
oFLASH_RST_N <= RESET.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_WP_N <= <VCC>
iFLASH_RY_N => iFLASH_RY_N.IN2
oFLASH_BYTE_N <= <VCC>
oFLASH_OE_N <= Flash_Controller:u5.FL_OE_n
oFLASH_CE_N <= Flash_Controller:u5.FL_CE_n
ERASE <= ERASE.DB_MAX_OUTPUT_PORT_TYPE
PROG <= PROG.DB_MAX_OUTPUT_PORT_TYPE
READ <= READ.DB_MAX_OUTPUT_PORT_TYPE
RESET <= RESET.DB_MAX_OUTPUT_PORT_TYPE
OK <= OK.DB_MAX_OUTPUT_PORT_TYPE
FAIL <= FAIL.DB_MAX_OUTPUT_PORT_TYPE
VERIFY_TIME <= flash_writer:f1.oVERIFY_TIME
flash_addr[0] <= flash_addr[0].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[1] <= flash_addr[1].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[2] <= flash_addr[2].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[3] <= flash_addr[3].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[4] <= flash_addr[4].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[5] <= flash_addr[5].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[6] <= flash_addr[6].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[7] <= flash_addr[7].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[8] <= flash_addr[8].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[9] <= flash_addr[9].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[10] <= flash_addr[10].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[11] <= flash_addr[11].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[12] <= flash_addr[12].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[13] <= flash_addr[13].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[14] <= flash_addr[14].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[15] <= flash_addr[15].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[16] <= flash_addr[16].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[17] <= flash_addr[17].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[18] <= flash_addr[18].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[19] <= flash_addr[19].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[20] <= flash_addr[20].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[21] <= flash_addr[21].DB_MAX_OUTPUT_PORT_TYPE
flash_cmd[0] <= flash_cmd[0].DB_MAX_OUTPUT_PORT_TYPE
flash_cmd[1] <= flash_cmd[1].DB_MAX_OUTPUT_PORT_TYPE
flash_cmd[2] <= flash_cmd[2].DB_MAX_OUTPUT_PORT_TYPE
flash_cmd[3] <= flash_cmd[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1
p_ready => ~NO_FANOUT~
WE_CLK => ~NO_FANOUT~
iFLASH_RY_N => ST_P.OUTPUTSELECT
iFLASH_RY_N => ST_P.OUTPUTSELECT
iFLASH_RY_N => ST_P.OUTPUTSELECT
iFLASH_RY_N => ST_P.OUTPUTSELECT
iFLASH_RY_N => ST_P.OUTPUTSELECT
iFLASH_RY_N => ST_P.OUTPUTSELECT
iFLASH_RY_N => ST_P.OUTPUTSELECT
iFLASH_RY_N => ST_P.OUTPUTSELECT
iOSC_28 => delay[0].CLK
iOSC_28 => delay[1].CLK
iOSC_28 => delay[2].CLK
iOSC_28 => delay[3].CLK
iOSC_28 => delay[4].CLK
iOSC_28 => delay[5].CLK
iOSC_28 => delay[6].CLK
iOSC_28 => delay[7].CLK
iOSC_28 => delay[8].CLK
iOSC_28 => delay[9].CLK
iOSC_28 => delay[10].CLK
iOSC_28 => delay[11].CLK
iOSC_28 => delay[12].CLK
iOSC_28 => delay[13].CLK
iOSC_28 => delay[14].CLK
iOSC_28 => delay[15].CLK
iOSC_28 => delay[16].CLK
iOSC_28 => delay[17].CLK
iOSC_28 => delay[18].CLK
iOSC_28 => delay[19].CLK
iOSC_28 => delay[20].CLK
iOSC_28 => delay[21].CLK
iOSC_28 => delay[22].CLK
iOSC_28 => delay[23].CLK
iOSC_28 => delay[24].CLK
iOSC_28 => delay[25].CLK
iOSC_28 => delay[26].CLK
iOSC_28 => delay[27].CLK
iOSC_28 => delay[28].CLK
iOSC_28 => delay[29].CLK
iOSC_28 => delay[30].CLK
iOSC_28 => delay[31].CLK
iOSC_28 => oFLASH_CMD[0]~reg0.CLK
iOSC_28 => oFLASH_CMD[1]~reg0.CLK
iOSC_28 => oFLASH_CMD[2]~reg0.CLK
iOSC_28 => oFLASH_CMD[3]~reg0.CLK
iERASE => Decoder0.IN0
iERASE => oFLASH_TR.IN1
iPROGRAM => Decoder0.IN1
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => addr_prog.OUTPUTSELECT
iPROGRAM => end_prog.OUTPUTSELECT
iPROGRAM => ST_P.OUTPUTSELECT
iPROGRAM => ST_P.OUTPUTSELECT
iPROGRAM => ST_P.OUTPUTSELECT
iPROGRAM => ST_P.OUTPUTSELECT
iPROGRAM => ST_P.OUTPUTSELECT
iPROGRAM => ST_P.OUTPUTSELECT
iPROGRAM => ST_P.OUTPUTSELECT
iPROGRAM => ST_P.OUTPUTSELECT
iPROGRAM => PROGRAM_TR_r.OUTPUTSELECT
iVERIFY => Decoder0.IN2
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => addr_read.OUTPUTSELECT
iVERIFY => end_read.OUTPUTSELECT
iOK => Decoder0.IN3
iFAIL => Decoder0.IN4
iRESET_N => Decoder0.IN5
iRESET_N => end_read.PRESET
iRESET_N => addr_read[0].ALOAD
iRESET_N => addr_read[1].ALOAD
iRESET_N => addr_read[2].ALOAD
iRESET_N => addr_read[3].ALOAD
iRESET_N => addr_read[4].ALOAD
iRESET_N => addr_read[5].ALOAD
iRESET_N => addr_read[6].ALOAD
iRESET_N => addr_read[7].ALOAD
iRESET_N => addr_read[8].ALOAD
iRESET_N => addr_read[9].ALOAD
iRESET_N => addr_read[10].ALOAD
iRESET_N => addr_read[11].ALOAD
iRESET_N => addr_read[12].ALOAD
iRESET_N => addr_read[13].ALOAD
iRESET_N => addr_read[14].ALOAD
iRESET_N => addr_read[15].ALOAD
iRESET_N => addr_read[16].ALOAD
iRESET_N => addr_read[17].ALOAD
iRESET_N => addr_read[18].ALOAD
iRESET_N => addr_read[19].ALOAD
iRESET_N => addr_read[20].ALOAD
iRESET_N => addr_read[21].ALOAD
iRESET_N => PROGRAM_TR_r.ACLR
iRESET_N => ST_P[0].PRESET
iRESET_N => ST_P[1].ACLR
iRESET_N => ST_P[2].ACLR
iRESET_N => ST_P[3].PRESET
iRESET_N => ST_P[4].ACLR
iRESET_N => ST_P[5].ACLR
iRESET_N => ST_P[6].ACLR
iRESET_N => ST_P[7].ACLR
iRESET_N => end_prog.PRESET
iRESET_N => addr_prog[0].ALOAD
iRESET_N => addr_prog[1].ALOAD
iRESET_N => addr_prog[2].ALOAD
iRESET_N => addr_prog[3].ALOAD
iRESET_N => addr_prog[4].ALOAD
iRESET_N => addr_prog[5].ALOAD
iRESET_N => addr_prog[6].ALOAD
iRESET_N => addr_prog[7].ALOAD
iRESET_N => addr_prog[8].ALOAD
iRESET_N => addr_prog[9].ALOAD
iRESET_N => addr_prog[10].ALOAD
iRESET_N => addr_prog[11].ALOAD
iRESET_N => addr_prog[12].ALOAD
iRESET_N => addr_prog[13].ALOAD
iRESET_N => addr_prog[14].ALOAD
iRESET_N => addr_prog[15].ALOAD
iRESET_N => addr_prog[16].ALOAD
iRESET_N => addr_prog[17].ALOAD
iRESET_N => addr_prog[18].ALOAD
iRESET_N => addr_prog[19].ALOAD
iRESET_N => addr_prog[20].ALOAD
iRESET_N => addr_prog[21].ALOAD
oREAD_PRO_END <= oREAD_PRO_END.DB_MAX_OUTPUT_PORT_TYPE
oVERIFY_TIME <= end_read.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[0] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[1] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[2] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[3] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[4] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[5] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[6] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[7] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[8] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[9] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[10] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[11] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[12] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[13] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[14] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[15] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[16] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[17] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[18] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[19] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[20] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[21] <= oFLASH_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_CMD[0] <= oFLASH_CMD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_CMD[1] <= oFLASH_CMD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_CMD[2] <= oFLASH_CMD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_CMD[3] <= oFLASH_CMD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFLASH_TR <= oFLASH_TR.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => p_ready.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iFLASH_RY_N => ST.OUTPUTSELECT
iADDR[0] => r_ADDR.DATAB
iADDR[1] => r_ADDR.DATAB
iADDR[2] => r_ADDR.DATAB
iADDR[3] => r_ADDR.DATAB
iADDR[4] => r_ADDR.DATAB
iADDR[5] => r_ADDR.DATAB
iADDR[6] => r_ADDR.DATAB
iADDR[7] => r_ADDR.DATAB
iADDR[8] => r_ADDR.DATAB
iADDR[9] => r_ADDR.DATAB
iADDR[10] => r_ADDR.DATAB
iADDR[11] => r_ADDR.DATAB
iADDR[12] => r_ADDR.DATAB
iADDR[13] => r_ADDR.DATAB
iADDR[14] => r_ADDR.DATAB
iADDR[15] => r_ADDR.DATAB
iADDR[16] => r_ADDR.DATAB
iADDR[17] => r_ADDR.DATAB
iADDR[18] => r_ADDR.DATAB
iADDR[19] => r_ADDR.DATAB
iADDR[20] => r_ADDR.DATAB
iADDR[21] => r_ADDR.DATAB
iDATA[0] => r_DATA.DATAB
iDATA[1] => r_DATA.DATAB
iDATA[2] => r_DATA.DATAB
iDATA[3] => r_DATA.DATAB
iDATA[4] => r_DATA.DATAB
iDATA[5] => r_DATA.DATAB
iDATA[6] => r_DATA.DATAB
iDATA[7] => r_DATA.DATAB
iDATA[8] => r_DATA.DATAB
iDATA[9] => r_DATA.DATAB
iDATA[10] => r_DATA.DATAB
iDATA[11] => r_DATA.DATAB
iDATA[12] => r_DATA.DATAB
iDATA[13] => r_DATA.DATAB
iDATA[14] => r_DATA.DATAB
iDATA[15] => r_DATA.DATAB
iCMD[0] => r_CMD.DATAB
iCMD[1] => r_CMD.DATAB
iCMD[2] => r_CMD.DATAB
iCMD[3] => r_CMD.DATAB
iStart => mStart.OUTPUTSELECT
iStart => Start_Delay.OUTPUTSELECT
iStart => Start_Delay.OUTPUTSELECT
iStart => Start_Delay.OUTPUTSELECT
iStart => Start_Delay.OUTPUTSELECT
iStart => Start_Delay.OUTPUTSELECT
iStart => Start_Delay.OUTPUTSELECT
iStart => Start_Delay.OUTPUTSELECT
iStart => Start_Delay.OUTPUTSELECT
iStart => Start_Delay.OUTPUTSELECT
iStart => Start_Delay.OUTPUTSELECT
iStart => Start_Delay.OUTPUTSELECT
iStart => r_CMD.OUTPUTSELECT
iStart => r_CMD.OUTPUTSELECT
iStart => r_CMD.OUTPUTSELECT
iStart => r_CMD.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_ADDR.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iStart => r_DATA.OUTPUTSELECT
iCLK => CMD_Period[0].CLK
iCLK => CMD_Period[1].CLK
iCLK => CMD_Period[2].CLK
iCLK => CMD_Period[3].CLK
iCLK => CMD_Period[4].CLK
iCLK => CMD_Period[5].CLK
iCLK => CMD_Period[6].CLK
iCLK => CMD_Period[7].CLK
iCLK => CMD_Period[8].CLK
iCLK => CMD_Period[9].CLK
iCLK => CMD_Period[10].CLK
iCLK => CMD_Period[11].CLK
iCLK => CMD_Period[12].CLK
iCLK => CMD_Period[13].CLK
iCLK => CMD_Period[14].CLK
iCLK => CMD_Period[15].CLK
iCLK => CMD_Period[16].CLK
iCLK => CMD_Period[17].CLK
iCLK => CMD_Period[18].CLK
iCLK => CMD_Period[19].CLK
iCLK => CMD_Period[20].CLK
iCLK => CMD_Period[21].CLK
iCLK => Cont_Finish[0].CLK
iCLK => Cont_Finish[1].CLK
iCLK => Cont_Finish[2].CLK
iCLK => Cont_Finish[3].CLK
iCLK => Cont_Finish[4].CLK
iCLK => Cont_Finish[5].CLK
iCLK => Cont_Finish[6].CLK
iCLK => Cont_Finish[7].CLK
iCLK => Cont_Finish[8].CLK
iCLK => Cont_Finish[9].CLK
iCLK => Cont_Finish[10].CLK
iCLK => Cont_Finish[11].CLK
iCLK => Cont_Finish[12].CLK
iCLK => Cont_Finish[13].CLK
iCLK => Cont_Finish[14].CLK
iCLK => Cont_Finish[15].CLK
iCLK => Cont_Finish[16].CLK
iCLK => Cont_Finish[17].CLK
iCLK => Cont_Finish[18].CLK
iCLK => Cont_Finish[19].CLK
iCLK => Cont_Finish[20].CLK
iCLK => Cont_Finish[21].CLK
iCLK => mFinish.CLK
iCLK => p_ready~reg0.CLK
iCLK => oDATA[0]~reg0.CLK
iCLK => oDATA[1]~reg0.CLK
iCLK => oDATA[2]~reg0.CLK
iCLK => oDATA[3]~reg0.CLK
iCLK => oDATA[4]~reg0.CLK
iCLK => oDATA[5]~reg0.CLK
iCLK => oDATA[6]~reg0.CLK
iCLK => oDATA[7]~reg0.CLK
iCLK => oDATA[8]~reg0.CLK
iCLK => oDATA[9]~reg0.CLK
iCLK => oDATA[10]~reg0.CLK
iCLK => oDATA[11]~reg0.CLK
iCLK => oDATA[12]~reg0.CLK
iCLK => oDATA[13]~reg0.CLK
iCLK => oDATA[14]~reg0.CLK
iCLK => oDATA[15]~reg0.CLK
iCLK => r_DATA[0].CLK
iCLK => r_DATA[1].CLK
iCLK => r_DATA[2].CLK
iCLK => r_DATA[3].CLK
iCLK => r_DATA[4].CLK
iCLK => r_DATA[5].CLK
iCLK => r_DATA[6].CLK
iCLK => r_DATA[7].CLK
iCLK => r_DATA[8].CLK
iCLK => r_DATA[9].CLK
iCLK => r_DATA[10].CLK
iCLK => r_DATA[11].CLK
iCLK => r_DATA[12].CLK
iCLK => r_DATA[13].CLK
iCLK => r_DATA[14].CLK
iCLK => r_DATA[15].CLK
iCLK => r_ADDR[0].CLK
iCLK => r_ADDR[1].CLK
iCLK => r_ADDR[2].CLK
iCLK => r_ADDR[3].CLK
iCLK => r_ADDR[4].CLK
iCLK => r_ADDR[5].CLK
iCLK => r_ADDR[6].CLK
iCLK => r_ADDR[7].CLK
iCLK => r_ADDR[8].CLK
iCLK => r_ADDR[9].CLK
iCLK => r_ADDR[10].CLK
iCLK => r_ADDR[11].CLK
iCLK => r_ADDR[12].CLK
iCLK => r_ADDR[13].CLK
iCLK => r_ADDR[14].CLK
iCLK => r_ADDR[15].CLK
iCLK => r_ADDR[16].CLK
iCLK => r_ADDR[17].CLK
iCLK => r_ADDR[18].CLK
iCLK => r_ADDR[19].CLK
iCLK => r_ADDR[20].CLK
iCLK => r_ADDR[21].CLK
iCLK => r_CMD[0].CLK
iCLK => r_CMD[1].CLK
iCLK => r_CMD[2].CLK
iCLK => r_CMD[3].CLK
iCLK => mACT.CLK
iCLK => pre_mCLK.CLK
iCLK => Start_Delay[0].CLK
iCLK => Start_Delay[1].CLK
iCLK => Start_Delay[2].CLK
iCLK => Start_Delay[3].CLK
iCLK => Start_Delay[4].CLK
iCLK => Start_Delay[5].CLK
iCLK => Start_Delay[6].CLK
iCLK => Start_Delay[7].CLK
iCLK => Start_Delay[8].CLK
iCLK => Start_Delay[9].CLK
iCLK => Start_Delay[10].CLK
iCLK => mStart.CLK
iCLK => WE_CLK_Delay[0].CLK
iCLK => WE_CLK_Delay[1].CLK
iCLK => WE_CLK_Delay[2].CLK
iCLK => WE_CLK_Delay[3].CLK
iCLK => WE_CLK_Delay[4].CLK
iCLK => mCLK.CLK
iCLK => Cont_DIV[0].CLK
iCLK => Cont_DIV[1].CLK
iCLK => Cont_DIV[2].CLK
iCLK => Cont_DIV[3].CLK
iCLK => Cont_DIV[4].CLK
iCLK => Cont_DIV[5].CLK
iCLK => Cont_DIV[6].CLK
iCLK => Cont_DIV[7].CLK
iCLK => Cont_DIV[8].CLK
iCLK => Cont_DIV[9].CLK
iCLK => Cont_DIV[10].CLK
iCLK => ST~11.DATAIN
iRST_n => mACT.ACLR
iRST_n => pre_mCLK.ACLR
iRST_n => Start_Delay[0].ACLR
iRST_n => Start_Delay[1].ACLR
iRST_n => Start_Delay[2].ACLR
iRST_n => Start_Delay[3].ACLR
iRST_n => Start_Delay[4].ACLR
iRST_n => Start_Delay[5].ACLR
iRST_n => Start_Delay[6].ACLR
iRST_n => Start_Delay[7].ACLR
iRST_n => Start_Delay[8].ACLR
iRST_n => Start_Delay[9].ACLR
iRST_n => Start_Delay[10].ACLR
iRST_n => mStart.ACLR
iRST_n => oDATA[0]~reg0.ACLR
iRST_n => oDATA[1]~reg0.ACLR
iRST_n => oDATA[2]~reg0.ACLR
iRST_n => oDATA[3]~reg0.ACLR
iRST_n => oDATA[4]~reg0.ACLR
iRST_n => oDATA[5]~reg0.ACLR
iRST_n => oDATA[6]~reg0.ACLR
iRST_n => oDATA[7]~reg0.ACLR
iRST_n => oDATA[8]~reg0.ACLR
iRST_n => oDATA[9]~reg0.ACLR
iRST_n => oDATA[10]~reg0.ACLR
iRST_n => oDATA[11]~reg0.ACLR
iRST_n => oDATA[12]~reg0.ACLR
iRST_n => oDATA[13]~reg0.ACLR
iRST_n => oDATA[14]~reg0.ACLR
iRST_n => oDATA[15]~reg0.ACLR
iRST_n => mCLK.ACLR
iRST_n => Cont_DIV[0].ACLR
iRST_n => Cont_DIV[1].ACLR
iRST_n => Cont_DIV[2].ACLR
iRST_n => Cont_DIV[3].ACLR
iRST_n => Cont_DIV[4].ACLR
iRST_n => Cont_DIV[5].ACLR
iRST_n => Cont_DIV[6].ACLR
iRST_n => Cont_DIV[7].ACLR
iRST_n => Cont_DIV[8].ACLR
iRST_n => Cont_DIV[9].ACLR
iRST_n => Cont_DIV[10].ACLR
iRST_n => WE_CLK_Delay[0].ACLR
iRST_n => WE_CLK_Delay[1].ACLR
iRST_n => WE_CLK_Delay[2].ACLR
iRST_n => WE_CLK_Delay[3].ACLR
iRST_n => WE_CLK_Delay[4].ACLR
iRST_n => Cont_Finish[0].ACLR
iRST_n => Cont_Finish[1].ACLR
iRST_n => Cont_Finish[2].ACLR
iRST_n => Cont_Finish[3].ACLR
iRST_n => Cont_Finish[4].ACLR
iRST_n => Cont_Finish[5].ACLR
iRST_n => Cont_Finish[6].ACLR
iRST_n => Cont_Finish[7].ACLR
iRST_n => Cont_Finish[8].ACLR
iRST_n => Cont_Finish[9].ACLR
iRST_n => Cont_Finish[10].ACLR
iRST_n => Cont_Finish[11].ACLR
iRST_n => Cont_Finish[12].ACLR
iRST_n => Cont_Finish[13].ACLR
iRST_n => Cont_Finish[14].ACLR
iRST_n => Cont_Finish[15].ACLR
iRST_n => Cont_Finish[16].ACLR
iRST_n => Cont_Finish[17].ACLR
iRST_n => Cont_Finish[18].ACLR
iRST_n => Cont_Finish[19].ACLR
iRST_n => Cont_Finish[20].ACLR
iRST_n => Cont_Finish[21].ACLR
iRST_n => mFinish.ACLR
iRST_n => ST~13.DATAIN
iRST_n => r_CMD[3].ENA
iRST_n => r_CMD[2].ENA
iRST_n => r_CMD[1].ENA
iRST_n => r_CMD[0].ENA
iRST_n => r_ADDR[21].ENA
iRST_n => r_ADDR[20].ENA
iRST_n => r_ADDR[19].ENA
iRST_n => r_ADDR[18].ENA
iRST_n => r_ADDR[17].ENA
iRST_n => r_ADDR[16].ENA
iRST_n => r_ADDR[15].ENA
iRST_n => r_ADDR[14].ENA
iRST_n => r_ADDR[13].ENA
iRST_n => r_ADDR[12].ENA
iRST_n => r_ADDR[11].ENA
iRST_n => r_ADDR[10].ENA
iRST_n => r_ADDR[9].ENA
iRST_n => r_ADDR[8].ENA
iRST_n => r_ADDR[7].ENA
iRST_n => r_ADDR[6].ENA
iRST_n => r_ADDR[5].ENA
iRST_n => r_ADDR[4].ENA
iRST_n => r_ADDR[3].ENA
iRST_n => r_ADDR[2].ENA
iRST_n => r_ADDR[1].ENA
iRST_n => r_ADDR[0].ENA
iRST_n => r_DATA[15].ENA
iRST_n => r_DATA[14].ENA
iRST_n => r_DATA[13].ENA
iRST_n => r_DATA[12].ENA
iRST_n => r_DATA[11].ENA
iRST_n => r_DATA[10].ENA
iRST_n => r_DATA[9].ENA
iRST_n => r_DATA[8].ENA
iRST_n => r_DATA[7].ENA
iRST_n => r_DATA[6].ENA
iRST_n => r_DATA[5].ENA
iRST_n => r_DATA[4].ENA
iRST_n => r_DATA[3].ENA
iRST_n => r_DATA[2].ENA
iRST_n => r_DATA[1].ENA
iRST_n => r_DATA[0].ENA
iRST_n => p_ready~reg0.ENA
oDATA[0] <= oDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= oDATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= oDATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[12] <= oDATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[13] <= oDATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[14] <= oDATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[15] <= oDATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oReady <= oReady.DB_MAX_OUTPUT_PORT_TYPE
WE_CLK <= WE_CLK_Delay[4].DB_MAX_OUTPUT_PORT_TYPE
p_ready <= p_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[0] <= Selector59.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[1] <= Selector58.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[2] <= Selector57.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[3] <= Selector56.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[4] <= Selector55.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[5] <= Selector54.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[6] <= Selector53.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[7] <= Selector52.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[8] <= Selector51.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[9] <= Selector50.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[10] <= Selector49.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[11] <= FL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[12] <= Selector48.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[13] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[14] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[15] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[16] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[17] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[18] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[19] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[20] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[21] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
FL_DQ[0] <> FL_DQ[0]
FL_DQ[1] <> FL_DQ[1]
FL_DQ[2] <> FL_DQ[2]
FL_DQ[3] <> FL_DQ[3]
FL_DQ[4] <> FL_DQ[4]
FL_DQ[5] <> FL_DQ[5]
FL_DQ[6] <> FL_DQ[6]
FL_DQ[7] <> FL_DQ[7]
FL_DQ[8] <> FL_DQ[8]
FL_DQ[9] <> FL_DQ[9]
FL_DQ[10] <> FL_DQ[10]
FL_DQ[11] <> FL_DQ[11]
FL_DQ[12] <> FL_DQ[12]
FL_DQ[13] <> FL_DQ[13]
FL_DQ[14] <> FL_DQ[14]
FL_DQ[15] <> FL_DQ[15]
FL_OE_n <= FL_OE_n.DB_MAX_OUTPUT_PORT_TYPE
FL_CE_n <= FL_CE_n.DB_MAX_OUTPUT_PORT_TYPE
FL_WE_n <= FL_WE_n.DB_MAX_OUTPUT_PORT_TYPE
FL_RST_n <= FL_RST_n.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_Default|flash_default_tester:flash1|LCD:L
iCLK => iCLK.IN1
iRST_N => iRST_N.IN1
LCD_DATA[0] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[1] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[2] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[3] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[4] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[5] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[6] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[7] <= LCD_Controller:u0.LCD_DATA
LCD_RW <= LCD_Controller:u0.LCD_RW
LCD_EN <= LCD_Controller:u0.LCD_EN
LCD_RS <= LCD_Controller:u0.LCD_RS
index[0] => Mux16.IN35
index[1] => Mux15.IN35
index[2] => Mux14.IN35
index[3] => Mux13.IN35
index[4] => Mux12.IN35
index[5] => Mux11.IN35
index[6] => Mux10.IN35
index[7] => Mux9.IN35
index[8] => Mux16.IN34
index[9] => Mux15.IN34
index[10] => Mux14.IN34
index[11] => Mux13.IN34
index[12] => Mux12.IN34
index[13] => Mux11.IN34
index[14] => Mux10.IN34
index[15] => Mux9.IN34
value[0] => Mux16.IN37
value[1] => Mux15.IN37
value[2] => Mux14.IN37
value[3] => Mux13.IN37
value[4] => Mux12.IN37
value[5] => Mux11.IN37
value[6] => Mux10.IN37
value[7] => Mux9.IN37
value[8] => Mux16.IN36
value[9] => Mux15.IN36
value[10] => Mux14.IN36
value[11] => Mux13.IN36
value[12] => Mux12.IN36
value[13] => Mux11.IN36
value[14] => Mux10.IN36
value[15] => Mux9.IN36
keded => LUT_DATA.OUTPUTSELECT
keded => LUT_DATA.OUTPUTSELECT
keded => LUT_DATA.OUTPUTSELECT
keded => LUT_DATA.OUTPUTSELECT
keded => LUT_DATA.OUTPUTSELECT
keded => LUT_DATA.OUTPUTSELECT
keded => LUT_DATA.OUTPUTSELECT
keded => LUT_DATA.OUTPUTSELECT
txt1[0] => Mux7.IN31
txt1[1] => Mux6.IN31
txt1[2] => Mux5.IN31
txt1[3] => Mux4.IN31
txt1[4] => Mux3.IN31
txt1[5] => Mux2.IN31
txt1[6] => Mux1.IN31
txt1[7] => Mux0.IN31
txt2[0] => Mux7.IN32
txt2[1] => Mux6.IN32
txt2[2] => Mux5.IN32
txt2[3] => Mux4.IN32
txt2[4] => Mux3.IN32
txt2[5] => Mux2.IN32
txt2[6] => Mux1.IN32
txt2[7] => Mux0.IN32
txt3[0] => Mux7.IN33
txt3[1] => Mux6.IN33
txt3[2] => Mux5.IN33
txt3[3] => Mux4.IN33
txt3[4] => Mux3.IN33
txt3[5] => Mux2.IN33
txt3[6] => Mux1.IN33
txt3[7] => Mux0.IN33
txt4[0] => Mux7.IN34
txt4[1] => Mux6.IN34
txt4[2] => Mux5.IN34
txt4[3] => Mux4.IN34
txt4[4] => Mux3.IN34
txt4[5] => Mux2.IN34
txt4[6] => Mux1.IN34
txt4[7] => Mux0.IN34
txt5[0] => Mux7.IN35
txt5[1] => Mux6.IN35
txt5[2] => Mux5.IN35
txt5[3] => Mux4.IN35
txt5[4] => Mux3.IN35
txt5[5] => Mux2.IN35
txt5[6] => Mux1.IN35
txt5[7] => Mux0.IN35
txt6[0] => Mux7.IN36
txt6[1] => Mux6.IN36
txt6[2] => Mux5.IN36
txt6[3] => Mux4.IN36
txt6[4] => Mux3.IN36
txt6[5] => Mux2.IN36
txt6[6] => Mux1.IN36
txt6[7] => Mux0.IN36
txt7[0] => Mux7.IN37
txt7[1] => Mux6.IN37
txt7[2] => Mux5.IN37
txt7[3] => Mux4.IN37
txt7[4] => Mux3.IN37
txt7[5] => Mux2.IN37
txt7[6] => Mux1.IN37
txt7[7] => Mux0.IN37


|DE2_70_Default|flash_default_tester:flash1|LCD:L|LCD_Controller:u0
iDATA[0] => LCD_DATA[0].DATAIN
iDATA[1] => LCD_DATA[1].DATAIN
iDATA[2] => LCD_DATA[2].DATAIN
iDATA[3] => LCD_DATA[3].DATAIN
iDATA[4] => LCD_DATA[4].DATAIN
iDATA[5] => LCD_DATA[5].DATAIN
iDATA[6] => LCD_DATA[6].DATAIN
iDATA[7] => LCD_DATA[7].DATAIN
iRS => LCD_RS.DATAIN
iStart => preStart.DATAIN
iStart => Equal0.IN0
oDone <= oDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => mStart.CLK
iCLK => preStart.CLK
iCLK => LCD_EN~reg0.CLK
iCLK => oDone~reg0.CLK
iCLK => ST~5.DATAIN
iRST_N => Cont[0].ACLR
iRST_N => Cont[1].ACLR
iRST_N => Cont[2].ACLR
iRST_N => Cont[3].ACLR
iRST_N => Cont[4].ACLR
iRST_N => mStart.ACLR
iRST_N => preStart.ACLR
iRST_N => LCD_EN~reg0.ACLR
iRST_N => oDone~reg0.ACLR
iRST_N => ST~7.DATAIN
LCD_DATA[0] <= iDATA[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= iDATA[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= iDATA[2].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= iDATA[3].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= iDATA[4].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= iDATA[5].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= iDATA[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= iDATA[7].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= <GND>
LCD_EN <= LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= iRS.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_Default|three_digit_ss:tds
num_i[0] => Mod0.IN13
num_i[0] => Div0.IN13
num_i[0] => Div1.IN16
num_i[1] => Mod0.IN12
num_i[1] => Div0.IN12
num_i[1] => Div1.IN15
num_i[2] => Mod0.IN11
num_i[2] => Div0.IN11
num_i[2] => Div1.IN14
num_i[3] => Mod0.IN10
num_i[3] => Div0.IN10
num_i[3] => Div1.IN13
num_i[4] => Mod0.IN9
num_i[4] => Div0.IN9
num_i[4] => Div1.IN12
num_i[5] => Mod0.IN8
num_i[5] => Div0.IN8
num_i[5] => Div1.IN11
num_i[6] => Mod0.IN7
num_i[6] => Div0.IN7
num_i[6] => Div1.IN10
num_i[7] => Mod0.IN6
num_i[7] => Div0.IN6
num_i[7] => Div1.IN9
num_i[8] => Mod0.IN5
num_i[8] => Div0.IN5
num_i[8] => Div1.IN8
num_i[9] => Mod0.IN4
num_i[9] => Div0.IN4
num_i[9] => Div1.IN7
ss1_o[0] <= seven_segment:s1.port1
ss1_o[1] <= seven_segment:s1.port1
ss1_o[2] <= seven_segment:s1.port1
ss1_o[3] <= seven_segment:s1.port1
ss1_o[4] <= seven_segment:s1.port1
ss1_o[5] <= seven_segment:s1.port1
ss1_o[6] <= seven_segment:s1.port1
ss2_o[0] <= seven_segment:s2.port1
ss2_o[1] <= seven_segment:s2.port1
ss2_o[2] <= seven_segment:s2.port1
ss2_o[3] <= seven_segment:s2.port1
ss2_o[4] <= seven_segment:s2.port1
ss2_o[5] <= seven_segment:s2.port1
ss2_o[6] <= seven_segment:s2.port1
ss3_o[0] <= seven_segment:s3.port1
ss3_o[1] <= seven_segment:s3.port1
ss3_o[2] <= seven_segment:s3.port1
ss3_o[3] <= seven_segment:s3.port1
ss3_o[4] <= seven_segment:s3.port1
ss3_o[5] <= seven_segment:s3.port1
ss3_o[6] <= seven_segment:s3.port1


|DE2_70_Default|three_digit_ss:tds|seven_segment:s1
num[0] => Equal0.IN1
num[0] => Equal1.IN31
num[0] => Equal2.IN31
num[0] => Equal3.IN31
num[0] => Equal4.IN31
num[0] => Equal5.IN1
num[0] => Equal6.IN31
num[0] => Equal7.IN0
num[0] => Equal8.IN2
num[1] => Equal0.IN31
num[1] => Equal1.IN30
num[1] => Equal2.IN1
num[1] => Equal3.IN30
num[1] => Equal4.IN0
num[1] => Equal5.IN0
num[1] => Equal6.IN30
num[1] => Equal7.IN31
num[1] => Equal8.IN1
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN0
num[2] => Equal3.IN29
num[2] => Equal4.IN30
num[2] => Equal5.IN31
num[2] => Equal6.IN29
num[2] => Equal7.IN30
num[2] => Equal8.IN0
num[3] => Equal0.IN30
num[3] => Equal1.IN29
num[3] => Equal2.IN30
num[3] => Equal3.IN0
num[3] => Equal4.IN29
num[3] => Equal5.IN30
num[3] => Equal6.IN28
num[3] => Equal7.IN29
num[3] => Equal8.IN31
ss_o[0] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE
ss_o[1] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE
ss_o[2] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
ss_o[3] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE
ss_o[4] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE
ss_o[5] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE
ss_o[6] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_Default|three_digit_ss:tds|seven_segment:s2
num[0] => Equal0.IN1
num[0] => Equal1.IN31
num[0] => Equal2.IN31
num[0] => Equal3.IN31
num[0] => Equal4.IN31
num[0] => Equal5.IN1
num[0] => Equal6.IN31
num[0] => Equal7.IN0
num[0] => Equal8.IN2
num[1] => Equal0.IN31
num[1] => Equal1.IN30
num[1] => Equal2.IN1
num[1] => Equal3.IN30
num[1] => Equal4.IN0
num[1] => Equal5.IN0
num[1] => Equal6.IN30
num[1] => Equal7.IN31
num[1] => Equal8.IN1
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN0
num[2] => Equal3.IN29
num[2] => Equal4.IN30
num[2] => Equal5.IN31
num[2] => Equal6.IN29
num[2] => Equal7.IN30
num[2] => Equal8.IN0
num[3] => Equal0.IN30
num[3] => Equal1.IN29
num[3] => Equal2.IN30
num[3] => Equal3.IN0
num[3] => Equal4.IN29
num[3] => Equal5.IN30
num[3] => Equal6.IN28
num[3] => Equal7.IN29
num[3] => Equal8.IN31
ss_o[0] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE
ss_o[1] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE
ss_o[2] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
ss_o[3] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE
ss_o[4] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE
ss_o[5] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE
ss_o[6] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_Default|three_digit_ss:tds|seven_segment:s3
num[0] => Equal0.IN1
num[0] => Equal1.IN31
num[0] => Equal2.IN31
num[0] => Equal3.IN31
num[0] => Equal4.IN31
num[0] => Equal5.IN1
num[0] => Equal6.IN31
num[0] => Equal7.IN0
num[0] => Equal8.IN2
num[1] => Equal0.IN31
num[1] => Equal1.IN30
num[1] => Equal2.IN1
num[1] => Equal3.IN30
num[1] => Equal4.IN0
num[1] => Equal5.IN0
num[1] => Equal6.IN30
num[1] => Equal7.IN31
num[1] => Equal8.IN1
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN0
num[2] => Equal3.IN29
num[2] => Equal4.IN30
num[2] => Equal5.IN31
num[2] => Equal6.IN29
num[2] => Equal7.IN30
num[2] => Equal8.IN0
num[3] => Equal0.IN30
num[3] => Equal1.IN29
num[3] => Equal2.IN30
num[3] => Equal3.IN0
num[3] => Equal4.IN29
num[3] => Equal5.IN30
num[3] => Equal6.IN28
num[3] => Equal7.IN29
num[3] => Equal8.IN31
ss_o[0] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE
ss_o[1] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE
ss_o[2] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
ss_o[3] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE
ss_o[4] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE
ss_o[5] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE
ss_o[6] <= ss_o.DB_MAX_OUTPUT_PORT_TYPE


