[2025-09-18 07:59:52] START suite=qualcomm_srv trace=srv604_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv604_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2612519 heartbeat IPC: 3.828 cumulative IPC: 3.828 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5043211 heartbeat IPC: 4.114 cumulative IPC: 3.966 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5043211 cumulative IPC: 3.966 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5043211 cumulative IPC: 3.966 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13520088 heartbeat IPC: 1.18 cumulative IPC: 1.18 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 21880593 heartbeat IPC: 1.196 cumulative IPC: 1.188 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30399955 heartbeat IPC: 1.174 cumulative IPC: 1.183 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38907704 heartbeat IPC: 1.175 cumulative IPC: 1.181 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 47319908 heartbeat IPC: 1.189 cumulative IPC: 1.183 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 55939848 heartbeat IPC: 1.16 cumulative IPC: 1.179 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 64454335 heartbeat IPC: 1.174 cumulative IPC: 1.178 (Simulation time: 00 hr 09 min 13 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 73158465 heartbeat IPC: 1.149 cumulative IPC: 1.174 (Simulation time: 00 hr 10 min 22 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv604_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000012 cycles: 81713139 heartbeat IPC: 1.169 cumulative IPC: 1.174 (Simulation time: 00 hr 11 min 34 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 85404205 cumulative IPC: 1.171 (Simulation time: 00 hr 12 min 43 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 85404205 cumulative IPC: 1.171 (Simulation time: 00 hr 12 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv604_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.171 instructions: 100000003 cycles: 85404205
CPU 0 Branch Prediction Accuracy: 91.53% MPKI: 14.95 Average ROB Occupancy at Mispredict: 27.76
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.286
BRANCH_INDIRECT: 0.4197
BRANCH_CONDITIONAL: 12.54
BRANCH_DIRECT_CALL: 0.7214
BRANCH_INDIRECT_CALL: 0.5214
BRANCH_RETURN: 0.4653


====Backend Stall Breakdown====
ROB_STALL: 142367
LQ_STALL: 0
SQ_STALL: 564775


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 118.90991
REPLAY_LOAD: 58.47761
NON_REPLAY_LOAD: 14.98666

== Total ==
ADDR_TRANS: 13199
REPLAY_LOAD: 7836
NON_REPLAY_LOAD: 121332

== Counts ==
ADDR_TRANS: 111
REPLAY_LOAD: 134
NON_REPLAY_LOAD: 8096

cpu0->cpu0_STLB TOTAL        ACCESS:    1771751 HIT:    1766942 MISS:       4809 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1771751 HIT:    1766942 MISS:       4809 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 233.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8026603 HIT:    6925768 MISS:    1100835 MSHR_MERGE:      77005
cpu0->cpu0_L2C LOAD         ACCESS:    6242573 HIT:    5425085 MISS:     817488 MSHR_MERGE:      10501
cpu0->cpu0_L2C RFO          ACCESS:     537083 HIT:     387195 MISS:     149888 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     315517 HIT:     199988 MISS:     115529 MSHR_MERGE:      66504
cpu0->cpu0_L2C WRITE        ACCESS:     922413 HIT:     912624 MISS:       9789 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9017 HIT:        876 MISS:       8141 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     353483 ISSUED:     195129 USEFUL:      12335 USELESS:      10759
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14436170 HIT:    8034883 MISS:    6401287 MSHR_MERGE:    1548487
cpu0->cpu0_L1I LOAD         ACCESS:   14436170 HIT:    8034883 MISS:    6401287 MSHR_MERGE:    1548487
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.74 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30485953 HIT:   26902400 MISS:    3583553 MSHR_MERGE:    1496968
cpu0->cpu0_L1D LOAD         ACCESS:   16860721 HIT:   15103016 MISS:    1757705 MSHR_MERGE:     367927
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     582336 HIT:     342802 MISS:     239534 MSHR_MERGE:      88840
cpu0->cpu0_L1D WRITE        ACCESS:   13032938 HIT:   11455657 MISS:    1577281 MSHR_MERGE:    1040185
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9958 HIT:        925 MISS:       9033 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:     819722 ISSUED:     582328 USEFUL:      38557 USELESS:      39624
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.45 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12073833 HIT:   10335356 MISS:    1738477 MSHR_MERGE:     876675
cpu0->cpu0_ITLB LOAD         ACCESS:   12073833 HIT:   10335356 MISS:    1738477 MSHR_MERGE:     876675
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.114 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28306930 HIT:   27095367 MISS:    1211563 MSHR_MERGE:     301614
cpu0->cpu0_DTLB LOAD         ACCESS:   28306930 HIT:   27095367 MISS:    1211563 MSHR_MERGE:     301614
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.135 cycles
cpu0->LLC TOTAL        ACCESS:    1238728 HIT:    1159565 MISS:      79163 MSHR_MERGE:       2257
cpu0->LLC LOAD         ACCESS:     806987 HIT:     782646 MISS:      24341 MSHR_MERGE:        307
cpu0->LLC RFO          ACCESS:     149887 HIT:     113540 MISS:      36347 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      49025 HIT:      35257 MISS:      13768 MSHR_MERGE:       1950
cpu0->LLC WRITE        ACCESS:     224688 HIT:     224364 MISS:        324 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8141 HIT:       3758 MISS:       4383 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4248
  ROW_BUFFER_MISS:      72328
  AVG DBUS CONGESTED CYCLE: 3.595
Channel 0 WQ ROW_BUFFER_HIT:       1652
  ROW_BUFFER_MISS:      33420
  FULL:          0
Channel 0 REFRESHES ISSUED:       7117

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       528737       403876        90293         4792
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          207          276          188
  STLB miss resolved @ L2C                0          167          157          542          152
  STLB miss resolved @ LLC                0          173          384         1937          853
  STLB miss resolved @ MEM                0            4          254         2140         2358

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156877        54454      1150527       119631          635
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          106          101           37
  STLB miss resolved @ L2C                0           69           75           34            2
  STLB miss resolved @ LLC                0           76          191          461           81
  STLB miss resolved @ MEM                0            0          102          292          123
[2025-09-18 08:12:35] END   suite=qualcomm_srv trace=srv604_ap (rc=0)
