// Seed: 1290844200
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  logic id_3;
  assign id_3 = id_3;
  assign id_3 = 1'b0 == 1;
  logic id_4;
  reg   id_5;
  logic id_6;
  type_12(
      1, 1, id_3, 1
  ); type_13(
      1, 1
  );
  tri1  id_7;
  logic id_8;
  logic id_9;
  assign id_7[1] = id_8 ? (id_6) : 1'b0;
  always #1 begin
    #0;
    id_9 = 1;
    id_5 <= 1;
  end
endmodule
