width =2;
stages = 5;
reset = 1;
outfile =verilog.v;
