{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731376038017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731376038017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 22:47:17 2024 " "Processing started: Mon Nov 11 22:47:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731376038017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376038017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SmartCargo -c SmartCargo " "Command: quartus_map --read_settings_files=on --write_settings_files=off SmartCargo -c SmartCargo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376038017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731376038418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731376038418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/testbench/tb_smartcargo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/testbench/tb_smartcargo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_smartcargo " "Found entity 1: tb_smartcargo" {  } { { "../Testbench/tb_smartcargo.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/Testbench/tb_smartcargo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/testbench/tb_serial_automatico.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/testbench/tb_serial_automatico.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_serial_automatico " "Found entity 1: tb_serial_automatico" {  } { { "../Testbench/tb_serial_automatico.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/Testbench/tb_serial_automatico.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/testbench/tb_ram_mod_fila.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/testbench/tb_ram_mod_fila.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ram_mod " "Found entity 1: tb_ram_mod" {  } { { "../Testbench/tb_ram_mod_fila.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/Testbench/tb_ram_mod_fila.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/testbench/tb_ram_conteudo_elevador.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/testbench/tb_ram_conteudo_elevador.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ram_conteudo_elevador " "Found entity 1: tb_ram_conteudo_elevador" {  } { { "../Testbench/tb_ram_conteudo_elevador.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/Testbench/tb_ram_conteudo_elevador.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/uc_nova_entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/uc_nova_entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc_nova_entrada " "Found entity 1: uc_nova_entrada" {  } { { "../uc_nova_entrada.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/uc_nova_entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/uc_movimento.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/uc_movimento.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc_movimento " "Found entity 1: uc_movimento" {  } { { "../uc_movimento.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/uc_movimento.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/tx_serial_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/tx_serial_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "../tx_serial_uc.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/tx_serial_uc.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/tx_serial_7o1_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/tx_serial_7o1_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1_fd " "Found entity 1: tx_serial_7O1_fd" {  } { { "../tx_serial_7O1_fd.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/tx_serial_7O1_fd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/tx_serial_7o1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/tx_serial_7o1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1 " "Found entity 1: tx_serial_7O1" {  } { { "../tx_serial_7O1.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/tx_serial_7O1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043388 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sync_ram_16x7_mod.v(56) " "Verilog HDL information at sync_ram_16x7_mod.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "../sync_ram_16x7_mod.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731376043398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/sync_ram_16x7_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/sync_ram_16x7_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_ram_16x7_mod " "Found entity 1: sync_ram_16x7_mod" {  } { { "../sync_ram_16x7_mod.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/smart_cargo_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/smart_cargo_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 smart_cargo_fd " "Found entity 1: smart_cargo_fd" {  } { { "../smart_cargo_fd.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/smart_cargo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/smart_cargo.v" { { "Info" "ISGN_ENTITY_NAME" "1 smart_cargo " "Found entity 1: smart_cargo" {  } { { "../smart_cargo.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/rx_serial_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/rx_serial_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_uc " "Found entity 1: rx_serial_uc" {  } { { "../rx_serial_uc.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/rx_serial_uc.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/rx_serial_8n1_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/rx_serial_8n1_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_8N1_fd " "Found entity 1: rx_serial_8N1_fd" {  } { { "../rx_serial_8N1_fd.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/rx_serial_8N1_fd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/rx_serial_8n1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/rx_serial_8n1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_8N1 " "Found entity 1: rx_serial_8N1" {  } { { "../rx_serial_8N1.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/rx_serial_8N1.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/registrador_n.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/registrador_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "../registrador_n.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/registrador_n.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "../registrador_4.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043438 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram_conteudo_elevador.v(30) " "Verilog HDL information at ram_conteudo_elevador.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "../ram_conteudo_elevador.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/ram_conteudo_elevador.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731376043448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/ram_conteudo_elevador.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/ram_conteudo_elevador.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_conteudo_elevador " "Found entity 1: ram_conteudo_elevador" {  } { { "../ram_conteudo_elevador.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/ram_conteudo_elevador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/interface_hcsr04_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/interface_hcsr04_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_uc " "Found entity 1: interface_hcsr04_uc" {  } { { "../interface_hcsr04_uc.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/interface_hcsr04_uc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/interface_hcsr04_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/interface_hcsr04_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_tb " "Found entity 1: interface_hcsr04_tb" {  } { { "../interface_hcsr04_tb.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/interface_hcsr04_tb.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/interface_hcsr04_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/interface_hcsr04_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_fd " "Found entity 1: interface_hcsr04_fd" {  } { { "../interface_hcsr04_fd.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/interface_hcsr04_fd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/interface_hcsr04.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/interface_hcsr04.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04 " "Found entity 1: interface_hcsr04" {  } { { "../interface_hcsr04.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/interface_hcsr04.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "../hexa7seg.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/gerador_pulso.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/gerador_pulso.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso " "Found entity 1: gerador_pulso" {  } { { "../gerador_pulso.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/gerador_pulso.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043488 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final envio_serial_automatico_uc.v(24) " "Verilog HDL Declaration warning at envio_serial_automatico_uc.v(24): \"final\" is SystemVerilog-2005 keyword" {  } { { "../envio_serial_automatico_uc.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/envio_serial_automatico_uc.v" 24 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1731376043488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/envio_serial_automatico_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/envio_serial_automatico_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 envio_serial_automatico_uc " "Found entity 1: envio_serial_automatico_uc" {  } { { "../envio_serial_automatico_uc.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/envio_serial_automatico_uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/envio_serial_automatico_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/envio_serial_automatico_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 envio_serial_automatico_fd " "Found entity 1: envio_serial_automatico_fd" {  } { { "../envio_serial_automatico_fd.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/envio_serial_automatico_fd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/envio_serial_automatico.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/envio_serial_automatico.v" { { "Info" "ISGN_ENTITY_NAME" "1 envio_serial_automatico " "Found entity 1: envio_serial_automatico" {  } { { "../envio_serial_automatico.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/envio_serial_automatico.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../edge_detector.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/edge_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/deslocador_n.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/deslocador_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "../deslocador_n.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/deslocador_n.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/conversor_andarxcm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/conversor_andarxcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_andarXcm " "Found entity 1: conversor_andarXcm" {  } { { "../conversor_andarXcm.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/conversor_andarXcm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/contador_p.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/contador_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_p " "Found entity 1: contador_p" {  } { { "../contador_p.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/contador_m .v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/contador_m .v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "../contador_m .v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_m .v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/contador_cm_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/contador_cm_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_uc " "Found entity 1: contador_cm_uc" {  } { { "../contador_cm_uc.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_cm_uc.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/contador_cm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/contador_cm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_tb " "Found entity 1: contador_cm_tb" {  } { { "../contador_cm_tb.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_cm_tb.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/contador_cm_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/contador_cm_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_fd " "Found entity 1: contador_cm_fd" {  } { { "../contador_cm_fd.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_cm_fd.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/contador_cm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/contador_cm.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm " "Found entity 1: contador_cm" {  } { { "../contador_cm.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_cm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/contador_bcd_3digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/contador_bcd_3digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd_3digitos " "Found entity 1: contador_bcd_3digitos" {  } { { "../contador_bcd_3digitos.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_bcd_3digitos.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "../comparador_85.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/andar_ultrassonico.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/andar_ultrassonico.v" { { "Info" "ISGN_ENTITY_NAME" "1 andar_ultrassonico " "Found entity 1: andar_ultrassonico" {  } { { "../andar_ultrassonico.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/andar_ultrassonico.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/andar_atual.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/andar_atual.v" { { "Info" "ISGN_ENTITY_NAME" "1 andar_atual " "Found entity 1: andar_atual" {  } { { "../andar_atual.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/polift/unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/polift/unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "../PoLift/unidade_controle.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/polift/uc_novajogada.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/polift/uc_novajogada.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc_novajogada " "Found entity 1: uc_novajogada" {  } { { "../PoLift/uc_novajogada.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/uc_novajogada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043598 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sync_ram_16x4_mod.v(46) " "Verilog HDL information at sync_ram_16x4_mod.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "../PoLift/sync_ram_16x4_mod.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/sync_ram_16x4_mod.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731376043608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/polift/sync_ram_16x4_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/polift/sync_ram_16x4_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_ram_16x4_mod " "Found entity 1: sync_ram_16x4_mod" {  } { { "../PoLift/sync_ram_16x4_mod.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/sync_ram_16x4_mod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043608 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/registrador_4.v C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v " "File \"C:/Users/pptel/Labdigi2/SmartCargo/PoLift/registrador_4.v\" is a duplicate of already analyzed file \"C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1731376043608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/polift/registrador_4.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pptel/labdigi2/smartcargo/polift/registrador_4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043608 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/hexa7seg.v C:/Users/pptel/Labdigi2/SmartCargo/hexa7seg.v " "File \"C:/Users/pptel/Labdigi2/SmartCargo/PoLift/hexa7seg.v\" is a duplicate of already analyzed file \"C:/Users/pptel/Labdigi2/SmartCargo/hexa7seg.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1731376043608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/polift/hexa7seg.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pptel/labdigi2/smartcargo/polift/hexa7seg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/polift/fd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/polift/fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD " "Found entity 1: FD" {  } { { "../PoLift/FD.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/FD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043618 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/edge_detector.v C:/Users/pptel/Labdigi2/SmartCargo/edge_detector.v " "File \"C:/Users/pptel/Labdigi2/SmartCargo/PoLift/edge_detector.v\" is a duplicate of already analyzed file \"C:/Users/pptel/Labdigi2/SmartCargo/edge_detector.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1731376043618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/polift/edge_detector.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pptel/labdigi2/smartcargo/polift/edge_detector.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043618 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/contador_p.v C:/Users/pptel/Labdigi2/SmartCargo/contador_p.v " "File \"C:/Users/pptel/Labdigi2/SmartCargo/PoLift/contador_p.v\" is a duplicate of already analyzed file \"C:/Users/pptel/Labdigi2/SmartCargo/contador_p.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1731376043618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/polift/contador_p.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pptel/labdigi2/smartcargo/polift/contador_p.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043618 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/contador_m .v C:/Users/pptel/Labdigi2/SmartCargo/contador_m .v " "File \"C:/Users/pptel/Labdigi2/SmartCargo/PoLift/contador_m .v\" is a duplicate of already analyzed file \"C:/Users/pptel/Labdigi2/SmartCargo/contador_m .v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1731376043618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/polift/contador_m .v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pptel/labdigi2/smartcargo/polift/contador_m .v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043618 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/comparador_85.v C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v " "File \"C:/Users/pptel/Labdigi2/SmartCargo/PoLift/comparador_85.v\" is a duplicate of already analyzed file \"C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1731376043618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/polift/comparador_85.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pptel/labdigi2/smartcargo/polift/comparador_85.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pptel/labdigi2/smartcargo/polift/circuito_final.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pptel/labdigi2/smartcargo/polift/circuito_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_final " "Found entity 1: circuito_final" {  } { { "../PoLift/circuito_final.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/circuito_final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731376043628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376043628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mesmoSentido smart_cargo_fd.v(80) " "Verilog HDL Implicit Net warning at smart_cargo_fd.v(80): created implicit net for \"mesmoSentido\"" {  } { { "../smart_cargo_fd.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sensorAtivo smart_cargo_fd.v(88) " "Verilog HDL Implicit Net warning at smart_cargo_fd.v(88): created implicit net for \"sensorAtivo\"" {  } { { "../smart_cargo_fd.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enableRegCaronaOrigem smart_cargo.v(74) " "Verilog HDL Implicit Net warning at smart_cargo.v(74): created implicit net for \"enableRegCaronaOrigem\"" {  } { { "../smart_cargo.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carona_destino smart_cargo.v(78) " "Verilog HDL Implicit Net warning at smart_cargo.v(78): created implicit net for \"carona_destino\"" {  } { { "../smart_cargo.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_zera envio_serial_automatico.v(19) " "Verilog HDL Implicit Net warning at envio_serial_automatico.v(19): created implicit net for \"s_zera\"" {  } { { "../envio_serial_automatico.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/envio_serial_automatico.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mesmoSentido FD.v(71) " "Verilog HDL Implicit Net warning at FD.v(71): created implicit net for \"mesmoSentido\"" {  } { { "../PoLift/FD.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/FD.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sensorAtivo FD.v(80) " "Verilog HDL Implicit Net warning at FD.v(80): created implicit net for \"sensorAtivo\"" {  } { { "../PoLift/FD.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/FD.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sensores circuito_final.v(34) " "Verilog HDL Implicit Net warning at circuito_final.v(34): created implicit net for \"sensores\"" {  } { { "../PoLift/circuito_final.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/circuito_final.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enableRegCaronaOrigem circuito_final.v(66) " "Verilog HDL Implicit Net warning at circuito_final.v(66): created implicit net for \"enableRegCaronaOrigem\"" {  } { { "../PoLift/circuito_final.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/circuito_final.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carona_destino circuito_final.v(70) " "Verilog HDL Implicit Net warning at circuito_final.v(70): created implicit net for \"carona_destino\"" {  } { { "../PoLift/circuito_final.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/PoLift/circuito_final.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "smart_cargo " "Elaborating entity \"smart_cargo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731376043678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smart_cargo_fd smart_cargo_fd:fluxodeDados " "Elaborating entity \"smart_cargo_fd\" for hierarchy \"smart_cargo_fd:fluxodeDados\"" {  } { { "../smart_cargo.v" "fluxodeDados" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smart_cargo_fd.v(92) " "Verilog HDL assignment warning at smart_cargo_fd.v(92): truncated value with size 32 to match size of target (4)" {  } { { "../smart_cargo_fd.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731376043715 "|smart_cargo|smart_cargo_fd:fluxodeDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smart_cargo_fd.v(93) " "Verilog HDL assignment warning at smart_cargo_fd.v(93): truncated value with size 32 to match size of target (4)" {  } { { "../smart_cargo_fd.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731376043715 "|smart_cargo|smart_cargo_fd:fluxodeDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smart_cargo_fd.v(94) " "Verilog HDL assignment warning at smart_cargo_fd.v(94): truncated value with size 32 to match size of target (4)" {  } { { "../smart_cargo_fd.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731376043715 "|smart_cargo|smart_cargo_fd:fluxodeDados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4 smart_cargo_fd:fluxodeDados\|registrador_4:andarAtual_reg " "Elaborating entity \"registrador_4\" for hierarchy \"smart_cargo_fd:fluxodeDados\|registrador_4:andarAtual_reg\"" {  } { { "../smart_cargo_fd.v" "andarAtual_reg" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andar_atual smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual " "Elaborating entity \"andar_atual\" for hierarchy \"smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\"" {  } { { "../smart_cargo_fd.v" "andar_atual" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andar_ultrassonico smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec " "Elaborating entity \"andar_ultrassonico\" for hierarchy \"smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\"" {  } { { "../andar_atual.v" "andar_ultrassonico_detec" { Text "C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04 smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT " "Elaborating entity \"interface_hcsr04\" for hierarchy \"smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\"" {  } { { "../andar_ultrassonico.v" "INT" { Text "C:/Users/pptel/Labdigi2/SmartCargo/andar_ultrassonico.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_uc smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_uc:U1 " "Elaborating entity \"interface_hcsr04_uc\" for hierarchy \"smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_uc:U1\"" {  } { { "../interface_hcsr04.v" "U1" { Text "C:/Users/pptel/Labdigi2/SmartCargo/interface_hcsr04.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_fd smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2 " "Elaborating entity \"interface_hcsr04_fd\" for hierarchy \"smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\"" {  } { { "../interface_hcsr04.v" "U2" { Text "C:/Users/pptel/Labdigi2/SmartCargo/interface_hcsr04.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_pulso smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|gerador_pulso:U1 " "Elaborating entity \"gerador_pulso\" for hierarchy \"smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|gerador_pulso:U1\"" {  } { { "../interface_hcsr04_fd.v" "U1" { Text "C:/Users/pptel/Labdigi2/SmartCargo/interface_hcsr04_fd.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2 " "Elaborating entity \"contador_cm\" for hierarchy \"smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\"" {  } { { "../interface_hcsr04_fd.v" "U2" { Text "C:/Users/pptel/Labdigi2/SmartCargo/interface_hcsr04_fd.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm_fd smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD " "Elaborating entity \"contador_cm_fd\" for hierarchy \"smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\"" {  } { { "../contador_cm.v" "FD" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_cm.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_m:U1 " "Elaborating entity \"contador_m\" for hierarchy \"smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_m:U1\"" {  } { { "../contador_cm_fd.v" "U1" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_cm_fd.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 contador_m .v(40) " "Verilog HDL assignment warning at contador_m .v(40): truncated value with size 32 to match size of target (12)" {  } { { "../contador_m .v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_m .v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731376043770 "|smart_cargo|smart_cargo_fd:fluxodeDados|andar_atual:andar_atual|andar_ultrassonico:andar_ultrassonico_detec|interface_hcsr04:INT|interface_hcsr04_fd:U2|contador_cm:U2|contador_cm_fd:FD|contador_m:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_bcd_3digitos smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_bcd_3digitos:U2 " "Elaborating entity \"contador_bcd_3digitos\" for hierarchy \"smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_bcd_3digitos:U2\"" {  } { { "../contador_cm_fd.v" "U2" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_cm_fd.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm_uc smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_uc:UC " "Elaborating entity \"contador_cm_uc\" for hierarchy \"smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_uc:UC\"" {  } { { "../contador_cm.v" "UC" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_cm.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|registrador_n:U3 " "Elaborating entity \"registrador_n\" for hierarchy \"smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|registrador_n:U3\"" {  } { { "../interface_hcsr04_fd.v" "U3" { Text "C:/Users/pptel/Labdigi2/SmartCargo/interface_hcsr04_fd.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|hexa7seg:H0 " "Elaborating entity \"hexa7seg\" for hierarchy \"smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|hexa7seg:H0\"" {  } { { "../andar_ultrassonico.v" "H0" { Text "C:/Users/pptel/Labdigi2/SmartCargo/andar_ultrassonico.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|edge_detector:DB " "Elaborating entity \"edge_detector\" for hierarchy \"smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|edge_detector:DB\"" {  } { { "../andar_ultrassonico.v" "DB" { Text "C:/Users/pptel/Labdigi2/SmartCargo/andar_ultrassonico.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_andarXcm smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|conversor_andarXcm:conversor " "Elaborating entity \"conversor_andarXcm\" for hierarchy \"smart_cargo_fd:fluxodeDados\|andar_atual:andar_atual\|andar_ultrassonico:andar_ultrassonico_detec\|conversor_andarXcm:conversor\"" {  } { { "../andar_ultrassonico.v" "conversor" { Text "C:/Users/pptel/Labdigi2/SmartCargo/andar_ultrassonico.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 conversor_andarXcm.v(12) " "Verilog HDL assignment warning at conversor_andarXcm.v(12): truncated value with size 32 to match size of target (10)" {  } { { "../conversor_andarXcm.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/conversor_andarXcm.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731376043810 "|smart_cargo|smart_cargo_fd:fluxodeDados|andar_atual:andar_atual|andar_ultrassonico:andar_ultrassonico_detec|conversor_andarXcm:conversor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m smart_cargo_fd:fluxodeDados\|contador_m:timer_ultrasonico " "Elaborating entity \"contador_m\" for hierarchy \"smart_cargo_fd:fluxodeDados\|contador_m:timer_ultrasonico\"" {  } { { "../smart_cargo_fd.v" "timer_ultrasonico" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 contador_m .v(40) " "Verilog HDL assignment warning at contador_m .v(40): truncated value with size 32 to match size of target (14)" {  } { { "../contador_m .v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_m .v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731376043810 "|smart_cargo|smart_cargo_fd:fluxodeDados|contador_m:timer_ultrasonico"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ram_16x7_mod smart_cargo_fd:fluxodeDados\|sync_ram_16x7_mod:fila_ram " "Elaborating entity \"sync_ram_16x7_mod\" for hierarchy \"smart_cargo_fd:fluxodeDados\|sync_ram_16x7_mod:fila_ram\"" {  } { { "../smart_cargo_fd.v" "fila_ram" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_conteudo_elevador smart_cargo_fd:fluxodeDados\|ram_conteudo_elevador:conteudo_elevador " "Elaborating entity \"ram_conteudo_elevador\" for hierarchy \"smart_cargo_fd:fluxodeDados\|ram_conteudo_elevador:conteudo_elevador\"" {  } { { "../smart_cargo_fd.v" "conteudo_elevador" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043873 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tem_vaga_reg ram_conteudo_elevador.v(21) " "Verilog HDL warning at ram_conteudo_elevador.v(21): object tem_vaga_reg used but never assigned" {  } { { "../ram_conteudo_elevador.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/ram_conteudo_elevador.v" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1731376043873 "|smart_cargo|smart_cargo_fd:fluxodeDados|ram_conteudo_elevador:conteudo_elevador"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "ram_conteudo_elevador.v(62) " "Verilog HDL warning at ram_conteudo_elevador.v(62): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../ram_conteudo_elevador.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/ram_conteudo_elevador.v" 62 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1731376043876 "|smart_cargo|smart_cargo_fd:fluxodeDados|ram_conteudo_elevador:conteudo_elevador"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tem_vaga_reg 0 ram_conteudo_elevador.v(21) " "Net \"tem_vaga_reg\" at ram_conteudo_elevador.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../ram_conteudo_elevador.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/ram_conteudo_elevador.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731376043876 "|smart_cargo|smart_cargo_fd:fluxodeDados|ram_conteudo_elevador:conteudo_elevador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_8N1 smart_cargo_fd:fluxodeDados\|rx_serial_8N1:serial " "Elaborating entity \"rx_serial_8N1\" for hierarchy \"smart_cargo_fd:fluxodeDados\|rx_serial_8N1:serial\"" {  } { { "../smart_cargo_fd.v" "serial" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_8N1_fd smart_cargo_fd:fluxodeDados\|rx_serial_8N1:serial\|rx_serial_8N1_fd:U1_FD " "Elaborating entity \"rx_serial_8N1_fd\" for hierarchy \"smart_cargo_fd:fluxodeDados\|rx_serial_8N1:serial\|rx_serial_8N1_fd:U1_FD\"" {  } { { "../rx_serial_8N1.v" "U1_FD" { Text "C:/Users/pptel/Labdigi2/SmartCargo/rx_serial_8N1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n smart_cargo_fd:fluxodeDados\|rx_serial_8N1:serial\|rx_serial_8N1_fd:U1_FD\|deslocador_n:DESL " "Elaborating entity \"deslocador_n\" for hierarchy \"smart_cargo_fd:fluxodeDados\|rx_serial_8N1:serial\|rx_serial_8N1_fd:U1_FD\|deslocador_n:DESL\"" {  } { { "../rx_serial_8N1_fd.v" "DESL" { Text "C:/Users/pptel/Labdigi2/SmartCargo/rx_serial_8N1_fd.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m smart_cargo_fd:fluxodeDados\|rx_serial_8N1:serial\|rx_serial_8N1_fd:U1_FD\|contador_m:CONT " "Elaborating entity \"contador_m\" for hierarchy \"smart_cargo_fd:fluxodeDados\|rx_serial_8N1:serial\|rx_serial_8N1_fd:U1_FD\|contador_m:CONT\"" {  } { { "../rx_serial_8N1_fd.v" "CONT" { Text "C:/Users/pptel/Labdigi2/SmartCargo/rx_serial_8N1_fd.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_m .v(40) " "Verilog HDL assignment warning at contador_m .v(40): truncated value with size 32 to match size of target (4)" {  } { { "../contador_m .v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_m .v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731376043898 "|smart_cargo|smart_cargo_fd:fluxodeDados|rx_serial_8N1:serial|rx_serial_8N1_fd:U1_FD|contador_m:CONT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n smart_cargo_fd:fluxodeDados\|rx_serial_8N1:serial\|rx_serial_8N1_fd:U1_FD\|registrador_n:REG " "Elaborating entity \"registrador_n\" for hierarchy \"smart_cargo_fd:fluxodeDados\|rx_serial_8N1:serial\|rx_serial_8N1_fd:U1_FD\|registrador_n:REG\"" {  } { { "../rx_serial_8N1_fd.v" "REG" { Text "C:/Users/pptel/Labdigi2/SmartCargo/rx_serial_8N1_fd.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_uc smart_cargo_fd:fluxodeDados\|rx_serial_8N1:serial\|rx_serial_uc:U2_UC " "Elaborating entity \"rx_serial_uc\" for hierarchy \"smart_cargo_fd:fluxodeDados\|rx_serial_8N1:serial\|rx_serial_uc:U2_UC\"" {  } { { "../rx_serial_8N1.v" "U2_UC" { Text "C:/Users/pptel/Labdigi2/SmartCargo/rx_serial_8N1.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m smart_cargo_fd:fluxodeDados\|rx_serial_8N1:serial\|contador_m:U3_TICK " "Elaborating entity \"contador_m\" for hierarchy \"smart_cargo_fd:fluxodeDados\|rx_serial_8N1:serial\|contador_m:U3_TICK\"" {  } { { "../rx_serial_8N1.v" "U3_TICK" { Text "C:/Users/pptel/Labdigi2/SmartCargo/rx_serial_8N1.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 contador_m .v(40) " "Verilog HDL assignment warning at contador_m .v(40): truncated value with size 32 to match size of target (9)" {  } { { "../contador_m .v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_m .v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731376043914 "|smart_cargo|smart_cargo_fd:fluxodeDados|rx_serial_8N1:serial|contador_m:U3_TICK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m smart_cargo_fd:fluxodeDados\|contador_m:timer_2seg " "Elaborating entity \"contador_m\" for hierarchy \"smart_cargo_fd:fluxodeDados\|contador_m:timer_2seg\"" {  } { { "../smart_cargo_fd.v" "timer_2seg" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 contador_m .v(40) " "Verilog HDL assignment warning at contador_m .v(40): truncated value with size 32 to match size of target (14)" {  } { { "../contador_m .v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_m .v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731376043916 "|smart_cargo|smart_cargo_fd:fluxodeDados|contador_m:timer_2seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 smart_cargo_fd:fluxodeDados\|comparador_85:destino_comp " "Elaborating entity \"comparador_85\" for hierarchy \"smart_cargo_fd:fluxodeDados\|comparador_85:destino_comp\"" {  } { { "../smart_cargo_fd.v" "destino_comp" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_p smart_cargo_fd:fluxodeDados\|contador_p:endereco_secundario " "Elaborating entity \"contador_p\" for hierarchy \"smart_cargo_fd:fluxodeDados\|contador_p:endereco_secundario\"" {  } { { "../smart_cargo_fd.v" "endereco_secundario" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_p.v(22) " "Verilog HDL assignment warning at contador_p.v(22): truncated value with size 32 to match size of target (4)" {  } { { "../contador_p.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/contador_p.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731376043934 "|smart_cargo|smart_cargo_fd:fluxodeDados|contador_p:endereco_secundario"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc_movimento uc_movimento:UC_MOVIMENTO " "Elaborating entity \"uc_movimento\" for hierarchy \"uc_movimento:UC_MOVIMENTO\"" {  } { { "../smart_cargo.v" "UC_MOVIMENTO" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043938 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dbQuintoBitEstado uc_movimento.v(11) " "Output port \"dbQuintoBitEstado\" at uc_movimento.v(11) has no driver" {  } { { "../uc_movimento.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/uc_movimento.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731376043939 "|smart_cargo|uc_movimento:UC_MOVIMENTO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "enableRAM uc_movimento.v(13) " "Output port \"enableRAM\" at uc_movimento.v(13) has no driver" {  } { { "../uc_movimento.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/uc_movimento.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731376043939 "|smart_cargo|uc_movimento:UC_MOVIMENTO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clearAndarAtual uc_movimento.v(16) " "Output port \"clearAndarAtual\" at uc_movimento.v(16) has no driver" {  } { { "../uc_movimento.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/uc_movimento.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731376043940 "|smart_cargo|uc_movimento:UC_MOVIMENTO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clearSuperRam uc_movimento.v(17) " "Output port \"clearSuperRam\" at uc_movimento.v(17) has no driver" {  } { { "../uc_movimento.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/uc_movimento.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731376043940 "|smart_cargo|uc_movimento:UC_MOVIMENTO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc_nova_entrada uc_nova_entrada:UC_NOVA_ENTRADA " "Elaborating entity \"uc_nova_entrada\" for hierarchy \"uc_nova_entrada:UC_NOVA_ENTRADA\"" {  } { { "../smart_cargo.v" "UC_NOVA_ENTRADA" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376043944 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "smart_cargo_fd:fluxodeDados\|saidaSecundaria\[3\] " "Net \"smart_cargo_fd:fluxodeDados\|saidaSecundaria\[3\]\" is missing source, defaulting to GND" {  } { { "../smart_cargo_fd.v" "saidaSecundaria\[3\]" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731376043991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "smart_cargo_fd:fluxodeDados\|saidaSecundaria\[2\] " "Net \"smart_cargo_fd:fluxodeDados\|saidaSecundaria\[2\]\" is missing source, defaulting to GND" {  } { { "../smart_cargo_fd.v" "saidaSecundaria\[2\]" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731376043991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "smart_cargo_fd:fluxodeDados\|saidaSecundariaAnterior\[3\] " "Net \"smart_cargo_fd:fluxodeDados\|saidaSecundariaAnterior\[3\]\" is missing source, defaulting to GND" {  } { { "../smart_cargo_fd.v" "saidaSecundariaAnterior\[3\]" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731376043991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "smart_cargo_fd:fluxodeDados\|saidaSecundariaAnterior\[2\] " "Net \"smart_cargo_fd:fluxodeDados\|saidaSecundariaAnterior\[2\]\" is missing source, defaulting to GND" {  } { { "../smart_cargo_fd.v" "saidaSecundariaAnterior\[2\]" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731376043991 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731376043991 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731376044591 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dbQuintoBitEstado GND " "Pin \"dbQuintoBitEstado\" is stuck at GND" {  } { { "../smart_cargo.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731376044889 "|smart_cargo|dbQuintoBitEstado"} { "Warning" "WMLS_MLS_STUCK_PIN" "andarAtual_db\[1\] GND " "Pin \"andarAtual_db\[1\]\" is stuck at GND" {  } { { "../smart_cargo.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731376044889 "|smart_cargo|andarAtual_db[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "proxParada_db\[1\] GND " "Pin \"proxParada_db\[1\]\" is stuck at GND" {  } { { "../smart_cargo.v" "" { Text "C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731376044889 "|smart_cargo|proxParada_db[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731376044889 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731376044949 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731376045529 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pptel/Labdigi2/SmartCargo/Quartus/output_files/SmartCargo.map.smsg " "Generated suppressed messages file C:/Users/pptel/Labdigi2/SmartCargo/Quartus/output_files/SmartCargo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376045579 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731376045759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731376045759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "736 " "Implemented 736 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731376045949 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731376045949 ""} { "Info" "ICUT_CUT_TM_LCELLS" "667 " "Implemented 667 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731376045949 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1731376045949 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731376045949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731376045969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 22:47:25 2024 " "Processing ended: Mon Nov 11 22:47:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731376045969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731376045969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731376045969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731376045969 ""}
