{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630534275090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630534275090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 01 16:11:14 2021 " "Processing started: Wed Sep 01 16:11:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630534275090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534275090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experimento-1 -c experimento-1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experimento-1 -c experimento-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534275090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630534275652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630534275652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_module " "Found entity 1: and_module" {  } { { "and_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/and_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630534286540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_module " "Found entity 1: or_module" {  } { { "or_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/or_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630534286540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_module " "Found entity 1: xor_module" {  } { { "xor_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/xor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630534286540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file sll_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll_module " "Found entity 1: sll_module" {  } { { "sll_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/sll_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630534286540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file srl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_module " "Found entity 1: srl_module" {  } { { "srl_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/srl_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630534286540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file onebitfulladder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder_module " "Found entity 1: oneBitFullAdder_module" {  } { { "oneBitFullAdder_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullAdder_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630534286540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfullsubstractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file onebitfullsubstractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullSubstractor_module " "Found entity 1: oneBitFullSubstractor_module" {  } { { "oneBitFullSubstractor_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullSubstractor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630534286540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitsubstractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fourbitsubstractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitSubstractor_module " "Found entity 1: fourBitSubstractor_module" {  } { { "fourBitSubstractor_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitSubstractor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630534286540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_module " "Found entity 1: alu_module" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630534286540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calculator_module " "Found entity 1: calculator_module" {  } { { "calculator_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/calculator_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630534286557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_results_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_results_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_results_module " "Found entity 1: deco_results_module" {  } { { "deco_results_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/deco_results_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630534286557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286557 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 deco_flags_module.sv(42) " "Verilog HDL Expression warning at deco_flags_module.sv(42): truncated literal to match 4 bits" {  } { { "deco_flags_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/deco_flags_module.sv" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1630534286557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_flags_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_flags_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_flags_module " "Found entity 1: deco_flags_module" {  } { { "deco_flags_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/deco_flags_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630534286557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fourbitadder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitAdder_module " "Found entity 1: fourBitAdder_module" {  } { { "fourBitAdder_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitAdder_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630534286557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator_module " "Elaborating entity \"calculator_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630534286588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_module alu_module:alu " "Elaborating entity \"alu_module\" for hierarchy \"alu_module:alu\"" {  } { { "calculator_module.sv" "alu" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/calculator_module.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630534286588 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_add alu_module.sv(50) " "Verilog HDL Always Construct warning at alu_module.sv(50): variable \"temp_result_add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630534286588 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_substract alu_module.sv(52) " "Verilog HDL Always Construct warning at alu_module.sv(52): variable \"temp_result_substract\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630534286588 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_and alu_module.sv(54) " "Verilog HDL Always Construct warning at alu_module.sv(54): variable \"temp_result_and\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_or alu_module.sv(56) " "Verilog HDL Always Construct warning at alu_module.sv(56): variable \"temp_result_or\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_xor alu_module.sv(58) " "Verilog HDL Always Construct warning at alu_module.sv(58): variable \"temp_result_xor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_sll alu_module.sv(60) " "Verilog HDL Always Construct warning at alu_module.sv(60): variable \"temp_result_sll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_srl alu_module.sv(62) " "Verilog HDL Always Construct warning at alu_module.sv(62): variable \"temp_result_srl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_module.sv(49) " "Verilog HDL Case Statement warning at alu_module.sv(49): incomplete case statement has no default case item" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_add alu_module.sv(67) " "Verilog HDL Always Construct warning at alu_module.sv(67): variable \"temp_flag_add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_substract alu_module.sv(69) " "Verilog HDL Always Construct warning at alu_module.sv(69): variable \"temp_flag_substract\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_and alu_module.sv(71) " "Verilog HDL Always Construct warning at alu_module.sv(71): variable \"temp_flag_and\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_or alu_module.sv(73) " "Verilog HDL Always Construct warning at alu_module.sv(73): variable \"temp_flag_or\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_xor alu_module.sv(75) " "Verilog HDL Always Construct warning at alu_module.sv(75): variable \"temp_flag_xor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_sll alu_module.sv(77) " "Verilog HDL Always Construct warning at alu_module.sv(77): variable \"temp_flag_sll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_srl alu_module.sv(79) " "Verilog HDL Always Construct warning at alu_module.sv(79): variable \"temp_flag_srl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_module.sv(66) " "Verilog HDL Case Statement warning at alu_module.sv(66): incomplete case statement has no default case item" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 66 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_results alu_module.sv(46) " "Verilog HDL Always Construct warning at alu_module.sv(46): inferring latch(es) for variable \"temp_results\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_flags alu_module.sv(46) " "Verilog HDL Always Construct warning at alu_module.sv(46): inferring latch(es) for variable \"temp_flags\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_flags\[0\] alu_module.sv(46) " "Inferred latch for \"temp_flags\[0\]\" at alu_module.sv(46)" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_flags\[1\] alu_module.sv(46) " "Inferred latch for \"temp_flags\[1\]\" at alu_module.sv(46)" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_flags\[2\] alu_module.sv(46) " "Inferred latch for \"temp_flags\[2\]\" at alu_module.sv(46)" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_flags\[3\] alu_module.sv(46) " "Inferred latch for \"temp_flags\[3\]\" at alu_module.sv(46)" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_results\[0\] alu_module.sv(46) " "Inferred latch for \"temp_results\[0\]\" at alu_module.sv(46)" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_results\[1\] alu_module.sv(46) " "Inferred latch for \"temp_results\[1\]\" at alu_module.sv(46)" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_results\[2\] alu_module.sv(46) " "Inferred latch for \"temp_results\[2\]\" at alu_module.sv(46)" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_results\[3\] alu_module.sv(46) " "Inferred latch for \"temp_results\[3\]\" at alu_module.sv(46)" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 "|calculator_module|alu_module:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitAdder_module alu_module:alu\|fourBitAdder_module:add_operation " "Elaborating entity \"fourBitAdder_module\" for hierarchy \"alu_module:alu\|fourBitAdder_module:add_operation\"" {  } { { "alu_module.sv" "add_operation" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder_module alu_module:alu\|fourBitAdder_module:add_operation\|oneBitFullAdder_module:adder_1 " "Elaborating entity \"oneBitFullAdder_module\" for hierarchy \"alu_module:alu\|fourBitAdder_module:add_operation\|oneBitFullAdder_module:adder_1\"" {  } { { "fourBitAdder_module.sv" "adder_1" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitAdder_module.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630534286603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitSubstractor_module alu_module:alu\|fourBitSubstractor_module:subs_operation " "Elaborating entity \"fourBitSubstractor_module\" for hierarchy \"alu_module:alu\|fourBitSubstractor_module:subs_operation\"" {  } { { "alu_module.sv" "subs_operation" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630534286618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullSubstractor_module alu_module:alu\|fourBitSubstractor_module:subs_operation\|oneBitFullSubstractor_module:substractor_1 " "Elaborating entity \"oneBitFullSubstractor_module\" for hierarchy \"alu_module:alu\|fourBitSubstractor_module:subs_operation\|oneBitFullSubstractor_module:substractor_1\"" {  } { { "fourBitSubstractor_module.sv" "substractor_1" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitSubstractor_module.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630534286618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_module alu_module:alu\|and_module:and_operation " "Elaborating entity \"and_module\" for hierarchy \"alu_module:alu\|and_module:and_operation\"" {  } { { "alu_module.sv" "and_operation" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630534286618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_module alu_module:alu\|or_module:or_operation " "Elaborating entity \"or_module\" for hierarchy \"alu_module:alu\|or_module:or_operation\"" {  } { { "alu_module.sv" "or_operation" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630534286618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_module alu_module:alu\|xor_module:xor_operation " "Elaborating entity \"xor_module\" for hierarchy \"alu_module:alu\|xor_module:xor_operation\"" {  } { { "alu_module.sv" "xor_operation" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630534286618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_module alu_module:alu\|sll_module:sll_opertion " "Elaborating entity \"sll_module\" for hierarchy \"alu_module:alu\|sll_module:sll_opertion\"" {  } { { "alu_module.sv" "sll_opertion" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630534286618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_results_module deco_results_module:deco_results " "Elaborating entity \"deco_results_module\" for hierarchy \"deco_results_module:deco_results\"" {  } { { "calculator_module.sv" "deco_results" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/calculator_module.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630534286634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_flags_module deco_flags_module:deco_flags " "Elaborating entity \"deco_flags_module\" for hierarchy \"deco_flags_module:deco_flags\"" {  } { { "calculator_module.sv" "deco_flags" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/calculator_module.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630534286634 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "srl_operation srl_operation " "Node instance \"srl_operation\" instantiates undefined entity \"srl_operation\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "alu_module.sv" "srl_operation" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 44 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1630534286634 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630534286743 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 01 16:11:26 2021 " "Processing ended: Wed Sep 01 16:11:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630534286743 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630534286743 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630534286743 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630534286743 ""}
