<stg><name>conn_table</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="384" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %tx_connTable2ibh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="384" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %tx_connTable2ibh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="384" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %tx_connTable2ibh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="384" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %tx_connTable2ibh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="184" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i184 %s_axis_qp_conn_interface, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:9 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:10 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %tx_ibhconnTable_req, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:11 %br_ln45 = br i1 %tmp_i, void %if.else.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="184" op_2_bw="32">
<![CDATA[
if.else.i:0 %tmp_i_267 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i184P128A, i184 %s_axis_qp_conn_interface, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_267"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:1 %br_ln51 = br i1 %tmp_i_267, void %if.end.i, void %if.then5.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="184" op_0_bw="184" op_1_bw="184" op_2_bw="0">
<![CDATA[
if.then5.i:0 %s_axis_qp_conn_interface_read = read i184 @_ssdm_op_Read.axis.volatile.i184P128A, i184 %s_axis_qp_conn_interface

]]></Node>
<StgValue><ssdm name="s_axis_qp_conn_interface_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="184">
<![CDATA[
if.then5.i:1 %ifRequest_qpn_V = trunc i184 %s_axis_qp_conn_interface_read

]]></Node>
<StgValue><ssdm name="ifRequest_qpn_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="128" op_0_bw="128" op_1_bw="184" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then5.i:2 %ifRequest_remote_ip_address_V = partselect i128 @_ssdm_op_PartSelect.i128.i184.i32.i32, i184 %s_axis_qp_conn_interface_read, i32 40, i32 167

]]></Node>
<StgValue><ssdm name="ifRequest_remote_ip_address_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="184" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then5.i:3 %ifRequest_remote_udp_port_V = partselect i16 @_ssdm_op_PartSelect.i16.i184.i32.i32, i184 %s_axis_qp_conn_interface_read, i32 168, i32 183

]]></Node>
<StgValue><ssdm name="ifRequest_remote_udp_port_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="24" op_0_bw="24" op_1_bw="184" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then5.i:4 %ifRequest_remote_qpn_V = partselect i24 @_ssdm_op_PartSelect.i24.i184.i32.i32, i184 %s_axis_qp_conn_interface_read, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="ifRequest_remote_qpn_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="16">
<![CDATA[
if.then5.i:5 %zext_ln541_7 = zext i16 %ifRequest_qpn_V

]]></Node>
<StgValue><ssdm name="zext_ln541_7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then5.i:6 %conn_table_remote_qpn_V_addr_1 = getelementptr i24 %conn_table_remote_qpn_V, i64 0, i64 %zext_ln541_7

]]></Node>
<StgValue><ssdm name="conn_table_remote_qpn_V_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
if.then5.i:7 %store_ln55 = store i24 %ifRequest_remote_qpn_V, i9 %conn_table_remote_qpn_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then5.i:8 %conn_table_remote_ip_address_V_addr_1 = getelementptr i128 %conn_table_remote_ip_address_V, i64 0, i64 %zext_ln541_7

]]></Node>
<StgValue><ssdm name="conn_table_remote_ip_address_V_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="128" op_1_bw="9">
<![CDATA[
if.then5.i:9 %store_ln56 = store i128 %ifRequest_remote_ip_address_V, i9 %conn_table_remote_ip_address_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then5.i:10 %conn_table_remote_udp_port_V_addr_1 = getelementptr i16 %conn_table_remote_udp_port_V, i64 0, i64 %zext_ln541_7

]]></Node>
<StgValue><ssdm name="conn_table_remote_udp_port_V_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
if.then5.i:11 %store_ln57 = store i16 %ifRequest_remote_udp_port_V, i9 %conn_table_remote_udp_port_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
if.then5.i:12 %br_ln58 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:0 %br_ln0 = br void %conn_table.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then.i:0 %txRequest_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %tx_ibhconnTable_req

]]></Node>
<StgValue><ssdm name="txRequest_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="16">
<![CDATA[
if.then.i:1 %zext_ln541 = zext i16 %txRequest_V

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:2 %conn_table_remote_qpn_V_addr = getelementptr i24 %conn_table_remote_qpn_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="conn_table_remote_qpn_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:3 %conn_table_remote_ip_address_V_addr = getelementptr i128 %conn_table_remote_ip_address_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="conn_table_remote_ip_address_V_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:4 %conn_table_remote_udp_port_V_addr = getelementptr i16 %conn_table_remote_udp_port_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="conn_table_remote_udp_port_V_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="9">
<![CDATA[
if.then.i:5 %conn_table_remote_qpn_V_load = load i9 %conn_table_remote_qpn_V_addr

]]></Node>
<StgValue><ssdm name="conn_table_remote_qpn_V_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="9">
<![CDATA[
if.then.i:6 %conn_table_remote_ip_address_V_load = load i9 %conn_table_remote_ip_address_V_addr

]]></Node>
<StgValue><ssdm name="conn_table_remote_ip_address_V_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="9">
<![CDATA[
if.then.i:7 %conn_table_remote_udp_port_V_load = load i9 %conn_table_remote_udp_port_V_addr

]]></Node>
<StgValue><ssdm name="conn_table_remote_udp_port_V_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="9">
<![CDATA[
if.then.i:5 %conn_table_remote_qpn_V_load = load i9 %conn_table_remote_qpn_V_addr

]]></Node>
<StgValue><ssdm name="conn_table_remote_qpn_V_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="9">
<![CDATA[
if.then.i:6 %conn_table_remote_ip_address_V_load = load i9 %conn_table_remote_ip_address_V_addr

]]></Node>
<StgValue><ssdm name="conn_table_remote_ip_address_V_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="9">
<![CDATA[
if.then.i:7 %conn_table_remote_udp_port_V_load = load i9 %conn_table_remote_udp_port_V_addr

]]></Node>
<StgValue><ssdm name="conn_table_remote_udp_port_V_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="272" op_0_bw="272" op_1_bw="16" op_2_bw="128" op_3_bw="104" op_4_bw="24">
<![CDATA[
if.then.i:8 %tmp_268_i = bitconcatenate i272 @_ssdm_op_BitConcatenate.i272.i16.i128.i104.i24, i16 %conn_table_remote_udp_port_V_load, i128 %conn_table_remote_ip_address_V_load, i104 0, i24 %conn_table_remote_qpn_V_load

]]></Node>
<StgValue><ssdm name="tmp_268_i"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="384" op_0_bw="272">
<![CDATA[
if.then.i:9 %zext_ln49 = zext i272 %tmp_268_i

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="384" op_2_bw="384">
<![CDATA[
if.then.i:10 %write_ln49 = write void @_ssdm_op_Write.ap_fifo.volatile.i384P0A, i384 %tx_connTable2ibh_rsp, i384 %zext_ln49

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:11 %br_ln50 = br void %conn_table.exit

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0">
<![CDATA[
conn_table.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
