`define low_pos(w,b)      ((w)*64 + (b)*8)
`define low_pos2(w,b)     `low_pos(w,7-b)
`define high_pos(w,b)     (`low_pos(w,b) + 7)
`define high_pos2(w,b)    (`low_pos2(w,b) + 7)
module keccak_ca(clk, reset, in, in_ready, is_last, byte_num, buffer_full, out, out_ready);
    input clk, reset; input [31:0] in; input in_ready; input is_last; input [1:0] byte_num;
    output buffer_full; output [511:0] out; output reg out_ready;
    reg state; wire [575:0] padder_out, padder_out_1; wire padder_out_ready; wire f_ack;
    wire [1599:0] f_out; wire f_out_ready; wire [511:0] out1; reg [22:0] i; genvar w, b;
    assign out1 = f_out[1599:1599-511];
    always @ (posedge clk) if (reset) i <= 0; else i <= {i[21:0], state & f_ack};
    always @ (posedge clk) if (reset) state <= 0; else if (is_last) state <= 1;
    generate for(w=0; w<8; w=w+1) begin : L0 for(b=0; b<8; b=b+1) begin : L1
      assign out[`high_pos(w,b):`low_pos(w,b)] = out1[`high_pos2(w,b):`low_pos2(w,b)]; end end endgenerate
    generate for(w=0; w<9; w=w+1) begin : L2 for(b=0; b<8; b=b+1) begin : L3
      assign padder_out[`high_pos(w,b):`low_pos(w,b)] = padder_out_1[`high_pos2(w,b):`low_pos2(w,b)]; end end endgenerate
    always @ (posedge clk) if (reset) out_ready <= 0; else if (i[22]) out_ready <= 1;
    padder padder_ (clk, reset, in, in_ready, is_last, byte_num, buffer_full, padder_out_1, padder_out_ready, f_ack);
    f_permutation_ca f_permutation_ca_ (clk, reset, padder_out, padder_out_ready, f_ack, f_out, f_out_ready);
endmodule

`undef low_pos
`undef low_pos2
`undef high_pos
`undef high_pos2
