<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759725315150 {padding: 0px;}
div.rbtoc1759725315150 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759725315150 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759725315150'>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-Overview'>Overview</a></li>
<li><a href='#CopyofErrors-nativeInterfaceBRESP/RRESPErrors'>nativeInterface BRESP/RRESP Errors</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-Functionalcheckandcoverage'>Functional check and coverage</a></li>
</ul>
</li>
<li><a href='#CopyofErrors-SMICMStatusErrors'>SMI CMStatus Errors</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-STRreq'>STRreq</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-StimulusDescriptions'>Stimulus Descriptions</a></li>
<li><a href='#CopyofErrors-Functionalcheckandcoverage.1'>Functional check and coverage</a></li>
<li><a href='#CopyofErrors-Directed/RandomTestcase'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><a href='#CopyofErrors-IncomingDTRreq'>Incoming DTRreq</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-StimulusDescription'>Stimulus Description</a></li>
<li><a href='#CopyofErrors-Functionalcheckandcoverage.2'>Functional check and coverage</a></li>
<li><a href='#CopyofErrors-Directed/RandomTestcase.1'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><a href='#CopyofErrors-OutgoingDTRreq'>Outgoing DTRreq</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-StimulusDescriptions.1'>Stimulus Descriptions</a></li>
<li><a href='#CopyofErrors-Functionalcheckandcoverage.3'>Functional check and coverage</a></li>
</ul>
</li>
<li><a href='#CopyofErrors-DTWreq'>DTWreq</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-StimulusDescriptions.2'>Stimulus Descriptions</a></li>
<li><a href='#CopyofErrors-Functionalcheckandcoverage.4'>Functional check and coverage</a></li>
</ul>
</li>
<li><a href='#CopyofErrors-DTWrsp'>DTWrsp</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-StimulusDescriptions.3'>Stimulus Descriptions</a></li>
<li><a href='#CopyofErrors-Functionalcheckandcoverage.5'>Functional check and coverage</a></li>
<li><a href='#CopyofErrors-Directed/RandomTestcase.2'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><a href='#CopyofErrors-SNPrsp'>SNPrsp</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-StimulusDescriptions.4'>Stimulus Descriptions</a></li>
<li><a href='#CopyofErrors-Functionalcheckandcoverage.6'>Functional check and coverage</a></li>
<li><a href='#CopyofErrors-Directed/RandomTestcase.3'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><a href='#CopyofErrors-CMPrsp'>CMPrsp</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-StimulusDescription.1'>Stimulus Description</a></li>
<li><a href='#CopyofErrors-Directed/RandomTestcase.4'>Directed/Random Testcase</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#CopyofErrors-TimeoutErrors'>Timeout Errors</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-StimulusDescription.2'>Stimulus Description</a></li>
<li><a href='#CopyofErrors-Functionalcheckandcoverage.7'>Functional check and coverage</a></li>
</ul>
</li>
<li><a href='#CopyofErrors-ErrorRegisters'>Error Registers</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-CorrectableErrorStatusRegister(xCESR)'>Correctable Error Status Register (xCESR)</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-FunctionalCoverage'>Functional Coverage</a></li>
</ul>
</li>
<li><a href='#CopyofErrors-UncorrectableErrorStatusRegister(xUESR)'>Uncorrectable Error Status Register (xUESR)</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-FunctionalCoverage.1'>Functional Coverage</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#CopyofErrors-Wrong-TargetID'>Wrong-Target ID</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-StimulusDescriptions.5'>Stimulus Descriptions</a></li>
<li><a href='#CopyofErrors-Functionalcheckandcoverage.8'>Functional check and coverage</a></li>
<li><a href='#CopyofErrors-DirectedTestcase'>Directed Testcase</a></li>
</ul>
</li>
<li><a href='#CopyofErrors-CorrectableErrors'>Correctable Errors</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-StimulusDescriptions.6'>Stimulus Descriptions</a></li>
<li><a href='#CopyofErrors-Functionalcheckandcoverage.9'>Functional check and coverage</a></li>
<li><a href='#CopyofErrors-Directed/RandomTestcase.5'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><a href='#CopyofErrors-MemoryUncorrectableErrors'>Memory Uncorrectable Errors</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-SRAMAddress/DataErrors'>SRAM Address/Data Errors</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-StimulusDescription.3'>Stimulus Description</a></li>
<li><a href='#CopyofErrors-Functionalcheckandcoverage.10'>Functional check and coverage</a></li>
<li><a href='#CopyofErrors-Directed/RandomTestcase.6'>Directed/Random Testcase</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#CopyofErrors-DECERRScenarios'>DECERR Scenarios</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-IllegalDIIaccesstype'>Illegal DII access type</a>
<ul class='toc-indentation'>
<li><a href='#CopyofErrors-StimulusDescription.4'>Stimulus Description</a></li>
<li><a href='#CopyofErrors-Functionalcheckandcoverage.11'>Functional check and coverage</a></li>
<li><a href='#CopyofErrors-Directed/RandomTestcase.7'>Directed/Random Testcase</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</div><h1 id="CopyofErrors-Overview">Overview </h1><p>This testplan covers how IOAIU handles error scenarios. </p><p>Reference Document/Links: </p><p>Error Arch Document: <a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>IOAIU uArch Spec: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/208666703" rel="nofollow">Ncore 3.6 IOAIU Micro Architecture Specification.doc</a></p><h1 id="CopyofErrors-nativeInterfaceBRESP/RRESPErrors">nativeInterface BRESP/RRESP Errors</h1><h2 id="CopyofErrors-Functionalcheckandcoverage">Functional check and coverage </h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="ef08b0e0-31e4-44aa-8a89-baaca9d1771d" class="confluenceTable"><colgroup><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario/Stimulus</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Cover that a transaction on the read/write channel incurs a DECERR for all possible error reasons.</p><p>cross txn (coh_write, noncoh_write, coh_read, noncoh_read, dvm, coh_atomic, noncoh_atomic)  x </p><p>is_multiline (0, 1)  x </p><p>error_scenarios are -</p><p>illegalCoherentDIIAccess</p><p>illegalCSRAccessFormat,</p><p>unconnectedAccess,</p><p>addrNotInMemRegion, </p><p>addrHitInMultipleRegion, </p><p>(addrInCSRRegion &amp;&amp; !fnCsrAccess), → reported as No Address Hit.</p><p>illegalNSAccess, </p><p>illegalOpToRegion, </p><p>DTWrsp.CMStatus.AddrErr (SMC tag uncorrectable err, DMI receives nativeInterface DECERR BResp )</p><p>STRreq.CMStatus.AddrErr (SF tag uncorrectable err)</p><p>DTRreq.CMStatus.AddrErr (SMC tag uncorrectable err, DMI receives nativeInterface DECERR RResp)</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a><br/></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Cover.IOAIU.DecErrr.Type</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that if a DECERR is seen for non-error transaction i.e not listed above in above row, fire an error. </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Check.IOAIU.DECERR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that a transaction on the read/write channel incurs a SLVERR for all possible error reasons.</p><p>cross txn (coh_write, noncoh_write, coh_read, noncoh_read, coh_updates(ACE),  dvm, coh_atomic, noncoh_atomic)  x </p><p>is_multiline (0, 1)  x </p><p>beat_num (0, 1-n) x</p><p>error_scenarios are </p><p>data uncorrectable error upon access cache data RAM</p><p>poisoned data read from cache. </p><p>partial write gets DTRreq.DBad data installed into cache. BResp is not issued SLVERR</p><p>DTWrsp.CMStatus.DataErr (SMC data uncorrectable err?)</p><p>DTRreq.CMStatus.DataErr/DBad (SMC data uncorrectable err)</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.SLVERR.Type</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that if a SLVERR is seen for non-error transaction i.e not listed above in above row, fire an error. </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.SLVERR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="CopyofErrors-SMICMStatusErrors">SMI CMStatus Errors</h1><h2 id="CopyofErrors-STRreq">STRreq</h2><h3 id="CopyofErrors-StimulusDescriptions">Stimulus Descriptions </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="6d36ed5c-4cc2-4600-aa9f-f75de19c1981" class="confluenceTable"><colgroup><col style="width: 154.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>STRreq.CMStatus.AddressError</p></td><td class="confluenceTd"><p>IOAIU receives an STRreq.CMStatus.AddressError</p></td><td class="confluenceTd"><p>if (STRreq.src_ncore_unit_id inside {DCE FunitIds}) </p><p>STRreq.cmstatus_err==1 &amp; STRreq.cmstatus_err_payload == 'b100</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.STRreq.CMStatusAddrErr</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>STRreq.CMStatus.DataError</p></td><td class="confluenceTd"><p>IOAIU receives an STRreq.CMStatus.DataError</p></td><td class="confluenceTd"><p>if (STRreq.src_ncore_unit_id inside {DCE FunitIds}) </p><p>STRreq.cmstatus_err==1 &amp; STRreq.cmstatus_err_payload == 'b011</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.STRreq.CMStatusDataErr</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="CopyofErrors-Functionalcheckandcoverage.1">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="0f9443d1-3e20-4cbd-8bd1-a9b6aed41d34" class="confluenceTable"><colgroup><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that IOAIU never receives any other ErrorType on  STRreq.CMStatus except the AddressError and DataError</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.STRreq.CMStatusErr</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that IOAIU can receive an STRreq.CMStatus.AddressError and DataError from DCE, never from DMI</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.STRreq.CMStatusErr.SrcId</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Partial Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that RResp/BResp indicates DECERR for the transaction that gets STRreq.CMStatus.AddressError and indicates SLVERR for the transaction that gets STRreq.CMStatus.DataError</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p><p>TABLE 2 CMSTATUS TO NATIVE INTERFACE MAPPING</p></td><td class="confluenceTd"><p>#Check.IOAIU.STRreq.CMStatusErr.NativeInterfaceResp</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that IOAIU never receives a DTRreq once it gets an STRreq.CMStatus AddressError and DataError</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.STRreq.CMStatusErr.DTRReqNotNeeded</p></td><td class="confluenceTd"><p>oaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that STRreq AddressError and DataError was received on -</p><ol start="1"><li><p>single-line read</p></li><li><p>multi-line read</p></li><li><p>single-line write</p></li><li><p>multi-line write</p></li><li><p>coherent updates (ACE)</p></li><li><p>coherent atomics</p></li></ol></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.STRreq.CMStatusError.Address.Data</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that IOCache Eviction initiated by the transaction that receives a STRreq.CMStatus.Error completes, hence the line in proxycache is also invalidated</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/208666703" rel="nofollow">Ncore 3.6 IOAIU Micro Architecture </a></p><p>7.5.5 StrReq Address Error</p></td><td class="confluenceTd"><p>#Check.IOAIU.STRreq.CMStatusErr.FillReqdToInvalidate</p><p>#Check.IOAIU.STRreq.CMStatusErr.FillDataReqdSettoZero</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that for coherent atomics, if an error is reported back to the initiating AIU during the first coherent part then second (non coh) part is not carried out.</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.Atomic.STRreq.CMStatusErr</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that for non-coherent part i.e atomic transaction to DMI, if DTRreq indicates error (address/data/DBad), it gets propogated on both RResp and BResp for AtmRd/AtmSwp/AtmCmp</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.NonCohAtomic.Error</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="CopyofErrors-Directed/RandomTestcase">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="95b0b852-7181-4306-9c25-d291e8b9aa9b" class="confluenceTable"><colgroup><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Testcase Name </p></th><th class="confluenceTh"><p> Scenario </p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Implemented </p></th><th class="confluenceTh"><p>Status </p></th><th class="confluenceTh"><p>Remarks </p></th></tr><tr><td class="confluenceTd"><p>random_strreq_cmstatus_with_error</p></td><td class="confluenceTd"><p>InjectingSTRreq.CMStatus.DataErro and STRreq.CMStatus.AddressError</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.STRreq.CMStatus.AddrErr.DataErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>random_strreq_cmstatus_with_error_data_error</p></td><td class="confluenceTd"><p>InjectingSTRreq.CMStatus.DataErro </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.STRreq.CMStatusDatarErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>random_strreq_cmstatus_with_error_addr_error</p></td><td class="confluenceTd"><p>InjectingSTRreq.CMStatus.AddressError</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.STRreq.CMStatusAddrErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="CopyofErrors-IncomingDTRreq">Incoming DTRreq</h2><h3 id="CopyofErrors-StimulusDescription">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="954f8b44-6c14-428d-ab6e-c8c7ae90045a" class="confluenceTable"><colgroup><col style="width: 154.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>DTRreq.CMStatus.AddressError</p></td><td class="confluenceTd"><p>IOAIU receives an DTRreq.CMStatus.AddressError due to SMC lookup tag uncorrectable error/nativeInterface errors from DII</p></td><td class="confluenceTd"><p>DTRreq.cmstatus_err==1 &amp; DTRreq.cmstatus_err_payload == 'b100</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DTRreq.CMStatusAddrErr</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DTRreq.CMStatus.DataError</p></td><td class="confluenceTd"><p>IOAIU receives an DTRreq.CMStatus.DataError due to SMC lookup data uncorrectable error</p></td><td class="confluenceTd"><p>DTRreq.cmstatus_err==1 &amp; DTRreq.cmstatus_err_payload == 'b011</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DTRreq.CMStatusDataErr</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DTRreq.DBad </p></td><td class="confluenceTd"><p>IOAIU receives an DTRreq.DBad on each individual beats, could be due to poisoned data read from SMC</p></td><td class="confluenceTd"><p>Randomize DBad on the incoming data beats</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DTRreq.DBad</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="CopyofErrors-Functionalcheckandcoverage.2">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="137b924f-80aa-4b20-95fa-ef6b5d33a63e" class="confluenceTable"><colgroup><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that RResp/BResp indicates DECERR for the transaction that gets DTRreq.CMStatus.AddressError</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTRreqCMStatusAddrErr.RRespDECERR</p><p>#Check.IOAIU.DTRreqCMStatusAddrErr.BRespDECERR</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that RResp/BResp indicates SLVERR for the transaction that gets DTRreq.CMStatus.DataError or DTRreq.DBad</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTRreqCMStatusAddrErr.RRespSLVERR</p><p>#Check.IOAIU.DTRreqCMStatusAddrErr.BRespSLVERR</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that only CMStatus.Address/DataError on DTRreq is possible.</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTRreqCMStatusError</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that DTRreq.CMStatus.AddressError was received </p><p>Cover that DTRreq.CMStatusDataError was received </p><p>Cover that DTRreq.DBad was received on - beats0-3 coded as vector(assuming 16B data-width</p><p>dbad_0001 → dbad on beat0</p><p>dbad_0011 → dbad on beat0, beat1</p><ul><li><p>cross dbad_vec (noErr, ????) x CMStatus (AddrErr, DataErr, NoErr)</p></li></ul><p>x  cmd_type(read/write) x multiline (0,1) x isPartial (0,1) </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.DTRreq.CMStatusError.DBad</p><p /></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>transaction that gets DTRreq.CMStatus.AddressError, cache Fill can be skipped/ignored, but if there is a Fill, then all beats should be marked poisoned. </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p><p>When DMI is configurated with cache: <em>“Dtrreq with CmStatus = 8’b10000100 (Address Error). Since the entire data payload</em><br/><em>is poisoned, the actual content of the payload is not important.”</em></p></td><td class="confluenceTd"><p>#Check.IOAIU.DTRreq.CMStatusAddrErr.Ignore.FillReqd   (isComplete function)</p><p>#Check.IOAIU.DTRreq.CMStatusAddrErr.FillAllBeatsPoisoned (cache_fill_data)</p><p /></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="CopyofErrors-Directed/RandomTestcase.1">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="659b491a-1b45-4fa8-8f8d-348959e3e0d8" class="confluenceTable"><colgroup><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Testcase Name </p></th><th class="confluenceTh"><p> Scenario </p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Implemented </p></th><th class="confluenceTh"><p>Status </p></th><th class="confluenceTh"><p>Remarks </p></th></tr><tr><td class="confluenceTd"><p>random_dtrreq_cmstatus_with_data_error</p></td><td class="confluenceTd"><p>InjectingDTWrsp.CMStatus.DataErro and DTWrsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.DTRreq.CMStatusDatarErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>random_dtrreq_cmstatus_with_non_data_error</p></td><td class="confluenceTd"><p>Injecting DTRreq.CMStatus.AddressError</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.DTRreq.CMStatusAddrErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h2 id="CopyofErrors-OutgoingDTRreq">Outgoing DTRreq</h2><h3 id="CopyofErrors-StimulusDescriptions.1">Stimulus Descriptions </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="04091a2c-683e-4c4e-8099-1920ed251a74" class="confluenceTable"><colgroup><col style="width: 154.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>DTRreq.CMStatus.DataError</p><p>DTRreq.DBad </p></td><td class="confluenceTd"><p>IOAIU issues/sends out a DTRreq.CMStatus.DataError/DTRreq.Dbad</p></td><td class="confluenceTd"><p>For proxyCache: SNPreq is grabbing poisoned data from cache to do a DTR</p><p>Possible for </p><ol start="1"><li><p>uncorrectable data error (data array/ott)</p></li><li><p>DBad/DataError previous allocating Read into proxyCache</p></li></ol><p>For ACE: CRESP indicates Error=1 &amp;&amp; DataTransfer=1 </p><p>(For ACE: all beats should be marked poisoned)</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.OutgoingDTRreq.CMStatusErr</p><p>#Stimulus.IOAIU.OutgoingDTRreq.DBad</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="CopyofErrors-Functionalcheckandcoverage.3">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="da6d11df-91b3-4936-b8d7-b95b8c3613f7" class="confluenceTable"><colgroup><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check and Cover that </p><p>DTRreq.CMStatus Errors other than DataError is not possible.</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.OutgoingDTRreq.CMStatusErr</p><p>#Cover.IOAIU.OutgoingDTRreq.CMStatusErr</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that for ACE config, if CRRESP.Error=1 &amp;&amp; CRRESP.DataTransfer=1, then error is propogated via DTRreq. Here CMStatusDataError=1 &amp;&amp; all beats should be marked poisoned.</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.ACE.DTRreq.ErrorPropogation</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="CopyofErrors-DTWreq">    DTWreq</h2><h3 id="CopyofErrors-StimulusDescriptions.2">Stimulus Descriptions </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="fcc0cf13-ac46-482c-aa97-46c5638bea8f" class="confluenceTable"><colgroup><col style="width: 154.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>DTWreq.CMStatus.DataError</p><p>DTWreq.DBad</p></td><td class="confluenceTd"><p>IOAIU issues/sends out an DTWreq.CMStatusError due to following scenarios: </p><ol start="1"><li><p>OTT uncorrectable error detected by a Write transaction. </p></li><li><p>CCP Data uncorrectable error detected by a SNPreq</p></li><li><p>CCP Data uncorrectable error detected by an Evict transaction</p></li></ol></td><td class="confluenceTd"><p>Inject uncorrectable errors in OTT and CCP Data and then issue transactions that read them. </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DTWreq.CMStatusError_DBad</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="CopyofErrors-Functionalcheckandcoverage.4">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="8a826c49-fe4b-4979-b8d5-1ee90d212bfc" class="confluenceTable"><colgroup><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that outgoing  DTWreq.CMStatusError other than DataError is never seen</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTWreq.CMStatusDataError</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUESR.ErrType = 0x1, ErrInfo[0]=1(Cache Data Array Uncorrectable Error)</p><p>Above is true for following tests-</p><ol start="1"><li><p>IOCache Evict of poisoned data</p></li><li><p>IOCache Data Read of poisoned data by SNPreq</p></li></ol><p>Check XAIUUESR.ErrType = 0x0, ErrorInfo[2:0]=0 (OTT Data Array Uncorrectable Error)</p><p>Above is true for following tests- </p><ol start="1"><li><p>Write txn that hits OTT-Data uncorrectable Error</p></li></ol></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTWreq.CMStatusDataErrorScenario</p><p /></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover DTWreq.CMStatusError x cmd_type (Evict, Snp, Write)</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.DTWreq.CMStatusDataError_CmdType</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover  DTWreq.CMStatus.DBad x cmd_type(Evict, Snp, Write)</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.DTWreq.DBad_CmdType</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h2 style="margin-left: 30.0px;" id="CopyofErrors-DTWrsp">DTWrsp</h2><h3 id="CopyofErrors-StimulusDescriptions.3">Stimulus Descriptions </h3><p /><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="af11279b-4eb4-4393-827c-d5ca6113c872" class="confluenceTable"><colgroup><col style="width: 154.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Name of Field</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Description</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Constraint</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Tb Location</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Implemented </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>DTWrsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p>IOAIU receives an DTWrsp.CMStatus.AddressErro</p></td><td class="confluenceTd"><p>DTWrsp.cmstatus_err==1 &amp; DTWrsp.cmstatus_err_payload == 'b100</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DTWrsp.CMStatusAddrErr</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DTWrsp.CMStatus.DataError</p></td><td class="confluenceTd"><p>IOAIU receives an DTWrsp.CMStatus.DataError</p></td><td class="confluenceTd"><p>DTWrsp.cmstatus_err==1 &amp; DTWrsp.cmstatus_err_payload == 'b011</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DTWrsp.CMStatusDataErr</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="CopyofErrors-Functionalcheckandcoverage.5">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="efb7a2cd-9420-4d0d-be57-f365e13d4df9" class="confluenceTable"><colgroup><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Tb Location</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Implemented </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check that BResp indicates DECERR for the transaction that gets DTWrsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTWrspCMStatusAddrErr.BRespDECERR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh<br/>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that BResp indicates SLVERR for the transaction that gets DTWrsp.CMStatus.DataErr</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTWrspCMStatusDataErr.BRespSLVERR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh<br/>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that only CMStatus.Address/DataError on DTWrsp is possible.</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_0.57.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTWrspCMStatusError</p></td><td class="confluenceTd"><p>dv/ioaiu/env/ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that DTWrsp.CMStatus.AddressError was received</p><p>Cover that DTWrsp.CMStatusDataError was received</p><ul><li><p>cross CMStatus (AddrErr, DataErr, NoErr)</p><p>x cmd_type(write,evict) x multiline (0,1) x isPartial (0,1)</p></li></ul></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.DTWrsp.CMStatusError</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h3 id="CopyofErrors-Directed/RandomTestcase.2">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="dcdbd450-e140-4555-a2ce-44e7c1251936" class="confluenceTable"><colgroup><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>testcase Name </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> Scenario </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Implemented </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks </p></th></tr><tr><td class="confluenceTd"><p>random_dtwrsp_cmstatus_with_error</p></td><td class="confluenceTd"><p>InjectingDTWrsp.CMStatus.DataErro and DTWrsp.CMStatus.AddressError,</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.DTWrsp.CMStatusErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h2 id="CopyofErrors-SNPrsp">SNPrsp</h2><h3 id="CopyofErrors-StimulusDescriptions.4">Stimulus Descriptions </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="5b17925d-b4ce-455a-a9ab-455eeadda0c7" class="confluenceTable"><colgroup><col style="width: 154.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>SNPrsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p>IOAIU issues/sends out a SNprsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p>proxyCache: SNPreq gets a uncorrectable error on CCP tag lookup</p><p>ACE: CRRESP.Error=1 &amp;&amp; CRRESP.DataTransfer=0</p><p>ACE-Lite(-E): possible? DVM non-Sync AC snoop can get CRRESP.Error=1? Arch says - It could, log error </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.SNPrsp.CMStatusAddrEr</p></td><td class="confluenceTd"><p>ace_cache_model.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="CopyofErrors-Functionalcheckandcoverage.6">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="1c459116-ac8d-423f-ab09-8eb4e976d446" class="confluenceTable"><colgroup><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that any SNPrsp.CMStatusError other than AddressError is never seen</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.SNPrsp.CMStatusAddressError</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUESR.ErrType = 0x4 (Native Interface Snoop Response Error). Does it apply only to ACE?</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.SNPrspError.ErrType</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUESR.ErrInfo[1:0] = Response. What are two bits for? CRRESP is just one bit.  </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.SNPrspError.Errinfo</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUESR.ErrInfo[2] = Security bit of the error transaction</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.SNPrspError.Errinfo</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUERLR0 (Error Location Register0) and XAIUUERLR1 (Error Location Register1) contain the Address of Errror transaction.</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.SNPrspError.ErrAddr</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that SNPrsp.Address Error was seen for DVMSnp and non-DVMSnp</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.SNPrsp.CMStatusAddrErr.DVMSync_DVMnonSync</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="CopyofErrors-Directed/RandomTestcase.3">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="3ef04ec3-ed68-436f-af42-2a92b4e4b86c" class="confluenceTable"><colgroup><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>testcase Name </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> Scenario </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Implemented </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks </p></th></tr><tr><td class="confluenceTd"><p>snoop_rsp_err_test</p></td><td class="confluenceTd"><p>Injecting error in ACE snp response</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.SNPrsp.CMStatusErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="CopyofErrors-CMPrsp">CMPrsp</h2><h3 id="CopyofErrors-StimulusDescription.1">Stimulus Description </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="4094e392-2f54-4c4f-aab2-6a09f95ccf71" class="confluenceTable"><colgroup><col style="width: 154.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 159.0px;"/><col style="width: 141.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>CMPrsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p>IOAIU receives a CMPrsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p>On ACE config, do DVMMsg, and system_bfm_seq will randomize CMStatusAddrErr on CMPrsp.</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.CMPrsp.CMStatusAddrErr</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="112802d2-ef0f-4365-8fed-f10ee85f03e1" class="confluenceTable"><colgroup><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that any CMPrsp other than AddressError is never seen. </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.CMPrsp.CMStatusAddrErr</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DVM transaction that receives a CMPrsp.AddressError drives SLVERR on nativeInterface</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.CMPrsp.CMStatusAddrErr_SLVERR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that CMPrsp. CMStatus.AddressErr was received for DVMMsg (Sync, non-Sync)</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CMPrsp.CMStatusAddrErr.DVMSync_DVMnonSync</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="CopyofErrors-Directed/RandomTestcase.4">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="acfdbdcf-1d2b-45d9-94bf-c3ed3f14d339" class="confluenceTable"><colgroup><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/><col style="width: 188.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>testcase Name </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> Scenario </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Implemented </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks </p></th></tr><tr><td class="confluenceTd"><p>snoop_rsp_err_test</p></td><td class="confluenceTd"><p>Injecting CMPrsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.CMPrsp.CMStatusErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="CopyofErrors-TimeoutErrors">Timeout Errors</h1><h2 id="CopyofErrors-StimulusDescription.2">Stimulus Description</h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="ae5dc805-24cc-4c65-b4bb-af78dfb156f9" class="confluenceTable"><colgroup><col style="width: 305.0px;"/><col style="width: 255.0px;"/><col style="width: 185.0px;"/><col style="width: 191.0px;"/><col style="width: 232.0px;"/><col style="width: 148.0px;"/><col style="width: 84.0px;"/><col style="width: 90.0px;"/><col style="width: 78.0px;"/><col style="width: 96.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Set XAIUTOCR.TimeOutThreshold to non-zero value.</p><p>UUEDR.TimeoutErrDetEn=1</p><p>UUEIR.TimeOutErrIntEn=1</p><p>to enable Error Detection and Interrupt Signalling of Timeout Errors</p></td><td class="confluenceTd"><p>TimeOutThreshold = 1 implies 4K cycles</p><p>2 implies 8K cycles</p><p>…</p></td><td class="confluenceTd"><p>TimeOutThreshold inside {1,3}</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p><p>1.2.2.1 Uncorrectable Error Detect Register(xUEDR)</p><p>1.2.2.2 Uncorrectable Error Interrupt Register (xUEIR)</p><p /></td><td class="confluenceTd"><p>#Stimulus.IOAIU.TimeOutThreshold</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p><p> </p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>STRreq</p></td><td class="confluenceTd"><p>IOAIU receives STRreq after a lot of delay (~5K to 10K cycles)</p></td><td class="confluenceTd"><p>Set high value of delay in smi_agent.strreq_tx_port</p></td><td class="confluenceTd"><p>common-sense</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.delayedSTRreq</p><p>#Test.IOAIU.csr_timeout_error_test_str_req_delayed</p></td><td class="confluenceTd"><p>ioaiu_base_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>CMDrsp</p></td><td class="confluenceTd"><p>IOAIU receives CMDrsp after a lot of delay (~5K to 10K cycles)</p></td><td class="confluenceTd"><p>Set high value of delay in smi_agent.cmdrsp_tx_port</p></td><td class="confluenceTd"><p>common-sense</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.delayedCMDrsp</p><p>#Test.IOAIU.csr_timeout_error_test_cmd_rsp_delayed</p></td><td class="confluenceTd"><p>ioaiu_base_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DTWreq</p></td><td class="confluenceTd"><p>IOAIU receives ready for outgoing DTWreq after a lot of delay (~5K to 10K cycles)</p></td><td class="confluenceTd"><p>Set high value of delay in smi_agent.dtwreq_rx_port</p></td><td class="confluenceTd"><p>common-sense</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.delayedDTWreq</p><p>#Test.IOAIU.csr_timeout_error_test_CCP_eviction</p></td><td class="confluenceTd"><p>ioaiu_base_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h2 id="CopyofErrors-Functionalcheckandcoverage.7">Functional check and coverage </h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="b8319594-b8df-4d54-9c0d-00a0f951cd25" class="confluenceTable"><colgroup><col style="width: 304.0px;"/><col style="width: 375.0px;"/><col style="width: 304.0px;"/><col style="width: 99.0px;"/><col style="width: 127.0px;"/><col style="width: 132.0px;"/><col style="width: 115.0px;"/><col style="width: 208.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that csr_timeout_seq waits for XAIUUESR.ErrVld, and IRQ_UC</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p><p>1.2.2.2 Uncorrectable Error Interrupt Register (xUEIR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.TimeOutError.ErrVld</p><p>#Check.IOAIU.TimeOutError.IRQ_UC</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUESR.ErrType = 0x9 (Timeout Error)</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.TimeOutError.ErrType</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUESR.ErrInfo[2] = Security_bit of the transaction that timed out. </p><p>Cover both values 0 and 1</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.TimeOutError.ErrInfo_NS</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUELR0 = {ErrEntry, ErrWay, ErrWord} of the transaction that timed out. </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.TimeOutError.ELR0</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUELR1 = {ErrAddr} of the transaction that timed out. </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.TimeOutError.ELR1</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="CopyofErrors-ErrorRegisters">Error Registers</h1><h2 id="CopyofErrors-CorrectableErrorStatusRegister(xCESR)">Correctable Error Status Register (xCESR)</h2><h3 id="CopyofErrors-FunctionalCoverage">Functional Coverage</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="5024f9e9-c013-4244-a962-fc95d3906bf5" class="confluenceTable"><colgroup><col style="width: 282.0px;"/><col style="width: 233.0px;"/><col style="width: 243.0px;"/><col style="width: 139.0px;"/><col style="width: 143.0px;"/><col style="width: 208.0px;"/><col style="width: 208.0px;"/><col style="width: 208.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Cross CESR fields  ErrCountOverflow, ErrCount, ErrType, ErrInfo iff ErrVld==1</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.1.2 Correctable Error Status Register(xCESR)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CorrectableErr.CESR</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="CopyofErrors-UncorrectableErrorStatusRegister(xUESR)">Uncorrectable Error Status Register (xUESR)</h2><h3 id="CopyofErrors-FunctionalCoverage.1">Functional Coverage</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="37525e93-fbe7-4546-a72d-aa8b6325c318" class="confluenceTable"><colgroup><col style="width: 277.0px;"/><col style="width: 241.0px;"/><col style="width: 251.0px;"/><col style="width: 159.0px;"/><col style="width: 112.0px;"/><col style="width: 208.0px;"/><col style="width: 208.0px;"/><col style="width: 208.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Cover all possibilities of UESR.ErrType x UESR.ErrInfo iff (UESR.ErrVld == 1)</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.UESR.ErrType_ErrInfo</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="CopyofErrors-Wrong-TargetID">Wrong-Target ID</h1><p /><h2 id="CopyofErrors-StimulusDescriptions.5">Stimulus Descriptions </h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="5a4d2e49-dd4f-4421-bc68-d99abd70b237" class="confluenceTable"><colgroup><col style="width: 177.0px;"/><col style="width: 165.0px;"/><col style="width: 165.0px;"/><col style="width: 147.0px;"/><col style="width: 184.0px;"/><col style="width: 180.0px;"/><col style="width: 151.0px;"/><col style="width: 165.0px;"/><col style="width: 165.0px;"/><col style="width: 165.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>smi_seq_item.smi_targ_ncore_funit_unit_id</p></td><td class="confluenceTd"><p>target FUnit of SMI message</p></td><td class="confluenceTd"><p>randomize FUnit of SMI message does not match DestID</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.4 Transport Error Logging and Interrupt<br/>1.5 Resiliency Related Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.WrongTargetId</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="CopyofErrors-Functionalcheckandcoverage.8">Functional check and coverage </h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="875dd3e9-5474-40c7-be1e-668a2ddfaaf2" class="confluenceTable"><colgroup><col style="width: 272.0px;"/><col style="width: 387.0px;"/><col style="width: 297.0px;"/><col style="width: 148.0px;"/><col style="width: 94.0px;"/><col style="width: 146.0px;"/><col style="width: 172.0px;"/><col style="width: 148.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that on detection of wrong_target_id on SMI messages received by IOAIU, </p><p>ErrVld=1, </p><p>ErrType=0x8</p><p>ErrInfo[0]=0x0, ErrInfo[15:6]=SrcId (FUnitId)</p><p>IRQ_UC=1</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Check.IOAIU.WrongTargetId.ErrVld</p><p>#Check.IOAIU.WrongTargetId.ErrType</p><p>#Check.IOAIU.WrongTargetId.ErrInfo</p><p>#Check.IOAIU.WrongTargetId.IRQ_UC</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that wrong target_id error is reported to fault checker in resiliency mode and will trigger mission fault</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p><p>1.5 Resiliency Related Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Check.IOAIU.WrongTargetId.mission_fault</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that ErrVld=1 &amp;&amp; ErrType=0x8 &amp;&amp; ErrInfo[0]=0x0 due to wrong target_id received on following SMI messages:</p><p>CMDrsp, UPDrsp, STRreq, DTRreq, DTRrsp, DTWrsp, CMPrsp, SNPreq</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Cover.IOAIU.WrongTargetId</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="CopyofErrors-DirectedTestcase">Directed Testcase</h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="b98a1686-b171-48e5-846a-3ab2373cecd8" class="confluenceTable"><colgroup><col style="width: 214.0px;"/><col style="width: 233.0px;"/><col style="width: 304.0px;"/><col style="width: 247.0px;"/><col style="width: 106.0px;"/><col style="width: 144.0px;"/><col style="width: 208.0px;"/><col style="width: 208.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>testcase Name </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> <strong>Scenario </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Status </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Remarks </strong></p></th></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_CMDrsp</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a CMDrsp SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.CMDrsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_DTRreq</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a DTRreq SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.DTRreq.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_DTRrsp</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a DTRrsp SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.DTRrsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_DTWrsp</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a DTWrsp SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.DTWrsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_DtwDbg_rsp</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a DtwDbg_rsp SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.DtwDbg_rsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_SNPreq</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a SNPreq SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.SNPreq.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_STRreq</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a STRreq SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.CMDrsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_UPDrsp</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a UPDrsp SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.UPDrsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_SYSreq</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a SYSreq SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.SYSreq.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_SYSrsp</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a SYSrsp SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.SYSrsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="CopyofErrors-CorrectableErrors">Correctable Errors</h1><h2 id="CopyofErrors-StimulusDescriptions.6">Stimulus Descriptions </h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="7c1ef0fa-619c-482d-9b19-a508ff5b4aed" class="confluenceTable"><colgroup><col style="width: 306.0px;"/><col style="width: 255.0px;"/><col style="width: 185.0px;"/><col style="width: 196.0px;"/><col style="width: 226.0px;"/><col style="width: 148.0px;"/><col style="width: 84.0px;"/><col style="width: 113.0px;"/><col style="width: 55.0px;"/><col style="width: 96.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>ccp_single_bit_ott_direct_error_test</p><p>ccp_single_bit_tag_direct_error_test</p><p>ccp_single_bit_data_direct_error_test</p></td><td class="confluenceTd"><p>task inserts single-bit error in tag/data/ott in SECDED configs</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.3.1 Correctable ErrorType and Info Table</p><p /></td><td class="confluenceTd"><p>#Stimulus.IOAIU.CorrectableErr.SingleBitErrInjection</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>XAIUCECR.ErrDetEn</p></td><td class="confluenceTd"><p>Correctable Error Detection Enable. When set to 1, this<br/>bit enables detection and logging of correctable errors.</p></td><td class="confluenceTd"><p>Set to 1</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.1.1 Correctable Error Control Register (xCECR)</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.CorrectableErr.ErrDetEn</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>XAIUCECR.ErrIntEn</p></td><td class="confluenceTd"><p>Correctable Error Interrupt Enable. When set to 1, this<br/>bit enables the assertion of Correctable Error Interrupt<br/>signal when a new Correctable Error is detected<br/>and ErrCount value equals to ErrThreshold.</p></td><td class="confluenceTd"><p>Set to 1</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.1.1 Correctable Error Control Register (xCECR)</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.CorrectableErr.ErrIntEn</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>XAIUCECR.ErrThreshold</p></td><td class="confluenceTd"><p>Correctable Error Threshold. Number of corrected errors<br/>for which logging, and interrupt (if ErrIntEn is set to 1) is<br/>suppressed.</p></td><td class="confluenceTd"><p>randomize 1 to 255 with following distribution</p><p>0:= 5, 1:= 10</p><p>[2:7] := 10  [8:32] := 15 [33:54] := 10 [55:100] := 10 [101:150] := 10 [151:200] := 10 [200:254] := 10 255:=10 </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.1.1 Correctable Error Control Register (xCECR)</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.CorrectableErr.ErrThreshold</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>XAIUCRTR (ResThreshold) - 8-bit wide</p></td><td class="confluenceTd"><p>This register contains the resiliency correctable error threshold as an indication to the functional<br/>safety controller (FSC). Exists only if the unit enables resiliency</p></td><td class="confluenceTd"><p>randomize 1 to 255</p><p>with following distribution</p><p>0:= 5, 1:= 10</p><p>[2:7] := 10  [8:32] := 15 [33:54] := 10 [55:100] := 10 [101:150] := 10 [151:200] := 10 [200:254] := 10 255:=10 </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.1.6 Correctable Resiliency Threshold Register (xCRTR)</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.CorrectableErr.ResThreshold</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="CopyofErrors-Functionalcheckandcoverage.9">Functional check and coverage </h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="33e84393-6d9a-40aa-990a-dd058dc7ee5d" class="confluenceTable"><colgroup><col style="width: 335.0px;"/><col style="width: 337.0px;"/><col style="width: 368.0px;"/><col style="width: 120.0px;"/><col style="width: 91.0px;"/><col style="width: 134.0px;"/><col style="width: 131.0px;"/><col style="width: 148.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that on detection of </p><p>correctable error, ErrVld=1, and ErrType and ErrInfo are set as follows:</p><p>OTT: ErrType=0x0, ErrInfo=0x0</p><p>Tag: ErrType=0x1, ErrInfo=0x0</p><p>Data: ErrType=0x1, ErrInfo=0x1</p><p>Error Location Register</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.3.1 Correctable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Check.IOAIU.CorrectableErr.ErrVld</p><p>#Check.IOAIU.CorrectableErr.ErrType</p><p>#Check.IOAIU.CorrectableErr.ErrInfo</p><p>#Check.IOAIU.CorrectableErr.IRQ_C</p><p>#Check.IOAIU.CorrectableErr.ErrorLocation</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>CESR.ErrCountOverflow (Correctable Error Count Overflow)</p><p>This bit is set to 1 when ErrVld is asserted, and a new Correctable Error is detected. Once the field is set, it will keep asserted until being reset. The field is reset to 0b0 when ErrVld is<br/>reset.</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.1.2 Correctable Error Status Register (xCESR)</p><p /></td><td class="confluenceTd"><p>#Check.IOAIU.CorrectableErr.ErrorCountOverflow</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>CESR.ErrCount (Correctable Error Count) </p><p>This field increments when a<br/>Correctable Error is detected. Once the field reaches ErrThreshold, the value will be frozen from that time until being reset. The field is reset to 0x00<br/>when ErrVld is reset. If write 1 to ErrVld and a new Correctable Error is detected at the same cycle, the field will not increment for the error.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/46792779/Errors" data-linked-resource-id="46792779" data-linked-resource-version="87" data-linked-resource-type="page">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.1.2 Correctable Error Status Register (xCESR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.CorrectableErr.ErrorCount</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that when number of correctable errors detected == ErrThreshold+1,  ErrVld ==1 &amp;&amp; ErrCountOverflow ==0 </p><p>When number of correctable errors detected == ErrThreshold+2, ErrVld ==1 , ErrCountOverflow==1.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/46792779/Errors" data-linked-resource-id="46792779" data-linked-resource-version="87" data-linked-resource-type="page">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.1.2 Correctable Error Status Register (xCESR)</p><p /></td><td class="confluenceTd"><p>#Check.IOAIU.CorrectableErr.ErrorCountOverflowErrCount</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that when CESR.ErrCount reaches XAIUCECR.ErrThreshold value,  and then a new correctable error is detected, IRQ_C is triggered</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/46792779/Errors" data-linked-resource-id="46792779" data-linked-resource-version="87" data-linked-resource-type="page">Ncore Error Architecture Specification_057.pdf</a> </p><p>1.2.1.1 Correctable Error Control Register (xCECR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.CorrectableErr.IRQ_C</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that when num_correctable_err detected reaches XAIUCRTR.ResThreshold value, cerr_over_thres_fault in asserted in configs with Resiliency enabled.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/46792779/Errors" data-linked-resource-id="46792779" data-linked-resource-version="87" data-linked-resource-type="page">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.1.6 Correctable Resiliency Threshold Register (xCRTR)</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/OP/pages/16778053/Ncore+3.4+FSC+Micro-Architecture+Specification" data-linked-resource-id="16778053" data-linked-resource-version="10" data-linked-resource-type="page">Ncore 3.4 FSC Micro-Architecture Specification</a> </p><p>Figure 1 FSC top level block diagram</p></td><td class="confluenceTd"><p>#Check.IOAIU.CorrectableErr.cerr_over_thres_fault</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cross CESR fields  ErrCountOverflow, ErrCount, ErrType, ErrInfo iff ErrVld==1</p><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.1.2 Correctable Error Status Register (xCESR)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CorrectableErr.CESR</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="CopyofErrors-Directed/RandomTestcase.5">Directed/Random Testcase</h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="a1aa3394-482c-493c-9152-e14ffd83773b" class="confluenceTable"><colgroup><col style="width: 235.0px;"/><col style="width: 212.0px;"/><col style="width: 308.0px;"/><col style="width: 333.0px;"/><col style="width: 86.0px;"/><col style="width: 148.0px;"/><col style="width: 134.0px;"/><col style="width: 208.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>testcase Name </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> <strong>Scenario </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Status </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Remarks </strong></p></th></tr><tr><td class="confluenceTd"><p>always_inject_corr_error</p><p>separate flavors: OTT</p><p>Tag</p><p>Data</p></td><td class="confluenceTd"><p>always inject correctable errors in all memories OTT, Tag, Data using internal_mem_inst.inject_errors(100,0,1)</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.1.1 Correctable Error Control Register (xCECR)</p><p>1.2.3.1 Correctable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Test.IOAIU.always_insert_corr_err_OTT</p><p>#Test.IOAIU.always_insert_corr_err_Tag</p><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>check_max_errthd_corr_err</p><p>flavors: OTT</p><p>Tag</p><p>Data</p></td><td class="confluenceTd"><p>Does correctable errors:</p><ul><li><p>when cerr_counter == ResThreshold and one more correctable error detected check that fault_checker.cerr_over_thres_fault is asserted. (for Resiliency configs)</p></li></ul><p>In a multicore config if above condition is satisfied for any of the cores, then </p><p>fault_checker.cerr_over_thres_fault is triggered.</p><ul><li><p>CESR.ErrCount == ErrThreshold and then one more correctable error detected, then ErrVld and  IRQ_C is triggered</p></li></ul></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.1.1 Correctable Error Control Register (xCECR)</p><p>1.2.3.1 Correctable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Test.IOAIU.check_max_thread_corr_err_OTT</p><p>#Test.IOAIU.check_max_thread_corr_err_Tag</p><p>#Test.IOAIU.check_max_thread_corr_err_Data</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>csr_corr_errint_check_through_xaiucesar</p></td><td class="confluenceTd"><p>In this test we will check error interrupt functionality through alias register write</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.1.5 Correctable Error Status Alias Register (xCESAR)</p></td><td class="confluenceTd"><p>#Test.IOAIU.check_xaiucesar</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="CopyofErrors-MemoryUncorrectableErrors">Memory Uncorrectable Errors</h1><h2 id="CopyofErrors-SRAMAddress/DataErrors">SRAM Address/Data Errors</h2><h3 id="CopyofErrors-StimulusDescription.3">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="e4d209d4-9564-4f13-b3b2-ed51280fba2e" class="confluenceTable"><colgroup><col style="width: 306.0px;"/><col style="width: 255.0px;"/><col style="width: 119.0px;"/><col style="width: 262.0px;"/><col style="width: 226.0px;"/><col style="width: 148.0px;"/><col style="width: 84.0px;"/><col style="width: 113.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th></tr><tr><td class="confluenceTd"><p>call Verilog task in internal_mem.tachl: init_addr_error</p></td><td class="confluenceTd"><p>DV can call this task to set up the percentage of address error for the entire simulation</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection" rel="nofollow">https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection</a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16777427/Boon%27s%20email.docx?version=1&amp;modificationDate=1647225392249&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Boon's email.docx</a></p><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>Not Started</p></td></tr><tr><td class="confluenceTd"><p>call Verilog task in internal_mem.tachl: inject_addr_error()</p></td><td class="confluenceTd"><p>Call this task to inject address error one at a time:        task <strong>inject_addr_error</strong>(input int maxbit = ADDR_WIDTH - 1, input int minbit = 0);</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection" rel="nofollow">https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection</a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16777427/Boon%27s%20email.docx?version=1&amp;modificationDate=1647225392249&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Boon's email.docx</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.AddrErrorInjection</p><p /></td><td class="confluenceTd"><p>ioaiu_tp_top.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td></tr><tr><td class="confluenceTd"><p>call Verilog task in internal_mem.tachl: inject_data_error()</p></td><td class="confluenceTd"><p>Call this task to inject address error one at a time: task inject_data_error (input int maxbit = ADDR_WIDTH - 1, input int minbit = 0);</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection" rel="nofollow">https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DataErrorInjection</p></td><td class="confluenceTd"><p>ioaiu_tp_top.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td></tr></tbody></table></div><h3 id="CopyofErrors-Functionalcheckandcoverage.10">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="b4c1d09f-ca0b-4518-a978-9974e485b3fe" class="confluenceTable"><colgroup><col style="width: 345.0px;"/><col style="width: 293.0px;"/><col style="width: 430.0px;"/><col style="width: 116.0px;"/><col style="width: 67.0px;"/><col style="width: 134.0px;"/><col style="width: 131.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that on detection of </p><p>uncorrectable address/data error, ErrVld=1, and ErrType and ErrInfo are set as follows:</p><p>OTT: ErrType=0x0, ErrInfo=0x0</p><p>Tag: ErrType=0x1, ErrInfo=0x0</p><p>Data: ErrType=0x1, ErrInfo=0x1</p><p>Error Location Register</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Check.IOAIU.UnCorrectable.ErrVld</p><p>#Check.IOAIU.UnCorrectableErr.ErrType</p><p>#Check.IOAIU.UnCorrectableErr.ErrInfo</p><p>#Check.IOAIU.UnCorrectableErr.IRQ_UC</p><p>#Check.IOAIU.UnCorrectableErr.ErrorLocation</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>On OTT uncorrectable error for write transaction, DtwReq is returned with CMStatus = 8’b10000011 (Data Error) and poison bit set. </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.OTTUnCorrectableErr.DtwReqCMStatus.DataErr</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>On OTT uncorrectable error: </p><p>For a Full Write Miss, does WrData into cache has poison-bit set? (just one write txn) </p><p>Full WrNoSnp, it will use WrData path</p><p>Full WrUnq, it will use FillCtrldata path</p><p>For Write Hit, WrData into cache has poison-bit set</p><p>For Read Miss, FillData into cache has poison-bit set</p><p>For Reads, RResp is returned with SLVERR on appropriate beats</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.OTTUnCorrectableErr.WriteHit_WrDataPoison</p><p>#Check.IOAIU.OTTUnCorrectableErr.ReadMiss_FillDataPoison</p><p>#Check.IOAIU.OTTUnCorrectableErr.RResp_SLVERR</p></td><td class="confluenceTd"><p>ioai_scb_txn.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Partially Done</p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9474"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_460292241_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-9474" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-9474</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
</p><p> 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11973"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_460292241_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-11973" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-11973</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>For a tag Uncorrectable Error during SNPReq lookup, IOAIU issues SNPRsp with CMStatus = 8’b10000100 (Address Error).</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.TagUncorrectableErr.SNP_AddrErr</p></td><td class="confluenceTd"><p>ioai_scb_txn.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>For a data Uncorrectable Error upon access cache data RAM, if first beat data is poisoned and DtrReq/DtwReq is returned<br/>with CmStatus = 8’b10000011 (Data Error) and poison bit set, if a data beat after the first beat is poisoned then only poison<br/>bit is set and CmStatus may not indicate error. In the case where data is to be provided on the native interface i.e. R<br/>Channel, RResp is returned with SLVERR on the appropriate data beat</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DataUncorrectableErr.DtrReq_DataErr</p><p>#Check.IOAIU.DataUncorrectableErr.DtwReq_DataErr</p><p>#Check.IOAIU.DataUncorrectableErr.RResp_SLVERR</p><p /></td><td class="confluenceTd"><p>ioai_scb_txn.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>Check that SRAM address uncorrectable error detected in OTT, CCP_Tag, CCP_Data are reported to fault checker in resiliency mode and trigger mission fault. </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.5 Resiliency Related Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Check.IOAIU.UncorrectableErr_MissionFault</p></td><td class="confluenceTd"><p>base_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr></tbody></table></div><h3 id="CopyofErrors-Directed/RandomTestcase.6">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="2af743ea-43a6-444d-9d1d-1bed5be87a52" class="confluenceTable"><colgroup><col style="width: 277.0px;"/><col style="width: 192.0px;"/><col style="width: 321.0px;"/><col style="width: 298.0px;"/><col style="width: 86.0px;"/><col style="width: 148.0px;"/><col style="width: 134.0px;"/><col style="width: 208.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>testcase Name </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> <strong>Scenario </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Status </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Remarks </strong></p></th></tr><tr><td class="confluenceTd"><p>csr_uuedr_MemErrDetEn_uncorr_sram_addr</p><p>separate flavors: OTT</p><p>CCP_Tag</p><p>CCP_Data</p></td><td class="confluenceTd"><p>inject single bit flip using  inject_addr_error(), in sram addr-bits (applies to both PARITY and SECDED configs)</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection" rel="nofollow">Ncore+3.X+SRAM+Address+Protection</a></p></td><td class="confluenceTd"><p>#Test.IOAIU.csr_uuedr_MemErrDetEn_uncorr_sram_addr_OTT</p><p>#Test.IOAIU.csr_uuedr_MemErrDetEn_uncorr_sram_addr_CCP_Tag</p><p>#Test.IOAIU.csr_uuedr_MemErrDetEn_uncorr_sram_addr_CCP_Data</p><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>csr_uuedr_MemErrDetEn_uncorr_sram_data</p><p>separate flavors: OTT</p><p>CCP_Tag</p><p>CCP_Data</p></td><td class="confluenceTd"><p>inject single bit flip using  inject_addr_error(), in sram addr-bits (applies to both PARITY and SECDED configs)</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection" rel="nofollow">Ncore+3.X+SRAM+Address+Protection</a></p></td><td class="confluenceTd"><p>#Test.IOAIU.csr_uuedr_MemErrDetEn_uncorr_data_addr_OTT</p><p>#Test.IOAIU.csr_uuedr_MemErrDetEn_uncorr_sram_data_CCP_Tag</p><p>#Test.IOAIU.csr_uuedr_MemErrDetEn_uncorr_sram_data_CCP_Data</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h1 id="CopyofErrors-DECERRScenarios">DECERR Scenarios </h1><h2 id="CopyofErrors-IllegalDIIaccesstype">Illegal DII access type</h2><h3 id="CopyofErrors-StimulusDescription.4">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="7a32ba75-ba8f-4298-bcc2-f040144ba180" class="confluenceTable"><colgroup><col style="width: 178.0px;"/><col style="width: 165.0px;"/><col style="width: 165.0px;"/><col style="width: 183.0px;"/><col style="width: 184.0px;"/><col style="width: 143.0px;"/><col style="width: 151.0px;"/><col style="width: 165.0px;"/><col style="width: 165.0px;"/><col style="width: 165.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>ACE/ACE-LITE/ACE-LITE-E: axsnoop, axdomain</p><p>AXI4: GPRAR.NC</p></td><td class="confluenceTd"><p>nonAXI4: Issue illegal transactions to DII address region</p><p>AXI4: random traffic to DII address region marked NC=0</p></td><td class="confluenceTd"><p>archannel.arcmdtype != RDNOSNP, nonsharable CMOs</p><p>archannel.arcmdtype != WRNOSNP</p><p>For AXI4: mark all DII address-regions with GPRAR.NC=0</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0011: Illegal DII access type</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.IllegaIOpToDII.DECERR</p><p>#Stimulus.IOAIU.CoherentDIIAccess.DECERR</p></td><td class="confluenceTd"><p>axi_seq.sv</p><p>addr_trans_mgr.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="CopyofErrors-Functionalcheckandcoverage.11">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="2f972034-8b86-4c7d-ab26-d6aa1d2dd27e" class="confluenceTable"><colgroup><col style="width: 272.0px;"/><col style="width: 387.0px;"/><col style="width: 297.0px;"/><col style="width: 148.0px;"/><col style="width: 94.0px;"/><col style="width: 146.0px;"/><col style="width: 172.0px;"/><col style="width: 148.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Cover and Check that all the illegal Op (axdomain, axsnoop) to DII issue DECERR on nativeInterface </p><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0011: Illegal DII access type</p></td><td class="confluenceTd"><p>#Check.IOAIU.IllegaIOpToDII.DECERR</p><p>#Check.IOAIU.coherentDIIAccess.DECERR</p><p>#Cover.IOAIU.IllegaIOpToDII.DECERR</p><p /></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="CopyofErrors-Directed/RandomTestcase.7">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="b1986e3d-21ed-4947-9c8c-92bcc9df1535" class="confluenceTable"><colgroup><col style="width: 272.0px;"/><col style="width: 387.0px;"/><col style="width: 297.0px;"/><col style="width: 148.0px;"/><col style="width: 94.0px;"/><col style="width: 146.0px;"/><col style="width: 172.0px;"/><col style="width: 148.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non AXI4: Test does random illegal transactions to DII address region </p><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0011: Illegal DII access type</p></td><td class="confluenceTd"><p>#Test.IOAIU.IllegaIOpToDII.DECERR</p><p /><p /></td><td class="confluenceTd"><p>runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>AXI4:  Mark all DII address region as NC=0 (coherent) and run random traffic.</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlasian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore Error Architecture Specification_057.pdf</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0011: Illegal DII access type</p></td><td class="confluenceTd"><p>#Test.IOAIU.coherentDIIAccess.DECERR</p><p /><p /></td><td class="confluenceTd"><p>runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><p />