#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55758eecb180 .scope module, "test" "test" 2 2;
 .timescale 0 0;
v0x55758eef1ce0_0 .net "alu_out_bus", 7 0, v0x55758eecee30_0;  1 drivers
v0x55758eef1da0_0 .var "clk", 0 0;
E_0x55758ee93da0 .event edge, v0x55758eeee5c0_0;
S_0x55758ee53cf0 .scope module, "Comp" "computer" 2 6, 3 2 0, S_0x55758eecb180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_out_bus";
v0x55758eef0ce0_0 .net "LA_sig", 0 0, L_0x55758eef2140;  1 drivers
v0x55758eef0df0_0 .net "LB_sig", 0 0, L_0x55758eef21b0;  1 drivers
v0x55758eef0f00_0 .net "SA_sig", 1 0, L_0x55758eef2240;  1 drivers
v0x55758eef0ff0_0 .net "SB_sig", 1 0, L_0x55758eef22b0;  1 drivers
v0x55758eef10e0_0 .net "alu_out_bus", 7 0, v0x55758eecee30_0;  alias, 1 drivers
v0x55758eef11f0_0 .net "alu_s_sig", 2 0, L_0x55758eef2320;  1 drivers
v0x55758eef1300_0 .net "clk", 0 0, v0x55758eef1da0_0;  1 drivers
L_0x7fc2539f5060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55758eef13a0_0 .net "const0", 7 0, L_0x7fc2539f5060;  1 drivers
L_0x7fc2539f50a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55758eef14b0_0 .net "const1", 7 0, L_0x7fc2539f50a8;  1 drivers
L_0x7fc2539f5018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55758eef1570_0 .net "dm_out_bus", 7 0, L_0x7fc2539f5018;  1 drivers
v0x55758eef1610_0 .net "im_out_bus", 14 0, L_0x55758eef2570;  1 drivers
v0x55758eef16b0_0 .net "k8", 7 0, L_0x55758eef2050;  1 drivers
v0x55758eef1750_0 .net "muxA_out_bus", 7 0, v0x55758eeef470_0;  1 drivers
v0x55758eef17f0_0 .net "muxB_out_bus", 7 0, v0x55758eeefdf0_0;  1 drivers
v0x55758eef1900_0 .net "opcode", 6 0, L_0x55758eef1f10;  1 drivers
v0x55758eef19c0_0 .net "pc_out_bus", 3 0, v0x55758eeeec70_0;  1 drivers
v0x55758eef1ab0_0 .net "regA_out_bus", 7 0, v0x55758eef0560_0;  1 drivers
v0x55758eef1bc0_0 .net "regB_out_bus", 7 0, v0x55758eef0b90_0;  1 drivers
L_0x55758eef1f10 .part L_0x55758eef2570, 8, 7;
L_0x55758eef2050 .part L_0x55758eef2570, 0, 8;
S_0x55758ee53e80 .scope module, "ALU" "alu" 3 82, 4 2 0, S_0x55758ee53cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 8 "out";
v0x55758eec7bf0_0 .net "a", 7 0, v0x55758eeef470_0;  alias, 1 drivers
v0x55758eec7480_0 .net "b", 7 0, v0x55758eeefdf0_0;  alias, 1 drivers
v0x55758eecee30_0 .var "out", 7 0;
v0x55758eeed380_0 .net "s", 2 0, L_0x55758eef2320;  alias, 1 drivers
E_0x55758eecfd90 .event edge, v0x55758eeed380_0, v0x55758eec7bf0_0, v0x55758eec7480_0;
S_0x55758eeed4e0 .scope module, "CU" "control_unit" 3 31, 5 2 0, S_0x55758ee53cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "LA";
    .port_info 2 /OUTPUT 1 "LB";
    .port_info 3 /OUTPUT 2 "SA";
    .port_info 4 /OUTPUT 2 "SB";
    .port_info 5 /OUTPUT 3 "alu_s";
L_0x55758eef2140 .functor BUFZ 1, v0x55758eeedbf0_0, C4<0>, C4<0>, C4<0>;
L_0x55758eef21b0 .functor BUFZ 1, v0x55758eeedc90_0, C4<0>, C4<0>, C4<0>;
L_0x55758eef2240 .functor BUFZ 2, v0x55758eeedf10_0, C4<00>, C4<00>, C4<00>;
L_0x55758eef22b0 .functor BUFZ 2, v0x55758eeedff0_0, C4<00>, C4<00>, C4<00>;
L_0x55758eef2320 .functor BUFZ 3, v0x55758eeede30_0, C4<000>, C4<000>, C4<000>;
v0x55758eeed7a0_0 .net "LA", 0 0, L_0x55758eef2140;  alias, 1 drivers
v0x55758eeed880_0 .net "LB", 0 0, L_0x55758eef21b0;  alias, 1 drivers
v0x55758eeed940_0 .net "SA", 1 0, L_0x55758eef2240;  alias, 1 drivers
v0x55758eeeda00_0 .net "SB", 1 0, L_0x55758eef22b0;  alias, 1 drivers
v0x55758eeedae0_0 .net "alu_s", 2 0, L_0x55758eef2320;  alias, 1 drivers
v0x55758eeedbf0_0 .var "la_r", 0 0;
v0x55758eeedc90_0 .var "lb_r", 0 0;
v0x55758eeedd50_0 .net "opcode", 6 0, L_0x55758eef1f10;  alias, 1 drivers
v0x55758eeede30_0 .var "s_r", 2 0;
v0x55758eeedf10_0 .var "sa_r", 1 0;
v0x55758eeedff0_0 .var "sb_r", 1 0;
E_0x55758eece740 .event edge, v0x55758eeedd50_0;
S_0x55758eeee190 .scope module, "IM" "instruction_memory" 3 45, 6 2 0, S_0x55758ee53cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /OUTPUT 15 "out";
L_0x55758eef2570 .functor BUFZ 15, L_0x55758eef2390, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x55758eeee320_0 .net *"_ivl_0", 14 0, L_0x55758eef2390;  1 drivers
v0x55758eeee420_0 .net *"_ivl_2", 5 0, L_0x55758eef2430;  1 drivers
L_0x7fc2539f50f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55758eeee500_0 .net *"_ivl_5", 1 0, L_0x7fc2539f50f0;  1 drivers
v0x55758eeee5c0_0 .net "address", 3 0, v0x55758eeeec70_0;  alias, 1 drivers
v0x55758eeee6a0 .array "mem", 15 0, 14 0;
v0x55758eeee7b0_0 .net "out", 14 0, L_0x55758eef2570;  alias, 1 drivers
L_0x55758eef2390 .array/port v0x55758eeee6a0, L_0x55758eef2430;
L_0x55758eef2430 .concat [ 4 2 0 0], v0x55758eeeec70_0, L_0x7fc2539f50f0;
S_0x55758eeee8f0 .scope module, "PC" "pc" 3 40, 7 2 0, S_0x55758ee53cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "pc";
v0x55758eeeeb90_0 .net "clk", 0 0, v0x55758eef1da0_0;  alias, 1 drivers
v0x55758eeeec70_0 .var "pc", 3 0;
E_0x55758eeeeb10 .event posedge, v0x55758eeeeb90_0;
S_0x55758eeeed70 .scope module, "muxA" "mux4" 3 64, 8 3 0, S_0x55758ee53cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 8 "e2";
    .port_info 3 /INPUT 8 "e3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x55758eeef0f0_0 .net "e0", 7 0, v0x55758eef0560_0;  alias, 1 drivers
v0x55758eeef1f0_0 .net "e1", 7 0, v0x55758eef0b90_0;  alias, 1 drivers
v0x55758eeef2d0_0 .net "e2", 7 0, L_0x7fc2539f50a8;  alias, 1 drivers
v0x55758eeef390_0 .net "e3", 7 0, L_0x7fc2539f5060;  alias, 1 drivers
v0x55758eeef470_0 .var "out", 7 0;
v0x55758eeef580_0 .net "sel", 1 0, L_0x55758eef2240;  alias, 1 drivers
E_0x55758eeef080/0 .event edge, v0x55758eeed940_0, v0x55758eeef0f0_0, v0x55758eeef1f0_0, v0x55758eeef2d0_0;
E_0x55758eeef080/1 .event edge, v0x55758eeef390_0;
E_0x55758eeef080 .event/or E_0x55758eeef080/0, E_0x55758eeef080/1;
S_0x55758eeef730 .scope module, "muxB" "mux4" 3 73, 8 3 0, S_0x55758ee53cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 8 "e2";
    .port_info 3 /INPUT 8 "e3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x55758eeefa40_0 .net "e0", 7 0, v0x55758eef0b90_0;  alias, 1 drivers
v0x55758eeefb50_0 .net "e1", 7 0, L_0x7fc2539f5018;  alias, 1 drivers
v0x55758eeefc10_0 .net "e2", 7 0, L_0x55758eef2050;  alias, 1 drivers
v0x55758eeefd00_0 .net "e3", 7 0, L_0x7fc2539f5060;  alias, 1 drivers
v0x55758eeefdf0_0 .var "out", 7 0;
v0x55758eeefee0_0 .net "sel", 1 0, L_0x55758eef22b0;  alias, 1 drivers
E_0x55758eeef9b0/0 .event edge, v0x55758eeeda00_0, v0x55758eeef1f0_0, v0x55758eeefb50_0, v0x55758eeefc10_0;
E_0x55758eeef9b0/1 .event edge, v0x55758eeef390_0;
E_0x55758eeef9b0 .event/or E_0x55758eeef9b0/0, E_0x55758eeef9b0/1;
S_0x55758eef0090 .scope module, "regA" "register" 3 50, 9 2 0, S_0x55758ee53cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x55758eef02a0_0 .net "clk", 0 0, v0x55758eef1da0_0;  alias, 1 drivers
v0x55758eef0390_0 .net "data", 7 0, v0x55758eecee30_0;  alias, 1 drivers
v0x55758eef0460_0 .net "load", 0 0, L_0x55758eef2140;  alias, 1 drivers
v0x55758eef0560_0 .var "out", 7 0;
S_0x55758eef0680 .scope module, "regB" "register" 3 57, 9 2 0, S_0x55758ee53cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x55758eef08d0_0 .net "clk", 0 0, v0x55758eef1da0_0;  alias, 1 drivers
v0x55758eef09e0_0 .net "data", 7 0, v0x55758eecee30_0;  alias, 1 drivers
v0x55758eef0af0_0 .net "load", 0 0, L_0x55758eef21b0;  alias, 1 drivers
v0x55758eef0b90_0 .var "out", 7 0;
    .scope S_0x55758eeed4e0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x55758eeed4e0;
T_1 ;
    %wait E_0x55758eece740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %load/vec4 v0x55758eeedd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 7;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 7;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 7;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 7;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 7;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 7;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 7;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 7;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %jmp T_1.38;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedbf0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55758eeedc90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55758eeedf10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55758eeedff0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55758eeede30_0, 0, 3;
    %jmp T_1.38;
T_1.38 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55758eeee8f0;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55758eeeec70_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x55758eeee8f0;
T_3 ;
    %wait E_0x55758eeeeb10;
    %load/vec4 v0x55758eeeec70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55758eeeec70_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55758eef0090;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55758eef0560_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x55758eef0090;
T_5 ;
    %wait E_0x55758eeeeb10;
    %load/vec4 v0x55758eef0460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55758eef0390_0;
    %assign/vec4 v0x55758eef0560_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55758eef0680;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55758eef0b90_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x55758eef0680;
T_7 ;
    %wait E_0x55758eeeeb10;
    %load/vec4 v0x55758eef0af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55758eef09e0_0;
    %assign/vec4 v0x55758eef0b90_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55758eeeed70;
T_8 ;
    %wait E_0x55758eeef080;
    %load/vec4 v0x55758eeef580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55758eeef470_0, 0, 8;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x55758eeef0f0_0;
    %store/vec4 v0x55758eeef470_0, 0, 8;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x55758eeef1f0_0;
    %store/vec4 v0x55758eeef470_0, 0, 8;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x55758eeef2d0_0;
    %store/vec4 v0x55758eeef470_0, 0, 8;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x55758eeef390_0;
    %store/vec4 v0x55758eeef470_0, 0, 8;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55758eeef730;
T_9 ;
    %wait E_0x55758eeef9b0;
    %load/vec4 v0x55758eeefee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55758eeefdf0_0, 0, 8;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x55758eeefa40_0;
    %store/vec4 v0x55758eeefdf0_0, 0, 8;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x55758eeefb50_0;
    %store/vec4 v0x55758eeefdf0_0, 0, 8;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x55758eeefc10_0;
    %store/vec4 v0x55758eeefdf0_0, 0, 8;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x55758eeefd00_0;
    %store/vec4 v0x55758eeefdf0_0, 0, 8;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55758ee53e80;
T_10 ;
    %wait E_0x55758eecfd90;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55758eecee30_0, 0, 8;
    %load/vec4 v0x55758eeed380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55758eecee30_0, 0, 8;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x55758eec7bf0_0;
    %load/vec4 v0x55758eec7480_0;
    %add;
    %store/vec4 v0x55758eecee30_0, 0, 8;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x55758eec7bf0_0;
    %load/vec4 v0x55758eec7480_0;
    %sub;
    %store/vec4 v0x55758eecee30_0, 0, 8;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0x55758eec7bf0_0;
    %load/vec4 v0x55758eec7480_0;
    %and;
    %store/vec4 v0x55758eecee30_0, 0, 8;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x55758eec7bf0_0;
    %load/vec4 v0x55758eec7480_0;
    %or;
    %store/vec4 v0x55758eecee30_0, 0, 8;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x55758eec7bf0_0;
    %inv;
    %store/vec4 v0x55758eecee30_0, 0, 8;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x55758eec7bf0_0;
    %load/vec4 v0x55758eec7480_0;
    %xor;
    %store/vec4 v0x55758eecee30_0, 0, 8;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x55758eec7bf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55758eecee30_0, 0, 8;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x55758eec7bf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55758eecee30_0, 0, 8;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55758eecb180;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55758eef1da0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x55758eecb180;
T_12 ;
    %vpi_call 2 9 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55758eecb180 {0 0 0};
    %vpi_call 2 12 "$readmemb", "im.dat", v0x55758eeee6a0 {0 0 0};
    %vpi_call 2 14 "$display", "mem[0] = %h", &A<v0x55758eeee6a0, 0> {0 0 0};
    %vpi_call 2 15 "$display", "mem[1] = %h", &A<v0x55758eeee6a0, 1> {0 0 0};
    %vpi_call 2 16 "$display", "mem[2] = %h", &A<v0x55758eeee6a0, 2> {0 0 0};
    %vpi_call 2 17 "$display", "mem[3] = %h", &A<v0x55758eeee6a0, 3> {0 0 0};
    %vpi_call 2 18 "$display", "mem[4] = %h", &A<v0x55758eeee6a0, 4> {0 0 0};
    %vpi_call 2 19 "$display", "mem[5] = %h", &A<v0x55758eeee6a0, 5> {0 0 0};
    %vpi_call 2 20 "$display", "mem[6] = %h", &A<v0x55758eeee6a0, 6> {0 0 0};
    %vpi_call 2 21 "$display", "mem[7] = %h", &A<v0x55758eeee6a0, 7> {0 0 0};
    %vpi_call 2 22 "$display", "mem[8] = %h", &A<v0x55758eeee6a0, 8> {0 0 0};
    %vpi_call 2 23 "$display", "mem[9] = %h", &A<v0x55758eeee6a0, 9> {0 0 0};
    %vpi_call 2 24 "$display", "mem[10] = %h", &A<v0x55758eeee6a0, 10> {0 0 0};
    %vpi_call 2 25 "$display", "mem[11] = %h", &A<v0x55758eeee6a0, 11> {0 0 0};
    %vpi_call 2 26 "$display", "mem[12] = %h", &A<v0x55758eeee6a0, 12> {0 0 0};
    %vpi_call 2 28 "$display", "\012pd: esta bien que mem[11] y mem[12] sean xxxx, ya que no hay mas de 10 instrucciones cargadas en im.dat\012" {0 0 0};
    %vpi_call 2 30 "$monitor", "At %t | pc=%0d | im=%b | regA=0x%h | regB=0x%h | alu_out=0x%h", $time, v0x55758eef19c0_0, v0x55758eef1610_0, v0x55758eef1ab0_0, v0x55758eef1bc0_0, v0x55758eef1ce0_0 {0 0 0};
T_12.0 ;
    %load/vec4 v0x55758eeeec70_0;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_12.1, 6;
    %wait E_0x55758ee93da0;
    %jmp T_12.0;
T_12.1 ;
    %delay 2, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x55758eecb180;
T_13 ;
    %delay 1, 0;
    %load/vec4 v0x55758eef1da0_0;
    %inv;
    %store/vec4 v0x55758eef1da0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench.v";
    "computer.v";
    "alu.v";
    "control_unit.v";
    "instruction_memory.v";
    "pc.v";
    "mux4.v";
    "register.v";
