$date
	Wed Jan 31 21:24:18 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ clrn $end
$var reg 1 % d $end
$var reg 1 & prn $end
$scope module dff $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 1 % d $end
$var wire 1 & prn $end
$var wire 1 " q $end
$var wire 1 ! qn $end
$var wire 1 ' wire_0 $end
$var wire 1 ( wire_1 $end
$var wire 1 ) wire_2 $end
$var wire 1 * wire_3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
1)
1(
0'
1&
0%
0$
0#
0"
1!
$end
#1
1$
#2
0!
1'
1"
0)
1%
0&
#3
1&
#4
0'
1)
0%
#5
0"
1!
0*
1#
#6
1%
#8
0%
#9
1%
#10
1'
0)
1*
0#
#11
0'
1)
0%
#14
1'
0)
1%
#15
0!
1"
0(
1#
#16
1)
0%
#18
0)
1%
#19
1)
0%
#20
0'
1(
0#
#21
1'
0)
1%
#24
0'
1)
0%
#25
0"
1!
0*
1#
#30
1*
0#
