// Seed: 2937170067
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wand id_5;
  id_6(
      0, id_2
  );
  if (id_1) assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  always_ff begin
    id_1 = id_5;
  end
  module_0(
      id_4, id_1, id_1, id_4
  );
  always
    if (id_2) while (1) id_2 <= 1 && 1;
    else id_2 <= "";
endmodule
