--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml TopModul.twx TopModul.ncd -o TopModul.twr TopModul.pcf

Design file:              TopModul.ncd
Physical constraint file: TopModul.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
test_speed<0>|    7.597(R)|      SLOW  |   -2.587(R)|      FAST  |clk_BUFGP         |   0.000|
test_speed<1>|    7.781(R)|      SLOW  |   -2.540(R)|      FAST  |clk_BUFGP         |   0.000|
test_speed<2>|    7.957(R)|      SLOW  |   -2.765(R)|      FAST  |clk_BUFGP         |   0.000|
test_speed<3>|    7.292(R)|      SLOW  |   -2.300(R)|      FAST  |clk_BUFGP         |   0.000|
test_speed<4>|    4.699(R)|      SLOW  |   -0.835(R)|      FAST  |clk_BUFGP         |   0.000|
test_speed<5>|    4.750(R)|      SLOW  |   -1.085(R)|      FAST  |clk_BUFGP         |   0.000|
test_speed<6>|    4.248(R)|      SLOW  |   -0.860(R)|      FAST  |clk_BUFGP         |   0.000|
test_speed<7>|    4.634(R)|      SLOW  |   -0.817(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
alarm_bit   |        40.225(R)|      SLOW  |         7.727(R)|      FAST  |clk_BUFGP         |   0.000|
brems_bit   |        10.934(R)|      SLOW  |         4.889(R)|      FAST  |clk_BUFGP         |   0.000|
motor_PWM   |        13.391(R)|      SLOW  |         5.720(R)|      FAST  |clk_BUFGP         |   0.000|
motor_select|        10.647(R)|      SLOW  |         4.851(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   24.722|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
test_speed<0>  |motor_PWM      |   10.777|
test_speed<1>  |motor_PWM      |   10.785|
test_speed<2>  |motor_PWM      |   10.866|
test_speed<3>  |motor_PWM      |   10.749|
test_speed<4>  |motor_PWM      |   10.240|
test_speed<5>  |motor_PWM      |   10.710|
test_speed<6>  |motor_PWM      |   10.032|
test_speed<7>  |motor_PWM      |   10.090|
---------------+---------------+---------+


Analysis completed Tue May 11 11:31:57 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



