<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4681" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4681{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4681{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4681{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4681{left:70px;bottom:580px;letter-spacing:0.12px;}
#t5_4681{left:152px;bottom:580px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4681{left:70px;bottom:556px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_4681{left:70px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_4681{left:70px;bottom:522px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t9_4681{left:76px;bottom:998px;letter-spacing:-0.14px;}
#ta_4681{left:76px;bottom:981px;letter-spacing:-0.15px;}
#tb_4681{left:190px;bottom:998px;letter-spacing:-0.15px;}
#tc_4681{left:434px;bottom:998px;letter-spacing:-0.13px;}
#td_4681{left:527px;bottom:998px;letter-spacing:-0.12px;}
#te_4681{left:527px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tf_4681{left:76px;bottom:952px;letter-spacing:-0.14px;}
#tg_4681{left:76px;bottom:935px;letter-spacing:-0.15px;}
#th_4681{left:190px;bottom:952px;letter-spacing:-0.15px;}
#ti_4681{left:434px;bottom:952px;letter-spacing:-0.12px;}
#tj_4681{left:527px;bottom:952px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_4681{left:527px;bottom:930px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tl_4681{left:76px;bottom:906px;letter-spacing:-0.14px;}
#tm_4681{left:76px;bottom:889px;letter-spacing:-0.15px;}
#tn_4681{left:190px;bottom:906px;letter-spacing:-0.13px;}
#to_4681{left:434px;bottom:906px;letter-spacing:-0.14px;}
#tp_4681{left:527px;bottom:906px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_4681{left:527px;bottom:885px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tr_4681{left:76px;bottom:860px;letter-spacing:-0.14px;}
#ts_4681{left:76px;bottom:843px;letter-spacing:-0.15px;}
#tt_4681{left:190px;bottom:860px;letter-spacing:-0.15px;}
#tu_4681{left:434px;bottom:860px;letter-spacing:-0.13px;}
#tv_4681{left:527px;bottom:860px;letter-spacing:-0.12px;}
#tw_4681{left:527px;bottom:839px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tx_4681{left:76px;bottom:814px;letter-spacing:-0.14px;}
#ty_4681{left:76px;bottom:797px;letter-spacing:-0.15px;}
#tz_4681{left:190px;bottom:814px;letter-spacing:-0.15px;}
#t10_4681{left:434px;bottom:814px;letter-spacing:-0.13px;}
#t11_4681{left:527px;bottom:814px;letter-spacing:-0.12px;}
#t12_4681{left:527px;bottom:793px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t13_4681{left:76px;bottom:768px;letter-spacing:-0.14px;}
#t14_4681{left:76px;bottom:752px;letter-spacing:-0.15px;}
#t15_4681{left:190px;bottom:768px;letter-spacing:-0.15px;}
#t16_4681{left:433px;bottom:768px;letter-spacing:-0.13px;}
#t17_4681{left:527px;bottom:768px;letter-spacing:-0.12px;}
#t18_4681{left:527px;bottom:747px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t19_4681{left:76px;bottom:723px;letter-spacing:-0.14px;}
#t1a_4681{left:76px;bottom:706px;letter-spacing:-0.15px;}
#t1b_4681{left:190px;bottom:723px;letter-spacing:-0.15px;}
#t1c_4681{left:434px;bottom:723px;letter-spacing:-0.13px;}
#t1d_4681{left:527px;bottom:723px;letter-spacing:-0.12px;}
#t1e_4681{left:527px;bottom:701px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1f_4681{left:76px;bottom:677px;letter-spacing:-0.14px;}
#t1g_4681{left:76px;bottom:660px;letter-spacing:-0.15px;}
#t1h_4681{left:190px;bottom:677px;letter-spacing:-0.15px;}
#t1i_4681{left:434px;bottom:677px;letter-spacing:-0.13px;}
#t1j_4681{left:527px;bottom:677px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_4681{left:527px;bottom:655px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1l_4681{left:527px;bottom:639px;letter-spacing:-0.12px;}
#t1m_4681{left:182px;bottom:478px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1n_4681{left:268px;bottom:478px;letter-spacing:0.13px;}
#t1o_4681{left:101px;bottom:455px;letter-spacing:-0.12px;}
#t1p_4681{left:102px;bottom:438px;letter-spacing:-0.14px;}
#t1q_4681{left:232px;bottom:438px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1r_4681{left:469px;bottom:438px;letter-spacing:-0.13px;}
#t1s_4681{left:648px;bottom:438px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1t_4681{left:88px;bottom:414px;letter-spacing:-0.17px;}
#t1u_4681{left:144px;bottom:414px;letter-spacing:-0.16px;}
#t1v_4681{left:82px;bottom:389px;letter-spacing:-0.16px;}
#t1w_4681{left:143px;bottom:389px;letter-spacing:-0.17px;}
#t1x_4681{left:190px;bottom:389px;letter-spacing:-0.15px;}
#t1y_4681{left:447px;bottom:389px;letter-spacing:-0.13px;}
#t1z_4681{left:540px;bottom:389px;letter-spacing:-0.11px;}
#t20_4681{left:540px;bottom:373px;letter-spacing:-0.13px;}
#t21_4681{left:540px;bottom:351px;letter-spacing:-0.12px;}
#t22_4681{left:190px;bottom:327px;letter-spacing:-0.09px;}
#t23_4681{left:541px;bottom:327px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_4681{left:540px;bottom:305px;letter-spacing:-0.12px;}
#t25_4681{left:190px;bottom:281px;letter-spacing:-0.14px;}
#t26_4681{left:540px;bottom:281px;letter-spacing:-0.12px;}
#t27_4681{left:540px;bottom:260px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t28_4681{left:190px;bottom:235px;letter-spacing:-0.15px;}
#t29_4681{left:540px;bottom:235px;letter-spacing:-0.12px;}
#t2a_4681{left:540px;bottom:214px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t2b_4681{left:190px;bottom:189px;letter-spacing:-0.15px;}
#t2c_4681{left:540px;bottom:189px;letter-spacing:-0.12px;}
#t2d_4681{left:540px;bottom:168px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t2e_4681{left:190px;bottom:144px;letter-spacing:-0.14px;}
#t2f_4681{left:540px;bottom:144px;letter-spacing:-0.14px;}
#t2g_4681{left:82px;bottom:119px;letter-spacing:-0.16px;}
#t2h_4681{left:143px;bottom:119px;letter-spacing:-0.17px;}
#t2i_4681{left:190px;bottom:119px;letter-spacing:-0.15px;}
#t2j_4681{left:447px;bottom:119px;letter-spacing:-0.13px;}
#t2k_4681{left:196px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t2l_4681{left:282px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2m_4681{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2n_4681{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2o_4681{left:225px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2p_4681{left:455px;bottom:1046px;letter-spacing:-0.13px;}
#t2q_4681{left:642px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2r_4681{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2s_4681{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4681{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4681{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4681{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4681{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4681{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4681{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4681{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4681" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4681Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4681" style="-webkit-user-select: none;"><object width="935" height="1210" data="4681/4681.svg" type="image/svg+xml" id="pdf4681" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4681" class="t s1_4681">Vol. 4 </span><span id="t2_4681" class="t s1_4681">2-159 </span>
<span id="t3_4681" class="t s2_4681">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4681" class="t s3_4681">2.8.1 </span><span id="t5_4681" class="t s3_4681">Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series </span>
<span id="t6_4681" class="t s4_4681">The Intel Xeon Processor 5500 and 3400 series supports additional model-specific registers listed in Table 2-16. </span>
<span id="t7_4681" class="t s4_4681">These MSRs also apply to the Intel Core i7 and i5 processor family with a CPUID Signature </span>
<span id="t8_4681" class="t s4_4681">DisplayFamily_DisplayModel value of 06_1AH, 06_1EH, or 06_1FH; see Table 2-1. </span>
<span id="t9_4681" class="t s5_4681">C000_ </span>
<span id="ta_4681" class="t s5_4681">0080H </span>
<span id="tb_4681" class="t s5_4681">IA32_EFER </span><span id="tc_4681" class="t s5_4681">Thread </span><span id="td_4681" class="t s5_4681">Extended Feature Enables </span>
<span id="te_4681" class="t s5_4681">See Table 2-2. </span>
<span id="tf_4681" class="t s5_4681">C000_ </span>
<span id="tg_4681" class="t s5_4681">0081H </span>
<span id="th_4681" class="t s5_4681">IA32_STAR </span><span id="ti_4681" class="t s5_4681">Thread </span><span id="tj_4681" class="t s5_4681">System Call Target Address (R/W) </span>
<span id="tk_4681" class="t s5_4681">See Table 2-2. </span>
<span id="tl_4681" class="t s5_4681">C000_ </span>
<span id="tm_4681" class="t s5_4681">0082H </span>
<span id="tn_4681" class="t s5_4681">IA32_LSTAR </span><span id="to_4681" class="t s5_4681">Thread </span><span id="tp_4681" class="t s5_4681">IA-32e Mode System Call Target Address (R/W) </span>
<span id="tq_4681" class="t s5_4681">See Table 2-2. </span>
<span id="tr_4681" class="t s5_4681">C000_ </span>
<span id="ts_4681" class="t s5_4681">0084H </span>
<span id="tt_4681" class="t s5_4681">IA32_FMASK </span><span id="tu_4681" class="t s5_4681">Thread </span><span id="tv_4681" class="t s5_4681">System Call Flag Mask (R/W) </span>
<span id="tw_4681" class="t s5_4681">See Table 2-2. </span>
<span id="tx_4681" class="t s5_4681">C000_ </span>
<span id="ty_4681" class="t s5_4681">0100H </span>
<span id="tz_4681" class="t s5_4681">IA32_FS_BASE </span><span id="t10_4681" class="t s5_4681">Thread </span><span id="t11_4681" class="t s5_4681">Map of BASE Address of FS (R/W) </span>
<span id="t12_4681" class="t s5_4681">See Table 2-2. </span>
<span id="t13_4681" class="t s5_4681">C000_ </span>
<span id="t14_4681" class="t s5_4681">0101H </span>
<span id="t15_4681" class="t s5_4681">IA32_GS_BASE </span><span id="t16_4681" class="t s5_4681">Thread </span><span id="t17_4681" class="t s5_4681">Map of BASE Address of GS (R/W) </span>
<span id="t18_4681" class="t s5_4681">See Table 2-2. </span>
<span id="t19_4681" class="t s5_4681">C000_ </span>
<span id="t1a_4681" class="t s5_4681">0102H </span>
<span id="t1b_4681" class="t s5_4681">IA32_KERNEL_GS_BASE </span><span id="t1c_4681" class="t s5_4681">Thread </span><span id="t1d_4681" class="t s5_4681">Swap Target of BASE Address of GS (R/W) </span>
<span id="t1e_4681" class="t s5_4681">See Table 2-2. </span>
<span id="t1f_4681" class="t s5_4681">C000_ </span>
<span id="t1g_4681" class="t s5_4681">0103H </span>
<span id="t1h_4681" class="t s5_4681">IA32_TSC_AUX </span><span id="t1i_4681" class="t s5_4681">Thread </span><span id="t1j_4681" class="t s5_4681">AUXILIARY TSC Signature (R/W) </span>
<span id="t1k_4681" class="t s5_4681">See Table 2-2 and Section 18.17.2, “IA32_TSC_AUX </span>
<span id="t1l_4681" class="t s5_4681">Register and RDTSCP Support.” </span>
<span id="t1m_4681" class="t s6_4681">Table 2-16. </span><span id="t1n_4681" class="t s6_4681">Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series </span>
<span id="t1o_4681" class="t s7_4681">Register </span>
<span id="t1p_4681" class="t s7_4681">Address </span><span id="t1q_4681" class="t s7_4681">Register Name / Bit Fields </span><span id="t1r_4681" class="t s7_4681">Scope </span><span id="t1s_4681" class="t s7_4681">Bit Description </span>
<span id="t1t_4681" class="t s7_4681">Hex </span><span id="t1u_4681" class="t s7_4681">Dec </span>
<span id="t1v_4681" class="t s5_4681">1ADH </span><span id="t1w_4681" class="t s5_4681">429 </span><span id="t1x_4681" class="t s5_4681">MSR_TURBO_RATIO_LIMIT </span><span id="t1y_4681" class="t s5_4681">Package </span><span id="t1z_4681" class="t s5_4681">Actual maximum turbo frequency is multiplied by </span>
<span id="t20_4681" class="t s5_4681">133.33MHz. </span>
<span id="t21_4681" class="t s5_4681">(Not available in model 06_2EH.) </span>
<span id="t22_4681" class="t s5_4681">7:0 </span><span id="t23_4681" class="t s5_4681">Maximum Turbo Ratio Limit 1C (R/O) </span>
<span id="t24_4681" class="t s5_4681">Maximum Turbo mode ratio limit with 1 core active. </span>
<span id="t25_4681" class="t s5_4681">15:8 </span><span id="t26_4681" class="t s5_4681">Maximum Turbo Ratio Limit 2C (R/O) </span>
<span id="t27_4681" class="t s5_4681">Maximum Turbo mode ratio limit with 2 cores active. </span>
<span id="t28_4681" class="t s5_4681">23:16 </span><span id="t29_4681" class="t s5_4681">Maximum Turbo Ratio Limit 3C (R/O) </span>
<span id="t2a_4681" class="t s5_4681">Maximum Turbo mode ratio limit with 3 cores active. </span>
<span id="t2b_4681" class="t s5_4681">31:24 </span><span id="t2c_4681" class="t s5_4681">Maximum Turbo Ratio Limit 4C (R/O) </span>
<span id="t2d_4681" class="t s5_4681">Maximum Turbo mode ratio limit with 4 cores active. </span>
<span id="t2e_4681" class="t s5_4681">63:32 </span><span id="t2f_4681" class="t s5_4681">Reserved </span>
<span id="t2g_4681" class="t s5_4681">301H </span><span id="t2h_4681" class="t s5_4681">769 </span><span id="t2i_4681" class="t s5_4681">MSR_GQ_SNOOP_MESF </span><span id="t2j_4681" class="t s5_4681">Package </span>
<span id="t2k_4681" class="t s6_4681">Table 2-15. </span><span id="t2l_4681" class="t s6_4681">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t2m_4681" class="t s7_4681">Register </span>
<span id="t2n_4681" class="t s7_4681">Address </span><span id="t2o_4681" class="t s7_4681">Register Name / Bit Fields </span><span id="t2p_4681" class="t s7_4681">Scope </span><span id="t2q_4681" class="t s7_4681">Bit Description </span>
<span id="t2r_4681" class="t s7_4681">Hex </span><span id="t2s_4681" class="t s7_4681">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
