{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 10:31:29 2017 " "Info: Processing started: Fri Nov 03 10:31:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UltrasonicRanging -c UltrasonicRanging " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UltrasonicRanging -c UltrasonicRanging" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Output\$latch " "Warning: Node \"MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Output\$latch\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|So " "Warning: Node \"MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|So\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|St " "Warning: Node \"MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|St\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Countclock " "Info: Assuming node \"Countclock\" is an undefined clock" {  } { { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 14 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Countclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Echo " "Info: Assuming node \"Echo\" is an undefined clock" {  } { { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 16 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Echo" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 15 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Countclock register MeasureLevel:ML\|count\[0\] register MeasureLevel:ML\|count\[6\] 177.87 MHz 5.622 ns Internal " "Info: Clock \"Countclock\" has Internal fmax of 177.87 MHz between source register \"MeasureLevel:ML\|count\[0\]\" and destination register \"MeasureLevel:ML\|count\[6\]\" (period= 5.622 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.913 ns + Longest register register " "Info: + Longest register to register delay is 4.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MeasureLevel:ML\|count\[0\] 1 REG LC_X2_Y9_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y9_N9; Fanout = 5; REG Node = 'MeasureLevel:ML\|count\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MeasureLevel:ML|count[0] } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.938 ns) + CELL(0.978 ns) 2.916 ns MeasureLevel:ML\|count\[1\]~1 2 COMB LC_X2_Y9_N0 2 " "Info: 2: + IC(1.938 ns) + CELL(0.978 ns) = 2.916 ns; Loc. = LC_X2_Y9_N0; Fanout = 2; COMB Node = 'MeasureLevel:ML\|count\[1\]~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { MeasureLevel:ML|count[0] MeasureLevel:ML|count[1]~1 } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.039 ns MeasureLevel:ML\|count\[2\]~3 3 COMB LC_X2_Y9_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.039 ns; Loc. = LC_X2_Y9_N1; Fanout = 2; COMB Node = 'MeasureLevel:ML\|count\[2\]~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MeasureLevel:ML|count[1]~1 MeasureLevel:ML|count[2]~3 } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.162 ns MeasureLevel:ML\|count\[3\]~5 4 COMB LC_X2_Y9_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.162 ns; Loc. = LC_X2_Y9_N2; Fanout = 2; COMB Node = 'MeasureLevel:ML\|count\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MeasureLevel:ML|count[2]~3 MeasureLevel:ML|count[3]~5 } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.285 ns MeasureLevel:ML\|count\[4\]~7 5 COMB LC_X2_Y9_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 3.285 ns; Loc. = LC_X2_Y9_N3; Fanout = 2; COMB Node = 'MeasureLevel:ML\|count\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MeasureLevel:ML|count[3]~5 MeasureLevel:ML|count[4]~7 } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 3.546 ns MeasureLevel:ML\|count\[5\]~9 6 COMB LC_X2_Y9_N4 4 " "Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 3.546 ns; Loc. = LC_X2_Y9_N4; Fanout = 4; COMB Node = 'MeasureLevel:ML\|count\[5\]~9'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { MeasureLevel:ML|count[4]~7 MeasureLevel:ML|count[5]~9 } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.367 ns) 4.913 ns MeasureLevel:ML\|count\[6\] 7 REG LC_X2_Y9_N5 4 " "Info: 7: + IC(0.000 ns) + CELL(1.367 ns) = 4.913 ns; Loc. = LC_X2_Y9_N5; Fanout = 4; REG Node = 'MeasureLevel:ML\|count\[6\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { MeasureLevel:ML|count[5]~9 MeasureLevel:ML|count[6] } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.975 ns ( 60.55 % ) " "Info: Total cell delay = 2.975 ns ( 60.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.938 ns ( 39.45 % ) " "Info: Total interconnect delay = 1.938 ns ( 39.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { MeasureLevel:ML|count[0] MeasureLevel:ML|count[1]~1 MeasureLevel:ML|count[2]~3 MeasureLevel:ML|count[3]~5 MeasureLevel:ML|count[4]~7 MeasureLevel:ML|count[5]~9 MeasureLevel:ML|count[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.913 ns" { MeasureLevel:ML|count[0] {} MeasureLevel:ML|count[1]~1 {} MeasureLevel:ML|count[2]~3 {} MeasureLevel:ML|count[3]~5 {} MeasureLevel:ML|count[4]~7 {} MeasureLevel:ML|count[5]~9 {} MeasureLevel:ML|count[6] {} } { 0.000ns 1.938ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Countclock destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"Countclock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Countclock 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'Countclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Countclock } "NODE_NAME" } } { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns MeasureLevel:ML\|count\[6\] 2 REG LC_X2_Y9_N5 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y9_N5; Fanout = 4; REG Node = 'MeasureLevel:ML\|count\[6\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Countclock MeasureLevel:ML|count[6] } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Countclock MeasureLevel:ML|count[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Countclock {} Countclock~combout {} MeasureLevel:ML|count[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Countclock source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"Countclock\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Countclock 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'Countclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Countclock } "NODE_NAME" } } { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns MeasureLevel:ML\|count\[0\] 2 REG LC_X2_Y9_N9 5 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y9_N9; Fanout = 5; REG Node = 'MeasureLevel:ML\|count\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Countclock MeasureLevel:ML|count[0] } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Countclock MeasureLevel:ML|count[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Countclock {} Countclock~combout {} MeasureLevel:ML|count[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Countclock MeasureLevel:ML|count[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Countclock {} Countclock~combout {} MeasureLevel:ML|count[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Countclock MeasureLevel:ML|count[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Countclock {} Countclock~combout {} MeasureLevel:ML|count[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { MeasureLevel:ML|count[0] MeasureLevel:ML|count[1]~1 MeasureLevel:ML|count[2]~3 MeasureLevel:ML|count[3]~5 MeasureLevel:ML|count[4]~7 MeasureLevel:ML|count[5]~9 MeasureLevel:ML|count[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.913 ns" { MeasureLevel:ML|count[0] {} MeasureLevel:ML|count[1]~1 {} MeasureLevel:ML|count[2]~3 {} MeasureLevel:ML|count[3]~5 {} MeasureLevel:ML|count[4]~7 {} MeasureLevel:ML|count[5]~9 {} MeasureLevel:ML|count[6] {} } { 0.000ns 1.938ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Countclock MeasureLevel:ML|count[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Countclock {} Countclock~combout {} MeasureLevel:ML|count[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Countclock MeasureLevel:ML|count[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Countclock {} Countclock~combout {} MeasureLevel:ML|count[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Echo register register MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Si MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Si 304.04 MHz Internal " "Info: Clock \"Echo\" Internal fmax is restricted to 304.04 MHz between source register \"MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Si\" and destination register \"MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Si\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.521 ns + Longest register register " "Info: + Longest register to register delay is 1.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Si 1 REG LC_X9_Y4_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y4_N2; Fanout = 3; REG Node = 'MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Si'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si } "NODE_NAME" } } { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.591 ns) 1.521 ns MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Si 2 REG LC_X9_Y4_N2 3 " "Info: 2: + IC(0.930 ns) + CELL(0.591 ns) = 1.521 ns; Loc. = LC_X9_Y4_N2; Fanout = 3; REG Node = 'MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Si'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si } "NODE_NAME" } } { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 38.86 % ) " "Info: Total cell delay = 0.591 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.930 ns ( 61.14 % ) " "Info: Total interconnect delay = 0.930 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.521 ns" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si {} } { 0.000ns 0.930ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Echo destination 5.438 ns + Shortest register " "Info: + Shortest clock path from clock \"Echo\" to destination register is 5.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Echo 1 CLK PIN_29 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_29; Fanout = 11; CLK Node = 'Echo'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Echo } "NODE_NAME" } } { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.388 ns) + CELL(0.918 ns) 5.438 ns MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Si 2 REG LC_X9_Y4_N2 3 " "Info: 2: + IC(3.388 ns) + CELL(0.918 ns) = 5.438 ns; Loc. = LC_X9_Y4_N2; Fanout = 3; REG Node = 'MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Si'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { Echo MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si } "NODE_NAME" } } { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 37.70 % ) " "Info: Total cell delay = 2.050 ns ( 37.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.388 ns ( 62.30 % ) " "Info: Total interconnect delay = 3.388 ns ( 62.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.438 ns" { Echo MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.438 ns" { Echo {} Echo~combout {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si {} } { 0.000ns 0.000ns 3.388ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Echo source 5.438 ns - Longest register " "Info: - Longest clock path from clock \"Echo\" to source register is 5.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Echo 1 CLK PIN_29 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_29; Fanout = 11; CLK Node = 'Echo'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Echo } "NODE_NAME" } } { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.388 ns) + CELL(0.918 ns) 5.438 ns MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Si 2 REG LC_X9_Y4_N2 3 " "Info: 2: + IC(3.388 ns) + CELL(0.918 ns) = 5.438 ns; Loc. = LC_X9_Y4_N2; Fanout = 3; REG Node = 'MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Si'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { Echo MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si } "NODE_NAME" } } { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 37.70 % ) " "Info: Total cell delay = 2.050 ns ( 37.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.388 ns ( 62.30 % ) " "Info: Total interconnect delay = 3.388 ns ( 62.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.438 ns" { Echo MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.438 ns" { Echo {} Echo~combout {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si {} } { 0.000ns 0.000ns 3.388ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.438 ns" { Echo MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.438 ns" { Echo {} Echo~combout {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si {} } { 0.000ns 0.000ns 3.388ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.438 ns" { Echo {} Echo~combout {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si {} } { 0.000ns 0.000ns 3.388ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.521 ns" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si {} } { 0.000ns 0.930ns } { 0.000ns 0.591ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.438 ns" { Echo MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.438 ns" { Echo {} Echo~combout {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si {} } { 0.000ns 0.000ns 3.388ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.438 ns" { Echo {} Echo~combout {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si {} } { 0.000ns 0.000ns 3.388ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|Si {} } {  } {  } "" } } { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 17 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "reset register register MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|St MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|So 304.04 MHz Internal " "Info: Clock \"reset\" Internal fmax is restricted to 304.04 MHz between source register \"MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|St\" and destination register \"MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|So\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.291 ns + Longest register register " "Info: + Longest register to register delay is 1.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|St 1 REG LC_X9_Y4_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y4_N0; Fanout = 1; REG Node = 'MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|St'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|St } "NODE_NAME" } } { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.511 ns) 1.291 ns MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|So 2 REG LC_X9_Y4_N4 1 " "Info: 2: + IC(0.780 ns) + CELL(0.511 ns) = 1.291 ns; Loc. = LC_X9_Y4_N4; Fanout = 1; REG Node = 'MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|So'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|St MeasureLevel:ML|EdgeToLevel:ToUpLevel|So } "NODE_NAME" } } { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.511 ns ( 39.58 % ) " "Info: Total cell delay = 0.511 ns ( 39.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.780 ns ( 60.42 % ) " "Info: Total interconnect delay = 0.780 ns ( 60.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|St MeasureLevel:ML|EdgeToLevel:ToUpLevel|So } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.291 ns" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|St {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|So {} } { 0.000ns 0.780ns } { 0.000ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 3.954 ns + Shortest register " "Info: + Shortest clock path from clock \"reset\" to destination register is 3.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset 1 CLK PIN_20 5 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 5; CLK Node = 'reset'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.591 ns) + CELL(0.200 ns) 3.954 ns MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|So 2 REG LC_X9_Y4_N4 1 " "Info: 2: + IC(2.591 ns) + CELL(0.200 ns) = 3.954 ns; Loc. = LC_X9_Y4_N4; Fanout = 1; REG Node = 'MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|So'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { reset MeasureLevel:ML|EdgeToLevel:ToUpLevel|So } "NODE_NAME" } } { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 34.47 % ) " "Info: Total cell delay = 1.363 ns ( 34.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.591 ns ( 65.53 % ) " "Info: Total interconnect delay = 2.591 ns ( 65.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { reset MeasureLevel:ML|EdgeToLevel:ToUpLevel|So } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.954 ns" { reset {} reset~combout {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|So {} } { 0.000ns 0.000ns 2.591ns } { 0.000ns 1.163ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 3.954 ns - Longest register " "Info: - Longest clock path from clock \"reset\" to source register is 3.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset 1 CLK PIN_20 5 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 5; CLK Node = 'reset'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.591 ns) + CELL(0.200 ns) 3.954 ns MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|St 2 REG LC_X9_Y4_N0 1 " "Info: 2: + IC(2.591 ns) + CELL(0.200 ns) = 3.954 ns; Loc. = LC_X9_Y4_N0; Fanout = 1; REG Node = 'MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|St'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { reset MeasureLevel:ML|EdgeToLevel:ToUpLevel|St } "NODE_NAME" } } { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 34.47 % ) " "Info: Total cell delay = 1.363 ns ( 34.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.591 ns ( 65.53 % ) " "Info: Total interconnect delay = 2.591 ns ( 65.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { reset MeasureLevel:ML|EdgeToLevel:ToUpLevel|St } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.954 ns" { reset {} reset~combout {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|St {} } { 0.000ns 0.000ns 2.591ns } { 0.000ns 1.163ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { reset MeasureLevel:ML|EdgeToLevel:ToUpLevel|So } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.954 ns" { reset {} reset~combout {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|So {} } { 0.000ns 0.000ns 2.591ns } { 0.000ns 1.163ns 0.200ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { reset MeasureLevel:ML|EdgeToLevel:ToUpLevel|St } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.954 ns" { reset {} reset~combout {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|St {} } { 0.000ns 0.000ns 2.591ns } { 0.000ns 1.163ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.813 ns + " "Info: + Micro setup delay of destination is 1.813 ns" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|St MeasureLevel:ML|EdgeToLevel:ToUpLevel|So } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.291 ns" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|St {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|So {} } { 0.000ns 0.780ns } { 0.000ns 0.511ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { reset MeasureLevel:ML|EdgeToLevel:ToUpLevel|So } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.954 ns" { reset {} reset~combout {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|So {} } { 0.000ns 0.000ns 2.591ns } { 0.000ns 1.163ns 0.200ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { reset MeasureLevel:ML|EdgeToLevel:ToUpLevel|St } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.954 ns" { reset {} reset~combout {} MeasureLevel:ML|EdgeToLevel:ToUpLevel|St {} } { 0.000ns 0.000ns 2.591ns } { 0.000ns 1.163ns 0.200ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|So } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { MeasureLevel:ML|EdgeToLevel:ToUpLevel|So {} } {  } {  } "" } } { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 20 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MeasureLevel:ML\|count\[1\] Echo Countclock 2.684 ns register " "Info: tsu for register \"MeasureLevel:ML\|count\[1\]\" (data pin = \"Echo\", clock pin = \"Countclock\") is 2.684 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.170 ns + Longest pin register " "Info: + Longest pin to register delay is 6.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Echo 1 CLK PIN_29 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_29; Fanout = 11; CLK Node = 'Echo'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Echo } "NODE_NAME" } } { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.795 ns) + CELL(1.243 ns) 6.170 ns MeasureLevel:ML\|count\[1\] 2 REG LC_X2_Y9_N0 4 " "Info: 2: + IC(3.795 ns) + CELL(1.243 ns) = 6.170 ns; Loc. = LC_X2_Y9_N0; Fanout = 4; REG Node = 'MeasureLevel:ML\|count\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.038 ns" { Echo MeasureLevel:ML|count[1] } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.375 ns ( 38.49 % ) " "Info: Total cell delay = 2.375 ns ( 38.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.795 ns ( 61.51 % ) " "Info: Total interconnect delay = 3.795 ns ( 61.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.170 ns" { Echo MeasureLevel:ML|count[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.170 ns" { Echo {} Echo~combout {} MeasureLevel:ML|count[1] {} } { 0.000ns 0.000ns 3.795ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Countclock destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"Countclock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Countclock 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'Countclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Countclock } "NODE_NAME" } } { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns MeasureLevel:ML\|count\[1\] 2 REG LC_X2_Y9_N0 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y9_N0; Fanout = 4; REG Node = 'MeasureLevel:ML\|count\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Countclock MeasureLevel:ML|count[1] } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Countclock MeasureLevel:ML|count[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Countclock {} Countclock~combout {} MeasureLevel:ML|count[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.170 ns" { Echo MeasureLevel:ML|count[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.170 ns" { Echo {} Echo~combout {} MeasureLevel:ML|count[1] {} } { 0.000ns 0.000ns 3.795ns } { 0.000ns 1.132ns 1.243ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Countclock MeasureLevel:ML|count[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Countclock {} Countclock~combout {} MeasureLevel:ML|count[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Countclock Distance\[4\] MeasureLevel:ML\|count\[4\] 9.819 ns register " "Info: tco from clock \"Countclock\" to destination pin \"Distance\[4\]\" through register \"MeasureLevel:ML\|count\[4\]\" is 9.819 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Countclock source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"Countclock\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Countclock 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'Countclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Countclock } "NODE_NAME" } } { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns MeasureLevel:ML\|count\[4\] 2 REG LC_X2_Y9_N3 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y9_N3; Fanout = 4; REG Node = 'MeasureLevel:ML\|count\[4\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Countclock MeasureLevel:ML|count[4] } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Countclock MeasureLevel:ML|count[4] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Countclock {} Countclock~combout {} MeasureLevel:ML|count[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.624 ns + Longest register pin " "Info: + Longest register to pin delay is 5.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MeasureLevel:ML\|count\[4\] 1 REG LC_X2_Y9_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y9_N3; Fanout = 4; REG Node = 'MeasureLevel:ML\|count\[4\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MeasureLevel:ML|count[4] } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.302 ns) + CELL(2.322 ns) 5.624 ns Distance\[4\] 2 PIN PIN_40 0 " "Info: 2: + IC(3.302 ns) + CELL(2.322 ns) = 5.624 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'Distance\[4\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { MeasureLevel:ML|count[4] Distance[4] } "NODE_NAME" } } { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 41.29 % ) " "Info: Total cell delay = 2.322 ns ( 41.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.302 ns ( 58.71 % ) " "Info: Total interconnect delay = 3.302 ns ( 58.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { MeasureLevel:ML|count[4] Distance[4] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.624 ns" { MeasureLevel:ML|count[4] {} Distance[4] {} } { 0.000ns 3.302ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Countclock MeasureLevel:ML|count[4] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Countclock {} Countclock~combout {} MeasureLevel:ML|count[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { MeasureLevel:ML|count[4] Distance[4] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.624 ns" { MeasureLevel:ML|count[4] {} Distance[4] {} } { 0.000ns 3.302ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MeasureLevel:ML\|count\[0\] Echo Countclock -1.521 ns register " "Info: th for register \"MeasureLevel:ML\|count\[0\]\" (data pin = \"Echo\", clock pin = \"Countclock\") is -1.521 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Countclock destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"Countclock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Countclock 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'Countclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Countclock } "NODE_NAME" } } { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns MeasureLevel:ML\|count\[0\] 2 REG LC_X2_Y9_N9 5 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y9_N9; Fanout = 5; REG Node = 'MeasureLevel:ML\|count\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Countclock MeasureLevel:ML|count[0] } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Countclock MeasureLevel:ML|count[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Countclock {} Countclock~combout {} MeasureLevel:ML|count[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.561 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Echo 1 CLK PIN_29 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_29; Fanout = 11; CLK Node = 'Echo'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Echo } "NODE_NAME" } } { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.838 ns) + CELL(0.591 ns) 5.561 ns MeasureLevel:ML\|count\[0\] 2 REG LC_X2_Y9_N9 5 " "Info: 2: + IC(3.838 ns) + CELL(0.591 ns) = 5.561 ns; Loc. = LC_X2_Y9_N9; Fanout = 5; REG Node = 'MeasureLevel:ML\|count\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.429 ns" { Echo MeasureLevel:ML|count[0] } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 30.98 % ) " "Info: Total cell delay = 1.723 ns ( 30.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.838 ns ( 69.02 % ) " "Info: Total interconnect delay = 3.838 ns ( 69.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.561 ns" { Echo MeasureLevel:ML|count[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.561 ns" { Echo {} Echo~combout {} MeasureLevel:ML|count[0] {} } { 0.000ns 0.000ns 3.838ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Countclock MeasureLevel:ML|count[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Countclock {} Countclock~combout {} MeasureLevel:ML|count[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.561 ns" { Echo MeasureLevel:ML|count[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.561 ns" { Echo {} Echo~combout {} MeasureLevel:ML|count[0] {} } { 0.000ns 0.000ns 3.838ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 10:31:30 2017 " "Info: Processing ended: Fri Nov 03 10:31:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
