// Seed: 2490044278
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  wand  id_4,
    input  tri1  id_5,
    input  tri1  id_6,
    output wand  id_7,
    input  wand  id_8
);
  wire id_10;
  initial begin : LABEL_0
    disable id_11;
  end
  assign module_1.id_4 = 0;
  id_12(
      .id_0(1), .id_1(1'b0)
  );
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wire id_3
    , id_22,
    output wire id_4,
    input tri id_5,
    input supply1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    output uwire id_9,
    output wire id_10,
    input uwire id_11,
    output uwire id_12,
    input wor id_13,
    output wand id_14,
    output supply0 id_15,
    input tri1 id_16,
    output supply0 id_17,
    input supply0 id_18,
    input tri1 id_19,
    input supply1 id_20
);
  assign id_15 = 1;
  assign id_9  = id_16;
  uwire id_23 = id_13;
  wire  id_24;
  module_0 modCall_1 (
      id_23,
      id_18,
      id_13,
      id_13,
      id_16,
      id_16,
      id_18,
      id_14,
      id_23
  );
endmodule
