#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
# Start of session at: Tue Mar 05 12:47:33 2019
# Process ID: 1184
# Log file: C:/Users/152/Desktop/lab6_group11/UCLA_CSM152A_src/4_project_repo/sample_vga/planAhead_run_2/planAhead.log
# Journal file: C:/Users/152/Desktop/lab6_group11/UCLA_CSM152A_src/4_project_repo/sample_vga/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1677 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/152/Desktop/lab6_group11/UCLA_CSM152A_src/4_project_repo/sample_vga/pa.fromNetlist.tcl
# create_project -name sample_vga -dir "C:/Users/152/Desktop/lab6_group11/UCLA_CSM152A_src/4_project_repo/sample_vga/planAhead_run_2" -part xc6slx45tfgg484-3
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 400.129 ; gain = 84.539
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/152/Desktop/lab6_group11/UCLA_CSM152A_src/4_project_repo/sample_vga/NERP_demo_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/152/Desktop/lab6_group11/UCLA_CSM152A_src/4_project_repo/sample_vga} }
# set_property target_constrs_file "Nexys3.ucf" [current_fileset -constrset]
Adding file 'C:/Users/152/Desktop/lab6_group11/UCLA_CSM152A_src/4_project_repo/sample_vga/Nexys3.ucf' to fileset 'constrs_1'
# add_files [list {Nexys3.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45tfgg484-3
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design NERP_demo_top.ngc ...
WARNING:NetListWriters:298 - No output is written to NERP_demo_top.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file NERP_demo_top.edif ...
ngc2edif: Total memory usage is 78048 kilobytes

Parsing EDIF File [./planAhead_run_2/sample_vga.data/cache/NERP_demo_top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/sample_vga.data/cache/NERP_demo_top_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/fgg484/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
link_design: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 504.797 ; gain = 104.668
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See C:/Users/152/Desktop/lab6_group11/UCLA_CSM152A_src/4_project_repo/sample_vga\planAhead_pid1184.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Mar 05 12:50:43 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
