// Seed: 951674971
module module_0 (
    input  tri0 id_0,
    input  tri0 id_1,
    output wire id_2
);
  module_2 modCall_1 (
      id_0,
      id_2
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    output logic id_1,
    output wor   id_2,
    input  tri   id_3
);
  always id_1 <= #1 1 == 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0
  );
endmodule
module module_2 (
    input  uwire id_0,
    output uwire id_1
);
  bit  id_3;
  wire id_4;
  module_3 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign module_0.id_2 = 0;
  always @(negedge id_3 or posedge -1) id_3 = #1 id_0 - 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout supply0 id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_2 ? id_4 != id_6 : -1;
  wire id_7;
  always @(1 or id_3) #1;
endmodule
