# Output products list for <CLK_DDR>
CLK_DDR.asy
CLK_DDR.gise
CLK_DDR.ucf
CLK_DDR.v
CLK_DDR.veo
CLK_DDR.xco
CLK_DDR.xdc
CLK_DDR.xise
CLK_DDR\clk_wiz_v3_6_readme.txt
CLK_DDR\doc\clk_wiz_v3_6_readme.txt
CLK_DDR\doc\clk_wiz_v3_6_vinfo.html
CLK_DDR\doc\pg065_clk_wiz.pdf
CLK_DDR\example_design\CLK_DDR_exdes.ucf
CLK_DDR\example_design\CLK_DDR_exdes.v
CLK_DDR\example_design\CLK_DDR_exdes.xdc
CLK_DDR\implement\implement.bat
CLK_DDR\implement\implement.sh
CLK_DDR\implement\planAhead_ise.bat
CLK_DDR\implement\planAhead_ise.sh
CLK_DDR\implement\planAhead_ise.tcl
CLK_DDR\implement\planAhead_rdn.bat
CLK_DDR\implement\planAhead_rdn.sh
CLK_DDR\implement\planAhead_rdn.tcl
CLK_DDR\implement\xst.prj
CLK_DDR\implement\xst.scr
CLK_DDR\simulation\CLK_DDR_tb.v
CLK_DDR\simulation\functional\simcmds.tcl
CLK_DDR\simulation\functional\simulate_isim.bat
CLK_DDR\simulation\functional\simulate_isim.sh
CLK_DDR\simulation\functional\simulate_mti.bat
CLK_DDR\simulation\functional\simulate_mti.do
CLK_DDR\simulation\functional\simulate_mti.sh
CLK_DDR\simulation\functional\simulate_ncsim.sh
CLK_DDR\simulation\functional\simulate_vcs.sh
CLK_DDR\simulation\functional\ucli_commands.key
CLK_DDR\simulation\functional\vcs_session.tcl
CLK_DDR\simulation\functional\wave.do
CLK_DDR\simulation\functional\wave.sv
CLK_DDR\simulation\timing\CLK_DDR_tb.v
CLK_DDR\simulation\timing\sdf_cmd_file
CLK_DDR\simulation\timing\simcmds.tcl
CLK_DDR\simulation\timing\simulate_isim.sh
CLK_DDR\simulation\timing\simulate_mti.bat
CLK_DDR\simulation\timing\simulate_mti.do
CLK_DDR\simulation\timing\simulate_mti.sh
CLK_DDR\simulation\timing\simulate_ncsim.sh
CLK_DDR\simulation\timing\simulate_vcs.sh
CLK_DDR\simulation\timing\ucli_commands.key
CLK_DDR\simulation\timing\vcs_session.tcl
CLK_DDR\simulation\timing\wave.do
CLK_DDR_flist.txt
CLK_DDR_xmdf.tcl
_xmsgs\pn_parser.xmsgs
