###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Thu Mar 23 00:34:52 2023
#  Design:            system_top
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix system_top_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin U_ALU/ALU_result_reg[0]/CK 
Endpoint:   U_ALU/ALU_result_reg[0]/D          (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][5]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.452
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.348
- Arrival Time                 33.902
= Slack Time                    2.445
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |            |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |            |       |  12.000 |   14.445 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M  | 0.000 |  12.000 |   14.445 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M  | 0.000 |  12.000 |   14.445 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M  | 0.000 |  12.000 |   14.445 | 
     | U_register_file/memory_reg[1][5]/Q  |  ^   | ALU_operand_B[5]          | SDFFRQX1M  | 0.779 |  12.778 |   15.224 | 
     | U_ALU/U70/A                         |  ^   | ALU_operand_B[5]          | INVX2M     | 0.001 |  12.779 |   15.225 | 
     | U_ALU/U70/Y                         |  v   | U_ALU/n311                | INVX2M     | 0.406 |  13.186 |   15.631 | 
     | U_ALU/U91/C                         |  v   | U_ALU/n311                | NAND3XLM   | 0.000 |  13.186 |   15.632 | 
     | U_ALU/U91/Y                         |  ^   | U_ALU/n70                 | NAND3XLM   | 0.242 |  13.428 |   15.874 | 
     | U_ALU/U92/B                         |  ^   | U_ALU/n70                 | NOR2XLM    | 0.000 |  13.428 |   15.874 | 
     | U_ALU/U92/Y                         |  v   | U_ALU/n52                 | NOR2XLM    | 0.149 |  13.577 |   16.023 | 
     | U_ALU/U93/B                         |  v   | U_ALU/n52                 | NAND2XLM   | 0.000 |  13.577 |   16.023 | 
     | U_ALU/U93/Y                         |  ^   | U_ALU/n42                 | NAND2XLM   | 0.259 |  13.836 |   16.281 | 
     | U_ALU/U94/A                         |  ^   | U_ALU/n42                 | NOR2XLM    | 0.000 |  13.836 |   16.281 | 
     | U_ALU/U94/Y                         |  v   | U_ALU/n252                | NOR2XLM    | 0.159 |  13.995 |   16.441 | 
     | U_ALU/U95/B0N                       |  v   | U_ALU/n252                | AOI21BXLM  | 0.000 |  13.995 |   16.441 | 
     | U_ALU/U95/Y                         |  v   | U_ALU/n40                 | AOI21BXLM  | 0.252 |  14.247 |   16.693 | 
     | U_ALU/U96/B0                        |  v   | U_ALU/n40                 | OAI21XLM   | 0.000 |  14.247 |   16.693 | 
     | U_ALU/U96/Y                         |  ^   | U_ALU/n38                 | OAI21XLM   | 0.167 |  14.415 |   16.860 | 
     | U_ALU/U133/A1                       |  ^   | U_ALU/n38                 | OAI21XLM   | 0.000 |  14.415 |   16.860 | 
     | U_ALU/U133/Y                        |  v   | U_ALU/n49                 | OAI21XLM   | 0.344 |  14.759 |   17.204 | 
     | U_ALU/U134/C1                       |  v   | U_ALU/n49                 | AOI222XLM  | 0.000 |  14.759 |   17.204 | 
     | U_ALU/U134/Y                        |  ^   | U_ALU/n39                 | AOI222XLM  | 0.649 |  15.407 |   17.853 | 
     | U_ALU/U135/B0                       |  ^   | U_ALU/n39                 | OAI21XLM   | 0.000 |  15.407 |   17.853 | 
     | U_ALU/U135/Y                        |  v   | U_ALU/n43                 | OAI21XLM   | 0.274 |  15.681 |   18.127 | 
     | U_ALU/U138/B1                       |  v   | U_ALU/n43                 | AOI221X1M  | 0.000 |  15.681 |   18.127 | 
     | U_ALU/U138/Y                        |  ^   | U_ALU/n236                | AOI221X1M  | 0.709 |  16.390 |   18.835 | 
     | U_ALU/U139/A                        |  ^   | U_ALU/n236                | INVXLM     | 0.000 |  16.390 |   18.836 | 
     | U_ALU/U139/Y                        |  v   | U_ALU/n46                 | INVXLM     | 0.235 |  16.625 |   19.071 | 
     | U_ALU/U143/C0                       |  v   | U_ALU/n46                 | AOI221XLM  | 0.000 |  16.625 |   19.071 | 
     | U_ALU/U143/Y                        |  ^   | U_ALU/n50                 | AOI221XLM  | 0.369 |  16.995 |   19.440 | 
     | U_ALU/U144/A                        |  ^   | U_ALU/n50                 | XOR2XLM    | 0.000 |  16.995 |   19.440 | 
     | U_ALU/U144/Y                        |  v   | U_ALU/n59                 | XOR2XLM    | 0.262 |  17.256 |   19.702 | 
     | U_ALU/U146/C1                       |  v   | U_ALU/n59                 | AOI222XLM  | 0.000 |  17.257 |   19.702 | 
     | U_ALU/U146/Y                        |  ^   | U_ALU/n54                 | AOI222XLM  | 0.754 |  18.010 |   20.456 | 
     | U_ALU/U147/A1                       |  ^   | U_ALU/n54                 | AO21XLM    | 0.000 |  18.010 |   20.456 | 
     | U_ALU/U147/Y                        |  ^   | U_ALU/n53                 | AO21XLM    | 0.278 |  18.288 |   20.734 | 
     | U_ALU/U24/B0                        |  ^   | U_ALU/n53                 | OAI211X2M  | 0.000 |  18.288 |   20.734 | 
     | U_ALU/U24/Y                         |  v   | U_ALU/n242                | OAI211X2M  | 0.235 |  18.523 |   20.969 | 
     | U_ALU/U159/A2                       |  v   | U_ALU/n242                | OAI31XLM   | 0.000 |  18.524 |   20.969 | 
     | U_ALU/U159/Y                        |  ^   | U_ALU/n84                 | OAI31XLM   | 0.623 |  19.146 |   21.592 | 
     | U_ALU/U161/B0                       |  ^   | U_ALU/n84                 | AOI22XLM   | 0.000 |  19.146 |   21.592 | 
     | U_ALU/U161/Y                        |  v   | U_ALU/n76                 | AOI22XLM   | 0.325 |  19.472 |   21.917 | 
     | U_ALU/U171/CI                       |  v   | U_ALU/n76                 | ADDFXLM    | 0.000 |  19.472 |   21.917 | 
     | U_ALU/U171/CO                       |  v   | U_ALU/n73                 | ADDFXLM    | 0.471 |  19.943 |   22.388 | 
     | U_ALU/U19/C0                        |  v   | U_ALU/n73                 | AOI222XLM  | 0.000 |  19.943 |   22.388 | 
     | U_ALU/U19/Y                         |  ^   | U_ALU/n68                 | AOI222XLM  | 0.550 |  20.493 |   22.938 | 
     | U_ALU/U164/B0                       |  ^   | U_ALU/n68                 | OAI21XLM   | 0.000 |  20.493 |   22.938 | 
     | U_ALU/U164/Y                        |  v   | U_ALU/n71                 | OAI21XLM   | 0.241 |  20.734 |   23.180 | 
     | U_ALU/U166/B1                       |  v   | U_ALU/n71                 | AOI221XLM  | 0.000 |  20.734 |   23.180 | 
     | U_ALU/U166/Y                        |  ^   | U_ALU/n334                | AOI221XLM  | 0.818 |  21.552 |   23.998 | 
     | U_ALU/U167/A                        |  ^   | U_ALU/n334                | INVXLM     | 0.000 |  21.552 |   23.998 | 
     | U_ALU/U167/Y                        |  v   | U_ALU/n85                 | INVXLM     | 0.416 |  21.969 |   24.414 | 
     | U_ALU/U176/A0                       |  v   | U_ALU/n85                 | OAI31XLM   | 0.000 |  21.969 |   24.414 | 
     | U_ALU/U176/Y                        |  ^   | U_ALU/n105                | OAI31XLM   | 0.626 |  22.595 |   25.041 | 
     | U_ALU/U178/B1                       |  ^   | U_ALU/n105                | OAI2BB2XLM | 0.000 |  22.595 |   25.041 | 
     | U_ALU/U178/Y                        |  v   | U_ALU/n86                 | OAI2BB2XLM | 0.251 |  22.846 |   25.292 | 
     | U_ALU/U179/B                        |  v   | U_ALU/n86                 | NOR2XLM    | 0.000 |  22.846 |   25.292 | 
     | U_ALU/U179/Y                        |  ^   | U_ALU/n111                | NOR2XLM    | 0.338 |  23.184 |   25.630 | 
     | U_ALU/U184/A0                       |  ^   | U_ALU/n111                | OAI21XLM   | 0.000 |  23.184 |   25.630 | 
     | U_ALU/U184/Y                        |  v   | U_ALU/n87                 | OAI21XLM   | 0.202 |  23.387 |   25.832 | 
     | U_ALU/U185/B                        |  v   | U_ALU/n87                 | NOR2XLM    | 0.000 |  23.387 |   25.832 | 
     | U_ALU/U185/Y                        |  ^   | U_ALU/n113                | NOR2XLM    | 0.255 |  23.641 |   26.087 | 
     | U_ALU/U187/A1                       |  ^   | U_ALU/n113                | OAI21XLM   | 0.000 |  23.641 |   26.087 | 
     | U_ALU/U187/Y                        |  v   | U_ALU/n94                 | OAI21XLM   | 0.281 |  23.922 |   26.367 | 
     | U_ALU/U190/C0                       |  v   | U_ALU/n94                 | AOI222XLM  | 0.000 |  23.922 |   26.367 | 
     | U_ALU/U190/Y                        |  ^   | U_ALU/n90                 | AOI222XLM  | 0.544 |  24.465 |   26.911 | 
     | U_ALU/U191/B0                       |  ^   | U_ALU/n90                 | AOI21XLM   | 0.000 |  24.465 |   26.911 | 
     | U_ALU/U191/Y                        |  v   | U_ALU/n91                 | AOI21XLM   | 0.156 |  24.622 |   27.067 | 
     | U_ALU/U192/C0                       |  v   | U_ALU/n91                 | AOI211X2M  | 0.000 |  24.622 |   27.067 | 
     | U_ALU/U192/Y                        |  ^   | U_ALU/n352                | AOI211X2M  | 0.475 |  25.096 |   27.542 | 
     | U_ALU/U198/A                        |  ^   | U_ALU/n352                | INVXLM     | 0.000 |  25.096 |   27.542 | 
     | U_ALU/U198/Y                        |  v   | U_ALU/n117                | INVXLM     | 0.311 |  25.407 |   27.852 | 
     | U_ALU/U200/A0                       |  v   | U_ALU/n117                | OAI31XLM   | 0.000 |  25.407 |   27.853 | 
     | U_ALU/U200/Y                        |  ^   | U_ALU/n151                | OAI31XLM   | 0.577 |  25.984 |   28.430 | 
     | U_ALU/U201/B1                       |  ^   | U_ALU/n151                | OAI2BB2XLM | 0.000 |  25.984 |   28.430 | 
     | U_ALU/U201/Y                        |  v   | U_ALU/n106                | OAI2BB2XLM | 0.235 |  26.219 |   28.665 | 
     | U_ALU/U202/B                        |  v   | U_ALU/n106                | NOR2XLM    | 0.000 |  26.219 |   28.665 | 
     | U_ALU/U202/Y                        |  ^   | U_ALU/n143                | NOR2XLM    | 0.266 |  26.485 |   28.930 | 
     | U_ALU/U207/A0                       |  ^   | U_ALU/n143                | OAI21XLM   | 0.000 |  26.485 |   28.930 | 
     | U_ALU/U207/Y                        |  v   | U_ALU/n112                | OAI21XLM   | 0.193 |  26.678 |   29.123 | 
     | U_ALU/U10/B                         |  v   | U_ALU/n112                | NOR2XLM    | 0.000 |  26.678 |   29.123 | 
     | U_ALU/U10/Y                         |  ^   | U_ALU/n142                | NOR2XLM    | 0.335 |  27.013 |   29.458 | 
     | U_ALU/U212/A0                       |  ^   | U_ALU/n142                | OAI21XLM   | 0.000 |  27.013 |   29.458 | 
     | U_ALU/U212/Y                        |  v   | U_ALU/n164                | OAI21XLM   | 0.294 |  27.306 |   29.752 | 
     | U_ALU/U215/C0                       |  v   | U_ALU/n164                | AOI222XLM  | 0.000 |  27.307 |   29.752 | 
     | U_ALU/U215/Y                        |  ^   | U_ALU/n131                | AOI222XLM  | 0.744 |  28.051 |   30.496 | 
     | U_ALU/U216/C0                       |  ^   | U_ALU/n131                | AOI222XLM  | 0.000 |  28.051 |   30.496 | 
     | U_ALU/U216/Y                        |  v   | U_ALU/n119                | AOI222XLM  | 0.416 |  28.467 |   30.912 | 
     | U_ALU/U218/A                        |  v   | U_ALU/n119                | OR2X1M     | 0.000 |  28.467 |   30.912 | 
     | U_ALU/U218/Y                        |  v   | U_ALU/n120                | OR2X1M     | 0.333 |  28.800 |   31.245 | 
     | U_ALU/U219/A1                       |  v   | U_ALU/n120                | AOI221X1M  | 0.000 |  28.800 |   31.245 | 
     | U_ALU/U219/Y                        |  ^   | U_ALU/n175                | AOI221X1M  | 0.657 |  29.457 |   31.902 | 
     | U_ALU/U220/A                        |  ^   | U_ALU/n175                | INVXLM     | 0.000 |  29.457 |   31.902 | 
     | U_ALU/U220/Y                        |  v   | U_ALU/n152                | INVXLM     | 0.387 |  29.844 |   32.290 | 
     | U_ALU/U240/B                        |  v   | U_ALU/n152                | NOR2XLM    | 0.000 |  29.844 |   32.290 | 
     | U_ALU/U240/Y                        |  ^   | U_ALU/n155                | NOR2XLM    | 0.287 |  30.131 |   32.577 | 
     | U_ALU/U6/B1                         |  ^   | U_ALU/n155                | AOI22XLM   | 0.000 |  30.131 |   32.577 | 
     | U_ALU/U6/Y                          |  v   | U_ALU/n154                | AOI22XLM   | 0.174 |  30.305 |   32.750 | 
     | U_ALU/U241/B0                       |  v   | U_ALU/n154                | OAI21XLM   | 0.000 |  30.305 |   32.750 | 
     | U_ALU/U241/Y                        |  ^   | U_ALU/n156                | OAI21XLM   | 0.153 |  30.458 |   32.903 | 
     | U_ALU/U242/B0                       |  ^   | U_ALU/n156                | OAI21XLM   | 0.000 |  30.458 |   32.903 | 
     | U_ALU/U242/Y                        |  v   | U_ALU/n158                | OAI21XLM   | 0.189 |  30.647 |   33.092 | 
     | U_ALU/U243/C1                       |  v   | U_ALU/n158                | AOI222XLM  | 0.000 |  30.647 |   33.092 | 
     | U_ALU/U243/Y                        |  ^   | U_ALU/n160                | AOI222XLM  | 0.674 |  31.321 |   33.767 | 
     | U_ALU/U244/C1                       |  ^   | U_ALU/n160                | AOI222XLM  | 0.000 |  31.321 |   33.767 | 
     | U_ALU/U244/Y                        |  v   | U_ALU/n162                | AOI222XLM  | 0.310 |  31.631 |   34.077 | 
     | U_ALU/U245/C1                       |  v   | U_ALU/n162                | AOI222XLM  | 0.000 |  31.631 |   34.077 | 
     | U_ALU/U245/Y                        |  ^   | U_ALU/n171                | AOI222XLM  | 0.649 |  32.280 |   34.725 | 
     | U_ALU/U251/C0                       |  ^   | U_ALU/n171                | AOI222XLM  | 0.000 |  32.280 |   34.725 | 
     | U_ALU/U251/Y                        |  v   | U_ALU/n172                | AOI222XLM  | 0.373 |  32.653 |   35.098 | 
     | U_ALU/U252/C1                       |  v   | U_ALU/n172                | AOI222XLM  | 0.000 |  32.653 |   35.098 | 
     | U_ALU/U252/Y                        |  ^   | U_ALU/n174                | AOI222XLM  | 0.581 |  33.234 |   35.679 | 
     | U_ALU/U253/B0                       |  ^   | U_ALU/n174                | OAI31XLM   | 0.000 |  33.234 |   35.679 | 
     | U_ALU/U253/Y                        |  v   | U_ALU/n176                | OAI31XLM   | 0.193 |  33.427 |   35.873 | 
     | U_ALU/U254/B0                       |  v   | U_ALU/n176                | OAI2BB1XLM | 0.000 |  33.427 |   35.873 | 
     | U_ALU/U254/Y                        |  ^   | U_ALU/n223                | OAI2BB1XLM | 0.220 |  33.647 |   36.093 | 
     | U_ALU/U294/A0                       |  ^   | U_ALU/n223                | OAI211XLM  | 0.000 |  33.647 |   36.093 | 
     | U_ALU/U294/Y                        |  v   | U_ALU/N179                | OAI211XLM  | 0.255 |  33.902 |   36.348 | 
     | U_ALU/ALU_result_reg[0]/D           |  v   | U_ALU/N179                | SDFFRQX1M  | 0.000 |  33.902 |   36.348 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |    9.555 | 
     | U_ALU/ALU_result_reg[0]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |    9.555 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U_ALU/ALU_result_reg[1]/CK 
Endpoint:   U_ALU/ALU_result_reg[1]/D          (^) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][5]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.288
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.512
- Arrival Time                 30.558
= Slack Time                    5.954
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |            |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |            |       |  12.000 |   17.954 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M  | 0.000 |  12.000 |   17.954 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M  | 0.000 |  12.000 |   17.954 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M  | 0.000 |  12.000 |   17.954 | 
     | U_register_file/memory_reg[1][5]/Q  |  ^   | ALU_operand_B[5]          | SDFFRQX1M  | 0.779 |  12.778 |   18.732 | 
     | U_ALU/U70/A                         |  ^   | ALU_operand_B[5]          | INVX2M     | 0.001 |  12.779 |   18.733 | 
     | U_ALU/U70/Y                         |  v   | U_ALU/n311                | INVX2M     | 0.406 |  13.186 |   19.139 | 
     | U_ALU/U91/C                         |  v   | U_ALU/n311                | NAND3XLM   | 0.000 |  13.186 |   19.140 | 
     | U_ALU/U91/Y                         |  ^   | U_ALU/n70                 | NAND3XLM   | 0.242 |  13.428 |   19.382 | 
     | U_ALU/U92/B                         |  ^   | U_ALU/n70                 | NOR2XLM    | 0.000 |  13.428 |   19.382 | 
     | U_ALU/U92/Y                         |  v   | U_ALU/n52                 | NOR2XLM    | 0.149 |  13.577 |   19.531 | 
     | U_ALU/U93/B                         |  v   | U_ALU/n52                 | NAND2XLM   | 0.000 |  13.577 |   19.531 | 
     | U_ALU/U93/Y                         |  ^   | U_ALU/n42                 | NAND2XLM   | 0.259 |  13.836 |   19.790 | 
     | U_ALU/U94/A                         |  ^   | U_ALU/n42                 | NOR2XLM    | 0.000 |  13.836 |   19.790 | 
     | U_ALU/U94/Y                         |  v   | U_ALU/n252                | NOR2XLM    | 0.159 |  13.995 |   19.949 | 
     | U_ALU/U95/B0N                       |  v   | U_ALU/n252                | AOI21BXLM  | 0.000 |  13.995 |   19.949 | 
     | U_ALU/U95/Y                         |  v   | U_ALU/n40                 | AOI21BXLM  | 0.252 |  14.247 |   20.201 | 
     | U_ALU/U96/B0                        |  v   | U_ALU/n40                 | OAI21XLM   | 0.000 |  14.247 |   20.201 | 
     | U_ALU/U96/Y                         |  ^   | U_ALU/n38                 | OAI21XLM   | 0.167 |  14.415 |   20.368 | 
     | U_ALU/U133/A1                       |  ^   | U_ALU/n38                 | OAI21XLM   | 0.000 |  14.415 |   20.368 | 
     | U_ALU/U133/Y                        |  v   | U_ALU/n49                 | OAI21XLM   | 0.344 |  14.759 |   20.712 | 
     | U_ALU/U134/C1                       |  v   | U_ALU/n49                 | AOI222XLM  | 0.000 |  14.759 |   20.712 | 
     | U_ALU/U134/Y                        |  ^   | U_ALU/n39                 | AOI222XLM  | 0.649 |  15.407 |   21.361 | 
     | U_ALU/U135/B0                       |  ^   | U_ALU/n39                 | OAI21XLM   | 0.000 |  15.407 |   21.361 | 
     | U_ALU/U135/Y                        |  v   | U_ALU/n43                 | OAI21XLM   | 0.274 |  15.681 |   21.635 | 
     | U_ALU/U138/B1                       |  v   | U_ALU/n43                 | AOI221X1M  | 0.000 |  15.681 |   21.635 | 
     | U_ALU/U138/Y                        |  ^   | U_ALU/n236                | AOI221X1M  | 0.709 |  16.390 |   22.344 | 
     | U_ALU/U139/A                        |  ^   | U_ALU/n236                | INVXLM     | 0.000 |  16.390 |   22.344 | 
     | U_ALU/U139/Y                        |  v   | U_ALU/n46                 | INVXLM     | 0.235 |  16.625 |   22.579 | 
     | U_ALU/U143/C0                       |  v   | U_ALU/n46                 | AOI221XLM  | 0.000 |  16.625 |   22.579 | 
     | U_ALU/U143/Y                        |  ^   | U_ALU/n50                 | AOI221XLM  | 0.369 |  16.995 |   22.949 | 
     | U_ALU/U144/A                        |  ^   | U_ALU/n50                 | XOR2XLM    | 0.000 |  16.995 |   22.949 | 
     | U_ALU/U144/Y                        |  v   | U_ALU/n59                 | XOR2XLM    | 0.262 |  17.256 |   23.210 | 
     | U_ALU/U146/C1                       |  v   | U_ALU/n59                 | AOI222XLM  | 0.000 |  17.257 |   23.210 | 
     | U_ALU/U146/Y                        |  ^   | U_ALU/n54                 | AOI222XLM  | 0.754 |  18.010 |   23.964 | 
     | U_ALU/U147/A1                       |  ^   | U_ALU/n54                 | AO21XLM    | 0.000 |  18.010 |   23.964 | 
     | U_ALU/U147/Y                        |  ^   | U_ALU/n53                 | AO21XLM    | 0.278 |  18.288 |   24.242 | 
     | U_ALU/U24/B0                        |  ^   | U_ALU/n53                 | OAI211X2M  | 0.000 |  18.288 |   24.242 | 
     | U_ALU/U24/Y                         |  v   | U_ALU/n242                | OAI211X2M  | 0.235 |  18.523 |   24.477 | 
     | U_ALU/U159/A2                       |  v   | U_ALU/n242                | OAI31XLM   | 0.000 |  18.524 |   24.477 | 
     | U_ALU/U159/Y                        |  ^   | U_ALU/n84                 | OAI31XLM   | 0.623 |  19.146 |   25.100 | 
     | U_ALU/U161/B0                       |  ^   | U_ALU/n84                 | AOI22XLM   | 0.000 |  19.146 |   25.100 | 
     | U_ALU/U161/Y                        |  v   | U_ALU/n76                 | AOI22XLM   | 0.325 |  19.472 |   25.425 | 
     | U_ALU/U171/CI                       |  v   | U_ALU/n76                 | ADDFXLM    | 0.000 |  19.472 |   25.425 | 
     | U_ALU/U171/CO                       |  v   | U_ALU/n73                 | ADDFXLM    | 0.471 |  19.943 |   25.897 | 
     | U_ALU/U19/C0                        |  v   | U_ALU/n73                 | AOI222XLM  | 0.000 |  19.943 |   25.897 | 
     | U_ALU/U19/Y                         |  ^   | U_ALU/n68                 | AOI222XLM  | 0.550 |  20.493 |   26.447 | 
     | U_ALU/U164/B0                       |  ^   | U_ALU/n68                 | OAI21XLM   | 0.000 |  20.493 |   26.447 | 
     | U_ALU/U164/Y                        |  v   | U_ALU/n71                 | OAI21XLM   | 0.241 |  20.734 |   26.688 | 
     | U_ALU/U166/B1                       |  v   | U_ALU/n71                 | AOI221XLM  | 0.000 |  20.734 |   26.688 | 
     | U_ALU/U166/Y                        |  ^   | U_ALU/n334                | AOI221XLM  | 0.818 |  21.552 |   27.506 | 
     | U_ALU/U167/A                        |  ^   | U_ALU/n334                | INVXLM     | 0.000 |  21.552 |   27.506 | 
     | U_ALU/U167/Y                        |  v   | U_ALU/n85                 | INVXLM     | 0.416 |  21.969 |   27.923 | 
     | U_ALU/U176/A0                       |  v   | U_ALU/n85                 | OAI31XLM   | 0.000 |  21.969 |   27.923 | 
     | U_ALU/U176/Y                        |  ^   | U_ALU/n105                | OAI31XLM   | 0.626 |  22.595 |   28.549 | 
     | U_ALU/U178/B1                       |  ^   | U_ALU/n105                | OAI2BB2XLM | 0.000 |  22.595 |   28.549 | 
     | U_ALU/U178/Y                        |  v   | U_ALU/n86                 | OAI2BB2XLM | 0.251 |  22.846 |   28.800 | 
     | U_ALU/U179/B                        |  v   | U_ALU/n86                 | NOR2XLM    | 0.000 |  22.846 |   28.800 | 
     | U_ALU/U179/Y                        |  ^   | U_ALU/n111                | NOR2XLM    | 0.338 |  23.184 |   29.138 | 
     | U_ALU/U184/A0                       |  ^   | U_ALU/n111                | OAI21XLM   | 0.000 |  23.184 |   29.138 | 
     | U_ALU/U184/Y                        |  v   | U_ALU/n87                 | OAI21XLM   | 0.202 |  23.387 |   29.340 | 
     | U_ALU/U185/B                        |  v   | U_ALU/n87                 | NOR2XLM    | 0.000 |  23.387 |   29.340 | 
     | U_ALU/U185/Y                        |  ^   | U_ALU/n113                | NOR2XLM    | 0.255 |  23.641 |   29.595 | 
     | U_ALU/U187/A1                       |  ^   | U_ALU/n113                | OAI21XLM   | 0.000 |  23.641 |   29.595 | 
     | U_ALU/U187/Y                        |  v   | U_ALU/n94                 | OAI21XLM   | 0.281 |  23.922 |   29.875 | 
     | U_ALU/U190/C0                       |  v   | U_ALU/n94                 | AOI222XLM  | 0.000 |  23.922 |   29.876 | 
     | U_ALU/U190/Y                        |  ^   | U_ALU/n90                 | AOI222XLM  | 0.544 |  24.465 |   30.419 | 
     | U_ALU/U191/B0                       |  ^   | U_ALU/n90                 | AOI21XLM   | 0.000 |  24.465 |   30.419 | 
     | U_ALU/U191/Y                        |  v   | U_ALU/n91                 | AOI21XLM   | 0.156 |  24.622 |   30.575 | 
     | U_ALU/U192/C0                       |  v   | U_ALU/n91                 | AOI211X2M  | 0.000 |  24.622 |   30.575 | 
     | U_ALU/U192/Y                        |  ^   | U_ALU/n352                | AOI211X2M  | 0.475 |  25.096 |   31.050 | 
     | U_ALU/U198/A                        |  ^   | U_ALU/n352                | INVXLM     | 0.000 |  25.096 |   31.050 | 
     | U_ALU/U198/Y                        |  v   | U_ALU/n117                | INVXLM     | 0.311 |  25.407 |   31.361 | 
     | U_ALU/U200/A0                       |  v   | U_ALU/n117                | OAI31XLM   | 0.000 |  25.407 |   31.361 | 
     | U_ALU/U200/Y                        |  ^   | U_ALU/n151                | OAI31XLM   | 0.577 |  25.984 |   31.938 | 
     | U_ALU/U201/B1                       |  ^   | U_ALU/n151                | OAI2BB2XLM | 0.000 |  25.984 |   31.938 | 
     | U_ALU/U201/Y                        |  v   | U_ALU/n106                | OAI2BB2XLM | 0.235 |  26.219 |   32.173 | 
     | U_ALU/U202/B                        |  v   | U_ALU/n106                | NOR2XLM    | 0.000 |  26.219 |   32.173 | 
     | U_ALU/U202/Y                        |  ^   | U_ALU/n143                | NOR2XLM    | 0.266 |  26.485 |   32.439 | 
     | U_ALU/U207/A0                       |  ^   | U_ALU/n143                | OAI21XLM   | 0.000 |  26.485 |   32.439 | 
     | U_ALU/U207/Y                        |  v   | U_ALU/n112                | OAI21XLM   | 0.193 |  26.678 |   32.632 | 
     | U_ALU/U10/B                         |  v   | U_ALU/n112                | NOR2XLM    | 0.000 |  26.678 |   32.632 | 
     | U_ALU/U10/Y                         |  ^   | U_ALU/n142                | NOR2XLM    | 0.335 |  27.013 |   32.966 | 
     | U_ALU/U212/A0                       |  ^   | U_ALU/n142                | OAI21XLM   | 0.000 |  27.013 |   32.966 | 
     | U_ALU/U212/Y                        |  v   | U_ALU/n164                | OAI21XLM   | 0.294 |  27.306 |   33.260 | 
     | U_ALU/U215/C0                       |  v   | U_ALU/n164                | AOI222XLM  | 0.000 |  27.307 |   33.260 | 
     | U_ALU/U215/Y                        |  ^   | U_ALU/n131                | AOI222XLM  | 0.744 |  28.051 |   34.005 | 
     | U_ALU/U216/C0                       |  ^   | U_ALU/n131                | AOI222XLM  | 0.000 |  28.051 |   34.005 | 
     | U_ALU/U216/Y                        |  v   | U_ALU/n119                | AOI222XLM  | 0.416 |  28.467 |   34.421 | 
     | U_ALU/U218/A                        |  v   | U_ALU/n119                | OR2X1M     | 0.000 |  28.467 |   34.421 | 
     | U_ALU/U218/Y                        |  v   | U_ALU/n120                | OR2X1M     | 0.333 |  28.800 |   34.753 | 
     | U_ALU/U219/A1                       |  v   | U_ALU/n120                | AOI221X1M  | 0.000 |  28.800 |   34.753 | 
     | U_ALU/U219/Y                        |  ^   | U_ALU/n175                | AOI221X1M  | 0.657 |  29.457 |   35.411 | 
     | U_ALU/U220/A                        |  ^   | U_ALU/n175                | INVXLM     | 0.000 |  29.457 |   35.411 | 
     | U_ALU/U220/Y                        |  v   | U_ALU/n152                | INVXLM     | 0.387 |  29.844 |   35.798 | 
     | U_ALU/U221/B0                       |  v   | U_ALU/n152                | OAI22XLM   | 0.000 |  29.844 |   35.798 | 
     | U_ALU/U221/Y                        |  ^   | U_ALU/n122                | OAI22XLM   | 0.351 |  30.196 |   36.149 | 
     | U_ALU/U222/C0                       |  ^   | U_ALU/n122                | AOI211XLM  | 0.000 |  30.196 |   36.149 | 
     | U_ALU/U222/Y                        |  v   | U_ALU/n130                | AOI211XLM  | 0.159 |  30.355 |   36.308 | 
     | U_ALU/U227/A                        |  v   | U_ALU/n130                | NAND2XLM   | 0.000 |  30.355 |   36.308 | 
     | U_ALU/U227/Y                        |  ^   | U_ALU/N180                | NAND2XLM   | 0.203 |  30.558 |   36.512 | 
     | U_ALU/ALU_result_reg[1]/D           |  ^   | U_ALU/N180                | SDFFRQX1M  | 0.000 |  30.558 |   36.512 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |    6.046 | 
     | U_ALU/ALU_result_reg[1]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |    6.046 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U_ALU/ALU_result_reg[2]/CK 
Endpoint:   U_ALU/ALU_result_reg[2]/D          (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][5]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.454
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.346
- Arrival Time                 25.512
= Slack Time                   10.834
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |            |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |            |       |  12.000 |   22.834 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M  | 0.000 |  12.000 |   22.834 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M  | 0.000 |  12.000 |   22.834 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M  | 0.000 |  12.000 |   22.834 | 
     | U_register_file/memory_reg[1][5]/Q  |  ^   | ALU_operand_B[5]          | SDFFRQX1M  | 0.779 |  12.779 |   23.612 | 
     | U_ALU/U70/A                         |  ^   | ALU_operand_B[5]          | INVX2M     | 0.001 |  12.779 |   23.613 | 
     | U_ALU/U70/Y                         |  v   | U_ALU/n311                | INVX2M     | 0.406 |  13.186 |   24.019 | 
     | U_ALU/U91/C                         |  v   | U_ALU/n311                | NAND3XLM   | 0.000 |  13.186 |   24.020 | 
     | U_ALU/U91/Y                         |  ^   | U_ALU/n70                 | NAND3XLM   | 0.242 |  13.428 |   24.262 | 
     | U_ALU/U92/B                         |  ^   | U_ALU/n70                 | NOR2XLM    | 0.000 |  13.428 |   24.262 | 
     | U_ALU/U92/Y                         |  v   | U_ALU/n52                 | NOR2XLM    | 0.149 |  13.577 |   24.411 | 
     | U_ALU/U93/B                         |  v   | U_ALU/n52                 | NAND2XLM   | 0.000 |  13.577 |   24.411 | 
     | U_ALU/U93/Y                         |  ^   | U_ALU/n42                 | NAND2XLM   | 0.259 |  13.836 |   24.670 | 
     | U_ALU/U94/A                         |  ^   | U_ALU/n42                 | NOR2XLM    | 0.000 |  13.836 |   24.670 | 
     | U_ALU/U94/Y                         |  v   | U_ALU/n252                | NOR2XLM    | 0.159 |  13.995 |   24.829 | 
     | U_ALU/U95/B0N                       |  v   | U_ALU/n252                | AOI21BXLM  | 0.000 |  13.995 |   24.829 | 
     | U_ALU/U95/Y                         |  v   | U_ALU/n40                 | AOI21BXLM  | 0.252 |  14.248 |   25.081 | 
     | U_ALU/U96/B0                        |  v   | U_ALU/n40                 | OAI21XLM   | 0.000 |  14.248 |   25.081 | 
     | U_ALU/U96/Y                         |  ^   | U_ALU/n38                 | OAI21XLM   | 0.167 |  14.415 |   25.248 | 
     | U_ALU/U133/A1                       |  ^   | U_ALU/n38                 | OAI21XLM   | 0.000 |  14.415 |   25.248 | 
     | U_ALU/U133/Y                        |  v   | U_ALU/n49                 | OAI21XLM   | 0.344 |  14.759 |   25.592 | 
     | U_ALU/U134/C1                       |  v   | U_ALU/n49                 | AOI222XLM  | 0.000 |  14.759 |   25.592 | 
     | U_ALU/U134/Y                        |  ^   | U_ALU/n39                 | AOI222XLM  | 0.649 |  15.407 |   26.241 | 
     | U_ALU/U135/B0                       |  ^   | U_ALU/n39                 | OAI21XLM   | 0.000 |  15.407 |   26.241 | 
     | U_ALU/U135/Y                        |  v   | U_ALU/n43                 | OAI21XLM   | 0.274 |  15.681 |   26.515 | 
     | U_ALU/U138/B1                       |  v   | U_ALU/n43                 | AOI221X1M  | 0.000 |  15.681 |   26.515 | 
     | U_ALU/U138/Y                        |  ^   | U_ALU/n236                | AOI221X1M  | 0.709 |  16.390 |   27.224 | 
     | U_ALU/U139/A                        |  ^   | U_ALU/n236                | INVXLM     | 0.000 |  16.390 |   27.224 | 
     | U_ALU/U139/Y                        |  v   | U_ALU/n46                 | INVXLM     | 0.235 |  16.626 |   27.459 | 
     | U_ALU/U143/C0                       |  v   | U_ALU/n46                 | AOI221XLM  | 0.000 |  16.626 |   27.459 | 
     | U_ALU/U143/Y                        |  ^   | U_ALU/n50                 | AOI221XLM  | 0.369 |  16.995 |   27.828 | 
     | U_ALU/U144/A                        |  ^   | U_ALU/n50                 | XOR2XLM    | 0.000 |  16.995 |   27.828 | 
     | U_ALU/U144/Y                        |  v   | U_ALU/n59                 | XOR2XLM    | 0.262 |  17.257 |   28.090 | 
     | U_ALU/U146/C1                       |  v   | U_ALU/n59                 | AOI222XLM  | 0.000 |  17.257 |   28.090 | 
     | U_ALU/U146/Y                        |  ^   | U_ALU/n54                 | AOI222XLM  | 0.754 |  18.010 |   28.844 | 
     | U_ALU/U147/A1                       |  ^   | U_ALU/n54                 | AO21XLM    | 0.000 |  18.010 |   28.844 | 
     | U_ALU/U147/Y                        |  ^   | U_ALU/n53                 | AO21XLM    | 0.278 |  18.288 |   29.122 | 
     | U_ALU/U24/B0                        |  ^   | U_ALU/n53                 | OAI211X2M  | 0.000 |  18.288 |   29.122 | 
     | U_ALU/U24/Y                         |  v   | U_ALU/n242                | OAI211X2M  | 0.235 |  18.523 |   29.357 | 
     | U_ALU/U159/A2                       |  v   | U_ALU/n242                | OAI31XLM   | 0.000 |  18.524 |   29.357 | 
     | U_ALU/U159/Y                        |  ^   | U_ALU/n84                 | OAI31XLM   | 0.623 |  19.146 |   29.980 | 
     | U_ALU/U161/B0                       |  ^   | U_ALU/n84                 | AOI22XLM   | 0.000 |  19.146 |   29.980 | 
     | U_ALU/U161/Y                        |  v   | U_ALU/n76                 | AOI22XLM   | 0.325 |  19.472 |   30.305 | 
     | U_ALU/U171/CI                       |  v   | U_ALU/n76                 | ADDFXLM    | 0.000 |  19.472 |   30.305 | 
     | U_ALU/U171/CO                       |  v   | U_ALU/n73                 | ADDFXLM    | 0.471 |  19.943 |   30.777 | 
     | U_ALU/U19/C0                        |  v   | U_ALU/n73                 | AOI222XLM  | 0.000 |  19.943 |   30.777 | 
     | U_ALU/U19/Y                         |  ^   | U_ALU/n68                 | AOI222XLM  | 0.550 |  20.493 |   31.327 | 
     | U_ALU/U164/B0                       |  ^   | U_ALU/n68                 | OAI21XLM   | 0.000 |  20.493 |   31.327 | 
     | U_ALU/U164/Y                        |  v   | U_ALU/n71                 | OAI21XLM   | 0.241 |  20.734 |   31.568 | 
     | U_ALU/U166/B1                       |  v   | U_ALU/n71                 | AOI221XLM  | 0.000 |  20.734 |   31.568 | 
     | U_ALU/U166/Y                        |  ^   | U_ALU/n334                | AOI221XLM  | 0.818 |  21.552 |   32.386 | 
     | U_ALU/U167/A                        |  ^   | U_ALU/n334                | INVXLM     | 0.000 |  21.552 |   32.386 | 
     | U_ALU/U167/Y                        |  v   | U_ALU/n85                 | INVXLM     | 0.416 |  21.969 |   32.802 | 
     | U_ALU/U175/A0                       |  v   | U_ALU/n85                 | OAI21XLM   | 0.000 |  21.969 |   32.803 | 
     | U_ALU/U175/Y                        |  ^   | U_ALU/n79                 | OAI21XLM   | 0.313 |  22.282 |   33.116 | 
     | U_ALU/U176/B0                       |  ^   | U_ALU/n79                 | OAI31XLM   | 0.000 |  22.282 |   33.116 | 
     | U_ALU/U176/Y                        |  v   | U_ALU/n105                | OAI31XLM   | 0.251 |  22.533 |   33.367 | 
     | U_ALU/U178/B1                       |  v   | U_ALU/n105                | OAI2BB2XLM | 0.000 |  22.533 |   33.367 | 
     | U_ALU/U178/Y                        |  ^   | U_ALU/n86                 | OAI2BB2XLM | 0.340 |  22.873 |   33.706 | 
     | U_ALU/U179/B                        |  ^   | U_ALU/n86                 | NOR2XLM    | 0.000 |  22.873 |   33.706 | 
     | U_ALU/U179/Y                        |  v   | U_ALU/n111                | NOR2XLM    | 0.187 |  23.060 |   33.894 | 
     | U_ALU/U184/A0                       |  v   | U_ALU/n111                | OAI21XLM   | 0.000 |  23.060 |   33.894 | 
     | U_ALU/U184/Y                        |  ^   | U_ALU/n87                 | OAI21XLM   | 0.322 |  23.382 |   34.216 | 
     | U_ALU/U185/B                        |  ^   | U_ALU/n87                 | NOR2XLM    | 0.000 |  23.382 |   34.216 | 
     | U_ALU/U185/Y                        |  v   | U_ALU/n113                | NOR2XLM    | 0.148 |  23.531 |   34.364 | 
     | U_ALU/U187/A1                       |  v   | U_ALU/n113                | OAI21XLM   | 0.000 |  23.531 |   34.364 | 
     | U_ALU/U187/Y                        |  ^   | U_ALU/n94                 | OAI21XLM   | 0.465 |  23.995 |   34.829 | 
     | U_ALU/U190/C0                       |  ^   | U_ALU/n94                 | AOI222XLM  | 0.000 |  23.996 |   34.829 | 
     | U_ALU/U190/Y                        |  v   | U_ALU/n90                 | AOI222XLM  | 0.302 |  24.297 |   35.131 | 
     | U_ALU/U191/B0                       |  v   | U_ALU/n90                 | AOI21XLM   | 0.000 |  24.297 |   35.131 | 
     | U_ALU/U191/Y                        |  ^   | U_ALU/n91                 | AOI21XLM   | 0.294 |  24.591 |   35.425 | 
     | U_ALU/U192/C0                       |  ^   | U_ALU/n91                 | AOI211X2M  | 0.000 |  24.591 |   35.425 | 
     | U_ALU/U192/Y                        |  v   | U_ALU/n352                | AOI211X2M  | 0.145 |  24.736 |   35.570 | 
     | U_ALU/U419/A1                       |  v   | U_ALU/n352                | AOI211XLM  | 0.000 |  24.736 |   35.570 | 
     | U_ALU/U419/Y                        |  ^   | U_ALU/n357                | AOI211XLM  | 0.446 |  25.182 |   36.016 | 
     | U_ALU/U421/B0                       |  ^   | U_ALU/n357                | OAI2B11XLM | 0.000 |  25.182 |   36.016 | 
     | U_ALU/U421/Y                        |  v   | U_ALU/N181                | OAI2B11XLM | 0.330 |  25.512 |   36.346 | 
     | U_ALU/ALU_result_reg[2]/D           |  v   | U_ALU/N181                | SDFFRQX1M  | 0.000 |  25.512 |   36.346 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |    1.166 | 
     | U_ALU/ALU_result_reg[2]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |    1.166 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin U_reference_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_reference_reset_synchronizer/Q_reg[1]/RN (^) checked with 
trailing edge of 'REFERENCE_CLK'
Beginpoint: reset                                      (^) triggered by  
leading edge of '@'
Path Groups: {async_default}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Recovery                      0.356
+ Phase Shift                   0.000
- Uncertainty                   0.200
= Required Time                11.444
- Arrival Time                  0.601
= Slack Time                   10.843
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | reset                                      |  ^   | reset             |           |       |   0.000 |   10.843 | 
     | U_reset_multiplexer/U1/A                   |  ^   | reset             | MX2XLM    | 0.000 |   0.000 |   10.843 | 
     | U_reset_multiplexer/U1/Y                   |  ^   | multiplexed_reset | MX2XLM    | 0.601 |   0.601 |   11.443 | 
     | U_reference_reset_synchronizer/Q_reg[1]/RN |  ^   | multiplexed_reset | SDFFRQX1M | 0.001 |   0.601 |   11.444 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                           |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                              |  ^   | reference_clk             |           |       |  12.000 |    1.157 | 
     | U_reference_clock_multiplexer/U1/A         |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |    1.157 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |    1.157 | 
     | U_reference_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |    1.157 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin U_reference_reset_synchronizer/Q_reg[0]/CK 
Endpoint:   U_reference_reset_synchronizer/Q_reg[0]/RN (^) checked with 
trailing edge of 'REFERENCE_CLK'
Beginpoint: reset                                      (^) triggered by  
leading edge of '@'
Path Groups: {async_default}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Recovery                      0.356
+ Phase Shift                   0.000
- Uncertainty                   0.200
= Required Time                11.444
- Arrival Time                  0.601
= Slack Time                   10.843
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | reset                                      |  ^   | reset             |           |       |   0.000 |   10.843 | 
     | U_reset_multiplexer/U1/A                   |  ^   | reset             | MX2XLM    | 0.000 |   0.000 |   10.843 | 
     | U_reset_multiplexer/U1/Y                   |  ^   | multiplexed_reset | MX2XLM    | 0.601 |   0.601 |   11.443 | 
     | U_reference_reset_synchronizer/Q_reg[0]/RN |  ^   | multiplexed_reset | SDFFRQX1M | 0.001 |   0.601 |   11.444 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                           |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                              |  ^   | reference_clk             |           |       |  12.000 |    1.157 | 
     | U_reference_clock_multiplexer/U1/A         |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |    1.157 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |    1.157 | 
     | U_reference_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |    1.157 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U_ALU/ALU_result_reg[3]/CK 
Endpoint:   U_ALU/ALU_result_reg[3]/D          (^) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][5]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.349
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.451
- Arrival Time                 22.146
= Slack Time                   14.305
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |            |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |            |       |  12.000 |   26.305 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M  | 0.000 |  12.000 |   26.305 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M  | 0.000 |  12.000 |   26.305 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M  | 0.000 |  12.000 |   26.305 | 
     | U_register_file/memory_reg[1][5]/Q  |  ^   | ALU_operand_B[5]          | SDFFRQX1M  | 0.779 |  12.779 |   27.083 | 
     | U_ALU/U70/A                         |  ^   | ALU_operand_B[5]          | INVX2M     | 0.001 |  12.779 |   27.084 | 
     | U_ALU/U70/Y                         |  v   | U_ALU/n311                | INVX2M     | 0.406 |  13.186 |   27.490 | 
     | U_ALU/U91/C                         |  v   | U_ALU/n311                | NAND3XLM   | 0.000 |  13.186 |   27.491 | 
     | U_ALU/U91/Y                         |  ^   | U_ALU/n70                 | NAND3XLM   | 0.242 |  13.428 |   27.733 | 
     | U_ALU/U92/B                         |  ^   | U_ALU/n70                 | NOR2XLM    | 0.000 |  13.428 |   27.733 | 
     | U_ALU/U92/Y                         |  v   | U_ALU/n52                 | NOR2XLM    | 0.149 |  13.577 |   27.882 | 
     | U_ALU/U93/B                         |  v   | U_ALU/n52                 | NAND2XLM   | 0.000 |  13.577 |   27.882 | 
     | U_ALU/U93/Y                         |  ^   | U_ALU/n42                 | NAND2XLM   | 0.259 |  13.836 |   28.141 | 
     | U_ALU/U94/A                         |  ^   | U_ALU/n42                 | NOR2XLM    | 0.000 |  13.836 |   28.141 | 
     | U_ALU/U94/Y                         |  v   | U_ALU/n252                | NOR2XLM    | 0.159 |  13.995 |   28.300 | 
     | U_ALU/U95/B0N                       |  v   | U_ALU/n252                | AOI21BXLM  | 0.000 |  13.995 |   28.300 | 
     | U_ALU/U95/Y                         |  v   | U_ALU/n40                 | AOI21BXLM  | 0.252 |  14.248 |   28.552 | 
     | U_ALU/U96/B0                        |  v   | U_ALU/n40                 | OAI21XLM   | 0.000 |  14.248 |   28.552 | 
     | U_ALU/U96/Y                         |  ^   | U_ALU/n38                 | OAI21XLM   | 0.167 |  14.415 |   28.719 | 
     | U_ALU/U133/A1                       |  ^   | U_ALU/n38                 | OAI21XLM   | 0.000 |  14.415 |   28.719 | 
     | U_ALU/U133/Y                        |  v   | U_ALU/n49                 | OAI21XLM   | 0.344 |  14.759 |   29.063 | 
     | U_ALU/U134/C1                       |  v   | U_ALU/n49                 | AOI222XLM  | 0.000 |  14.759 |   29.063 | 
     | U_ALU/U134/Y                        |  ^   | U_ALU/n39                 | AOI222XLM  | 0.649 |  15.407 |   29.712 | 
     | U_ALU/U135/B0                       |  ^   | U_ALU/n39                 | OAI21XLM   | 0.000 |  15.407 |   29.712 | 
     | U_ALU/U135/Y                        |  v   | U_ALU/n43                 | OAI21XLM   | 0.274 |  15.681 |   29.986 | 
     | U_ALU/U138/B1                       |  v   | U_ALU/n43                 | AOI221X1M  | 0.000 |  15.681 |   29.986 | 
     | U_ALU/U138/Y                        |  ^   | U_ALU/n236                | AOI221X1M  | 0.709 |  16.390 |   30.695 | 
     | U_ALU/U139/A                        |  ^   | U_ALU/n236                | INVXLM     | 0.000 |  16.390 |   30.695 | 
     | U_ALU/U139/Y                        |  v   | U_ALU/n46                 | INVXLM     | 0.235 |  16.625 |   30.930 | 
     | U_ALU/U143/C0                       |  v   | U_ALU/n46                 | AOI221XLM  | 0.000 |  16.625 |   30.930 | 
     | U_ALU/U143/Y                        |  ^   | U_ALU/n50                 | AOI221XLM  | 0.369 |  16.995 |   31.300 | 
     | U_ALU/U144/A                        |  ^   | U_ALU/n50                 | XOR2XLM    | 0.000 |  16.995 |   31.300 | 
     | U_ALU/U144/Y                        |  v   | U_ALU/n59                 | XOR2XLM    | 0.262 |  17.257 |   31.561 | 
     | U_ALU/U146/C1                       |  v   | U_ALU/n59                 | AOI222XLM  | 0.000 |  17.257 |   31.561 | 
     | U_ALU/U146/Y                        |  ^   | U_ALU/n54                 | AOI222XLM  | 0.754 |  18.010 |   32.315 | 
     | U_ALU/U147/A1                       |  ^   | U_ALU/n54                 | AO21XLM    | 0.000 |  18.010 |   32.315 | 
     | U_ALU/U147/Y                        |  ^   | U_ALU/n53                 | AO21XLM    | 0.278 |  18.288 |   32.593 | 
     | U_ALU/U24/B0                        |  ^   | U_ALU/n53                 | OAI211X2M  | 0.000 |  18.288 |   32.593 | 
     | U_ALU/U24/Y                         |  v   | U_ALU/n242                | OAI211X2M  | 0.235 |  18.523 |   32.828 | 
     | U_ALU/U159/A2                       |  v   | U_ALU/n242                | OAI31XLM   | 0.000 |  18.524 |   32.828 | 
     | U_ALU/U159/Y                        |  ^   | U_ALU/n84                 | OAI31XLM   | 0.623 |  19.146 |   33.451 | 
     | U_ALU/U161/B0                       |  ^   | U_ALU/n84                 | AOI22XLM   | 0.000 |  19.146 |   33.451 | 
     | U_ALU/U161/Y                        |  v   | U_ALU/n76                 | AOI22XLM   | 0.325 |  19.472 |   33.776 | 
     | U_ALU/U171/CI                       |  v   | U_ALU/n76                 | ADDFXLM    | 0.000 |  19.472 |   33.776 | 
     | U_ALU/U171/CO                       |  v   | U_ALU/n73                 | ADDFXLM    | 0.471 |  19.943 |   34.248 | 
     | U_ALU/U19/C0                        |  v   | U_ALU/n73                 | AOI222XLM  | 0.000 |  19.943 |   34.248 | 
     | U_ALU/U19/Y                         |  ^   | U_ALU/n68                 | AOI222XLM  | 0.550 |  20.493 |   34.798 | 
     | U_ALU/U164/B0                       |  ^   | U_ALU/n68                 | OAI21XLM   | 0.000 |  20.493 |   34.798 | 
     | U_ALU/U164/Y                        |  v   | U_ALU/n71                 | OAI21XLM   | 0.241 |  20.734 |   35.039 | 
     | U_ALU/U166/B1                       |  v   | U_ALU/n71                 | AOI221XLM  | 0.000 |  20.734 |   35.039 | 
     | U_ALU/U166/Y                        |  ^   | U_ALU/n334                | AOI221XLM  | 0.818 |  21.552 |   35.857 | 
     | U_ALU/U408/A1                       |  ^   | U_ALU/n334                | AOI211XLM  | 0.000 |  21.552 |   35.857 | 
     | U_ALU/U408/Y                        |  v   | U_ALU/n336                | AOI211XLM  | 0.318 |  21.871 |   36.175 | 
     | U_ALU/U410/B0                       |  v   | U_ALU/n336                | OAI2B11XLM | 0.000 |  21.871 |   36.175 | 
     | U_ALU/U410/Y                        |  ^   | U_ALU/N182                | OAI2B11XLM | 0.275 |  22.146 |   36.451 | 
     | U_ALU/ALU_result_reg[3]/D           |  ^   | U_ALU/N182                | SDFFRQX1M  | 0.000 |  22.146 |   36.451 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   -2.305 | 
     | U_ALU/ALU_result_reg[3]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   -2.305 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U_ALU/ALU_result_reg[14]/CK 
Endpoint:   U_ALU/ALU_result_reg[14]/D         (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][1]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.442
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.358
- Arrival Time                 20.502
= Slack Time                   15.856
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |            |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |            |       |  12.000 |   27.856 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M  | 0.000 |  12.000 |   27.856 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M  | 0.000 |  12.000 |   27.856 | 
     | U_register_file/memory_reg[1][1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M  | 0.000 |  12.000 |   27.856 | 
     | U_register_file/memory_reg[1][1]/Q  |  ^   | ALU_operand_B[1]          | SDFFRQX1M  | 0.470 |  12.470 |   28.326 | 
     | FE_OFC11_ALU_operand_B_1_/A         |  ^   | ALU_operand_B[1]          | BUFX2M     | 0.000 |  12.471 |   28.326 | 
     | FE_OFC11_ALU_operand_B_1_/Y         |  ^   | FE_OFN11_ALU_operand_B_1_ | BUFX2M     | 0.538 |  13.008 |   28.864 | 
     | U_ALU/U89/A                         |  ^   | FE_OFN11_ALU_operand_B_1_ | INVX2M     | 0.003 |  13.011 |   28.867 | 
     | U_ALU/U89/Y                         |  v   | U_ALU/n317                | INVX2M     | 0.417 |  13.428 |   29.284 | 
     | U_ALU/U366/C                        |  v   | U_ALU/n317                | NOR4XLM    | 0.000 |  13.429 |   29.285 | 
     | U_ALU/U366/Y                        |  ^   | U_ALU/intadd_4/A[0]       | NOR4XLM    | 0.652 |  14.081 |   29.936 | 
     | U_ALU/U369/C0                       |  ^   | U_ALU/intadd_4/A[0]       | AOI221XLM  | 0.000 |  14.081 |   29.937 | 
     | U_ALU/U369/Y                        |  v   | U_ALU/n300                | AOI221XLM  | 0.229 |  14.309 |   30.165 | 
     | U_ALU/U371/B                        |  v   | U_ALU/n300                | ADDFX1M    | 0.000 |  14.309 |   30.165 | 
     | U_ALU/U371/S                        |  v   | U_ALU/intadd_6/B[1]       | ADDFX1M    | 0.627 |  14.936 |   30.792 | 
     | U_ALU/intadd_6/U3/B                 |  v   | U_ALU/intadd_6/B[1]       | ADDFXLM    | 0.000 |  14.936 |   30.792 | 
     | U_ALU/intadd_6/U3/S                 |  ^   | U_ALU/intadd_6/SUM[1]     | ADDFXLM    | 0.544 |  15.480 |   31.336 | 
     | U_ALU/U303/A                        |  ^   | U_ALU/intadd_6/SUM[1]     | INVXLM     | 0.000 |  15.480 |   31.336 | 
     | U_ALU/U303/Y                        |  v   | U_ALU/n292                | INVXLM     | 0.139 |  15.619 |   31.475 | 
     | U_ALU/U362/C0                       |  v   | U_ALU/n292                | AOI222XLM  | 0.000 |  15.619 |   31.475 | 
     | U_ALU/U362/Y                        |  ^   | U_ALU/intadd_6/A[2]       | AOI222XLM  | 0.708 |  16.327 |   32.183 | 
     | U_ALU/intadd_6/U2/A                 |  ^   | U_ALU/intadd_6/A[2]       | ADDFX1M    | 0.000 |  16.327 |   32.183 | 
     | U_ALU/intadd_6/U2/CO                |  ^   | U_ALU/intadd_6/n1         | ADDFX1M    | 0.603 |  16.930 |   32.786 | 
     | U_ALU/U330/A                        |  ^   | U_ALU/intadd_6/n1         | INVXLM     | 0.000 |  16.930 |   32.786 | 
     | U_ALU/U330/Y                        |  v   | U_ALU/n290                | INVXLM     | 0.096 |  17.026 |   32.882 | 
     | U_ALU/U360/A0                       |  v   | U_ALU/n290                | OAI21XLM   | 0.000 |  17.026 |   32.882 | 
     | U_ALU/U360/Y                        |  ^   | U_ALU/intadd_1/A[3]       | OAI21XLM   | 0.308 |  17.334 |   33.190 | 
     | U_ALU/intadd_1/U3/A                 |  ^   | U_ALU/intadd_1/A[3]       | ADDFXLM    | 0.000 |  17.334 |   33.190 | 
     | U_ALU/intadd_1/U3/CO                |  ^   | U_ALU/intadd_1/n2         | ADDFXLM    | 0.566 |  17.900 |   33.756 | 
     | U_ALU/intadd_1/U2/CI                |  ^   | U_ALU/intadd_1/n2         | ADDFX1M    | 0.000 |  17.900 |   33.756 | 
     | U_ALU/intadd_1/U2/CO                |  ^   | U_ALU/intadd_1/n1         | ADDFX1M    | 0.297 |  18.197 |   34.053 | 
     | U_ALU/U48/A                         |  ^   | U_ALU/intadd_1/n1         | INVXLM     | 0.000 |  18.197 |   34.053 | 
     | U_ALU/U48/Y                         |  v   | U_ALU/n282                | INVXLM     | 0.094 |  18.292 |   34.148 | 
     | U_ALU/U353/A0                       |  v   | U_ALU/n282                | OAI21XLM   | 0.000 |  18.292 |   34.148 | 
     | U_ALU/U353/Y                        |  ^   | U_ALU/intadd_0/A[4]       | OAI21XLM   | 0.279 |  18.571 |   34.426 | 
     | U_ALU/intadd_0/U2/A                 |  ^   | U_ALU/intadd_0/A[4]       | ADDFX1M    | 0.000 |  18.571 |   34.426 | 
     | U_ALU/intadd_0/U2/CO                |  ^   | U_ALU/intadd_0/n1         | ADDFX1M    | 0.553 |  19.124 |   34.980 | 
     | U_ALU/U64/A                         |  ^   | U_ALU/intadd_0/n1         | INVXLM     | 0.000 |  19.124 |   34.980 | 
     | U_ALU/U64/Y                         |  v   | U_ALU/n272                | INVXLM     | 0.101 |  19.225 |   35.081 | 
     | U_ALU/U340/A0                       |  v   | U_ALU/n272                | OAI21XLM   | 0.000 |  19.225 |   35.081 | 
     | U_ALU/U340/Y                        |  ^   | U_ALU/intadd_2/A[3]       | OAI21XLM   | 0.258 |  19.483 |   35.339 | 
     | U_ALU/intadd_2/U2/A                 |  ^   | U_ALU/intadd_2/A[3]       | ADDFXLM    | 0.000 |  19.483 |   35.339 | 
     | U_ALU/intadd_2/U2/CO                |  ^   | U_ALU/intadd_2/n1         | ADDFXLM    | 0.567 |  20.050 |   35.906 | 
     | U_ALU/U84/A0                        |  ^   | U_ALU/intadd_2/n1         | AOI21XLM   | 0.000 |  20.050 |   35.906 | 
     | U_ALU/U84/Y                         |  v   | U_ALU/n11                 | AOI21XLM   | 0.131 |  20.181 |   36.037 | 
     | U_ALU/U85/B0                        |  v   | U_ALU/n11                 | OAI21XLM   | 0.000 |  20.181 |   36.037 | 
     | U_ALU/U85/Y                         |  ^   | U_ALU/n13                 | OAI21XLM   | 0.118 |  20.299 |   36.155 | 
     | U_ALU/U86/B0                        |  ^   | U_ALU/n13                 | OAI2B11XLM | 0.000 |  20.299 |   36.155 | 
     | U_ALU/U86/Y                         |  v   | U_ALU/N193                | OAI2B11XLM | 0.203 |  20.502 |   36.358 | 
     | U_ALU/ALU_result_reg[14]/D          |  v   | U_ALU/N193                | SDFFRQX1M  | 0.000 |  20.502 |   36.358 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   -3.856 | 
     | U_ALU/ALU_result_reg[14]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   -3.856 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U_ALU/ALU_result_reg[15]/CK 
Endpoint:   U_ALU/ALU_result_reg[15]/D         (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][1]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.443
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.357
- Arrival Time                 20.333
= Slack Time                   16.024
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |            |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |            |       |  12.000 |   28.024 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M  | 0.000 |  12.000 |   28.024 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M  | 0.000 |  12.000 |   28.024 | 
     | U_register_file/memory_reg[1][1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M  | 0.000 |  12.000 |   28.024 | 
     | U_register_file/memory_reg[1][1]/Q  |  ^   | ALU_operand_B[1]          | SDFFRQX1M  | 0.470 |  12.470 |   28.494 | 
     | FE_OFC11_ALU_operand_B_1_/A         |  ^   | ALU_operand_B[1]          | BUFX2M     | 0.000 |  12.471 |   28.495 | 
     | FE_OFC11_ALU_operand_B_1_/Y         |  ^   | FE_OFN11_ALU_operand_B_1_ | BUFX2M     | 0.538 |  13.008 |   29.032 | 
     | U_ALU/U117/A                        |  ^   | FE_OFN11_ALU_operand_B_1_ | NAND2XLM   | 0.002 |  13.010 |   29.035 | 
     | U_ALU/U117/Y                        |  v   | U_ALU/n363                | NAND2XLM   | 0.438 |  13.448 |   29.473 | 
     | U_ALU/U298/C                        |  v   | U_ALU/n363                | NOR3XLM    | 0.000 |  13.449 |   29.473 | 
     | U_ALU/U298/Y                        |  ^   | U_ALU/n361                | NOR3XLM    | 0.693 |  14.142 |   30.166 | 
     | U_ALU/U432/C0                       |  ^   | U_ALU/n361                | AOI221XLM  | 0.000 |  14.142 |   30.166 | 
     | U_ALU/U432/Y                        |  v   | U_ALU/intadd_7/B[0]       | AOI221XLM  | 0.221 |  14.363 |   30.387 | 
     | U_ALU/intadd_7/U4/B                 |  v   | U_ALU/intadd_7/B[0]       | ADDFXLM    | 0.000 |  14.363 |   30.387 | 
     | U_ALU/intadd_7/U4/CO                |  v   | U_ALU/intadd_7/n3         | ADDFXLM    | 0.574 |  14.937 |   30.961 | 
     | U_ALU/intadd_7/U3/CI                |  v   | U_ALU/intadd_7/n3         | ADDFXLM    | 0.000 |  14.937 |   30.961 | 
     | U_ALU/intadd_7/U3/CO                |  v   | U_ALU/intadd_7/n2         | ADDFXLM    | 0.391 |  15.328 |   31.353 | 
     | U_ALU/intadd_7/U2/CI                |  v   | U_ALU/intadd_7/n2         | ADDFX1M    | 0.000 |  15.329 |   31.353 | 
     | U_ALU/intadd_7/U2/CO                |  v   | U_ALU/intadd_7/n1         | ADDFX1M    | 0.352 |  15.681 |   31.705 | 
     | U_ALU/U20/A                         |  v   | U_ALU/intadd_7/n1         | INVXLM     | 0.000 |  15.681 |   31.705 | 
     | U_ALU/U20/Y                         |  ^   | U_ALU/n291                | INVXLM     | 0.140 |  15.821 |   31.845 | 
     | U_ALU/U362/C1                       |  ^   | U_ALU/n291                | AOI222XLM  | 0.000 |  15.821 |   31.845 | 
     | U_ALU/U362/Y                        |  v   | U_ALU/intadd_6/A[2]       | AOI222XLM  | 0.275 |  16.095 |   32.119 | 
     | U_ALU/intadd_6/U2/A                 |  v   | U_ALU/intadd_6/A[2]       | ADDFX1M    | 0.000 |  16.095 |   32.120 | 
     | U_ALU/intadd_6/U2/CO                |  v   | U_ALU/intadd_6/n1         | ADDFX1M    | 0.560 |  16.655 |   32.679 | 
     | U_ALU/U359/A1                       |  v   | U_ALU/intadd_6/n1         | OAI21XLM   | 0.000 |  16.655 |   32.679 | 
     | U_ALU/U359/Y                        |  ^   | U_ALU/n288                | OAI21XLM   | 0.256 |  16.911 |   32.935 | 
     | U_ALU/U360/B0                       |  ^   | U_ALU/n288                | OAI21XLM   | 0.000 |  16.911 |   32.935 | 
     | U_ALU/U360/Y                        |  v   | U_ALU/intadd_1/A[3]       | OAI21XLM   | 0.215 |  17.126 |   33.150 | 
     | U_ALU/intadd_1/U3/A                 |  v   | U_ALU/intadd_1/A[3]       | ADDFXLM    | 0.000 |  17.126 |   33.150 | 
     | U_ALU/intadd_1/U3/CO                |  v   | U_ALU/intadd_1/n2         | ADDFXLM    | 0.507 |  17.633 |   33.657 | 
     | U_ALU/intadd_1/U2/CI                |  v   | U_ALU/intadd_1/n2         | ADDFX1M    | 0.000 |  17.633 |   33.657 | 
     | U_ALU/intadd_1/U2/CO                |  v   | U_ALU/intadd_1/n1         | ADDFX1M    | 0.375 |  18.008 |   34.032 | 
     | U_ALU/U352/A1                       |  v   | U_ALU/intadd_1/n1         | OAI21XLM   | 0.000 |  18.008 |   34.032 | 
     | U_ALU/U352/Y                        |  ^   | U_ALU/n280                | OAI21XLM   | 0.225 |  18.233 |   34.257 | 
     | U_ALU/U353/B0                       |  ^   | U_ALU/n280                | OAI21XLM   | 0.000 |  18.233 |   34.257 | 
     | U_ALU/U353/Y                        |  v   | U_ALU/intadd_0/A[4]       | OAI21XLM   | 0.188 |  18.421 |   34.445 | 
     | U_ALU/intadd_0/U2/A                 |  v   | U_ALU/intadd_0/A[4]       | ADDFX1M    | 0.000 |  18.421 |   34.445 | 
     | U_ALU/intadd_0/U2/CO                |  v   | U_ALU/intadd_0/n1         | ADDFX1M    | 0.502 |  18.923 |   34.947 | 
     | U_ALU/U339/A1                       |  v   | U_ALU/intadd_0/n1         | OAI21XLM   | 0.000 |  18.923 |   34.947 | 
     | U_ALU/U339/Y                        |  ^   | U_ALU/n270                | OAI21XLM   | 0.232 |  19.155 |   35.179 | 
     | U_ALU/U340/B0                       |  ^   | U_ALU/n270                | OAI21XLM   | 0.000 |  19.155 |   35.179 | 
     | U_ALU/U340/Y                        |  v   | U_ALU/intadd_2/A[3]       | OAI21XLM   | 0.178 |  19.333 |   35.357 | 
     | U_ALU/intadd_2/U2/A                 |  v   | U_ALU/intadd_2/A[3]       | ADDFXLM    | 0.000 |  19.333 |   35.357 | 
     | U_ALU/intadd_2/U2/CO                |  v   | U_ALU/intadd_2/n1         | ADDFXLM    | 0.504 |  19.837 |   35.861 | 
     | U_ALU/U81/A0                        |  v   | U_ALU/intadd_2/n1         | OAI211XLM  | 0.000 |  19.837 |   35.861 | 
     | U_ALU/U81/Y                         |  ^   | U_ALU/n9                  | OAI211XLM  | 0.273 |  20.110 |   36.134 | 
     | U_ALU/U82/B0                        |  ^   | U_ALU/n9                  | OAI2B11XLM | 0.000 |  20.110 |   36.134 | 
     | U_ALU/U82/Y                         |  v   | U_ALU/N194                | OAI2B11XLM | 0.222 |  20.333 |   36.357 | 
     | U_ALU/ALU_result_reg[15]/D          |  v   | U_ALU/N194                | SDFFRQX1M  | 0.000 |  20.333 |   36.357 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   -4.024 | 
     | U_ALU/ALU_result_reg[15]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   -4.024 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U_ALU/ALU_result_reg[13]/CK 
Endpoint:   U_ALU/ALU_result_reg[13]/D         (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][1]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.416
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.384
- Arrival Time                 20.258
= Slack Time                   16.125
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |            |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |            |       |  12.000 |   28.125 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M  | 0.000 |  12.000 |   28.125 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M  | 0.000 |  12.000 |   28.125 | 
     | U_register_file/memory_reg[1][1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M  | 0.000 |  12.000 |   28.125 | 
     | U_register_file/memory_reg[1][1]/Q  |  ^   | ALU_operand_B[1]          | SDFFRQX1M  | 0.470 |  12.470 |   28.596 | 
     | FE_OFC11_ALU_operand_B_1_/A         |  ^   | ALU_operand_B[1]          | BUFX2M     | 0.000 |  12.471 |   28.596 | 
     | FE_OFC11_ALU_operand_B_1_/Y         |  ^   | FE_OFN11_ALU_operand_B_1_ | BUFX2M     | 0.538 |  13.008 |   29.133 | 
     | U_ALU/U89/A                         |  ^   | FE_OFN11_ALU_operand_B_1_ | INVX2M     | 0.003 |  13.011 |   29.136 | 
     | U_ALU/U89/Y                         |  v   | U_ALU/n317                | INVX2M     | 0.417 |  13.428 |   29.554 | 
     | U_ALU/U366/C                        |  v   | U_ALU/n317                | NOR4XLM    | 0.000 |  13.429 |   29.554 | 
     | U_ALU/U366/Y                        |  ^   | U_ALU/intadd_4/A[0]       | NOR4XLM    | 0.652 |  14.081 |   30.206 | 
     | U_ALU/U369/C0                       |  ^   | U_ALU/intadd_4/A[0]       | AOI221XLM  | 0.000 |  14.081 |   30.206 | 
     | U_ALU/U369/Y                        |  v   | U_ALU/n300                | AOI221XLM  | 0.229 |  14.309 |   30.435 | 
     | U_ALU/U371/B                        |  v   | U_ALU/n300                | ADDFX1M    | 0.000 |  14.309 |   30.435 | 
     | U_ALU/U371/S                        |  v   | U_ALU/intadd_6/B[1]       | ADDFX1M    | 0.627 |  14.936 |   31.062 | 
     | U_ALU/intadd_6/U3/B                 |  v   | U_ALU/intadd_6/B[1]       | ADDFXLM    | 0.000 |  14.936 |   31.062 | 
     | U_ALU/intadd_6/U3/S                 |  ^   | U_ALU/intadd_6/SUM[1]     | ADDFXLM    | 0.544 |  15.480 |   31.605 | 
     | U_ALU/U303/A                        |  ^   | U_ALU/intadd_6/SUM[1]     | INVXLM     | 0.000 |  15.480 |   31.605 | 
     | U_ALU/U303/Y                        |  v   | U_ALU/n292                | INVXLM     | 0.139 |  15.619 |   31.744 | 
     | U_ALU/U362/C0                       |  v   | U_ALU/n292                | AOI222XLM  | 0.000 |  15.619 |   31.744 | 
     | U_ALU/U362/Y                        |  ^   | U_ALU/intadd_6/A[2]       | AOI222XLM  | 0.708 |  16.327 |   32.453 | 
     | U_ALU/intadd_6/U2/A                 |  ^   | U_ALU/intadd_6/A[2]       | ADDFX1M    | 0.000 |  16.327 |   32.453 | 
     | U_ALU/intadd_6/U2/CO                |  ^   | U_ALU/intadd_6/n1         | ADDFX1M    | 0.603 |  16.930 |   33.055 | 
     | U_ALU/U330/A                        |  ^   | U_ALU/intadd_6/n1         | INVXLM     | 0.000 |  16.930 |   33.055 | 
     | U_ALU/U330/Y                        |  v   | U_ALU/n290                | INVXLM     | 0.096 |  17.026 |   33.152 | 
     | U_ALU/U360/A0                       |  v   | U_ALU/n290                | OAI21XLM   | 0.000 |  17.026 |   33.152 | 
     | U_ALU/U360/Y                        |  ^   | U_ALU/intadd_1/A[3]       | OAI21XLM   | 0.308 |  17.334 |   33.460 | 
     | U_ALU/intadd_1/U3/A                 |  ^   | U_ALU/intadd_1/A[3]       | ADDFXLM    | 0.000 |  17.334 |   33.460 | 
     | U_ALU/intadd_1/U3/CO                |  ^   | U_ALU/intadd_1/n2         | ADDFXLM    | 0.566 |  17.900 |   34.025 | 
     | U_ALU/intadd_1/U2/CI                |  ^   | U_ALU/intadd_1/n2         | ADDFX1M    | 0.000 |  17.900 |   34.025 | 
     | U_ALU/intadd_1/U2/CO                |  ^   | U_ALU/intadd_1/n1         | ADDFX1M    | 0.297 |  18.197 |   34.323 | 
     | U_ALU/U48/A                         |  ^   | U_ALU/intadd_1/n1         | INVXLM     | 0.000 |  18.197 |   34.323 | 
     | U_ALU/U48/Y                         |  v   | U_ALU/n282                | INVXLM     | 0.094 |  18.292 |   34.417 | 
     | U_ALU/U353/A0                       |  v   | U_ALU/n282                | OAI21XLM   | 0.000 |  18.292 |   34.417 | 
     | U_ALU/U353/Y                        |  ^   | U_ALU/intadd_0/A[4]       | OAI21XLM   | 0.279 |  18.571 |   34.696 | 
     | U_ALU/intadd_0/U2/A                 |  ^   | U_ALU/intadd_0/A[4]       | ADDFX1M    | 0.000 |  18.571 |   34.696 | 
     | U_ALU/intadd_0/U2/CO                |  ^   | U_ALU/intadd_0/n1         | ADDFX1M    | 0.553 |  19.124 |   35.249 | 
     | U_ALU/U64/A                         |  ^   | U_ALU/intadd_0/n1         | INVXLM     | 0.000 |  19.124 |   35.249 | 
     | U_ALU/U64/Y                         |  v   | U_ALU/n272                | INVXLM     | 0.101 |  19.225 |   35.351 | 
     | U_ALU/U340/A0                       |  v   | U_ALU/n272                | OAI21XLM   | 0.000 |  19.225 |   35.351 | 
     | U_ALU/U340/Y                        |  ^   | U_ALU/intadd_2/A[3]       | OAI21XLM   | 0.258 |  19.483 |   35.609 | 
     | U_ALU/intadd_2/U2/A                 |  ^   | U_ALU/intadd_2/A[3]       | ADDFXLM    | 0.000 |  19.483 |   35.609 | 
     | U_ALU/intadd_2/U2/S                 |  v   | U_ALU/intadd_2/SUM[3]     | ADDFXLM    | 0.519 |  20.002 |   36.128 | 
     | U_ALU/U116/A1N                      |  v   | U_ALU/intadd_2/SUM[3]     | OAI2BB1XLM | 0.000 |  20.002 |   36.128 | 
     | U_ALU/U116/Y                        |  v   | U_ALU/N192                | OAI2BB1XLM | 0.256 |  20.258 |   36.384 | 
     | U_ALU/ALU_result_reg[13]/D          |  v   | U_ALU/N192                | SDFFRQX1M  | 0.000 |  20.258 |   36.384 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   -4.125 | 
     | U_ALU/ALU_result_reg[13]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   -4.125 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U_ALU/ALU_result_reg[12]/CK 
Endpoint:   U_ALU/ALU_result_reg[12]/D         (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][1]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.443
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.357
- Arrival Time                 19.998
= Slack Time                   16.359
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |            |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |            |       |  12.000 |   28.359 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M  | 0.000 |  12.000 |   28.359 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M  | 0.000 |  12.000 |   28.359 | 
     | U_register_file/memory_reg[1][1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M  | 0.000 |  12.000 |   28.359 | 
     | U_register_file/memory_reg[1][1]/Q  |  ^   | ALU_operand_B[1]          | SDFFRQX1M  | 0.470 |  12.470 |   28.830 | 
     | FE_OFC11_ALU_operand_B_1_/A         |  ^   | ALU_operand_B[1]          | BUFX2M     | 0.000 |  12.471 |   28.830 | 
     | FE_OFC11_ALU_operand_B_1_/Y         |  ^   | FE_OFN11_ALU_operand_B_1_ | BUFX2M     | 0.538 |  13.008 |   29.367 | 
     | U_ALU/U89/A                         |  ^   | FE_OFN11_ALU_operand_B_1_ | INVX2M     | 0.003 |  13.011 |   29.370 | 
     | U_ALU/U89/Y                         |  v   | U_ALU/n317                | INVX2M     | 0.417 |  13.428 |   29.788 | 
     | U_ALU/U366/C                        |  v   | U_ALU/n317                | NOR4XLM    | 0.000 |  13.429 |   29.788 | 
     | U_ALU/U366/Y                        |  ^   | U_ALU/intadd_4/A[0]       | NOR4XLM    | 0.652 |  14.081 |   30.440 | 
     | U_ALU/U369/C0                       |  ^   | U_ALU/intadd_4/A[0]       | AOI221XLM  | 0.000 |  14.081 |   30.440 | 
     | U_ALU/U369/Y                        |  v   | U_ALU/n300                | AOI221XLM  | 0.229 |  14.309 |   30.669 | 
     | U_ALU/U371/B                        |  v   | U_ALU/n300                | ADDFX1M    | 0.000 |  14.309 |   30.669 | 
     | U_ALU/U371/S                        |  v   | U_ALU/intadd_6/B[1]       | ADDFX1M    | 0.627 |  14.936 |   31.296 | 
     | U_ALU/intadd_6/U3/B                 |  v   | U_ALU/intadd_6/B[1]       | ADDFXLM    | 0.000 |  14.936 |   31.296 | 
     | U_ALU/intadd_6/U3/S                 |  ^   | U_ALU/intadd_6/SUM[1]     | ADDFXLM    | 0.544 |  15.480 |   31.839 | 
     | U_ALU/U303/A                        |  ^   | U_ALU/intadd_6/SUM[1]     | INVXLM     | 0.000 |  15.480 |   31.839 | 
     | U_ALU/U303/Y                        |  v   | U_ALU/n292                | INVXLM     | 0.139 |  15.619 |   31.978 | 
     | U_ALU/U362/C0                       |  v   | U_ALU/n292                | AOI222XLM  | 0.000 |  15.619 |   31.978 | 
     | U_ALU/U362/Y                        |  ^   | U_ALU/intadd_6/A[2]       | AOI222XLM  | 0.708 |  16.327 |   32.686 | 
     | U_ALU/intadd_6/U2/A                 |  ^   | U_ALU/intadd_6/A[2]       | ADDFX1M    | 0.000 |  16.327 |   32.687 | 
     | U_ALU/intadd_6/U2/CO                |  ^   | U_ALU/intadd_6/n1         | ADDFX1M    | 0.603 |  16.930 |   33.289 | 
     | U_ALU/U330/A                        |  ^   | U_ALU/intadd_6/n1         | INVXLM     | 0.000 |  16.930 |   33.289 | 
     | U_ALU/U330/Y                        |  v   | U_ALU/n290                | INVXLM     | 0.096 |  17.026 |   33.386 | 
     | U_ALU/U360/A0                       |  v   | U_ALU/n290                | OAI21XLM   | 0.000 |  17.026 |   33.386 | 
     | U_ALU/U360/Y                        |  ^   | U_ALU/intadd_1/A[3]       | OAI21XLM   | 0.308 |  17.334 |   33.694 | 
     | U_ALU/intadd_1/U3/A                 |  ^   | U_ALU/intadd_1/A[3]       | ADDFXLM    | 0.000 |  17.334 |   33.694 | 
     | U_ALU/intadd_1/U3/CO                |  ^   | U_ALU/intadd_1/n2         | ADDFXLM    | 0.566 |  17.900 |   34.259 | 
     | U_ALU/intadd_1/U2/CI                |  ^   | U_ALU/intadd_1/n2         | ADDFX1M    | 0.000 |  17.900 |   34.259 | 
     | U_ALU/intadd_1/U2/CO                |  ^   | U_ALU/intadd_1/n1         | ADDFX1M    | 0.297 |  18.197 |   34.557 | 
     | U_ALU/U48/A                         |  ^   | U_ALU/intadd_1/n1         | INVXLM     | 0.000 |  18.197 |   34.557 | 
     | U_ALU/U48/Y                         |  v   | U_ALU/n282                | INVXLM     | 0.094 |  18.292 |   34.651 | 
     | U_ALU/U353/A0                       |  v   | U_ALU/n282                | OAI21XLM   | 0.000 |  18.292 |   34.651 | 
     | U_ALU/U353/Y                        |  ^   | U_ALU/intadd_0/A[4]       | OAI21XLM   | 0.279 |  18.571 |   34.930 | 
     | U_ALU/intadd_0/U2/A                 |  ^   | U_ALU/intadd_0/A[4]       | ADDFX1M    | 0.000 |  18.571 |   34.930 | 
     | U_ALU/intadd_0/U2/CO                |  ^   | U_ALU/intadd_0/n1         | ADDFX1M    | 0.553 |  19.124 |   35.483 | 
     | U_ALU/U64/A                         |  ^   | U_ALU/intadd_0/n1         | INVXLM     | 0.000 |  19.124 |   35.483 | 
     | U_ALU/U64/Y                         |  v   | U_ALU/n272                | INVXLM     | 0.101 |  19.225 |   35.584 | 
     | U_ALU/U65/B0                        |  v   | U_ALU/n272                | AOI22XLM   | 0.000 |  19.225 |   35.584 | 
     | U_ALU/U65/Y                         |  ^   | U_ALU/n7                  | AOI22XLM   | 0.289 |  19.514 |   35.874 | 
     | U_ALU/U66/A1                        |  ^   | U_ALU/n7                  | AOI21XLM   | 0.000 |  19.514 |   35.874 | 
     | U_ALU/U66/Y                         |  v   | U_ALU/n6                  | AOI21XLM   | 0.147 |  19.661 |   36.021 | 
     | U_ALU/U67/B0                        |  v   | U_ALU/n6                  | OAI21XLM   | 0.000 |  19.661 |   36.021 | 
     | U_ALU/U67/Y                         |  ^   | U_ALU/n8                  | OAI21XLM   | 0.125 |  19.787 |   36.146 | 
     | U_ALU/U68/B0                        |  ^   | U_ALU/n8                  | OAI2B11XLM | 0.000 |  19.787 |   36.146 | 
     | U_ALU/U68/Y                         |  v   | U_ALU/N191                | OAI2B11XLM | 0.211 |  19.998 |   36.357 | 
     | U_ALU/ALU_result_reg[12]/D          |  v   | U_ALU/N191                | SDFFRQX1M  | 0.000 |  19.998 |   36.357 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   -4.359 | 
     | U_ALU/ALU_result_reg[12]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   -4.359 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U_ALU/ALU_result_reg[4]/CK 
Endpoint:   U_ALU/ALU_result_reg[4]/D          (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][5]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.461
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.339
- Arrival Time                 19.508
= Slack Time                   16.831
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |            |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |            |       |  12.000 |   28.831 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M  | 0.000 |  12.000 |   28.831 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M  | 0.000 |  12.000 |   28.831 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M  | 0.000 |  12.000 |   28.831 | 
     | U_register_file/memory_reg[1][5]/Q  |  ^   | ALU_operand_B[5]          | SDFFRQX1M  | 0.779 |  12.779 |   29.610 | 
     | U_ALU/U70/A                         |  ^   | ALU_operand_B[5]          | INVX2M     | 0.001 |  12.779 |   29.610 | 
     | U_ALU/U70/Y                         |  v   | U_ALU/n311                | INVX2M     | 0.406 |  13.186 |   30.017 | 
     | U_ALU/U91/C                         |  v   | U_ALU/n311                | NAND3XLM   | 0.000 |  13.186 |   30.017 | 
     | U_ALU/U91/Y                         |  ^   | U_ALU/n70                 | NAND3XLM   | 0.242 |  13.428 |   30.259 | 
     | U_ALU/U92/B                         |  ^   | U_ALU/n70                 | NOR2XLM    | 0.000 |  13.428 |   30.259 | 
     | U_ALU/U92/Y                         |  v   | U_ALU/n52                 | NOR2XLM    | 0.149 |  13.577 |   30.408 | 
     | U_ALU/U93/B                         |  v   | U_ALU/n52                 | NAND2XLM   | 0.000 |  13.577 |   30.408 | 
     | U_ALU/U93/Y                         |  ^   | U_ALU/n42                 | NAND2XLM   | 0.259 |  13.836 |   30.667 | 
     | U_ALU/U94/A                         |  ^   | U_ALU/n42                 | NOR2XLM    | 0.000 |  13.836 |   30.667 | 
     | U_ALU/U94/Y                         |  v   | U_ALU/n252                | NOR2XLM    | 0.159 |  13.995 |   30.826 | 
     | U_ALU/U95/B0N                       |  v   | U_ALU/n252                | AOI21BXLM  | 0.000 |  13.995 |   30.826 | 
     | U_ALU/U95/Y                         |  v   | U_ALU/n40                 | AOI21BXLM  | 0.252 |  14.248 |   31.079 | 
     | U_ALU/U96/B0                        |  v   | U_ALU/n40                 | OAI21XLM   | 0.000 |  14.248 |   31.079 | 
     | U_ALU/U96/Y                         |  ^   | U_ALU/n38                 | OAI21XLM   | 0.167 |  14.415 |   31.246 | 
     | U_ALU/U133/A1                       |  ^   | U_ALU/n38                 | OAI21XLM   | 0.000 |  14.415 |   31.246 | 
     | U_ALU/U133/Y                        |  v   | U_ALU/n49                 | OAI21XLM   | 0.344 |  14.759 |   31.590 | 
     | U_ALU/U134/C1                       |  v   | U_ALU/n49                 | AOI222XLM  | 0.000 |  14.759 |   31.590 | 
     | U_ALU/U134/Y                        |  ^   | U_ALU/n39                 | AOI222XLM  | 0.649 |  15.407 |   32.238 | 
     | U_ALU/U135/B0                       |  ^   | U_ALU/n39                 | OAI21XLM   | 0.000 |  15.407 |   32.238 | 
     | U_ALU/U135/Y                        |  v   | U_ALU/n43                 | OAI21XLM   | 0.274 |  15.681 |   32.512 | 
     | U_ALU/U138/B1                       |  v   | U_ALU/n43                 | AOI221X1M  | 0.000 |  15.681 |   32.512 | 
     | U_ALU/U138/Y                        |  ^   | U_ALU/n236                | AOI221X1M  | 0.709 |  16.390 |   33.221 | 
     | U_ALU/U139/A                        |  ^   | U_ALU/n236                | INVXLM     | 0.000 |  16.390 |   33.221 | 
     | U_ALU/U139/Y                        |  v   | U_ALU/n46                 | INVXLM     | 0.235 |  16.626 |   33.457 | 
     | U_ALU/U140/A0                       |  v   | U_ALU/n46                 | OAI21XLM   | 0.000 |  16.626 |   33.457 | 
     | U_ALU/U140/Y                        |  ^   | U_ALU/n44                 | OAI21XLM   | 0.270 |  16.896 |   33.727 | 
     | U_ALU/U13/B0                        |  ^   | U_ALU/n44                 | OAI21XLM   | 0.000 |  16.896 |   33.727 | 
     | U_ALU/U13/Y                         |  v   | U_ALU/n61                 | OAI21XLM   | 0.199 |  17.095 |   33.926 | 
     | U_ALU/U15/B0                        |  v   | U_ALU/n61                 | AOI22XLM   | 0.000 |  17.095 |   33.926 | 
     | U_ALU/U15/Y                         |  ^   | U_ALU/n55                 | AOI22XLM   | 0.455 |  17.550 |   34.381 | 
     | U_ALU/U146/C0                       |  ^   | U_ALU/n55                 | AOI222XLM  | 0.000 |  17.550 |   34.381 | 
     | U_ALU/U146/Y                        |  v   | U_ALU/n54                 | AOI222XLM  | 0.358 |  17.908 |   34.739 | 
     | U_ALU/U147/A1                       |  v   | U_ALU/n54                 | AO21XLM    | 0.000 |  17.908 |   34.739 | 
     | U_ALU/U147/Y                        |  v   | U_ALU/n53                 | AO21XLM    | 0.418 |  18.326 |   35.157 | 
     | U_ALU/U24/B0                        |  v   | U_ALU/n53                 | OAI211X2M  | 0.000 |  18.326 |   35.157 | 
     | U_ALU/U24/Y                         |  ^   | U_ALU/n242                | OAI211X2M  | 0.195 |  18.521 |   35.352 | 
     | U_ALU/U320/A1                       |  ^   | U_ALU/n242                | OAI211XLM  | 0.000 |  18.521 |   35.353 | 
     | U_ALU/U320/Y                        |  v   | U_ALU/n243                | OAI211XLM  | 0.280 |  18.801 |   35.632 | 
     | U_ALU/U321/C0                       |  v   | U_ALU/n243                | AOI211XLM  | 0.000 |  18.801 |   35.632 | 
     | U_ALU/U321/Y                        |  ^   | U_ALU/n246                | AOI211XLM  | 0.362 |  19.163 |   35.994 | 
     | U_ALU/U323/B0                       |  ^   | U_ALU/n246                | OAI2B11XLM | 0.000 |  19.163 |   35.994 | 
     | U_ALU/U323/Y                        |  v   | U_ALU/N183                | OAI2B11XLM | 0.344 |  19.507 |   36.339 | 
     | U_ALU/ALU_result_reg[4]/D           |  v   | U_ALU/N183                | SDFFRQX1M  | 0.000 |  19.508 |   36.339 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   -4.831 | 
     | U_ALU/ALU_result_reg[4]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   -4.831 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U_ALU/ALU_result_reg[7]/CK 
Endpoint:   U_ALU/ALU_result_reg[7]/D                                           
(v) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.454
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.346
- Arrival Time                 19.503
= Slack Time                   16.842
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   28.842 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   28.842 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   28.842 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   28.842 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.555 |  12.555 |   29.397 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  12.555 |   29.397 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.223 |  12.777 |   29.620 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  12.777 |   29.620 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.272 |  13.050 |   29.892 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.050 |   29.892 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.189 |  13.239 |   30.081 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.239 |   30.081 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.438 |  13.677 |   30.519 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  13.677 |   30.519 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.260 |  13.937 |   30.779 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  13.937 |   30.780 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.584 |  14.521 |   31.364 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  14.522 |   31.364 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.465 |  14.986 |   31.828 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  14.986 |   31.828 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.593 |  15.579 |   32.421 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  15.579 |   32.422 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.203 |  15.783 |   32.625 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  15.783 |   32.625 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.400 |  16.182 |   33.025 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.182 |   33.025 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.371 |  16.553 |   33.396 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  16.554 |   33.396 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.354 |  16.908 |   33.750 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  16.908 |   33.750 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.369 |  17.276 |   34.119 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.276 |   34.119 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.392 |  17.668 |   34.511 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  17.669 |   34.511 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.359 |  18.027 |   34.869 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.027 |   34.869 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFXLM    | 0.371 |  18.398 |   35.241 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFX1M    | 0.000 |  18.398 |   35.241 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/S                    |  v   | U_ALU/C7M/DATA15_7                                 | ADDFX1M    | 0.213 |  18.612 |   35.454 | 
     | U_ALU/U335/A1N                                     |  v   | U_ALU/C7M/DATA15_7                                 | OAI2BB1XLM | 0.000 |  18.612 |   35.454 | 
     | U_ALU/U335/Y                                       |  v   | U_ALU/n260                                         | OAI2BB1XLM | 0.246 |  18.857 |   35.700 | 
     | U_ALU/U336/C0                                      |  v   | U_ALU/n260                                         | AOI211XLM  | 0.000 |  18.857 |   35.700 | 
     | U_ALU/U336/Y                                       |  ^   | U_ALU/n263                                         | AOI211XLM  | 0.336 |  19.194 |   36.036 | 
     | U_ALU/U337/C0                                      |  ^   | U_ALU/n263                                         | OAI211XLM  | 0.000 |  19.194 |   36.036 | 
     | U_ALU/U337/Y                                       |  v   | U_ALU/N186                                         | OAI211XLM  | 0.310 |  19.503 |   36.346 | 
     | U_ALU/ALU_result_reg[7]/D                          |  v   | U_ALU/N186                                         | SDFFRQX1M  | 0.000 |  19.503 |   36.346 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   -4.842 | 
     | U_ALU/ALU_result_reg[7]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   -4.842 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U_ALU/ALU_result_reg[11]/CK 
Endpoint:   U_ALU/ALU_result_reg[11]/D                                          
(^) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.286
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.514
- Arrival Time                 19.625
= Slack Time                   16.889
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   28.889 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   28.889 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   28.889 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   28.889 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.555 |  12.555 |   29.444 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  12.555 |   29.444 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.223 |  12.777 |   29.667 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  12.777 |   29.667 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.272 |  13.050 |   29.939 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.050 |   29.939 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.189 |  13.239 |   30.128 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.239 |   30.128 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.438 |  13.677 |   30.566 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  13.677 |   30.566 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.260 |  13.937 |   30.827 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  13.937 |   30.827 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.584 |  14.521 |   31.411 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  14.522 |   31.411 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.465 |  14.986 |   31.875 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  14.986 |   31.876 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.593 |  15.579 |   32.468 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  15.579 |   32.469 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.203 |  15.783 |   32.672 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  15.783 |   32.672 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.400 |  16.182 |   33.072 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.182 |   33.072 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.371 |  16.554 |   33.443 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  16.554 |   33.443 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.354 |  16.908 |   33.797 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  16.908 |   33.797 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.369 |  17.276 |   34.166 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.276 |   34.166 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.392 |  17.668 |   34.558 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  17.669 |   34.558 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.359 |  18.027 |   34.917 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.027 |   34.917 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFXLM    | 0.371 |  18.398 |   35.288 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFX1M    | 0.000 |  18.398 |   35.288 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | ADDFX1M    | 0.357 |  18.756 |   35.645 | 
     | U_ALU/U43/A                                        |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | NOR2XLM    | 0.000 |  18.756 |   35.645 | 
     | U_ALU/U43/Y                                        |  ^   | U_ALU/n34                                          | NOR2XLM    | 0.457 |  19.213 |   36.102 | 
     | U_ALU/U33/A0                                       |  ^   | U_ALU/n34                                          | AOI21XLM   | 0.000 |  19.213 |   36.102 | 
     | U_ALU/U33/Y                                        |  v   | U_ALU/n35                                          | AOI21XLM   | 0.233 |  19.446 |   36.335 | 
     | U_ALU/U115/B0                                      |  v   | U_ALU/n35                                          | OAI2BB1XLM | 0.000 |  19.446 |   36.335 | 
     | U_ALU/U115/Y                                       |  ^   | U_ALU/N190                                         | OAI2BB1XLM | 0.179 |  19.625 |   36.514 | 
     | U_ALU/ALU_result_reg[11]/D                         |  ^   | U_ALU/N190                                         | SDFFRQX1M  | 0.000 |  19.625 |   36.514 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   -4.889 | 
     | U_ALU/ALU_result_reg[11]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   -4.889 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U_ALU/ALU_result_reg[10]/CK 
Endpoint:   U_ALU/ALU_result_reg[10]/D                                          
(^) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.311
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.489
- Arrival Time                 19.521
= Slack Time                   16.968
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   28.968 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   28.968 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   28.968 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   28.968 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.555 |  12.555 |   29.522 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  12.555 |   29.522 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.223 |  12.777 |   29.745 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  12.777 |   29.745 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.272 |  13.050 |   30.017 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.050 |   30.017 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.189 |  13.239 |   30.207 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.239 |   30.207 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.438 |  13.677 |   30.645 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  13.677 |   30.645 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.260 |  13.937 |   30.905 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  13.937 |   30.905 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.584 |  14.521 |   31.489 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  14.522 |   31.489 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.465 |  14.986 |   31.954 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  14.986 |   31.954 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.593 |  15.579 |   32.547 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  15.579 |   32.547 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.203 |  15.783 |   32.750 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  15.783 |   32.750 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.400 |  16.182 |   33.150 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.182 |   33.150 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.371 |  16.553 |   33.521 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  16.554 |   33.521 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.354 |  16.908 |   33.875 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  16.908 |   33.875 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.369 |  17.276 |   34.244 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.276 |   34.244 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.392 |  17.668 |   34.636 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  17.669 |   34.636 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.359 |  18.027 |   34.995 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.027 |   34.995 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFXLM    | 0.371 |  18.398 |   35.366 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFX1M    | 0.000 |  18.398 |   35.366 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | ADDFX1M    | 0.357 |  18.756 |   35.723 | 
     | U_ALU/U43/A                                        |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | NOR2XLM    | 0.000 |  18.756 |   35.723 | 
     | U_ALU/U43/Y                                        |  ^   | U_ALU/n34                                          | NOR2XLM    | 0.457 |  19.212 |   36.180 | 
     | U_ALU/U63/A1N                                      |  ^   | U_ALU/n34                                          | OAI2B11XLM | 0.000 |  19.213 |   36.180 | 
     | U_ALU/U63/Y                                        |  ^   | U_ALU/N189                                         | OAI2B11XLM | 0.309 |  19.521 |   36.489 | 
     | U_ALU/ALU_result_reg[10]/D                         |  ^   | U_ALU/N189                                         | SDFFRQX1M  | 0.000 |  19.521 |   36.489 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   -4.968 | 
     | U_ALU/ALU_result_reg[10]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   -4.968 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U_ALU/ALU_result_reg[9]/CK 
Endpoint:   U_ALU/ALU_result_reg[9]/D                                           
(^) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.279
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.521
- Arrival Time                 19.449
= Slack Time                   17.072
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   29.072 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   29.072 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   29.072 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   29.072 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.555 |  12.555 |   29.626 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  12.555 |   29.626 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.223 |  12.777 |   29.849 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  12.777 |   29.849 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.272 |  13.050 |   30.121 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.050 |   30.121 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.189 |  13.239 |   30.311 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.239 |   30.311 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.438 |  13.677 |   30.749 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  13.677 |   30.749 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.260 |  13.937 |   31.009 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  13.937 |   31.009 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.584 |  14.521 |   31.593 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  14.522 |   31.593 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.465 |  14.986 |   32.058 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  14.986 |   32.058 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.593 |  15.579 |   32.651 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  15.579 |   32.651 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.203 |  15.783 |   32.854 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  15.783 |   32.854 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.400 |  16.182 |   33.254 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.182 |   33.254 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.371 |  16.553 |   33.625 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  16.554 |   33.625 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.354 |  16.908 |   33.979 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  16.908 |   33.979 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.369 |  17.276 |   34.348 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.276 |   34.348 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.392 |  17.668 |   34.740 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  17.669 |   34.740 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.359 |  18.027 |   35.099 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.027 |   35.099 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFXLM    | 0.371 |  18.398 |   35.470 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFX1M    | 0.000 |  18.398 |   35.470 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | ADDFX1M    | 0.357 |  18.756 |   35.827 | 
     | U_ALU/U43/A                                        |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | NOR2XLM    | 0.000 |  18.756 |   35.827 | 
     | U_ALU/U43/Y                                        |  ^   | U_ALU/n34                                          | NOR2XLM    | 0.457 |  19.212 |   36.284 | 
     | U_ALU/U114/A1N                                     |  ^   | U_ALU/n34                                          | OAI2BB1XLM | 0.000 |  19.213 |   36.284 | 
     | U_ALU/U114/Y                                       |  ^   | U_ALU/N188                                         | OAI2BB1XLM | 0.237 |  19.449 |   36.521 | 
     | U_ALU/ALU_result_reg[9]/D                          |  ^   | U_ALU/N188                                         | SDFFRQX1M  | 0.000 |  19.449 |   36.521 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   -5.072 | 
     | U_ALU/ALU_result_reg[9]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   -5.072 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U_ALU/ALU_result_reg[8]/CK 
Endpoint:   U_ALU/ALU_result_reg[8]/D                                           
(v) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.404
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.396
- Arrival Time                 19.110
= Slack Time                   17.286
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   29.286 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   29.286 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   29.286 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   29.286 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.555 |  12.555 |   29.841 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  12.555 |   29.841 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.223 |  12.777 |   30.064 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  12.778 |   30.064 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.272 |  13.050 |   30.336 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.050 |   30.336 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.189 |  13.239 |   30.525 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.239 |   30.525 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.438 |  13.677 |   30.963 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  13.677 |   30.963 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.260 |  13.937 |   31.223 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  13.937 |   31.224 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.584 |  14.522 |   31.808 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  14.522 |   31.808 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.465 |  14.986 |   32.272 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  14.986 |   32.272 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.593 |  15.579 |   32.865 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  15.580 |   32.866 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.203 |  15.783 |   33.069 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  15.783 |   33.069 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.400 |  16.182 |   33.469 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.182 |   33.469 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.371 |  16.554 |   33.840 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  16.554 |   33.840 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.354 |  16.908 |   34.194 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  16.908 |   34.194 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.369 |  17.276 |   34.563 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.276 |   34.563 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.392 |  17.668 |   34.955 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  17.669 |   34.955 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.359 |  18.027 |   35.313 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.027 |   35.313 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFXLM    | 0.371 |  18.398 |   35.685 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFX1M    | 0.000 |  18.398 |   35.685 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | ADDFX1M    | 0.357 |  18.756 |   36.042 | 
     | U_ALU/U324/A                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | XNOR2XLM   | 0.000 |  18.756 |   36.042 | 
     | U_ALU/U324/Y                                       |  v   | U_ALU/n251                                         | XNOR2XLM   | 0.146 |  18.902 |   36.188 | 
     | U_ALU/U34/A1N                                      |  v   | U_ALU/n251                                         | OAI2BB1XLM | 0.000 |  18.902 |   36.188 | 
     | U_ALU/U34/Y                                        |  v   | U_ALU/N187                                         | OAI2BB1XLM | 0.208 |  19.110 |   36.396 | 
     | U_ALU/ALU_result_reg[8]/D                          |  v   | U_ALU/N187                                         | SDFFRQX1M  | 0.000 |  19.110 |   36.396 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   -5.286 | 
     | U_ALU/ALU_result_reg[8]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   -5.286 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U_ALU/ALU_result_reg[6]/CK 
Endpoint:   U_ALU/ALU_result_reg[6]/D                                           
(v) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.448
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.352
- Arrival Time                 18.838
= Slack Time                   17.514
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |           |       |  12.000 |   29.514 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M | 0.000 |  12.000 |   29.514 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  12.000 |   29.514 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk                          | SDFFRQX1M | 0.000 |  12.000 |   29.514 | 
     | rent_state_reg[2]/CK                               |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M | 0.555 |  12.555 |   30.069 | 
     | rent_state_reg[2]/Q                                |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM    | 0.000 |  12.555 |   30.069 | 
     | /A                                                 |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM    | 0.223 |  12.777 |   30.292 | 
     | /Y                                                 |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM   | 0.000 |  12.777 |   30.292 | 
     | /A                                                 |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM   | 0.272 |  13.050 |   30.564 | 
     | /Y                                                 |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM    | 0.000 |  13.050 |   30.564 | 
     | A                                                  |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM    | 0.189 |  13.239 |   30.753 | 
     | Y                                                  |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM   | 0.000 |  13.239 |   30.753 | 
     | /B                                                 |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM   | 0.438 |  13.677 |   31.191 | 
     | /Y                                                 |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM    | 0.000 |  13.677 |   31.191 | 
     | /A                                                 |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM    | 0.260 |  13.937 |   31.452 | 
     | /Y                                                 |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM   | 0.000 |  13.937 |   31.452 | 
     | B                                                  |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM   | 0.584 |  14.521 |   32.036 | 
     | Y                                                  |      |                                                    |           |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM  | 0.000 |  14.522 |   32.036 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM  | 0.465 |  14.986 |   32.500 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M  | 0.000 |  14.986 |   32.501 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M  | 0.593 |  15.579 |   33.093 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM   | 0.001 |  15.579 |   33.094 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM   | 0.203 |  15.783 |   33.297 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM   | 0.000 |  15.783 |   33.297 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM   | 0.400 |  16.182 |   33.697 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM   | 0.000 |  16.182 |   33.697 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM   | 0.371 |  16.554 |   34.068 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM   | 0.000 |  16.554 |   34.068 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM   | 0.354 |  16.908 |   34.422 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M   | 0.000 |  16.908 |   34.422 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M   | 0.369 |  17.276 |   34.791 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M   | 0.000 |  17.276 |   34.791 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M   | 0.392 |  17.668 |   35.183 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM   | 0.000 |  17.669 |   35.183 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM   | 0.359 |  18.027 |   35.542 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM   | 0.000 |  18.027 |   35.542 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/S                    |  v   | U_ALU/C7M/DATA15_6                                 | ADDFXLM   | 0.208 |  18.235 |   35.750 | 
     | U_ALU/U32/A0                                       |  v   | U_ALU/C7M/DATA15_6                                 | AOI211XLM | 0.000 |  18.235 |   35.750 | 
     | U_ALU/U32/Y                                        |  ^   | U_ALU/n30                                          | AOI211XLM | 0.323 |  18.558 |   36.072 | 
     | U_ALU/U111/C0                                      |  ^   | U_ALU/n30                                          | OAI211XLM | 0.000 |  18.558 |   36.072 | 
     | U_ALU/U111/Y                                       |  v   | U_ALU/N185                                         | OAI211XLM | 0.280 |  18.838 |   36.352 | 
     | U_ALU/ALU_result_reg[6]/D                          |  v   | U_ALU/N185                                         | SDFFRQX1M | 0.000 |  18.838 |   36.352 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   -5.514 | 
     | U_ALU/ALU_result_reg[6]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   -5.514 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U_ALU/ALU_result_reg[5]/CK 
Endpoint:   U_ALU/ALU_result_reg[5]/D                                           
(v) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.434
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.366
- Arrival Time                 18.209
= Slack Time                   18.157
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.157 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   30.157 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   30.157 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   30.157 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.555 |  12.555 |   30.712 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  12.555 |   30.712 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.223 |  12.777 |   30.934 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  12.778 |   30.934 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.272 |  13.050 |   31.207 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.050 |   31.207 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.189 |  13.239 |   31.396 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.239 |   31.396 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.438 |  13.677 |   31.834 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  13.677 |   31.834 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.260 |  13.937 |   32.094 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  13.937 |   32.094 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.584 |  14.522 |   32.678 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  14.522 |   32.679 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.465 |  14.986 |   33.143 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  14.986 |   33.143 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.593 |  15.579 |   33.736 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  15.580 |   33.736 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.203 |  15.783 |   33.940 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  15.783 |   33.940 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.400 |  16.182 |   34.339 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.182 |   34.339 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.371 |  16.554 |   34.710 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  16.554 |   34.711 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.354 |  16.908 |   35.065 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  16.908 |   35.065 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.369 |  17.276 |   35.433 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.276 |   35.433 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.392 |  17.668 |   35.825 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  17.669 |   35.826 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/S                    |  v   | U_ALU/C7M/DATA15_5                                 | ADDFXLM    | 0.229 |  17.898 |   36.055 | 
     | U_ALU/U314/A1N                                     |  v   | U_ALU/C7M/DATA15_5                                 | OAI2B11XLM | 0.000 |  17.898 |   36.055 | 
     | U_ALU/U314/Y                                       |  v   | U_ALU/N184                                         | OAI2B11XLM | 0.311 |  18.209 |   36.366 | 
     | U_ALU/ALU_result_reg[5]/D                          |  v   | U_ALU/N184                                         | SDFFRQX1M  | 0.000 |  18.209 |   36.366 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  12.000 |   -6.157 | 
     | U_ALU/ALU_result_reg[5]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  12.000 |   -6.157 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U_register_file/read_data_reg[4]/CK 
Endpoint:   U_register_file/read_data_reg[4]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.416
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.384
- Arrival Time                 17.615
= Slack Time                   18.769
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.769 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   30.769 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   30.769 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   30.769 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   31.319 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   31.319 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   31.498 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   31.498 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   32.049 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   32.049 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   32.312 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   32.313 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   32.861 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.092 |   32.862 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.377 |  14.469 |   33.239 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.470 |   33.239 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.418 |  14.888 |   33.657 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  14.888 |   33.657 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.635 |  15.523 |   34.292 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  15.523 |   34.292 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.425 |  15.949 |   34.718 | 
     | U_register_file/U110/B0                            |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  15.949 |   34.718 | 
     | U_register_file/U110/Y                             |  ^   | U_register_file/n66                                | AOI22XLM   | 0.444 |  16.392 |   35.162 | 
     | U_register_file/U112/C                             |  ^   | U_register_file/n66                                | NAND4XLM   | 0.000 |  16.393 |   35.162 | 
     | U_register_file/U112/Y                             |  v   | U_register_file/n69                                | NAND4XLM   | 0.460 |  16.852 |   35.621 | 
     | U_register_file/U113/A2                            |  v   | U_register_file/n69                                | OAI32XLM   | 0.000 |  16.852 |   35.622 | 
     | U_register_file/U113/Y                             |  ^   | U_register_file/n71                                | OAI32XLM   | 0.640 |  17.493 |   36.262 | 
     | U_register_file/U114/A                             |  ^   | U_register_file/n71                                | INVXLM     | 0.000 |  17.493 |   36.262 | 
     | U_register_file/U114/Y                             |  v   | U_register_file/n292                               | INVXLM     | 0.122 |  17.615 |   36.384 | 
     | U_register_file/read_data_reg[4]/D                 |  v   | U_register_file/n292                               | SDFFRQX1M  | 0.000 |  17.615 |   36.384 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -6.769 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -6.769 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -6.769 | 
     | U_register_file/read_data_reg[4]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -6.769 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U_register_file/read_data_reg[6]/CK 
Endpoint:   U_register_file/read_data_reg[6]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.409
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.391
- Arrival Time                 17.501
= Slack Time                   18.890
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.890 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   30.890 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   30.890 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   30.890 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.550 |   31.440 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   31.440 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   31.619 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   31.619 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   32.170 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   32.170 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   32.433 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   32.434 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   32.982 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.092 |   32.983 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.377 |  14.470 |   33.360 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.470 |   33.360 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.418 |  14.888 |   33.778 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  14.888 |   33.778 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.635 |  15.523 |   34.413 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  15.523 |   34.413 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.425 |  15.949 |   34.839 | 
     | U_register_file/U132/B0                            |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  15.949 |   34.839 | 
     | U_register_file/U132/Y                             |  ^   | U_register_file/n104                               | AOI22XLM   | 0.448 |  16.396 |   35.287 | 
     | U_register_file/U134/C                             |  ^   | U_register_file/n104                               | NAND4XLM   | 0.000 |  16.397 |   35.287 | 
     | U_register_file/U134/Y                             |  v   | U_register_file/n107                               | NAND4XLM   | 0.479 |  16.876 |   35.766 | 
     | U_register_file/U135/A2                            |  v   | U_register_file/n107                               | OAI32XLM   | 0.000 |  16.876 |   35.766 | 
     | U_register_file/U135/Y                             |  ^   | U_register_file/n110                               | OAI32XLM   | 0.512 |  17.388 |   36.278 | 
     | U_register_file/U136/A                             |  ^   | U_register_file/n110                               | INVXLM     | 0.000 |  17.388 |   36.278 | 
     | U_register_file/U136/Y                             |  v   | U_register_file/n294                               | INVXLM     | 0.113 |  17.501 |   36.391 | 
     | U_register_file/read_data_reg[6]/D                 |  v   | U_register_file/n294                               | SDFFRQX1M  | 0.000 |  17.501 |   36.391 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -6.890 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -6.890 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -6.890 | 
     | U_register_file/read_data_reg[6]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -6.890 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U_register_file/read_data_reg[5]/CK 
Endpoint:   U_register_file/read_data_reg[5]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.405
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.395
- Arrival Time                 17.453
= Slack Time                   18.942
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.942 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   30.942 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   30.942 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   30.942 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.550 |   31.491 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   31.491 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   31.670 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   31.670 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   32.221 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   32.221 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   32.485 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   32.485 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.034 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.092 |   33.034 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.377 |  14.470 |   33.411 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.470 |   33.411 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.418 |  14.888 |   33.830 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  14.888 |   33.830 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.635 |  15.523 |   34.464 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  15.523 |   34.465 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.425 |  15.949 |   34.890 | 
     | U_register_file/U122/B0                            |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  15.949 |   34.890 | 
     | U_register_file/U122/Y                             |  ^   | U_register_file/n77                                | AOI22XLM   | 0.421 |  16.370 |   35.311 | 
     | U_register_file/U123/C                             |  ^   | U_register_file/n77                                | NAND4XLM   | 0.000 |  16.370 |   35.311 | 
     | U_register_file/U123/Y                             |  v   | U_register_file/n80                                | NAND4XLM   | 0.483 |  16.853 |   35.795 | 
     | U_register_file/U124/A2                            |  v   | U_register_file/n80                                | OAI32XLM   | 0.000 |  16.853 |   35.795 | 
     | U_register_file/U124/Y                             |  ^   | U_register_file/n82                                | OAI32XLM   | 0.506 |  17.359 |   36.300 | 
     | U_register_file/U125/A                             |  ^   | U_register_file/n82                                | INVXLM     | 0.000 |  17.359 |   36.300 | 
     | U_register_file/U125/Y                             |  v   | U_register_file/n293                               | INVXLM     | 0.094 |  17.453 |   36.395 | 
     | U_register_file/read_data_reg[5]/D                 |  v   | U_register_file/n293                               | SDFFRQX1M  | 0.000 |  17.453 |   36.395 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -6.942 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -6.942 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -6.942 | 
     | U_register_file/read_data_reg[5]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -6.942 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U_register_file/read_data_reg[3]/CK 
Endpoint:   U_register_file/read_data_reg[3]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.412
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.388
- Arrival Time                 17.444
= Slack Time                   18.944
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.944 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   30.944 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   30.944 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   30.944 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   31.494 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   31.494 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   31.673 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   31.673 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   32.224 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   32.224 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   32.488 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   32.488 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.037 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.092 |   33.037 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.377 |  14.469 |   33.414 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.470 |   33.414 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.418 |  14.888 |   33.832 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  14.888 |   33.833 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.635 |  15.523 |   34.467 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  15.523 |   34.467 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.425 |  15.949 |   34.893 | 
     | U_register_file/U66/B0                             |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  15.949 |   34.893 | 
     | U_register_file/U66/Y                              |  ^   | U_register_file/n22                                | AOI22XLM   | 0.405 |  16.353 |   35.298 | 
     | U_register_file/U67/C                              |  ^   | U_register_file/n22                                | NAND4XLM   | 0.000 |  16.353 |   35.298 | 
     | U_register_file/U67/Y                              |  v   | U_register_file/n25                                | NAND4XLM   | 0.440 |  16.794 |   35.738 | 
     | U_register_file/U68/A2                             |  v   | U_register_file/n25                                | OAI32XLM   | 0.000 |  16.794 |   35.738 | 
     | U_register_file/U68/Y                              |  ^   | U_register_file/n27                                | OAI32XLM   | 0.521 |  17.315 |   36.259 | 
     | U_register_file/U69/A                              |  ^   | U_register_file/n27                                | INVXLM     | 0.000 |  17.315 |   36.259 | 
     | U_register_file/U69/Y                              |  v   | U_register_file/n291                               | INVXLM     | 0.129 |  17.444 |   36.388 | 
     | U_register_file/read_data_reg[3]/D                 |  v   | U_register_file/n291                               | SDFFRQX1M  | 0.000 |  17.444 |   36.388 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -6.944 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -6.944 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -6.944 | 
     | U_register_file/read_data_reg[3]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -6.944 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U_register_file/read_data_reg[7]/CK 
Endpoint:   U_register_file/read_data_reg[7]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.411
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.389
- Arrival Time                 17.391
= Slack Time                   18.998
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.998 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   30.998 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   30.998 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   30.998 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.550 |   31.548 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   31.548 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   31.727 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   31.727 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   32.278 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   32.278 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   32.542 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   32.542 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.091 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.092 |   33.091 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.377 |  14.470 |   33.468 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.470 |   33.468 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.418 |  14.888 |   33.886 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  14.888 |   33.887 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.635 |  15.523 |   34.521 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  15.523 |   34.522 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.425 |  15.949 |   34.947 | 
     | U_register_file/U88/B0                             |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  15.949 |   34.947 | 
     | U_register_file/U88/Y                              |  ^   | U_register_file/n44                                | AOI22XLM   | 0.347 |  16.295 |   35.294 | 
     | U_register_file/U90/C                              |  ^   | U_register_file/n44                                | NAND4XLM   | 0.000 |  16.295 |   35.294 | 
     | U_register_file/U90/Y                              |  v   | U_register_file/n47                                | NAND4XLM   | 0.432 |  16.728 |   35.726 | 
     | U_register_file/U91/A2                             |  v   | U_register_file/n47                                | OAI32XLM   | 0.000 |  16.728 |   35.726 | 
     | U_register_file/U91/Y                              |  ^   | U_register_file/n49                                | OAI32XLM   | 0.549 |  17.277 |   36.275 | 
     | U_register_file/U92/A                              |  ^   | U_register_file/n49                                | INVXLM     | 0.000 |  17.277 |   36.275 | 
     | U_register_file/U92/Y                              |  v   | U_register_file/n295                               | INVXLM     | 0.114 |  17.391 |   36.389 | 
     | U_register_file/read_data_reg[7]/D                 |  v   | U_register_file/n295                               | SDFFRQX1M  | 0.000 |  17.391 |   36.389 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -6.998 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -6.998 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -6.998 | 
     | U_register_file/read_data_reg[7]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -6.998 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U_register_file/read_data_reg[2]/CK 
Endpoint:   U_register_file/read_data_reg[2]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.413
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.387
- Arrival Time                 17.354
= Slack Time                   19.033
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.033 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.033 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.033 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.033 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   31.583 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   31.583 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   31.762 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   31.762 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   32.313 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   32.313 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   32.576 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   32.577 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.125 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.092 |   33.126 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.377 |  14.469 |   33.503 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.470 |   33.503 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.418 |  14.888 |   33.921 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  14.888 |   33.921 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.635 |  15.523 |   34.556 | 
     | U_register_file/U35/A                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  15.523 |   34.556 | 
     | U_register_file/U35/Y                              |  v   | U_register_file/n88                                | NOR2XLM    | 0.452 |  15.975 |   35.008 | 
     | U_register_file/U37/A0                             |  v   | U_register_file/n88                                | AOI22XLM   | 0.000 |  15.975 |   35.008 | 
     | U_register_file/U37/Y                              |  ^   | U_register_file/n6                                 | AOI22XLM   | 0.439 |  16.414 |   35.447 | 
     | U_register_file/U42/C                              |  ^   | U_register_file/n6                                 | NAND4XLM   | 0.000 |  16.414 |   35.448 | 
     | U_register_file/U42/Y                              |  v   | U_register_file/n15                                | NAND4XLM   | 0.314 |  16.728 |   35.761 | 
     | U_register_file/U57/A1                             |  v   | U_register_file/n15                                | OAI32XLM   | 0.000 |  16.728 |   35.762 | 
     | U_register_file/U57/Y                              |  ^   | U_register_file/n16                                | OAI32XLM   | 0.493 |  17.222 |   36.255 | 
     | U_register_file/U58/A                              |  ^   | U_register_file/n16                                | INVXLM     | 0.000 |  17.222 |   36.255 | 
     | U_register_file/U58/Y                              |  v   | U_register_file/n290                               | INVXLM     | 0.132 |  17.354 |   36.387 | 
     | U_register_file/read_data_reg[2]/D                 |  v   | U_register_file/n290                               | SDFFRQX1M  | 0.000 |  17.354 |   36.387 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.033 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.033 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.033 | 
     | U_register_file/read_data_reg[2]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.033 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U_register_file/read_data_reg[0]/CK 
Endpoint:   U_register_file/read_data_reg[0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.407
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.393
- Arrival Time                 17.358
= Slack Time                   19.035
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.035 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.035 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.035 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.035 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.550 |   31.584 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   31.584 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   31.763 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   31.763 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   32.314 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   32.315 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   32.578 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   32.578 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.127 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.092 |   33.127 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.377 |  14.470 |   33.504 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.470 |   33.504 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.418 |  14.888 |   33.923 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  14.888 |   33.923 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.635 |  15.523 |   34.558 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  15.523 |   34.558 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.425 |  15.949 |   34.983 | 
     | U_register_file/U77/B0                             |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  15.949 |   34.983 | 
     | U_register_file/U77/Y                              |  ^   | U_register_file/n33                                | AOI22XLM   | 0.415 |  16.363 |   35.398 | 
     | U_register_file/U79/C                              |  ^   | U_register_file/n33                                | NAND4XLM   | 0.000 |  16.363 |   35.398 | 
     | U_register_file/U79/Y                              |  v   | U_register_file/n36                                | NAND4XLM   | 0.371 |  16.734 |   35.769 | 
     | U_register_file/U80/A2                             |  v   | U_register_file/n36                                | OAI32XLM   | 0.000 |  16.734 |   35.769 | 
     | U_register_file/U80/Y                              |  ^   | U_register_file/n38                                | OAI32XLM   | 0.526 |  17.260 |   36.295 | 
     | U_register_file/U12/A                              |  ^   | U_register_file/n38                                | INVXLM     | 0.000 |  17.260 |   36.295 | 
     | U_register_file/U12/Y                              |  v   | U_register_file/n288                               | INVXLM     | 0.098 |  17.358 |   36.393 | 
     | U_register_file/read_data_reg[0]/D                 |  v   | U_register_file/n288                               | SDFFRQX1M  | 0.000 |  17.358 |   36.393 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.035 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.035 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.035 | 
     | U_register_file/read_data_reg[0]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.035 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U_register_file/read_data_reg[1]/CK 
Endpoint:   U_register_file/read_data_reg[1]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.407
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.393
- Arrival Time                 17.353
= Slack Time                   19.040
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.040 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.040 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.040 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.040 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.550 |   31.589 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   31.589 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   31.768 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   31.768 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   32.319 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   32.319 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   32.583 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   32.583 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.132 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.092 |   33.132 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.377 |  14.470 |   33.509 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.470 |   33.509 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.418 |  14.888 |   33.928 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  14.888 |   33.928 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.635 |  15.523 |   34.562 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  15.523 |   34.563 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.425 |  15.949 |   34.988 | 
     | U_register_file/U5/B0                              |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  15.949 |   34.988 | 
     | U_register_file/U5/Y                               |  ^   | U_register_file/n55                                | AOI22XLM   | 0.389 |  16.337 |   35.377 | 
     | U_register_file/U101/C                             |  ^   | U_register_file/n55                                | NAND4XLM   | 0.000 |  16.337 |   35.377 | 
     | U_register_file/U101/Y                             |  v   | U_register_file/n58                                | NAND4XLM   | 0.405 |  16.742 |   35.782 | 
     | U_register_file/U102/A2                            |  v   | U_register_file/n58                                | OAI32XLM   | 0.000 |  16.742 |   35.782 | 
     | U_register_file/U102/Y                             |  ^   | U_register_file/n60                                | OAI32XLM   | 0.508 |  17.251 |   36.290 | 
     | U_register_file/U103/A                             |  ^   | U_register_file/n60                                | INVXLM     | 0.000 |  17.251 |   36.290 | 
     | U_register_file/U103/Y                             |  v   | U_register_file/n289                               | INVXLM     | 0.103 |  17.353 |   36.393 | 
     | U_register_file/read_data_reg[1]/D                 |  v   | U_register_file/n289                               | SDFFRQX1M  | 0.000 |  17.353 |   36.393 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.040 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.040 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.040 | 
     | U_register_file/read_data_reg[1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.040 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U_register_file/memory_reg[1][4]/CK 
Endpoint:   U_register_file/memory_reg[1][4]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.431
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.369
- Arrival Time                 16.672
= Slack Time                   19.696
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.696 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.696 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.696 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.696 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.246 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.246 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.425 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.425 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   32.976 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   32.976 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.240 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.240 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.789 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.789 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.420 |   34.117 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.117 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.383 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.383 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   34.982 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   34.983 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.504 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.504 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.648 |  16.455 |   36.152 | 
     | U_register_file/U160/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.001 |  16.456 |   36.153 | 
     | U_register_file/U160/Y                             |  v   | U_register_file/n412                               | AOI2BB2XLM | 0.216 |  16.672 |   36.369 | 
     | U_register_file/memory_reg[1][4]/D                 |  v   | U_register_file/n412                               | SDFFRQX1M  | 0.000 |  16.672 |   36.369 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.696 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.696 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.696 | 
     | U_register_file/memory_reg[1][4]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.696 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U_register_file/memory_reg[3][0]/CK 
Endpoint:   U_register_file/memory_reg[3][0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.435
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.365
- Arrival Time                 16.663
= Slack Time                   19.702
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.702 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.702 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.702 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.702 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.251 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.252 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.431 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.431 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   32.982 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   32.982 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.245 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.245 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.794 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.794 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.420 |   34.122 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.122 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.389 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.389 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   34.988 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   34.988 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.509 | 
     | U_register_file/U174/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.509 | 
     | U_register_file/U174/Y                             |  ^   | U_register_file/n116                               | NOR2X2M    | 0.614 |  16.422 |   36.124 | 
     | U_register_file/U182/B0                            |  ^   | U_register_file/n116                               | AOI2BB2XLM | 0.000 |  16.422 |   36.124 | 
     | U_register_file/U182/Y                             |  v   | U_register_file/n392                               | AOI2BB2XLM | 0.241 |  16.663 |   36.365 | 
     | U_register_file/memory_reg[3][0]/D                 |  v   | U_register_file/n392                               | SDFFRQX1M  | 0.000 |  16.663 |   36.365 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.702 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.702 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.702 | 
     | U_register_file/memory_reg[3][0]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.702 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U_register_file/memory_reg[5][1]/CK 
Endpoint:   U_register_file/memory_reg[5][1]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.433
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.367
- Arrival Time                 16.658
= Slack Time                   19.709
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.709 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.709 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.709 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.709 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.259 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.259 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.438 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.438 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   32.989 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   32.989 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.253 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.253 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.802 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.802 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.420 |   34.130 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.130 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.396 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.396 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   34.996 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   34.996 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.517 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.517 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.621 |  16.429 |   36.138 | 
     | U_register_file/U199/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  16.430 |   36.139 | 
     | U_register_file/U199/Y                             |  v   | U_register_file/n377                               | AOI2BB2XLM | 0.228 |  16.658 |   36.367 | 
     | U_register_file/memory_reg[5][1]/D                 |  v   | U_register_file/n377                               | SDFFRQX1M  | 0.000 |  16.658 |   36.367 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.709 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.709 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.709 | 
     | U_register_file/memory_reg[5][1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.709 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U_register_file/memory_reg[5][7]/CK 
Endpoint:   U_register_file/memory_reg[5][7]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.432
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.368
- Arrival Time                 16.654
= Slack Time                   19.714
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.714 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.714 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.714 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.714 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.550 |   32.263 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.263 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.442 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.442 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   32.993 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   32.993 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.257 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.257 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.806 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.806 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.421 |   34.134 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.134 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.400 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.400 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.000 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.000 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.521 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.521 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.621 |  16.429 |   36.142 | 
     | U_register_file/U193/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  16.430 |   36.143 | 
     | U_register_file/U193/Y                             |  v   | U_register_file/n383                               | AOI2BB2XLM | 0.225 |  16.654 |   36.368 | 
     | U_register_file/memory_reg[5][7]/D                 |  v   | U_register_file/n383                               | SDFFRQX1M  | 0.000 |  16.654 |   36.368 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.714 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.714 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.714 | 
     | U_register_file/memory_reg[5][7]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.714 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U_register_file/memory_reg[1][7]/CK 
Endpoint:   U_register_file/memory_reg[1][7]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.427
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.373
- Arrival Time                 16.652
= Slack Time                   19.721
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.721 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.721 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.721 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.721 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.270 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.270 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.449 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.449 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.000 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.000 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.264 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.264 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.813 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.813 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.420 |   34.141 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.141 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.407 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.408 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.007 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.007 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.528 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.528 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.648 |  16.455 |   36.176 | 
     | U_register_file/U157/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.001 |  16.456 |   36.177 | 
     | U_register_file/U157/Y                             |  v   | U_register_file/n415                               | AOI2BB2XLM | 0.196 |  16.652 |   36.373 | 
     | U_register_file/memory_reg[1][7]/D                 |  v   | U_register_file/n415                               | SDFFRQX1M  | 0.000 |  16.652 |   36.373 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.721 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.721 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.721 | 
     | U_register_file/memory_reg[1][7]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.721 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U_register_file/memory_reg[0][0]/CK 
Endpoint:   U_register_file/memory_reg[0][0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.436
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.364
- Arrival Time                 16.643
= Slack Time                   19.722
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.722 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.722 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.722 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.722 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.271 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.271 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.450 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.450 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.001 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.001 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.265 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.265 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.814 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.814 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.421 |   34.142 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.142 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.408 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.409 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.008 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.008 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.483 |  15.770 |   35.491 | 
     | U_register_file/U139/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  15.770 |   35.491 | 
     | U_register_file/U139/Y                             |  ^   | U_register_file/n112                               | NOR2X2M    | 0.633 |  16.402 |   36.124 | 
     | U_register_file/U154/B0                            |  ^   | U_register_file/n112                               | AOI2BB2XLM | 0.000 |  16.403 |   36.124 | 
     | U_register_file/U154/Y                             |  v   | U_register_file/n416                               | AOI2BB2XLM | 0.240 |  16.643 |   36.364 | 
     | U_register_file/memory_reg[0][0]/D                 |  v   | U_register_file/n416                               | SDFFRQX1M  | 0.000 |  16.643 |   36.364 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.722 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.722 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.722 | 
     | U_register_file/memory_reg[0][0]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.722 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U_register_file/memory_reg[1][1]/CK 
Endpoint:   U_register_file/memory_reg[1][1]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.427
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.373
- Arrival Time                 16.651
= Slack Time                   19.723
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.723 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.723 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.723 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.723 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.272 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.272 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.451 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.451 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.002 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.002 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.266 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.266 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.815 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.815 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.420 |   34.143 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.143 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.409 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.409 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.009 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.009 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.530 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.530 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.648 |  16.455 |   36.178 | 
     | U_register_file/U163/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.001 |  16.456 |   36.179 | 
     | U_register_file/U163/Y                             |  v   | U_register_file/n409                               | AOI2BB2XLM | 0.194 |  16.651 |   36.373 | 
     | U_register_file/memory_reg[1][1]/D                 |  v   | U_register_file/n409                               | SDFFRQX1M  | 0.000 |  16.651 |   36.373 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.723 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.723 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.723 | 
     | U_register_file/memory_reg[1][1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.723 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U_register_file/memory_reg[3][7]/CK 
Endpoint:   U_register_file/memory_reg[3][7]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.431
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.369
- Arrival Time                 16.644
= Slack Time                   19.725
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.725 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.725 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.725 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.725 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.274 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.275 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.454 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.454 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.005 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.005 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.268 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.268 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.817 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.817 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.420 |   34.145 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.145 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.412 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.412 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.011 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.011 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.532 | 
     | U_register_file/U174/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.532 | 
     | U_register_file/U174/Y                             |  ^   | U_register_file/n116                               | NOR2X2M    | 0.614 |  16.422 |   36.147 | 
     | U_register_file/U175/B0                            |  ^   | U_register_file/n116                               | AOI2BB2XLM | 0.000 |  16.423 |   36.147 | 
     | U_register_file/U175/Y                             |  v   | U_register_file/n399                               | AOI2BB2XLM | 0.221 |  16.644 |   36.369 | 
     | U_register_file/memory_reg[3][7]/D                 |  v   | U_register_file/n399                               | SDFFRQX1M  | 0.000 |  16.644 |   36.369 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.725 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.725 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.725 | 
     | U_register_file/memory_reg[3][7]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.725 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U_register_file/memory_reg[1][6]/CK 
Endpoint:   U_register_file/memory_reg[1][6]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.426
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.374
- Arrival Time                 16.648
= Slack Time                   19.725
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.725 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.725 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.725 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.725 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.275 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.275 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.454 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.454 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.005 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.005 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.269 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.269 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.818 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.818 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.420 |   34.146 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.146 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.412 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.412 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.011 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.011 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.533 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.533 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.648 |  16.455 |   36.181 | 
     | U_register_file/U158/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.001 |  16.456 |   36.181 | 
     | U_register_file/U158/Y                             |  v   | U_register_file/n414                               | AOI2BB2XLM | 0.192 |  16.648 |   36.374 | 
     | U_register_file/memory_reg[1][6]/D                 |  v   | U_register_file/n414                               | SDFFRQX1M  | 0.000 |  16.648 |   36.374 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.725 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.725 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.725 | 
     | U_register_file/memory_reg[1][6]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.725 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U_register_file/memory_reg[1][0]/CK 
Endpoint:   U_register_file/memory_reg[1][0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.426
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.374
- Arrival Time                 16.648
= Slack Time                   19.726
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.726 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.726 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.726 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.726 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.275 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.275 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.454 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.454 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.005 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.005 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.269 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.269 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.818 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.818 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.420 |   34.146 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.146 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.412 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.412 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.012 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.012 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.533 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.533 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.648 |  16.455 |   36.181 | 
     | U_register_file/U164/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.000 |  16.456 |   36.181 | 
     | U_register_file/U164/Y                             |  v   | U_register_file/n408                               | AOI2BB2XLM | 0.192 |  16.648 |   36.374 | 
     | U_register_file/memory_reg[1][0]/D                 |  v   | U_register_file/n408                               | SDFFRQX1M  | 0.000 |  16.648 |   36.374 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.726 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.726 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.726 | 
     | U_register_file/memory_reg[1][0]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.726 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U_register_file/memory_reg[3][5]/CK 
Endpoint:   U_register_file/memory_reg[3][5]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.431
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.369
- Arrival Time                 16.643
= Slack Time                   19.726
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.726 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.726 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.726 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.726 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.275 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.276 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.455 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.455 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.006 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.006 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.269 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.269 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.818 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.818 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.420 |   34.146 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.146 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.413 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.413 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.012 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.012 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.533 | 
     | U_register_file/U174/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.533 | 
     | U_register_file/U174/Y                             |  ^   | U_register_file/n116                               | NOR2X2M    | 0.614 |  16.422 |   36.148 | 
     | U_register_file/U177/B0                            |  ^   | U_register_file/n116                               | AOI2BB2XLM | 0.001 |  16.423 |   36.149 | 
     | U_register_file/U177/Y                             |  v   | U_register_file/n397                               | AOI2BB2XLM | 0.220 |  16.643 |   36.369 | 
     | U_register_file/memory_reg[3][5]/D                 |  v   | U_register_file/n397                               | SDFFRQX1M  | 0.000 |  16.643 |   36.369 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.726 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.726 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.726 | 
     | U_register_file/memory_reg[3][5]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.726 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U_register_file/memory_reg[3][3]/CK 
Endpoint:   U_register_file/memory_reg[3][3]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.451
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.349
- Arrival Time                 16.622
= Slack Time                   19.726
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.726 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.726 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.726 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.726 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.276 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.276 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.455 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.455 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.006 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.006 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.269 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.270 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.818 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.819 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.420 |   34.147 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.147 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.413 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.413 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.012 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.012 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.534 | 
     | U_register_file/U174/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.534 | 
     | U_register_file/U174/Y                             |  ^   | U_register_file/n116                               | NOR2X2M    | 0.614 |  16.422 |   36.148 | 
     | U_register_file/U179/B0                            |  ^   | U_register_file/n116                               | AOI2BB2XLM | 0.001 |  16.423 |   36.149 | 
     | U_register_file/U179/Y                             |  v   | U_register_file/n395                               | AOI2BB2XLM | 0.199 |  16.622 |   36.349 | 
     | U_register_file/memory_reg[3][3]/D                 |  v   | U_register_file/n395                               | SDFFSQX1M  | 0.000 |  16.622 |   36.349 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.726 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.726 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.726 | 
     | U_register_file/memory_reg[3][3]/CK |  ^   | multiplexed_reference_clk | SDFFSQX1M | 0.000 |  12.000 |   -7.726 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U_register_file/memory_reg[1][3]/CK 
Endpoint:   U_register_file/memory_reg[1][3]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.425
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.375
- Arrival Time                 16.640
= Slack Time                   19.735
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.735 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.735 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.735 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.735 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.285 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.285 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.464 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.464 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.015 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.015 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.278 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.279 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.827 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.828 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.420 |   34.156 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.156 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.422 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.422 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.021 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.021 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.543 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.543 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.648 |  16.455 |   36.190 | 
     | U_register_file/U161/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.001 |  16.456 |   36.192 | 
     | U_register_file/U161/Y                             |  v   | U_register_file/n411                               | AOI2BB2XLM | 0.184 |  16.640 |   36.375 | 
     | U_register_file/memory_reg[1][3]/D                 |  v   | U_register_file/n411                               | SDFFRQX1M  | 0.000 |  16.640 |   36.375 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.735 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.735 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.735 | 
     | U_register_file/memory_reg[1][3]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.735 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U_register_file/memory_reg[1][5]/CK 
Endpoint:   U_register_file/memory_reg[1][5]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.424
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.376
- Arrival Time                 16.639
= Slack Time                   19.737
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.737 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.737 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.737 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.737 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.286 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.287 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.466 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.466 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.017 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.017 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.280 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.280 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.829 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.829 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.420 |   34.157 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.157 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.424 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.424 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.023 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.023 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.544 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.544 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.648 |  16.455 |   36.192 | 
     | U_register_file/U159/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.001 |  16.456 |   36.193 | 
     | U_register_file/U159/Y                             |  v   | U_register_file/n413                               | AOI2BB2XLM | 0.182 |  16.639 |   36.376 | 
     | U_register_file/memory_reg[1][5]/D                 |  v   | U_register_file/n413                               | SDFFRQX1M  | 0.000 |  16.639 |   36.376 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.737 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.737 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.737 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.737 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U_register_file/memory_reg[0][3]/CK 
Endpoint:   U_register_file/memory_reg[0][3]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.433
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.367
- Arrival Time                 16.628
= Slack Time                   19.739
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.739 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.739 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.739 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.739 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.550 |   32.288 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.289 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.468 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.468 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.019 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.019 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.282 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.282 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.831 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.831 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.421 |   34.159 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.159 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.426 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.426 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.025 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.025 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.483 |  15.770 |   35.508 | 
     | U_register_file/U139/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  15.770 |   35.509 | 
     | U_register_file/U139/Y                             |  ^   | U_register_file/n112                               | NOR2X2M    | 0.633 |  16.402 |   36.141 | 
     | U_register_file/U149/B0                            |  ^   | U_register_file/n112                               | AOI2BB2XLM | 0.001 |  16.403 |   36.142 | 
     | U_register_file/U149/Y                             |  v   | U_register_file/n419                               | AOI2BB2XLM | 0.225 |  16.628 |   36.367 | 
     | U_register_file/memory_reg[0][3]/D                 |  v   | U_register_file/n419                               | SDFFRQX1M  | 0.000 |  16.628 |   36.367 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.739 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.739 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.739 | 
     | U_register_file/memory_reg[0][3]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.739 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U_register_file/memory_reg[1][2]/CK 
Endpoint:   U_register_file/memory_reg[1][2]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.424
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.376
- Arrival Time                 16.637
= Slack Time                   19.739
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.739 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.739 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.739 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.739 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.289 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.289 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.468 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.468 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.019 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.019 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.282 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.283 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.831 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.832 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.420 |   34.160 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.160 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.426 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.426 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.025 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.025 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.547 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.547 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.648 |  16.455 |   36.194 | 
     | U_register_file/U162/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.001 |  16.456 |   36.195 | 
     | U_register_file/U162/Y                             |  v   | U_register_file/n410                               | AOI2BB2XLM | 0.181 |  16.637 |   36.376 | 
     | U_register_file/memory_reg[1][2]/D                 |  v   | U_register_file/n410                               | SDFFRQX1M  | 0.000 |  16.637 |   36.376 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.739 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.739 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.739 | 
     | U_register_file/memory_reg[1][2]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.739 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U_register_file/memory_reg[5][6]/CK 
Endpoint:   U_register_file/memory_reg[5][6]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.427
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.373
- Arrival Time                 16.629
= Slack Time                   19.744
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.744 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.744 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.744 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.744 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.294 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.294 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.473 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.473 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.024 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.024 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.288 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.288 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.837 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.837 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.421 |   34.165 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.165 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.431 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.431 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.030 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.030 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.552 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.552 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.621 |  16.429 |   36.173 | 
     | U_register_file/U194/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  16.430 |   36.174 | 
     | U_register_file/U194/Y                             |  v   | U_register_file/n382                               | AOI2BB2XLM | 0.199 |  16.629 |   36.373 | 
     | U_register_file/memory_reg[5][6]/D                 |  v   | U_register_file/n382                               | SDFFRQX1M  | 0.000 |  16.629 |   36.373 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.744 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.744 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.744 | 
     | U_register_file/memory_reg[5][6]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.744 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U_register_file/memory_reg[0][5]/CK 
Endpoint:   U_register_file/memory_reg[0][5]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.432
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.368
- Arrival Time                 16.622
= Slack Time                   19.746
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.746 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.746 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.746 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.746 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.550 |   32.296 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.296 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.475 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.475 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.026 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.026 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.290 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.290 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.839 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.839 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.421 |   34.167 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.167 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.433 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.433 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.033 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.033 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.483 |  15.770 |   35.516 | 
     | U_register_file/U139/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  15.770 |   35.516 | 
     | U_register_file/U139/Y                             |  ^   | U_register_file/n112                               | NOR2X2M    | 0.633 |  16.402 |   36.149 | 
     | U_register_file/U145/B0                            |  ^   | U_register_file/n112                               | AOI2BB2XLM | 0.001 |  16.403 |   36.150 | 
     | U_register_file/U145/Y                             |  v   | U_register_file/n421                               | AOI2BB2XLM | 0.219 |  16.622 |   36.368 | 
     | U_register_file/memory_reg[0][5]/D                 |  v   | U_register_file/n421                               | SDFFRQX1M  | 0.000 |  16.622 |   36.368 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.746 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.746 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.746 | 
     | U_register_file/memory_reg[0][5]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.746 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U_register_file/memory_reg[5][5]/CK 
Endpoint:   U_register_file/memory_reg[5][5]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.427
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.373
- Arrival Time                 16.627
= Slack Time                   19.747
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.747 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.747 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.747 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.747 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.296 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.296 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.475 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.475 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.026 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.026 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.290 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.290 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.839 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.839 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.421 |   34.167 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.167 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.433 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.434 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.033 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.033 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.554 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.554 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.621 |  16.429 |   36.176 | 
     | U_register_file/U195/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  16.430 |   36.176 | 
     | U_register_file/U195/Y                             |  v   | U_register_file/n381                               | AOI2BB2XLM | 0.197 |  16.627 |   36.373 | 
     | U_register_file/memory_reg[5][5]/D                 |  v   | U_register_file/n381                               | SDFFRQX1M  | 0.000 |  16.627 |   36.373 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.747 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.747 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.747 | 
     | U_register_file/memory_reg[5][5]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.747 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U_register_file/memory_reg[4][7]/CK 
Endpoint:   U_register_file/memory_reg[4][7]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.433
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.367
- Arrival Time                 16.618
= Slack Time                   19.749
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.749 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.749 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.749 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.749 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.550 |   32.298 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.298 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.477 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.477 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.028 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.029 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.292 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.292 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.841 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.841 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.421 |   34.169 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.169 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.436 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.436 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.035 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.035 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.483 |  15.770 |   35.518 | 
     | U_register_file/U183/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  15.770 |   35.518 | 
     | U_register_file/U183/Y                             |  ^   | U_register_file/n117                               | NOR2X2M    | 0.622 |  16.392 |   36.140 | 
     | U_register_file/U184/B0                            |  ^   | U_register_file/n117                               | AOI2BB2XLM | 0.000 |  16.392 |   36.141 | 
     | U_register_file/U184/Y                             |  v   | U_register_file/n391                               | AOI2BB2XLM | 0.226 |  16.618 |   36.367 | 
     | U_register_file/memory_reg[4][7]/D                 |  v   | U_register_file/n391                               | SDFFRQX1M  | 0.000 |  16.618 |   36.367 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.749 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.749 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.749 | 
     | U_register_file/memory_reg[4][7]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.749 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U_register_file/memory_reg[3][1]/CK 
Endpoint:   U_register_file/memory_reg[3][1]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.427
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.373
- Arrival Time                 16.623
= Slack Time                   19.749
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.749 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.749 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.749 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.749 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.299 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.299 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.478 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.478 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.029 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.029 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.293 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.293 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.842 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.842 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.420 |   34.170 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.170 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.436 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.436 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.036 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.036 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.557 | 
     | U_register_file/U174/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.557 | 
     | U_register_file/U174/Y                             |  ^   | U_register_file/n116                               | NOR2X2M    | 0.614 |  16.422 |   36.172 | 
     | U_register_file/U181/B0                            |  ^   | U_register_file/n116                               | AOI2BB2XLM | 0.001 |  16.423 |   36.172 | 
     | U_register_file/U181/Y                             |  v   | U_register_file/n393                               | AOI2BB2XLM | 0.201 |  16.623 |   36.373 | 
     | U_register_file/memory_reg[3][1]/D                 |  v   | U_register_file/n393                               | SDFFRQX1M  | 0.000 |  16.623 |   36.373 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.749 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.749 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.749 | 
     | U_register_file/memory_reg[3][1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.749 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U_register_file/memory_reg[3][4]/CK 
Endpoint:   U_register_file/memory_reg[3][4]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.427
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.373
- Arrival Time                 16.622
= Slack Time                   19.751
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.751 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.751 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.751 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.751 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.300 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.300 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.479 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.479 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.030 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.030 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.294 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.294 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.843 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.843 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.420 |   34.171 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.171 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.437 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.438 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.037 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.037 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.558 | 
     | U_register_file/U174/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.558 | 
     | U_register_file/U174/Y                             |  ^   | U_register_file/n116                               | NOR2X2M    | 0.614 |  16.422 |   36.173 | 
     | U_register_file/U178/B0                            |  ^   | U_register_file/n116                               | AOI2BB2XLM | 0.001 |  16.423 |   36.174 | 
     | U_register_file/U178/Y                             |  v   | U_register_file/n396                               | AOI2BB2XLM | 0.199 |  16.622 |   36.373 | 
     | U_register_file/memory_reg[3][4]/D                 |  v   | U_register_file/n396                               | SDFFRQX1M  | 0.000 |  16.622 |   36.373 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.751 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.751 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.751 | 
     | U_register_file/memory_reg[3][4]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.751 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U_register_file/memory_reg[7][0]/CK 
Endpoint:   U_register_file/memory_reg[7][0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.430
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.370
- Arrival Time                 16.619
= Slack Time                   19.751
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.751 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.751 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.751 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.751 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.549 |   32.300 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.301 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.480 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.480 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.031 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.031 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.294 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.294 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.843 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.843 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.421 |   34.171 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.172 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.438 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.438 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.037 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.037 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.521 |  15.807 |   35.558 | 
     | U_register_file/U210/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  15.808 |   35.559 | 
     | U_register_file/U210/Y                             |  ^   | U_register_file/n122                               | NOR2X2M    | 0.593 |  16.401 |   36.152 | 
     | U_register_file/U218/B0                            |  ^   | U_register_file/n122                               | AOI2BB2XLM | 0.001 |  16.402 |   36.153 | 
     | U_register_file/U218/Y                             |  v   | U_register_file/n360                               | AOI2BB2XLM | 0.218 |  16.619 |   36.370 | 
     | U_register_file/memory_reg[7][0]/D                 |  v   | U_register_file/n360                               | SDFFRQX1M  | 0.000 |  16.619 |   36.370 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.751 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.751 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.751 | 
     | U_register_file/memory_reg[7][0]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.751 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U_register_file/memory_reg[6][1]/CK 
Endpoint:   U_register_file/memory_reg[6][1]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.000
- Setup                         0.433
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.367
- Arrival Time                 16.615
= Slack Time                   19.752
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.752 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk                                      | CLKMX2X2M  | 0.000 |  12.000 |   31.752 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M  | 0.000 |  12.000 |   31.752 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk                          | SDFFRQX1M  | 0.000 |  12.000 |   31.752 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.549 |  12.550 |   32.302 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  12.550 |   32.302 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  12.729 |   32.481 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  12.729 |   32.481 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.551 |  13.280 |   33.032 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.280 |   33.032 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.264 |  13.543 |   33.296 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  13.543 |   33.296 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.092 |   33.845 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.092 |   33.845 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.328 |  14.421 |   34.173 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.421 |   34.173 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.266 |  14.687 |   34.439 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  14.687 |   34.439 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.599 |  15.286 |   35.038 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.286 |   35.039 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.483 |  15.770 |   35.522 | 
     | U_register_file/U201/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  15.770 |   35.522 | 
     | U_register_file/U201/Y                             |  ^   | U_register_file/n120                               | NOR2X2M    | 0.618 |  16.388 |   36.141 | 
     | U_register_file/U208/B0                            |  ^   | U_register_file/n120                               | AOI2BB2XLM | 0.000 |  16.388 |   36.141 | 
     | U_register_file/U208/Y                             |  v   | U_register_file/n369                               | AOI2BB2XLM | 0.226 |  16.615 |   36.367 | 
     | U_register_file/memory_reg[6][1]/D                 |  v   | U_register_file/n369                               | SDFFRQX1M  | 0.000 |  16.615 |   36.367 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk             |           |       |  12.000 |   -7.752 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk             | CLKMX2X2M | 0.000 |  12.000 |   -7.752 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  12.000 |   -7.752 | 
     | U_register_file/memory_reg[6][1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  12.000 |   -7.752 | 
     +-----------------------------------------------------------------------------------------------------------------+ 

