<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Draft Standard Test Access Port and Boundary Scan Architecture</title>
  <title type="main" format="text/plain">IEEE Draft Standard Test Access Port and Boundary Scan Architecture</title>
  <uri type="src">https://ieeexplore.ieee.org/document/6309992</uri>
  <docidentifier type="IEEE">IEEE P1149.1/D2012.e27, September 2012</docidentifier>
  <docidentifier type="ISBN">978-0-7381-7339-9</docidentifier>
  <docnumber>P1149.1/D2012.e27, Sep 2012</docnumber>
  <date type="created">
    <on>2012-10-24</on>
  </date>
  <date type="published">
    <on>2012-09-21</on>
  </date>
  <date type="issued">
    <on>2012-10-24</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous description of the component-specific aspects of such testability features.</abstract>
  <copyright>
    <from>2012</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <relation type="updates">
    <description format="text/plain" language="en" script="Latn">revises</description>
    <bibitem>
      <formattedref format="text/plain">IEEE Std 1149.1-2001</formattedref>
    </bibitem>
  </relation>
  <keyword>IEEE standards</keyword>
  <keyword>Integrated circuits</keyword>
  <keyword>Integrated circuit layout</keyword>
  <keyword>Hardware design languages</keyword>
  <keyword>Very high speed integrated circuits</keyword>
  <keyword>Boundary value problems</keyword>
  <keyword>boundary scan</keyword>
  <keyword>boundary-scan architecture</keyword>
  <keyword>Boundary-Scan Description Language</keyword>
  <keyword>boundary-scan register</keyword>
  <keyword>BSDL</keyword>
  <keyword>circuit boards</keyword>
  <keyword>circuitry</keyword>
  <keyword>integrated circuit</keyword>
  <keyword>printed circuit boards</keyword>
  <keyword>TAP</keyword>
  <keyword>test</keyword>
  <keyword>test access port</keyword>
  <keyword>VHDL</keyword>
  <keyword>VHSIC Hardware Description Language</keyword>
</bibdata>