// Seed: 185705488
module module_0;
  logic id_1;
  ;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2,
    output tri id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wire id_6
);
  assign id_3 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  wire id_9;
  ;
endmodule
