{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760427326618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760427326618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 01:35:26 2025 " "Processing started: Tue Oct 14 01:35:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760427326618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427326618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory_game -c Memory_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory_game -c Memory_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427326618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760427327309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760427327309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules_top_test/top_verificar_pareja.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules_top_test/top_verificar_pareja.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_verificar_pareja " "Found entity 1: top_verificar_pareja" {  } { { "Modules_top_test/top_verificar_pareja.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Modules_top_test/top_verificar_pareja.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules_top_test/top_shuffle.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules_top_test/top_shuffle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_shuffle " "Found entity 1: top_shuffle" {  } { { "Modules_top_test/top_shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Modules_top_test/top_shuffle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules_top_test/top_mostrar_carta_random.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules_top_test/top_mostrar_carta_random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mostrar_carta_random " "Found entity 1: top_mostrar_carta_random" {  } { { "Modules_top_test/top_mostrar_carta_random.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Modules_top_test/top_mostrar_carta_random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management_tb/tb_card_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management_tb/tb_card_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_card_controller " "Found entity 1: tb_card_controller" {  } { { "Arr_Management_tb/tb_card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management_tb/tb_card_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management_tb/tb_seleccionar_parejas.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management_tb/tb_seleccionar_parejas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_seleccionar_parejas " "Found entity 1: tb_seleccionar_parejas" {  } { { "Arr_Management_tb/tb_seleccionar_parejas.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management_tb/tb_seleccionar_parejas.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management_tb/verificar_pareja_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management_tb/verificar_pareja_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verificar_pareja_tb " "Found entity 1: verificar_pareja_tb" {  } { { "Arr_Management_tb/verificar_pareja_tb.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management_tb/verificar_pareja_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management_tb/top_shuffle_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management_tb/top_shuffle_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_shuffle_tb " "Found entity 1: top_shuffle_tb" {  } { { "Arr_Management_tb/top_shuffle_tb.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management_tb/top_shuffle_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333495 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 top_mostrar_carta_random_tb.sv(37) " "Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(37): truncated literal to match 5 bits" {  } { { "Arr_Management_tb/top_mostrar_carta_random_tb.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management_tb/top_mostrar_carta_random_tb.sv" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1760427333495 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 top_mostrar_carta_random_tb.sv(40) " "Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(40): truncated literal to match 5 bits" {  } { { "Arr_Management_tb/top_mostrar_carta_random_tb.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management_tb/top_mostrar_carta_random_tb.sv" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1760427333495 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 top_mostrar_carta_random_tb.sv(41) " "Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(41): truncated literal to match 5 bits" {  } { { "Arr_Management_tb/top_mostrar_carta_random_tb.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management_tb/top_mostrar_carta_random_tb.sv" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1760427333495 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 top_mostrar_carta_random_tb.sv(42) " "Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(42): truncated literal to match 5 bits" {  } { { "Arr_Management_tb/top_mostrar_carta_random_tb.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management_tb/top_mostrar_carta_random_tb.sv" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1760427333495 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 top_mostrar_carta_random_tb.sv(43) " "Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(43): truncated literal to match 5 bits" {  } { { "Arr_Management_tb/top_mostrar_carta_random_tb.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management_tb/top_mostrar_carta_random_tb.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1760427333495 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 top_mostrar_carta_random_tb.sv(44) " "Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(44): truncated literal to match 5 bits" {  } { { "Arr_Management_tb/top_mostrar_carta_random_tb.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management_tb/top_mostrar_carta_random_tb.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1760427333495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management_tb/top_mostrar_carta_random_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management_tb/top_mostrar_carta_random_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mostrar_carta_random_tb " "Found entity 1: top_mostrar_carta_random_tb" {  } { { "Arr_Management_tb/top_mostrar_carta_random_tb.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management_tb/top_mostrar_carta_random_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management_tb/fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management_tb/fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_tb " "Found entity 1: FSM_tb" {  } { { "Arr_Management_tb/FSM_tb.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management_tb/FSM_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management_tb/shuffle_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management_tb/shuffle_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shuffle_tb " "Found entity 1: Shuffle_tb" {  } { { "Arr_Management_tb/Shuffle_tb.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management_tb/Shuffle_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333495 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "verificar_pareja.sv(28) " "Verilog HDL information at verificar_pareja.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "Arr_Management/verificar_pareja.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/verificar_pareja.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1760427333500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management/verificar_pareja.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management/verificar_pareja.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verificar_pareja " "Found entity 1: verificar_pareja" {  } { { "Arr_Management/verificar_pareja.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/verificar_pareja.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "VGA_Controller/vgaController.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/vgaController.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "VGA_Controller/vga.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "VGA_Controller/rectgen.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/rectgen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "VGA_Controller/pll.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/start.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/finish.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/finish.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finish " "Found entity 1: finish" {  } { { "VGA_Controller/finish.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/finish.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/triangle_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/triangle_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_symbol " "Found entity 1: triangle_symbol" {  } { { "Card_Symbols/triangle_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/square_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/square_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_symbol " "Found entity 1: square_symbol" {  } { { "Card_Symbols/square_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/square_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/rectborder.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/rectborder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectborder " "Found entity 1: rectborder" {  } { { "Card_Symbols/rectborder.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/rectborder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/plus_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/plus_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus_symbol " "Found entity 1: plus_symbol" {  } { { "Card_Symbols/plus_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/plus_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/minus_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/minus_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minus_symbol " "Found entity 1: minus_symbol" {  } { { "Card_Symbols/minus_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/minus_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/invtriangle_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/invtriangle_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 invtriangle_symbol " "Found entity 1: invtriangle_symbol" {  } { { "Card_Symbols/invtriangle_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/hash_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/hash_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hash_symbol " "Found entity 1: hash_symbol" {  } { { "Card_Symbols/hash_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/hash_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/cros_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/cros_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cros_symbol " "Found entity 1: cros_symbol" {  } { { "Card_Symbols/cros_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/cros_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/circle_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/circle_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circle_symbol " "Found entity 1: circle_symbol" {  } { { "Card_Symbols/circle_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/circle_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management/shuffle.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management/shuffle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shuffle " "Found entity 1: Shuffle" {  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management/mostrar_carta_random.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management/mostrar_carta_random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mostrar_carta_random " "Found entity 1: mostrar_carta_random" {  } { { "Arr_Management/mostrar_carta_random.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/mostrar_carta_random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management/modify_arr.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management/modify_arr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modify_arr " "Found entity 1: modify_arr" {  } { { "Arr_Management/modify_arr.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/modify_arr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management/bit_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management/bit_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_shifter " "Found entity 1: bit_shifter" {  } { { "Arr_Management/bit_shifter.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/bit_shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management/save_cards.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management/save_cards.sv" { { "Info" "ISGN_ENTITY_NAME" "1 save_cards " "Found entity 1: save_cards" {  } { { "Arr_Management/save_cards.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/save_cards.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management/seleccionar_parejas.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management/seleccionar_parejas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seleccionar_parejas " "Found entity 1: seleccionar_parejas" {  } { { "Arr_Management/seleccionar_parejas.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/seleccionar_parejas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/top_7seg_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counters/top_7seg_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_7seg_counter " "Found entity 1: top_7seg_counter" {  } { { "Counters/top_7seg_counter.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Counters/top_7seg_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/clkcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counters/clkcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkCounter " "Found entity 1: clkCounter" {  } { { "Counters/clkCounter.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Counters/clkCounter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/clk_counter_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file counters/clk_counter_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_counter_seg " "Found entity 1: clk_counter_seg" {  } { { "Counters/clk_counter_seg.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Counters/clk_counter_seg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/posedge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file counters/posedge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 posedge_detector " "Found entity 1: posedge_detector" {  } { { "Counters/posedge_detector.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Counters/posedge_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helpers/binto7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file helpers/binto7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinTo7Seg " "Found entity 1: BinTo7Seg" {  } { { "Helpers/BinTo7Seg.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Helpers/BinTo7Seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helpers/button_debonce.sv 3 3 " "Found 3 design units, including 3 entities, in source file helpers/button_debonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Button_debounce " "Found entity 1: Button_debounce" {  } { { "Helpers/Button_debonce.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Helpers/Button_debonce.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333535 ""} { "Info" "ISGN_ENTITY_NAME" "2 Slow_Clock_Enable " "Found entity 2: Slow_Clock_Enable" {  } { { "Helpers/Button_debonce.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Helpers/Button_debonce.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333535 ""} { "Info" "ISGN_ENTITY_NAME" "3 D_FF_with_Enable " "Found entity 3: D_FF_with_Enable" {  } { { "Helpers/Button_debonce.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Helpers/Button_debonce.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carta.sv 1 1 " "Found 1 design units, including 1 entities, in source file carta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carta " "Found entity 1: carta" {  } { { "carta.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "inicio INICIO FSM.sv(5) " "Verilog HDL Declaration information at FSM.sv(5): object \"inicio\" differs only in case from object \"INICIO\" in the same scope" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760427333537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level_Memory " "Found entity 1: Top_Level_Memory" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "doneVp doneVP card_controller.sv(11) " "Verilog HDL Declaration information at card_controller.sv(11): object \"doneVp\" differs only in case from object \"doneVP\" in the same scope" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760427333537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 card_controller " "Found entity 1: card_controller" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management_tb/tb_top_level_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management_tb/tb_top_level_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Top_Level_Memory " "Found entity 1: tb_Top_Level_Memory" {  } { { "Arr_Management_tb/tb_Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management_tb/tb_Top_Level_Memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management_tb/tb_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management_tb/tb_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fsm " "Found entity 1: tb_fsm" {  } { { "Arr_Management_tb/tb_fsm.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management_tb/tb_fsm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427333537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427333537 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hubo_pareja Top_Level_Memory.sv(69) " "Verilog HDL Implicit Net warning at Top_Level_Memory.sv(69): created implicit net for \"hubo_pareja\"" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done Top_Level_Memory.sv(109) " "Verilog HDL Implicit Net warning at Top_Level_Memory.sv(109): created implicit net for \"done\"" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333543 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(21) " "Verilog HDL Instantiation warning at vga.sv(21): instance has no name" {  } { { "VGA_Controller/vga.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/vga.sv" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1760427333547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Level_Memory " "Elaborating entity \"Top_Level_Memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760427333766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "Top_Level_Memory.sv" "vgapll" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "Top_Level_Memory.sv" "vgaCont" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.sv(25) " "Verilog HDL assignment warning at vgaController.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/vgaController.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/vgaController.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333768 "|Top_Level_Memory|vgaController:vgaCont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.sv(29) " "Verilog HDL assignment warning at vgaController.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/vgaController.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/vgaController.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333770 "|Top_Level_Memory|vgaController:vgaCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start start:pantalla_inicio " "Elaborating entity \"start\" for hierarchy \"start:pantalla_inicio\"" {  } { { "Top_Level_Memory.sv" "pantalla_inicio" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(24) " "Verilog HDL assignment warning at start.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333772 "|Top_Level_Memory|start:pantalla_inicio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(25) " "Verilog HDL assignment warning at start.sv(25): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333772 "|Top_Level_Memory|start:pantalla_inicio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(26) " "Verilog HDL assignment warning at start.sv(26): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333772 "|Top_Level_Memory|start:pantalla_inicio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(27) " "Verilog HDL assignment warning at start.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333772 "|Top_Level_Memory|start:pantalla_inicio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(28) " "Verilog HDL assignment warning at start.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333772 "|Top_Level_Memory|start:pantalla_inicio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGenI " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGenI\"" {  } { { "Top_Level_Memory.sv" "videoGenI" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333772 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "topS videoGen.sv(18) " "Verilog HDL or VHDL warning at videoGen.sv(18): object \"topS\" assigned a value but never read" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760427333774 "|Top_Level_Memory|videoGen:videoGenI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "botS videoGen.sv(19) " "Verilog HDL or VHDL warning at videoGen.sv(19): object \"botS\" assigned a value but never read" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760427333774 "|Top_Level_Memory|videoGen:videoGenI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leftS videoGen.sv(20) " "Verilog HDL or VHDL warning at videoGen.sv(20): object \"leftS\" assigned a value but never read" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760427333774 "|Top_Level_Memory|videoGen:videoGenI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rightS videoGen.sv(21) " "Verilog HDL or VHDL warning at videoGen.sv(21): object \"rightS\" assigned a value but never read" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760427333774 "|Top_Level_Memory|videoGen:videoGenI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carta videoGen:videoGenI\|carta:cartaA1 " "Elaborating entity \"carta\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\"" {  } { { "VGA_Controller/videoGen.sv" "cartaA1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen videoGen:videoGenI\|carta:cartaA1\|rectgen:rect_inst " "Elaborating entity \"rectgen\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|rectgen:rect_inst\"" {  } { { "carta.sv" "rect_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectborder videoGen:videoGenI\|carta:cartaA1\|rectborder:border_inst " "Elaborating entity \"rectborder\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|rectborder:border_inst\"" {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus_symbol videoGen:videoGenI\|carta:cartaA1\|plus_symbol:plus_inst " "Elaborating entity \"plus_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|plus_symbol:plus_inst\"" {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minus_symbol videoGen:videoGenI\|carta:cartaA1\|minus_symbol:minus_inst " "Elaborating entity \"minus_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|minus_symbol:minus_inst\"" {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cros_symbol videoGen:videoGenI\|carta:cartaA1\|cros_symbol:cros_inst " "Elaborating entity \"cros_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|cros_symbol:cros_inst\"" {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_symbol videoGen:videoGenI\|carta:cartaA1\|square_symbol:square_inst " "Elaborating entity \"square_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|square_symbol:square_inst\"" {  } { { "carta.sv" "square_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash_symbol videoGen:videoGenI\|carta:cartaA1\|hash_symbol:hash_inst " "Elaborating entity \"hash_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|hash_symbol:hash_inst\"" {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circle_symbol videoGen:videoGenI\|carta:cartaA1\|circle_symbol:circle_inst " "Elaborating entity \"circle_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|circle_symbol:circle_inst\"" {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_symbol videoGen:videoGenI\|carta:cartaA1\|triangle_symbol:tri_inst " "Elaborating entity \"triangle_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|triangle_symbol:tri_inst\"" {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invtriangle_symbol videoGen:videoGenI\|carta:cartaA1\|invtriangle_symbol:invtri_inst " "Elaborating entity \"invtriangle_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|invtriangle_symbol:invtri_inst\"" {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finish finish:pantalla_final " "Elaborating entity \"finish\" for hierarchy \"finish:pantalla_final\"" {  } { { "Top_Level_Memory.sv" "pantalla_final" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modify_arr modify_arr:crear_arr " "Elaborating entity \"modify_arr\" for hierarchy \"modify_arr:crear_arr\"" {  } { { "Top_Level_Memory.sv" "crear_arr" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "card_controller card_controller:cartasM " "Elaborating entity \"card_controller\" for hierarchy \"card_controller:cartasM\"" {  } { { "Top_Level_Memory.sv" "cartasM" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_shifter card_controller:cartasM\|bit_shifter:bs " "Elaborating entity \"bit_shifter\" for hierarchy \"card_controller:cartasM\|bit_shifter:bs\"" {  } { { "card_controller.sv" "bs" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shuffle card_controller:cartasM\|Shuffle:sh " "Elaborating entity \"Shuffle\" for hierarchy \"card_controller:cartasM\|Shuffle:sh\"" {  } { { "card_controller.sv" "sh" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333942 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Shuffle.sv(39) " "Verilog HDL or VHDL warning at the Shuffle.sv(39): index expression is not wide enough to address all of the elements in the array" {  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 39 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1760427333944 "|Top_Level_Memory|card_controller:cartasM|Shuffle:sh"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verificar_pareja card_controller:cartasM\|verificar_pareja:vp " "Elaborating entity \"verificar_pareja\" for hierarchy \"card_controller:cartasM\|verificar_pareja:vp\"" {  } { { "card_controller.sv" "vp" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 verificar_pareja.sv(76) " "Verilog HDL assignment warning at verificar_pareja.sv(76): truncated value with size 32 to match size of target (4)" {  } { { "Arr_Management/verificar_pareja.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/verificar_pareja.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333946 "|card_controller|verificar_pareja:vp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 verificar_pareja.sv(78) " "Verilog HDL assignment warning at verificar_pareja.sv(78): truncated value with size 32 to match size of target (4)" {  } { { "Arr_Management/verificar_pareja.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/verificar_pareja.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333946 "|card_controller|verificar_pareja:vp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 verificar_pareja.sv(77) " "Verilog HDL assignment warning at verificar_pareja.sv(77): truncated value with size 32 to match size of target (4)" {  } { { "Arr_Management/verificar_pareja.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/verificar_pareja.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333946 "|card_controller|verificar_pareja:vp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mostrar_carta_random card_controller:cartasM\|mostrar_carta_random:mr " "Elaborating entity \"mostrar_carta_random\" for hierarchy \"card_controller:cartasM\|mostrar_carta_random:mr\"" {  } { { "card_controller.sv" "mr" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seleccionar_parejas card_controller:cartasM\|seleccionar_parejas:sp1 " "Elaborating entity \"seleccionar_parejas\" for hierarchy \"card_controller:cartasM\|seleccionar_parejas:sp1\"" {  } { { "card_controller.sv" "sp1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333952 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pool_comb seleccionar_parejas.sv(18) " "Verilog HDL or VHDL warning at seleccionar_parejas.sv(18): object \"pool_comb\" assigned a value but never read" {  } { { "Arr_Management/seleccionar_parejas.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/seleccionar_parejas.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760427333953 "|Top_Level_Memory|card_controller:cartasM|seleccionar_parejas:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seleccionar_parejas.sv(82) " "Verilog HDL assignment warning at seleccionar_parejas.sv(82): truncated value with size 32 to match size of target (4)" {  } { { "Arr_Management/seleccionar_parejas.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/seleccionar_parejas.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333955 "|Top_Level_Memory|card_controller:cartasM|seleccionar_parejas:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seleccionar_parejas.sv(83) " "Verilog HDL assignment warning at seleccionar_parejas.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "Arr_Management/seleccionar_parejas.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/seleccionar_parejas.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333955 "|Top_Level_Memory|card_controller:cartasM|seleccionar_parejas:sp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "save_cards save_cards:cartasG " "Elaborating entity \"save_cards\" for hierarchy \"save_cards:cartasG\"" {  } { { "Top_Level_Memory.sv" "cartasG" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:memory_fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:memory_fsm\"" {  } { { "Top_Level_Memory.sv" "memory_fsm" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333980 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "esperando_pareja FSM.sv(42) " "Verilog HDL or VHDL warning at FSM.sv(42): object \"esperando_pareja\" assigned a value but never read" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760427333982 "|Top_Level_Memory|FSM:memory_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.sv(89) " "Verilog HDL assignment warning at FSM.sv(89): truncated value with size 32 to match size of target (4)" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333982 "|Top_Level_Memory|FSM:memory_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.sv(91) " "Verilog HDL assignment warning at FSM.sv(91): truncated value with size 32 to match size of target (4)" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333982 "|Top_Level_Memory|FSM:memory_fsm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM.sv(66) " "Verilog HDL Case Statement information at FSM.sv(66): all case item expressions in this case statement are onehot" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1760427333982 "|Top_Level_Memory|FSM:memory_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posedge_detector posedge_detector:pd_done " "Elaborating entity \"posedge_detector\" for hierarchy \"posedge_detector:pd_done\"" {  } { { "Top_Level_Memory.sv" "pd_done" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_7seg_counter top_7seg_counter:counter_7seg_1 " "Elaborating entity \"top_7seg_counter\" for hierarchy \"top_7seg_counter:counter_7seg_1\"" {  } { { "Top_Level_Memory.sv" "counter_7seg_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_7seg_counter.sv(36) " "Verilog HDL assignment warning at top_7seg_counter.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "Counters/top_7seg_counter.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Counters/top_7seg_counter.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333982 "|Top_Level_Memory|top_7seg_counter:counter_7seg_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_counter_seg top_7seg_counter:counter_7seg_1\|clk_counter_seg:u_clk_counter " "Elaborating entity \"clk_counter_seg\" for hierarchy \"top_7seg_counter:counter_7seg_1\|clk_counter_seg:u_clk_counter\"" {  } { { "Counters/top_7seg_counter.sv" "u_clk_counter" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Counters/top_7seg_counter.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clk_counter_seg.sv(26) " "Verilog HDL assignment warning at clk_counter_seg.sv(26): truncated value with size 32 to match size of target (26)" {  } { { "Counters/clk_counter_seg.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Counters/clk_counter_seg.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760427333982 "|Top_Level_Memory|top_7seg_counter:comb_27|clk_counter_seg:u_clk_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinTo7Seg BinTo7Seg:display_unidades " "Elaborating entity \"BinTo7Seg\" for hierarchy \"BinTo7Seg:display_unidades\"" {  } { { "Top_Level_Memory.sv" "display_unidades" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427333986 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334324 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334324 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334324 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334324 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334324 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334324 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334324 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334324 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334326 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334326 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334326 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334326 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334326 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334326 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334326 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334326 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334327 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334327 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334327 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334328 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334332 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334332 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334332 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334332 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334332 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334332 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334332 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334332 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334332 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334332 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334333 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334333 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334334 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334340 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334340 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334340 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334340 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334340 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334340 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334340 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334340 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334341 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334341 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334341 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334341 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334341 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334341 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334341 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334341 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334342 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334347 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334347 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334347 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334347 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334347 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334347 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334347 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334347 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334347 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334348 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334348 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334348 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334348 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334349 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334354 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334354 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334354 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334354 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334354 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334354 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334354 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334354 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334354 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334354 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334355 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334355 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334355 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334355 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334355 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334355 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334355 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334355 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334356 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334360 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334360 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334360 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334360 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334360 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334360 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334360 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334360 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334361 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334361 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334361 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334361 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334361 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334361 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334361 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334361 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334361 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334364 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334366 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334366 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334366 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334366 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334366 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334366 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334366 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334366 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334366 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334366 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334366 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334366 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334366 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334366 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334368 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334368 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334368 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334368 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334368 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334368 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334368 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334368 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334368 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334368 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334368 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334368 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334368 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334370 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334370 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334370 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334370 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334370 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334370 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334370 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334370 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334370 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334371 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334371 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334371 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334371 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334371 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334371 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334371 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334371 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334371 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334371 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334371 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334371 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334371 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334371 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334373 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334373 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334373 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334373 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334373 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334373 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334373 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334373 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334373 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334373 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334373 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334373 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334375 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334375 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334375 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334375 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334375 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334375 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334375 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334375 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334375 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334375 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334375 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334375 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334375 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334375 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334375 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334377 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334377 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334377 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334377 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334377 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334377 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334377 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334377 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334377 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334377 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334377 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334377 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334377 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334377 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334377 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334379 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334381 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334381 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334381 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334381 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334381 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334381 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334381 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334381 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334381 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334381 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334381 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334381 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334381 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334381 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334383 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334383 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334383 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334383 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334383 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334383 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334383 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334383 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334383 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334383 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334383 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334383 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334385 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334385 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334385 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334385 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334385 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334385 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334385 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334385 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334385 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334385 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334385 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334385 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334385 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334385 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334387 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334387 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334387 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334387 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334387 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334387 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334387 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334387 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334387 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334387 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334387 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334387 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334387 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334387 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334389 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334391 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334391 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334391 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334391 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334391 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334391 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334391 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334391 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334391 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334391 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334391 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334391 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334393 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334393 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334393 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334393 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334393 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334393 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334393 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334393 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334393 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334393 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334393 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334393 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334393 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334393 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334395 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334395 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334395 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334395 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334395 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334395 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334395 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334395 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334395 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334395 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334395 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334395 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334395 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334397 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334397 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334397 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334397 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334397 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334397 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334397 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334397 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334397 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334397 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334397 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334397 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334397 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334397 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334397 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334399 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334399 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334399 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334399 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334399 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334399 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334399 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334399 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334399 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334399 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334399 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334399 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334399 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334399 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334399 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334401 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334401 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760427334401 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "183 " "Inferred 183 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "start:pantalla_inicio\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"start:pantalla_inicio\|Mult0~macmult\"" {  } { { "VGA_Controller/start.sv" "Mult0~macmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "start:pantalla_inicio\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"start:pantalla_inicio\|Div0\"" {  } { { "VGA_Controller/start.sv" "Div0" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "finish:pantalla_final\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"finish:pantalla_final\|Mult0~mult_llmacmult\"" {  } { { "VGA_Controller/finish.sv" "Mult0~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/finish.sv" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "finish:pantalla_final\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"finish:pantalla_final\|Div0\"" {  } { { "VGA_Controller/finish.sv" "Div0" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/finish.sv" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "finish:pantalla_final\|Mult1~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"finish:pantalla_final\|Mult1~mult_llmacmult\"" {  } { { "VGA_Controller/finish.sv" "Mult1~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/finish.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "finish:pantalla_final\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"finish:pantalla_final\|Div1\"" {  } { { "VGA_Controller/finish.sv" "Div1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/finish.sv" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaF2\|circle_symbol:circle_inst\|Mult1~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaF2\|circle_symbol:circle_inst\|Mult1~macmult\"" {  } { { "Card_Symbols/circle_symbol.sv" "Mult1~macmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/circle_symbol.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaF2\|circle_symbol:circle_inst\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaF2\|circle_symbol:circle_inst\|Mult0~macmult\"" {  } { { "Card_Symbols/circle_symbol.sv" "Mult0~macmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/circle_symbol.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaF1\|circle_symbol:circle_inst\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaF1\|circle_symbol:circle_inst\|Mult0~macmult\"" {  } { { "Card_Symbols/circle_symbol.sv" "Mult0~macmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/circle_symbol.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult4~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult4~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult3~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult3~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult3~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult2~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult2~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult2~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult5~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult5~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult5~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult1~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult1~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult1~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult10~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult10~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult10~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult8~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult8~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult9~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult9~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult9~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult11~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult11~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult11~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult7~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult7~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult7~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult4~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult4~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult2~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult2~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult2~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult10~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult10~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult10~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult8~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult8~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult2~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult2~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult2~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult4~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult4~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult1~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult1~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult1~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult8~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult8~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult10~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult10~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult10~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult7~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult7~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult7~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult2~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult2~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult2~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult4~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult4~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult8~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult8~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult10~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult10~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult10~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "finish:pantalla_final\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"finish:pantalla_final\|Mult0~mult_hlmacmult\"" {  } { { "VGA_Controller/finish.sv" "Mult0~mult_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/finish.sv" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "finish:pantalla_final\|Mult1~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"finish:pantalla_final\|Mult1~mult_hlmacmult\"" {  } { { "VGA_Controller/finish.sv" "Mult1~mult_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/finish.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA1\|circle_symbol:circle_inst\|Mult1~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA1\|circle_symbol:circle_inst\|Mult1~macmult\"" {  } { { "Card_Symbols/circle_symbol.sv" "Mult1~macmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/circle_symbol.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA1\|circle_symbol:circle_inst\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA1\|circle_symbol:circle_inst\|Mult0~macmult\"" {  } { { "Card_Symbols/circle_symbol.sv" "Mult0~macmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/circle_symbol.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA1\|invtriangle_symbol:invtri_inst\|Mult2~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA1\|invtriangle_symbol:invtri_inst\|Mult2~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult2~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA1\|triangle_symbol:tri_inst\|Mult5~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA1\|triangle_symbol:tri_inst\|Mult5~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult5~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA1\|triangle_symbol:tri_inst\|Mult3~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA1\|triangle_symbol:tri_inst\|Mult3~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult3~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA1\|invtriangle_symbol:invtri_inst\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA1\|invtriangle_symbol:invtri_inst\|Mult4~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult4~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA1\|invtriangle_symbol:invtri_inst\|Mult1~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA1\|invtriangle_symbol:invtri_inst\|Mult1~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult1~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA1\|invtriangle_symbol:invtri_inst\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA1\|invtriangle_symbol:invtri_inst\|Mult8~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult8~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA1\|triangle_symbol:tri_inst\|Mult11~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA1\|triangle_symbol:tri_inst\|Mult11~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult11~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA1\|triangle_symbol:tri_inst\|Mult9~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA1\|triangle_symbol:tri_inst\|Mult9~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult9~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA1\|invtriangle_symbol:invtri_inst\|Mult10~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA1\|invtriangle_symbol:invtri_inst\|Mult10~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult10~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA1\|invtriangle_symbol:invtri_inst\|Mult7~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA1\|invtriangle_symbol:invtri_inst\|Mult7~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult7~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA1\|triangle_symbol:tri_inst\|Mult1~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA1\|triangle_symbol:tri_inst\|Mult1~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult1~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA1\|triangle_symbol:tri_inst\|Mult7~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA1\|triangle_symbol:tri_inst\|Mult7~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult7~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA2\|circle_symbol:circle_inst\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA2\|circle_symbol:circle_inst\|Mult0~macmult\"" {  } { { "Card_Symbols/circle_symbol.sv" "Mult0~macmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/circle_symbol.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA2\|invtriangle_symbol:invtri_inst\|Mult2~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA2\|invtriangle_symbol:invtri_inst\|Mult2~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult2~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA2\|invtriangle_symbol:invtri_inst\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA2\|invtriangle_symbol:invtri_inst\|Mult4~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult4~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA2\|invtriangle_symbol:invtri_inst\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA2\|invtriangle_symbol:invtri_inst\|Mult8~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult8~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaA2\|invtriangle_symbol:invtri_inst\|Mult10~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaA2\|invtriangle_symbol:invtri_inst\|Mult10~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult10~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult2~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB1\|triangle_symbol:tri_inst\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB1\|triangle_symbol:tri_inst\|Mult4~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult4~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB1\|triangle_symbol:tri_inst\|Mult2~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB1\|triangle_symbol:tri_inst\|Mult2~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult2~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB1\|triangle_symbol:tri_inst\|Mult10~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB1\|triangle_symbol:tri_inst\|Mult10~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult10~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB1\|triangle_symbol:tri_inst\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB1\|triangle_symbol:tri_inst\|Mult8~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult8~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult2~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult4~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult10~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|circle_symbol:circle_inst\|Mult1~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|circle_symbol:circle_inst\|Mult1~macmult\"" {  } { { "Card_Symbols/circle_symbol.sv" "Mult1~macmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/circle_symbol.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult1~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult1~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult1~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult2~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult5~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult5~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult5~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult3~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult3~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult3~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult7~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult7~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult7~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult11~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult11~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult11~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult9~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult9~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult9~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult1~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult1~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult1~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult4~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult7~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult7~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult7~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult10~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC2\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC2\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult2~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC2\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC2\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult4~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC2\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC2\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult10~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult4~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult10~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|invtriangle_symbol:invtri_inst\|Mult1~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|invtriangle_symbol:invtri_inst\|Mult1~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult1~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult5~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult5~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult5~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult3~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult3~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult3~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|invtriangle_symbol:invtri_inst\|Mult7~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|invtriangle_symbol:invtri_inst\|Mult7~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult7~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult11~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult11~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult11~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult9~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult9~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult9~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult1~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult1~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult1~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult7~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult7~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult7~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaG1\|circle_symbol:circle_inst\|Mult1~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaG1\|circle_symbol:circle_inst\|Mult1~macmult\"" {  } { { "Card_Symbols/circle_symbol.sv" "Mult1~macmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/circle_symbol.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult1~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult1~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult3~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult3~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult3~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult2~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult5~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult5~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult5~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult4~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult4~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult4~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult7~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult7~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult2~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|Mult4~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|Mult4~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult4~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult11~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult11~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult11~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|Mult8~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|Mult8~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult8~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult9~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult9~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult9~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|Mult10~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|Mult10~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult10~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult1~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult1~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult2~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult2~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult2~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult4~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult4~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult4~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult2~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult2~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult2~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult7~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult7~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult8~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult8~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult8~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult10~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult10~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult10~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult10~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|Mult8~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult8~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult1~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult1~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult5~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult5~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult5~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult2~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult3~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult3~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult3~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult4~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult4~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult4~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult7~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult7~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult11~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult11~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult11~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult8~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult8~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult8~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult9~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult9~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult9~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult10~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|invtriangle_symbol:invtri_inst\|Mult10~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult10~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult1~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult1~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult2~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult2~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult2~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult4~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult7~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult7~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult8~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult8~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult8~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC1\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult10~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC2\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC2\|invtriangle_symbol:invtri_inst\|Mult2~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult2~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC2\|invtriangle_symbol:invtri_inst\|Mult4~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC2\|invtriangle_symbol:invtri_inst\|Mult4~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult4~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC2\|invtriangle_symbol:invtri_inst\|Mult8~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC2\|invtriangle_symbol:invtri_inst\|Mult8~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult8~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC2\|invtriangle_symbol:invtri_inst\|Mult10~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC2\|invtriangle_symbol:invtri_inst\|Mult10~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult10~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC2\|triangle_symbol:tri_inst\|Mult2~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC2\|triangle_symbol:tri_inst\|Mult2~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult2~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC2\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC2\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult4~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC2\|triangle_symbol:tri_inst\|Mult8~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC2\|triangle_symbol:tri_inst\|Mult8~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult8~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaC2\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaC2\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult10~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaD1\|invtriangle_symbol:invtri_inst\|Mult8~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaD1\|invtriangle_symbol:invtri_inst\|Mult8~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult8~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaD1\|invtriangle_symbol:invtri_inst\|Mult10~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaD1\|invtriangle_symbol:invtri_inst\|Mult10~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult10~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|Mult2~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|Mult2~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult2~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|Mult4~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult4~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|Mult8~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|Mult8~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult8~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|Mult10~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult10~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult1~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult1~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult5~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult5~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult5~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult3~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult3~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult3~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult7~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult7~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult11~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult11~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult11~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult9~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult9~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult9~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult1~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult1~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult7~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaE1\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult7~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaG1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaG1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult1~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaG1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaG1\|invtriangle_symbol:invtri_inst\|Mult1~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult1~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult5~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult5~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult5~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult3~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult3~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult3~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaG1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaG1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult7~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaG1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaG1\|invtriangle_symbol:invtri_inst\|Mult7~add_lh_hlmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult7~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult11~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult11~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult11~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult9~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult9~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult9~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult1~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult1~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult1~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult_1\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult7~add_lh_hlmacmult_1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult7~add_lh_hlmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult7~add_lh_hlmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "card_controller:cartasM\|Shuffle:sh\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"card_controller:cartasM\|Shuffle:sh\|Mod6\"" {  } { { "Arr_Management/Shuffle.sv" "Mod6" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "card_controller:cartasM\|Shuffle:sh\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"card_controller:cartasM\|Shuffle:sh\|Mod5\"" {  } { { "Arr_Management/Shuffle.sv" "Mod5" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "card_controller:cartasM\|Shuffle:sh\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"card_controller:cartasM\|Shuffle:sh\|Mod4\"" {  } { { "Arr_Management/Shuffle.sv" "Mod4" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "card_controller:cartasM\|Shuffle:sh\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"card_controller:cartasM\|Shuffle:sh\|Mod3\"" {  } { { "Arr_Management/Shuffle.sv" "Mod3" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "card_controller:cartasM\|Shuffle:sh\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"card_controller:cartasM\|Shuffle:sh\|Mod2\"" {  } { { "Arr_Management/Shuffle.sv" "Mod2" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "card_controller:cartasM\|Shuffle:sh\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"card_controller:cartasM\|Shuffle:sh\|Mod1\"" {  } { { "Arr_Management/Shuffle.sv" "Mod1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "card_controller:cartasM\|Shuffle:sh\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"card_controller:cartasM\|Shuffle:sh\|Mod0\"" {  } { { "Arr_Management/Shuffle.sv" "Mod0" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "card_controller:cartasM\|Shuffle:sh\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"card_controller:cartasM\|Shuffle:sh\|Mod7\"" {  } { { "Arr_Management/Shuffle.sv" "Mod7" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "card_controller:cartasM\|Shuffle:sh\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"card_controller:cartasM\|Shuffle:sh\|Mod8\"" {  } { { "Arr_Management/Shuffle.sv" "Mod8" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "card_controller:cartasM\|Shuffle:sh\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"card_controller:cartasM\|Shuffle:sh\|Mod9\"" {  } { { "Arr_Management/Shuffle.sv" "Mod9" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "card_controller:cartasM\|Shuffle:sh\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"card_controller:cartasM\|Shuffle:sh\|Mod10\"" {  } { { "Arr_Management/Shuffle.sv" "Mod10" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427348168 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1760427348168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Instantiated megafunction \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348211 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427348211 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\", which is child of megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348238 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348251 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_69h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_69h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_69h " "Found entity 1: add_sub_69h" {  } { { "db/add_sub_69h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_69h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348301 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348301 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9h " "Found entity 1: add_sub_a9h" {  } { { "db/add_sub_a9h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_a9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348341 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|altshift:external_latency_ffs start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "start:pantalla_inicio\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_divide:Div0\"" {  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "start:pantalla_inicio\|lpm_divide:Div0 " "Instantiated megafunction \"start:pantalla_inicio\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348369 ""}  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427348369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/lpm_divide_tcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/alt_u_div_c2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finish:pantalla_final\|lpm_mult:Mult0_rtl_1 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finish:pantalla_final\|lpm_mult:Mult0_rtl_1 " "Instantiated megafunction \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348431 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427348431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|multcore:mult_core finish:pantalla_final\|lpm_mult:Mult0_rtl_1 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|multcore:mult_core\", which is child of megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|multcore:mult_core\|mpar_add:padder finish:pantalla_final\|lpm_mult:Mult0_rtl_1 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348438 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] finish:pantalla_final\|lpm_mult:Mult0_rtl_1 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add finish:pantalla_final\|lpm_mult:Mult0_rtl_1 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348445 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] finish:pantalla_final\|lpm_mult:Mult0_rtl_1 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348445 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add finish:pantalla_final\|lpm_mult:Mult0_rtl_1 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348451 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] finish:pantalla_final\|lpm_mult:Mult0_rtl_1 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f9h " "Found entity 1: add_sub_f9h" {  } { { "db/add_sub_f9h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_f9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348486 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|altshift:external_latency_ffs finish:pantalla_final\|lpm_mult:Mult0_rtl_1 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finish:pantalla_final\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_divide:Div0\"" {  } { { "VGA_Controller/finish.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/finish.sv" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finish:pantalla_final\|lpm_divide:Div0 " "Instantiated megafunction \"finish:pantalla_final\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348493 ""}  } { { "VGA_Controller/finish.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/finish.sv" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427348493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/lpm_divide_0dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/alt_u_div_i2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaF2\|circle_symbol:circle_inst\|lpm_mult:Mult1_rtl_3 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaF2\|circle_symbol:circle_inst\|lpm_mult:Mult1_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaF2\|circle_symbol:circle_inst\|lpm_mult:Mult1_rtl_3 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaF2\|circle_symbol:circle_inst\|lpm_mult:Mult1_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348604 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427348604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3e01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3e01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3e01 " "Found entity 1: mult_3e01" {  } { { "db/mult_3e01.v" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/mult_3e01.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348653 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427348653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|multcore:mult_core videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|multcore:mult_core\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348659 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|multcore:mult_core\|mpar_add:padder videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_89h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_89h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_89h " "Found entity 1: add_sub_89h" {  } { { "db/add_sub_89h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_89h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348696 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348702 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_c9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_c9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_c9h " "Found entity 1: add_sub_c9h" {  } { { "db/add_sub_c9h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_c9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348736 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348736 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b9h " "Found entity 1: add_sub_b9h" {  } { { "db/add_sub_b9h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_b9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348777 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|altshift:external_latency_ffs videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_6\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348784 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427348784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|multcore:mult_core videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|multcore:mult_core\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348785 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|multcore:mult_core\|mpar_add:padder videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348785 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s7h " "Found entity 1: add_sub_s7h" {  } { { "db/add_sub_s7h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_s7h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348819 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348825 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_79h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_79h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_79h " "Found entity 1: add_sub_79h" {  } { { "db/add_sub_79h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_79h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348864 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348868 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_99h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_99h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_99h " "Found entity 1: add_sub_99h" {  } { { "db/add_sub_99h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_99h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348904 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|altshift:external_latency_ffs videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult3_rtl_7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427348910 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427348910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|multcore:mult_core videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|multcore:mult_core\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|multcore:mult_core\|mpar_add:padder videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t7h " "Found entity 1: add_sub_t7h" {  } { { "db/add_sub_t7h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_t7h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348951 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348958 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d9h " "Found entity 1: add_sub_d9h" {  } { { "db/add_sub_d9h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_d9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427348994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427348994 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427348994 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e9h " "Found entity 1: add_sub_e9h" {  } { { "db/add_sub_e9h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_e9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427349028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427349028 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|altshift:external_latency_ffs videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_8\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_11 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_11\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_11 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349083 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427349083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult8_rtl_12 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult8_rtl_12\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult8_rtl_12 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult8_rtl_12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349103 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427349103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult9_rtl_13 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult9_rtl_13\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult9_rtl_13 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult9_rtl_13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349124 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427349124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_16 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_16\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_16 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349194 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427349193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_17 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_17\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_17 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349216 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427349216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_20 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_20\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_20 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349284 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427349284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_21 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_21\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_21 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349304 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427349304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_22 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_22\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_22 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349325 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427349325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult8_rtl_23 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult8_rtl_23\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult8_rtl_23 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult8_rtl_23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349352 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427349352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult10_rtl_24 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult10_rtl_24\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult10_rtl_24 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult10_rtl_24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349373 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427349373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finish:pantalla_final\|lpm_mult:Mult0_rtl_30 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_30\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finish:pantalla_final\|lpm_mult:Mult0_rtl_30 " "Instantiated megafunction \"finish:pantalla_final\|lpm_mult:Mult0_rtl_30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349511 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427349511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finish:pantalla_final\|lpm_mult:Mult0_rtl_30\|multcore:mult_core finish:pantalla_final\|lpm_mult:Mult0_rtl_30 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_30\|multcore:mult_core\", which is child of megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_30\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349512 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finish:pantalla_final\|lpm_mult:Mult0_rtl_30\|multcore:mult_core\|mpar_add:padder finish:pantalla_final\|lpm_mult:Mult0_rtl_30 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_30\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_30\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349512 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finish:pantalla_final\|lpm_mult:Mult0_rtl_30\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add finish:pantalla_final\|lpm_mult:Mult0_rtl_30 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_30\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_30\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349519 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finish:pantalla_final\|lpm_mult:Mult0_rtl_30\|altshift:external_latency_ffs finish:pantalla_final\|lpm_mult:Mult0_rtl_30 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_30\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"finish:pantalla_final\|lpm_mult:Mult0_rtl_30\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51 " "Instantiated megafunction \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427349894 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427349894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51\|multcore:mult_core videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51\|multcore:mult_core\", which is child of megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349898 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51\|multcore:mult_core\|lpm_add_sub:adder videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 440 6 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_52h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_52h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_52h " "Found entity 1: add_sub_52h" {  } { { "db/add_sub_52h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_52h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427349933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427349933 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51\|altshift:external_latency_ffs videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_51\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427349933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_56 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_56\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_56 " "Instantiated megafunction \"videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_56\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427350025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_57 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_57\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_57 " "Instantiated megafunction \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_57\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350025 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427350025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|carta:cartaC2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_71 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaC2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_71\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|carta:cartaC2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_71 " "Instantiated megafunction \"videoGen:videoGen\|carta:cartaC2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_71\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350237 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427350237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75 " "Instantiated megafunction \"videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350271 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427350271 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75\|multcore:mult_core videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75\|multcore:mult_core\", which is child of megafunction instantiation \"videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350273 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75\|multcore:mult_core\|lpm_add_sub:adder videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 440 6 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_42h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_42h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_42h " "Found entity 1: add_sub_42h" {  } { { "db/add_sub_42h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_42h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427350307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427350307 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75\|altshift:external_latency_ffs videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"videoGen:videoGen\|carta:cartaD1\|triangle_symbol:tri_inst\|lpm_mult:Mult10_rtl_75\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86 " "Instantiated megafunction \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350497 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427350497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86\|multcore:mult_core videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86\|multcore:mult_core\", which is child of megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86\|multcore:mult_core\|lpm_add_sub:adder videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 440 6 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o0h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o0h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o0h " "Found entity 1: add_sub_o0h" {  } { { "db/add_sub_o0h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_o0h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427350528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427350528 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86\|altshift:external_latency_ffs videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_86\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87 " "Instantiated megafunction \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350538 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427350538 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87\|multcore:mult_core videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87\|multcore:mult_core\", which is child of megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350538 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87\|multcore:mult_core\|lpm_add_sub:adder videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 440 6 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n0h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n0h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n0h " "Found entity 1: add_sub_n0h" {  } { { "db/add_sub_n0h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_n0h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427350581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427350581 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87\|altshift:external_latency_ffs videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult3_rtl_87\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_90 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_90\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_90 " "Instantiated megafunction \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_90\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350599 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427350599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult7_rtl_92 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult7_rtl_92\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult7_rtl_92 " "Instantiated megafunction \"videoGen:videoGen\|carta:cartaB1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult7_rtl_92\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350619 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427350619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|lpm_mult:Mult11_rtl_95 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|lpm_mult:Mult11_rtl_95\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|lpm_mult:Mult11_rtl_95 " "Instantiated megafunction \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|lpm_mult:Mult11_rtl_95\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350646 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427350646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult10_rtl_98 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult10_rtl_98\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult10_rtl_98 " "Instantiated megafunction \"videoGen:videoGen\|carta:cartaB2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult10_rtl_98\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350668 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427350668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_104 " "Elaborated megafunction instantiation \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_104\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427350730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_104 " "Instantiated megafunction \"videoGen:videoGen\|carta:cartaB2\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_104\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427350730 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427350730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod6\"" {  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427351283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod6 " "Instantiated megafunction \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351283 ""}  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427351283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/lpm_divide_82m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427351318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427351318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427351325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427351325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427351339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427351339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod5\"" {  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427351340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod5 " "Instantiated megafunction \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351340 ""}  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427351340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod4\"" {  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427351347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod4 " "Instantiated megafunction \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351347 ""}  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427351347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod3\"" {  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427351354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod3 " "Instantiated megafunction \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351354 ""}  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427351354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod2\"" {  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427351361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod2 " "Instantiated megafunction \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351361 ""}  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427351361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod1\"" {  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427351361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod1 " "Instantiated megafunction \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351361 ""}  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427351361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod0\"" {  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427351368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod0 " "Instantiated megafunction \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351368 ""}  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427351368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod7\"" {  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427351374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod7 " "Instantiated megafunction \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351374 ""}  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427351374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427351409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427351409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427351409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427351409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427351418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427351418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod8 " "Elaborated megafunction instantiation \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod8\"" {  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427351429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod8 " "Instantiated megafunction \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351429 ""}  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427351429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod9 " "Elaborated megafunction instantiation \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod9\"" {  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427351437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod9 " "Instantiated megafunction \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351437 ""}  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427351437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod10 " "Elaborated megafunction instantiation \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod10\"" {  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427351444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod10 " "Instantiated megafunction \"card_controller:cartasM\|Shuffle:sh\|lpm_divide:Mod10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760427351444 ""}  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760427351444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427351471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427351471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427351482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427351482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760427351491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427351491 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1760427355153 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1096 " "Ignored 1096 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1096 " "Ignored 1096 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1760427355428 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1760427355428 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[0\]\[1\] card_controller:cartasM\|arr_out\[0\]\[1\]~_emulated card_controller:cartasM\|arr_out\[0\]\[1\]~1 " "Register \"card_controller:cartasM\|arr_out\[0\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[0\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[0\]\[1\]~1\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[0\]\[0\] card_controller:cartasM\|arr_out\[0\]\[0\]~_emulated card_controller:cartasM\|arr_out\[0\]\[0\]~5 " "Register \"card_controller:cartasM\|arr_out\[0\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[0\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[0\]\[0\]~5\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[1\]\[1\] card_controller:cartasM\|arr_out\[1\]\[1\]~_emulated card_controller:cartasM\|arr_out\[1\]\[1\]~9 " "Register \"card_controller:cartasM\|arr_out\[1\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[1\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[1\]\[1\]~9\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[1\]\[0\] card_controller:cartasM\|arr_out\[1\]\[0\]~_emulated card_controller:cartasM\|arr_out\[1\]\[0\]~13 " "Register \"card_controller:cartasM\|arr_out\[1\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[1\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[1\]\[0\]~13\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[2\]\[1\] card_controller:cartasM\|arr_out\[2\]\[1\]~_emulated card_controller:cartasM\|arr_out\[2\]\[1\]~17 " "Register \"card_controller:cartasM\|arr_out\[2\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[2\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[2\]\[1\]~17\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[2\]\[0\] card_controller:cartasM\|arr_out\[2\]\[0\]~_emulated card_controller:cartasM\|arr_out\[2\]\[0\]~21 " "Register \"card_controller:cartasM\|arr_out\[2\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[2\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[2\]\[0\]~21\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[3\]\[1\] card_controller:cartasM\|arr_out\[3\]\[1\]~_emulated card_controller:cartasM\|arr_out\[3\]\[1\]~25 " "Register \"card_controller:cartasM\|arr_out\[3\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[3\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[3\]\[1\]~25\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[3\]\[0\] card_controller:cartasM\|arr_out\[3\]\[0\]~_emulated card_controller:cartasM\|arr_out\[3\]\[0\]~29 " "Register \"card_controller:cartasM\|arr_out\[3\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[3\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[3\]\[0\]~29\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[4\]\[1\] card_controller:cartasM\|arr_out\[4\]\[1\]~_emulated card_controller:cartasM\|arr_out\[4\]\[1\]~33 " "Register \"card_controller:cartasM\|arr_out\[4\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[4\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[4\]\[1\]~33\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[4][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[4\]\[0\] card_controller:cartasM\|arr_out\[4\]\[0\]~_emulated card_controller:cartasM\|arr_out\[4\]\[0\]~37 " "Register \"card_controller:cartasM\|arr_out\[4\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[4\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[4\]\[0\]~37\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[5\]\[1\] card_controller:cartasM\|arr_out\[5\]\[1\]~_emulated card_controller:cartasM\|arr_out\[5\]\[1\]~41 " "Register \"card_controller:cartasM\|arr_out\[5\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[5\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[5\]\[1\]~41\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[5][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[5\]\[0\] card_controller:cartasM\|arr_out\[5\]\[0\]~_emulated card_controller:cartasM\|arr_out\[5\]\[0\]~45 " "Register \"card_controller:cartasM\|arr_out\[5\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[5\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[5\]\[0\]~45\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[6\]\[1\] card_controller:cartasM\|arr_out\[6\]\[1\]~_emulated card_controller:cartasM\|arr_out\[6\]\[1\]~49 " "Register \"card_controller:cartasM\|arr_out\[6\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[6\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[6\]\[1\]~49\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[6][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[6\]\[0\] card_controller:cartasM\|arr_out\[6\]\[0\]~_emulated card_controller:cartasM\|arr_out\[6\]\[0\]~53 " "Register \"card_controller:cartasM\|arr_out\[6\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[6\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[6\]\[0\]~53\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[7\]\[1\] card_controller:cartasM\|arr_out\[7\]\[1\]~_emulated card_controller:cartasM\|arr_out\[7\]\[1\]~57 " "Register \"card_controller:cartasM\|arr_out\[7\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[7\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[7\]\[1\]~57\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[7][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[7\]\[0\] card_controller:cartasM\|arr_out\[7\]\[0\]~_emulated card_controller:cartasM\|arr_out\[7\]\[0\]~61 " "Register \"card_controller:cartasM\|arr_out\[7\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[7\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[7\]\[0\]~61\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[8\]\[1\] card_controller:cartasM\|arr_out\[8\]\[1\]~_emulated card_controller:cartasM\|arr_out\[8\]\[1\]~65 " "Register \"card_controller:cartasM\|arr_out\[8\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[8\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[8\]\[1\]~65\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[8][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[8\]\[0\] card_controller:cartasM\|arr_out\[8\]\[0\]~_emulated card_controller:cartasM\|arr_out\[8\]\[0\]~69 " "Register \"card_controller:cartasM\|arr_out\[8\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[8\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[8\]\[0\]~69\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[9\]\[1\] card_controller:cartasM\|arr_out\[9\]\[1\]~_emulated card_controller:cartasM\|arr_out\[9\]\[1\]~73 " "Register \"card_controller:cartasM\|arr_out\[9\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[9\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[9\]\[1\]~73\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[9][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[9\]\[0\] card_controller:cartasM\|arr_out\[9\]\[0\]~_emulated card_controller:cartasM\|arr_out\[9\]\[0\]~77 " "Register \"card_controller:cartasM\|arr_out\[9\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[9\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[9\]\[0\]~77\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[10\]\[1\] card_controller:cartasM\|arr_out\[10\]\[1\]~_emulated card_controller:cartasM\|arr_out\[10\]\[1\]~81 " "Register \"card_controller:cartasM\|arr_out\[10\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[10\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[10\]\[1\]~81\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[10][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[10\]\[0\] card_controller:cartasM\|arr_out\[10\]\[0\]~_emulated card_controller:cartasM\|arr_out\[10\]\[0\]~85 " "Register \"card_controller:cartasM\|arr_out\[10\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[10\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[10\]\[0\]~85\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[11\]\[1\] card_controller:cartasM\|arr_out\[11\]\[1\]~_emulated card_controller:cartasM\|arr_out\[11\]\[1\]~89 " "Register \"card_controller:cartasM\|arr_out\[11\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[11\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[11\]\[1\]~89\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[11][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[11\]\[0\] card_controller:cartasM\|arr_out\[11\]\[0\]~_emulated card_controller:cartasM\|arr_out\[11\]\[0\]~93 " "Register \"card_controller:cartasM\|arr_out\[11\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[11\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[11\]\[0\]~93\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[12\]\[1\] card_controller:cartasM\|arr_out\[12\]\[1\]~_emulated card_controller:cartasM\|arr_out\[12\]\[1\]~97 " "Register \"card_controller:cartasM\|arr_out\[12\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[12\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[12\]\[1\]~97\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[12][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[12\]\[0\] card_controller:cartasM\|arr_out\[12\]\[0\]~_emulated card_controller:cartasM\|arr_out\[12\]\[0\]~101 " "Register \"card_controller:cartasM\|arr_out\[12\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[12\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[12\]\[0\]~101\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[13\]\[1\] card_controller:cartasM\|arr_out\[13\]\[1\]~_emulated card_controller:cartasM\|arr_out\[13\]\[1\]~105 " "Register \"card_controller:cartasM\|arr_out\[13\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[13\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[13\]\[1\]~105\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[13][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[13\]\[0\] card_controller:cartasM\|arr_out\[13\]\[0\]~_emulated card_controller:cartasM\|arr_out\[13\]\[0\]~109 " "Register \"card_controller:cartasM\|arr_out\[13\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[13\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[13\]\[0\]~109\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[14\]\[1\] card_controller:cartasM\|arr_out\[14\]\[1\]~_emulated card_controller:cartasM\|arr_out\[14\]\[1\]~113 " "Register \"card_controller:cartasM\|arr_out\[14\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[14\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[14\]\[1\]~113\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[14][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[14\]\[0\] card_controller:cartasM\|arr_out\[14\]\[0\]~_emulated card_controller:cartasM\|arr_out\[14\]\[0\]~117 " "Register \"card_controller:cartasM\|arr_out\[14\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[14\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[14\]\[0\]~117\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[15\]\[0\] card_controller:cartasM\|arr_out\[15\]\[0\]~_emulated card_controller:cartasM\|arr_out\[15\]\[0\]~121 " "Register \"card_controller:cartasM\|arr_out\[15\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[15\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[15\]\[0\]~121\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[15\]\[1\] card_controller:cartasM\|arr_out\[15\]\[1\]~_emulated card_controller:cartasM\|arr_out\[15\]\[1\]~125 " "Register \"card_controller:cartasM\|arr_out\[15\]\[1\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[15\]\[1\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[15\]\[1\]~125\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[15][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[0\]\[4\] card_controller:cartasM\|arr_out\[0\]\[4\]~_emulated card_controller:cartasM\|arr_out\[0\]\[4\]~129 " "Register \"card_controller:cartasM\|arr_out\[0\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[0\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[0\]\[4\]~129\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[0\]\[3\] card_controller:cartasM\|arr_out\[0\]\[3\]~_emulated card_controller:cartasM\|arr_out\[0\]\[3\]~133 " "Register \"card_controller:cartasM\|arr_out\[0\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[0\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[0\]\[3\]~133\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[1\]\[4\] card_controller:cartasM\|arr_out\[1\]\[4\]~_emulated card_controller:cartasM\|arr_out\[1\]\[4\]~137 " "Register \"card_controller:cartasM\|arr_out\[1\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[1\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[1\]\[4\]~137\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[1\]\[3\] card_controller:cartasM\|arr_out\[1\]\[3\]~_emulated card_controller:cartasM\|arr_out\[1\]\[3\]~141 " "Register \"card_controller:cartasM\|arr_out\[1\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[1\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[1\]\[3\]~141\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[2\]\[4\] card_controller:cartasM\|arr_out\[2\]\[4\]~_emulated card_controller:cartasM\|arr_out\[2\]\[4\]~145 " "Register \"card_controller:cartasM\|arr_out\[2\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[2\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[2\]\[4\]~145\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[2\]\[3\] card_controller:cartasM\|arr_out\[2\]\[3\]~_emulated card_controller:cartasM\|arr_out\[2\]\[3\]~149 " "Register \"card_controller:cartasM\|arr_out\[2\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[2\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[2\]\[3\]~149\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[3\]\[4\] card_controller:cartasM\|arr_out\[3\]\[4\]~_emulated card_controller:cartasM\|arr_out\[3\]\[4\]~153 " "Register \"card_controller:cartasM\|arr_out\[3\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[3\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[3\]\[4\]~153\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[3\]\[3\] card_controller:cartasM\|arr_out\[3\]\[3\]~_emulated card_controller:cartasM\|arr_out\[3\]\[3\]~157 " "Register \"card_controller:cartasM\|arr_out\[3\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[3\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[3\]\[3\]~157\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[4\]\[4\] card_controller:cartasM\|arr_out\[4\]\[4\]~_emulated card_controller:cartasM\|arr_out\[4\]\[4\]~161 " "Register \"card_controller:cartasM\|arr_out\[4\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[4\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[4\]\[4\]~161\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[4][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[4\]\[3\] card_controller:cartasM\|arr_out\[4\]\[3\]~_emulated card_controller:cartasM\|arr_out\[4\]\[3\]~165 " "Register \"card_controller:cartasM\|arr_out\[4\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[4\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[4\]\[3\]~165\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[4][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[5\]\[4\] card_controller:cartasM\|arr_out\[5\]\[4\]~_emulated card_controller:cartasM\|arr_out\[5\]\[4\]~169 " "Register \"card_controller:cartasM\|arr_out\[5\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[5\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[5\]\[4\]~169\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[5][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[5\]\[3\] card_controller:cartasM\|arr_out\[5\]\[3\]~_emulated card_controller:cartasM\|arr_out\[5\]\[3\]~173 " "Register \"card_controller:cartasM\|arr_out\[5\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[5\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[5\]\[3\]~173\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[5][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[6\]\[4\] card_controller:cartasM\|arr_out\[6\]\[4\]~_emulated card_controller:cartasM\|arr_out\[6\]\[4\]~177 " "Register \"card_controller:cartasM\|arr_out\[6\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[6\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[6\]\[4\]~177\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[6][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[6\]\[3\] card_controller:cartasM\|arr_out\[6\]\[3\]~_emulated card_controller:cartasM\|arr_out\[6\]\[3\]~181 " "Register \"card_controller:cartasM\|arr_out\[6\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[6\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[6\]\[3\]~181\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[6][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[7\]\[4\] card_controller:cartasM\|arr_out\[7\]\[4\]~_emulated card_controller:cartasM\|arr_out\[7\]\[4\]~185 " "Register \"card_controller:cartasM\|arr_out\[7\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[7\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[7\]\[4\]~185\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[7][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[7\]\[3\] card_controller:cartasM\|arr_out\[7\]\[3\]~_emulated card_controller:cartasM\|arr_out\[7\]\[3\]~189 " "Register \"card_controller:cartasM\|arr_out\[7\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[7\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[7\]\[3\]~189\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[7][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[8\]\[4\] card_controller:cartasM\|arr_out\[8\]\[4\]~_emulated card_controller:cartasM\|arr_out\[8\]\[4\]~193 " "Register \"card_controller:cartasM\|arr_out\[8\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[8\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[8\]\[4\]~193\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[8][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[8\]\[3\] card_controller:cartasM\|arr_out\[8\]\[3\]~_emulated card_controller:cartasM\|arr_out\[8\]\[3\]~197 " "Register \"card_controller:cartasM\|arr_out\[8\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[8\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[8\]\[3\]~197\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[8][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[9\]\[4\] card_controller:cartasM\|arr_out\[9\]\[4\]~_emulated card_controller:cartasM\|arr_out\[9\]\[4\]~201 " "Register \"card_controller:cartasM\|arr_out\[9\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[9\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[9\]\[4\]~201\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[9][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[9\]\[3\] card_controller:cartasM\|arr_out\[9\]\[3\]~_emulated card_controller:cartasM\|arr_out\[9\]\[3\]~205 " "Register \"card_controller:cartasM\|arr_out\[9\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[9\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[9\]\[3\]~205\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[9][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[10\]\[4\] card_controller:cartasM\|arr_out\[10\]\[4\]~_emulated card_controller:cartasM\|arr_out\[10\]\[4\]~209 " "Register \"card_controller:cartasM\|arr_out\[10\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[10\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[10\]\[4\]~209\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[10][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[10\]\[3\] card_controller:cartasM\|arr_out\[10\]\[3\]~_emulated card_controller:cartasM\|arr_out\[10\]\[3\]~213 " "Register \"card_controller:cartasM\|arr_out\[10\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[10\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[10\]\[3\]~213\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[10][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[11\]\[4\] card_controller:cartasM\|arr_out\[11\]\[4\]~_emulated card_controller:cartasM\|arr_out\[11\]\[4\]~217 " "Register \"card_controller:cartasM\|arr_out\[11\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[11\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[11\]\[4\]~217\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[11][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[11\]\[3\] card_controller:cartasM\|arr_out\[11\]\[3\]~_emulated card_controller:cartasM\|arr_out\[11\]\[3\]~221 " "Register \"card_controller:cartasM\|arr_out\[11\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[11\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[11\]\[3\]~221\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[11][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[12\]\[4\] card_controller:cartasM\|arr_out\[12\]\[4\]~_emulated card_controller:cartasM\|arr_out\[12\]\[4\]~225 " "Register \"card_controller:cartasM\|arr_out\[12\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[12\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[12\]\[4\]~225\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[12][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[12\]\[3\] card_controller:cartasM\|arr_out\[12\]\[3\]~_emulated card_controller:cartasM\|arr_out\[12\]\[3\]~229 " "Register \"card_controller:cartasM\|arr_out\[12\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[12\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[12\]\[3\]~229\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[12][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[13\]\[4\] card_controller:cartasM\|arr_out\[13\]\[4\]~_emulated card_controller:cartasM\|arr_out\[13\]\[4\]~233 " "Register \"card_controller:cartasM\|arr_out\[13\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[13\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[13\]\[4\]~233\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[13][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[13\]\[3\] card_controller:cartasM\|arr_out\[13\]\[3\]~_emulated card_controller:cartasM\|arr_out\[13\]\[3\]~237 " "Register \"card_controller:cartasM\|arr_out\[13\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[13\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[13\]\[3\]~237\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[13][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[14\]\[4\] card_controller:cartasM\|arr_out\[14\]\[4\]~_emulated card_controller:cartasM\|arr_out\[14\]\[4\]~241 " "Register \"card_controller:cartasM\|arr_out\[14\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[14\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[14\]\[4\]~241\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[14][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[14\]\[3\] card_controller:cartasM\|arr_out\[14\]\[3\]~_emulated card_controller:cartasM\|arr_out\[14\]\[3\]~245 " "Register \"card_controller:cartasM\|arr_out\[14\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[14\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[14\]\[3\]~245\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[14][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[15\]\[4\] card_controller:cartasM\|arr_out\[15\]\[4\]~_emulated card_controller:cartasM\|arr_out\[15\]\[4\]~249 " "Register \"card_controller:cartasM\|arr_out\[15\]\[4\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[15\]\[4\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[15\]\[4\]~249\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[15][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[15\]\[3\] card_controller:cartasM\|arr_out\[15\]\[3\]~_emulated card_controller:cartasM\|arr_out\[15\]\[3\]~253 " "Register \"card_controller:cartasM\|arr_out\[15\]\[3\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[15\]\[3\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[15\]\[3\]~253\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[15][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[0\]\[2\] card_controller:cartasM\|arr_out\[0\]\[2\]~_emulated card_controller:cartasM\|arr_out\[0\]\[2\]~257 " "Register \"card_controller:cartasM\|arr_out\[0\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[0\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[0\]\[2\]~257\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[1\]\[2\] card_controller:cartasM\|arr_out\[1\]\[2\]~_emulated card_controller:cartasM\|arr_out\[1\]\[2\]~261 " "Register \"card_controller:cartasM\|arr_out\[1\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[1\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[1\]\[2\]~261\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[2\]\[2\] card_controller:cartasM\|arr_out\[2\]\[2\]~_emulated card_controller:cartasM\|arr_out\[2\]\[2\]~265 " "Register \"card_controller:cartasM\|arr_out\[2\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[2\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[2\]\[2\]~265\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[3\]\[2\] card_controller:cartasM\|arr_out\[3\]\[2\]~_emulated card_controller:cartasM\|arr_out\[3\]\[2\]~269 " "Register \"card_controller:cartasM\|arr_out\[3\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[3\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[3\]\[2\]~269\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[4\]\[2\] card_controller:cartasM\|arr_out\[4\]\[2\]~_emulated card_controller:cartasM\|arr_out\[4\]\[2\]~273 " "Register \"card_controller:cartasM\|arr_out\[4\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[4\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[4\]\[2\]~273\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[4][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[5\]\[2\] card_controller:cartasM\|arr_out\[5\]\[2\]~_emulated card_controller:cartasM\|arr_out\[5\]\[2\]~277 " "Register \"card_controller:cartasM\|arr_out\[5\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[5\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[5\]\[2\]~277\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[5][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[6\]\[2\] card_controller:cartasM\|arr_out\[6\]\[2\]~_emulated card_controller:cartasM\|arr_out\[6\]\[2\]~281 " "Register \"card_controller:cartasM\|arr_out\[6\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[6\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[6\]\[2\]~281\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[6][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[7\]\[2\] card_controller:cartasM\|arr_out\[7\]\[2\]~_emulated card_controller:cartasM\|arr_out\[7\]\[2\]~285 " "Register \"card_controller:cartasM\|arr_out\[7\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[7\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[7\]\[2\]~285\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[7][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[8\]\[2\] card_controller:cartasM\|arr_out\[8\]\[2\]~_emulated card_controller:cartasM\|arr_out\[8\]\[2\]~289 " "Register \"card_controller:cartasM\|arr_out\[8\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[8\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[8\]\[2\]~289\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[8][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[9\]\[2\] card_controller:cartasM\|arr_out\[9\]\[2\]~_emulated card_controller:cartasM\|arr_out\[9\]\[2\]~293 " "Register \"card_controller:cartasM\|arr_out\[9\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[9\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[9\]\[2\]~293\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[9][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[10\]\[2\] card_controller:cartasM\|arr_out\[10\]\[2\]~_emulated card_controller:cartasM\|arr_out\[10\]\[2\]~297 " "Register \"card_controller:cartasM\|arr_out\[10\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[10\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[10\]\[2\]~297\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[10][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[11\]\[2\] card_controller:cartasM\|arr_out\[11\]\[2\]~_emulated card_controller:cartasM\|arr_out\[11\]\[2\]~301 " "Register \"card_controller:cartasM\|arr_out\[11\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[11\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[11\]\[2\]~301\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[11][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[12\]\[2\] card_controller:cartasM\|arr_out\[12\]\[2\]~_emulated card_controller:cartasM\|arr_out\[12\]\[2\]~305 " "Register \"card_controller:cartasM\|arr_out\[12\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[12\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[12\]\[2\]~305\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[12][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[13\]\[2\] card_controller:cartasM\|arr_out\[13\]\[2\]~_emulated card_controller:cartasM\|arr_out\[13\]\[2\]~309 " "Register \"card_controller:cartasM\|arr_out\[13\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[13\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[13\]\[2\]~309\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[13][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[14\]\[2\] card_controller:cartasM\|arr_out\[14\]\[2\]~_emulated card_controller:cartasM\|arr_out\[14\]\[2\]~313 " "Register \"card_controller:cartasM\|arr_out\[14\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[14\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[14\]\[2\]~313\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[14][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[15\]\[2\] card_controller:cartasM\|arr_out\[15\]\[2\]~_emulated card_controller:cartasM\|arr_out\[15\]\[2\]~317 " "Register \"card_controller:cartasM\|arr_out\[15\]\[2\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[15\]\[2\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[15\]\[2\]~317\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760427355660 "|Top_Level_Memory|card_controller:cartasM|arr_out[15][2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1760427355660 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760427377002 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1760427388031 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/output_files/Memory_game.map.smsg " "Generated suppressed messages file C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/output_files/Memory_game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427388598 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760427390517 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760427390517 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CR " "No output dependent on input pin \"CR\"" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760427391771 "|Top_Level_Memory|CR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1760427391771 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31301 " "Implemented 31301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760427391839 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760427391839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31123 " "Implemented 31123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760427391839 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "112 " "Implemented 112 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1760427391839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760427391839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 675 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 675 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5266 " "Peak virtual memory: 5266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760427392007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 14 01:36:32 2025 " "Processing ended: Tue Oct 14 01:36:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760427392007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760427392007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760427392007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760427392007 ""}
