/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  reg [2:0] _02_;
  wire [2:0] _03_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [17:0] celloutsig_0_6z;
  wire [33:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_4z[1] & celloutsig_1_0z[3]);
  assign celloutsig_0_0z = !(in_data[53] ? in_data[3] : in_data[92]);
  assign celloutsig_1_9z = !(celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_8z);
  assign celloutsig_1_17z = !(celloutsig_1_14z[9] ? celloutsig_1_10z : in_data[171]);
  assign celloutsig_0_8z = !(celloutsig_0_6z[0] ? celloutsig_0_7z[22] : _00_);
  assign celloutsig_0_9z = !(celloutsig_0_3z[1] ? celloutsig_0_4z[0] : celloutsig_0_7z[10]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[2] | celloutsig_1_0z[3]) & (celloutsig_1_1z | celloutsig_1_0z[1]));
  assign celloutsig_1_19z = ~((celloutsig_1_8z | in_data[132]) & (celloutsig_1_5z | celloutsig_1_17z));
  assign celloutsig_0_12z = ~((celloutsig_0_0z | celloutsig_0_9z) & (celloutsig_0_6z[0] | celloutsig_0_6z[13]));
  assign celloutsig_1_1z = celloutsig_1_0z[3] | ~(celloutsig_1_0z[1]);
  assign celloutsig_1_6z = celloutsig_1_1z | ~(celloutsig_1_0z[3]);
  reg [2:0] _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 3'h0;
    else _15_ <= { celloutsig_0_3z[1], celloutsig_0_0z, celloutsig_0_1z };
  assign { _03_[2], _00_, _03_[0] } = _15_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 3'h0;
    else _02_ <= celloutsig_1_0z[2:0];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { in_data[73], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[152:149] & in_data[139:136];
  assign celloutsig_1_8z = { celloutsig_1_4z[3:1], celloutsig_1_1z, celloutsig_1_7z } > in_data[117:113];
  assign celloutsig_0_52z = celloutsig_0_3z[4:1] <= { celloutsig_0_11z[2:1], celloutsig_0_22z, celloutsig_0_15z };
  assign celloutsig_0_22z = { _01_[2:1], celloutsig_0_4z } || { in_data[17:16], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_10z = { in_data[110:104], celloutsig_1_4z[4:1], celloutsig_1_1z, celloutsig_1_2z } < { celloutsig_1_0z[1:0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_4z[4:1], celloutsig_1_1z } < in_data[184:171];
  assign celloutsig_0_15z = { celloutsig_0_10z[2], _01_ } < { celloutsig_0_11z[1:0], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_1_11z = in_data[122] & ~(celloutsig_1_4z[2]);
  assign celloutsig_0_3z = { _01_, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[33:30] };
  assign celloutsig_1_4z[4:1] = celloutsig_1_2z ? celloutsig_1_0z : { celloutsig_1_0z[1:0], 1'h0, celloutsig_1_3z };
  assign celloutsig_0_11z = _01_[2] ? { celloutsig_0_6z[11:9], celloutsig_0_8z } : { celloutsig_0_3z[4:2], celloutsig_0_9z };
  assign celloutsig_0_51z = | celloutsig_0_10z[7:4];
  assign celloutsig_1_12z = | { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_7z = ^ { celloutsig_1_0z[3], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_18z = ^ { celloutsig_1_14z[4], celloutsig_1_12z, _02_, celloutsig_1_13z };
  assign celloutsig_1_14z = { celloutsig_1_0z[3:1], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_4z[4:1], celloutsig_1_1z } <<< { celloutsig_1_4z[4:1], celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_12z };
  assign celloutsig_0_4z = _01_ >>> { celloutsig_0_3z[4], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = { in_data[56:47], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z } >>> { in_data[27:24], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_7z = { in_data[28:10], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } >>> { celloutsig_0_6z[16:10], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, _01_ };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_9z, _01_, celloutsig_0_4z, celloutsig_0_8z } >>> in_data[92:84];
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_1z) | in_data[191]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[64]) | celloutsig_0_0z);
  assign _03_[1] = _00_;
  assign celloutsig_1_4z[0] = celloutsig_1_1z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
