<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="EXP3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HD.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="HD.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="HD.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="HD_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HD_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logic_circuit2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="logic_circuit2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="logic_circuit2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logic_circuit2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="logic_circuit2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="logic_circuit2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logic_circuit2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="verilogcode.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="verilogcode.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="verilogcode.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="verilogcode_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="verilogcode_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1725862265" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1725862265">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1725863781" xil_pn:in_ck="3049610141206524505" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1725863781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="HD.v"/>
      <outfile xil_pn:name="HDL.v"/>
      <outfile xil_pn:name="logic_circuit2.v"/>
      <outfile xil_pn:name="verilogcode.v"/>
    </transform>
    <transform xil_pn:end_ts="1725863783" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2833833178994731159" xil_pn:start_ts="1725863783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725863783" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1667249301916223777" xil_pn:start_ts="1725863783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725862269" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3755218122887070615" xil_pn:start_ts="1725862269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725863783" xil_pn:in_ck="3049610141206524505" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1725863783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="HD.v"/>
      <outfile xil_pn:name="HDL.v"/>
      <outfile xil_pn:name="logic_circuit2.v"/>
      <outfile xil_pn:name="verilogcode.v"/>
    </transform>
    <transform xil_pn:end_ts="1725863785" xil_pn:in_ck="3049610141206524505" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-829839097178585554" xil_pn:start_ts="1725863783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="logic_circuit2_beh.prj"/>
      <outfile xil_pn:name="logic_circuit2_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1725863785" xil_pn:in_ck="-8272635887187067682" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5194492510506555727" xil_pn:start_ts="1725863785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="logic_circuit2_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
