// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="mq_iNTT_mq_iNTT,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=2628,HLS_SYN_LUT=3638,HLS_VERSION=2022_1}" *)

module mq_iNTT (
        ap_clk,
        ap_rst_n,
        m_axi_gmemo_AWVALID,
        m_axi_gmemo_AWREADY,
        m_axi_gmemo_AWADDR,
        m_axi_gmemo_AWID,
        m_axi_gmemo_AWLEN,
        m_axi_gmemo_AWSIZE,
        m_axi_gmemo_AWBURST,
        m_axi_gmemo_AWLOCK,
        m_axi_gmemo_AWCACHE,
        m_axi_gmemo_AWPROT,
        m_axi_gmemo_AWQOS,
        m_axi_gmemo_AWREGION,
        m_axi_gmemo_AWUSER,
        m_axi_gmemo_WVALID,
        m_axi_gmemo_WREADY,
        m_axi_gmemo_WDATA,
        m_axi_gmemo_WSTRB,
        m_axi_gmemo_WLAST,
        m_axi_gmemo_WID,
        m_axi_gmemo_WUSER,
        m_axi_gmemo_ARVALID,
        m_axi_gmemo_ARREADY,
        m_axi_gmemo_ARADDR,
        m_axi_gmemo_ARID,
        m_axi_gmemo_ARLEN,
        m_axi_gmemo_ARSIZE,
        m_axi_gmemo_ARBURST,
        m_axi_gmemo_ARLOCK,
        m_axi_gmemo_ARCACHE,
        m_axi_gmemo_ARPROT,
        m_axi_gmemo_ARQOS,
        m_axi_gmemo_ARREGION,
        m_axi_gmemo_ARUSER,
        m_axi_gmemo_RVALID,
        m_axi_gmemo_RREADY,
        m_axi_gmemo_RDATA,
        m_axi_gmemo_RLAST,
        m_axi_gmemo_RID,
        m_axi_gmemo_RUSER,
        m_axi_gmemo_RRESP,
        m_axi_gmemo_BVALID,
        m_axi_gmemo_BREADY,
        m_axi_gmemo_BRESP,
        m_axi_gmemo_BID,
        m_axi_gmemo_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEMO_ID_WIDTH = 1;
parameter    C_M_AXI_GMEMO_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEMO_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEMO_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEMO_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEMO_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEMO_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEMO_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEMO_USER_VALUE = 0;
parameter    C_M_AXI_GMEMO_PROT_VALUE = 0;
parameter    C_M_AXI_GMEMO_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEMO_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmemo_AWVALID;
input   m_axi_gmemo_AWREADY;
output  [C_M_AXI_GMEMO_ADDR_WIDTH - 1:0] m_axi_gmemo_AWADDR;
output  [C_M_AXI_GMEMO_ID_WIDTH - 1:0] m_axi_gmemo_AWID;
output  [7:0] m_axi_gmemo_AWLEN;
output  [2:0] m_axi_gmemo_AWSIZE;
output  [1:0] m_axi_gmemo_AWBURST;
output  [1:0] m_axi_gmemo_AWLOCK;
output  [3:0] m_axi_gmemo_AWCACHE;
output  [2:0] m_axi_gmemo_AWPROT;
output  [3:0] m_axi_gmemo_AWQOS;
output  [3:0] m_axi_gmemo_AWREGION;
output  [C_M_AXI_GMEMO_AWUSER_WIDTH - 1:0] m_axi_gmemo_AWUSER;
output   m_axi_gmemo_WVALID;
input   m_axi_gmemo_WREADY;
output  [C_M_AXI_GMEMO_DATA_WIDTH - 1:0] m_axi_gmemo_WDATA;
output  [C_M_AXI_GMEMO_WSTRB_WIDTH - 1:0] m_axi_gmemo_WSTRB;
output   m_axi_gmemo_WLAST;
output  [C_M_AXI_GMEMO_ID_WIDTH - 1:0] m_axi_gmemo_WID;
output  [C_M_AXI_GMEMO_WUSER_WIDTH - 1:0] m_axi_gmemo_WUSER;
output   m_axi_gmemo_ARVALID;
input   m_axi_gmemo_ARREADY;
output  [C_M_AXI_GMEMO_ADDR_WIDTH - 1:0] m_axi_gmemo_ARADDR;
output  [C_M_AXI_GMEMO_ID_WIDTH - 1:0] m_axi_gmemo_ARID;
output  [7:0] m_axi_gmemo_ARLEN;
output  [2:0] m_axi_gmemo_ARSIZE;
output  [1:0] m_axi_gmemo_ARBURST;
output  [1:0] m_axi_gmemo_ARLOCK;
output  [3:0] m_axi_gmemo_ARCACHE;
output  [2:0] m_axi_gmemo_ARPROT;
output  [3:0] m_axi_gmemo_ARQOS;
output  [3:0] m_axi_gmemo_ARREGION;
output  [C_M_AXI_GMEMO_ARUSER_WIDTH - 1:0] m_axi_gmemo_ARUSER;
input   m_axi_gmemo_RVALID;
output   m_axi_gmemo_RREADY;
input  [C_M_AXI_GMEMO_DATA_WIDTH - 1:0] m_axi_gmemo_RDATA;
input   m_axi_gmemo_RLAST;
input  [C_M_AXI_GMEMO_ID_WIDTH - 1:0] m_axi_gmemo_RID;
input  [C_M_AXI_GMEMO_RUSER_WIDTH - 1:0] m_axi_gmemo_RUSER;
input  [1:0] m_axi_gmemo_RRESP;
input   m_axi_gmemo_BVALID;
output   m_axi_gmemo_BREADY;
input  [1:0] m_axi_gmemo_BRESP;
input  [C_M_AXI_GMEMO_ID_WIDTH - 1:0] m_axi_gmemo_BID;
input  [C_M_AXI_GMEMO_BUSER_WIDTH - 1:0] m_axi_gmemo_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] a;
wire   [31:0] logn;
wire   [9:0] iGMb_address0;
reg    iGMb_ce0;
wire   [13:0] iGMb_q0;
reg   [63:0] a_read_reg_316;
wire   [63:0] m_7_fu_183_p2;
reg   [63:0] m_7_reg_328;
wire   [62:0] hm_fu_221_p4;
reg   [62:0] hm_reg_340;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln554_fu_215_p2;
wire   [63:0] zext_ln557_fu_231_p1;
reg   [63:0] zext_ln557_reg_345;
reg   [9:0] trunc_ln_reg_350;
wire   [62:0] trunc_ln558_fu_245_p1;
reg   [62:0] trunc_ln558_reg_355;
wire   [63:0] dt_fu_249_p2;
reg   [63:0] dt_reg_360;
wire   [62:0] i_1_fu_260_p2;
reg   [62:0] i_1_reg_370;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln559_fu_255_p2;
wire   [63:0] j1_fu_280_p2;
reg   [63:0] j1_reg_380;
wire   [63:0] add_ln559_fu_285_p2;
reg   [63:0] add_ln559_reg_385;
reg   [13:0] s_reg_390;
wire    ap_CS_fsm_state4;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_start;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_done;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_idle;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_ready;
wire   [30:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ni_2_cast7_out;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ni_2_cast7_out_ap_vld;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_start;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_done;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_idle;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_ready;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWVALID;
wire   [63:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWADDR;
wire   [0:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWID;
wire   [31:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWLEN;
wire   [2:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWSIZE;
wire   [1:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWBURST;
wire   [1:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWLOCK;
wire   [3:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWCACHE;
wire   [2:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWPROT;
wire   [3:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWQOS;
wire   [3:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWREGION;
wire   [0:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWUSER;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_WVALID;
wire   [15:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_WDATA;
wire   [1:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_WSTRB;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_WLAST;
wire   [0:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_WID;
wire   [0:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_WUSER;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARVALID;
wire   [63:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARADDR;
wire   [0:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARID;
wire   [31:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARLEN;
wire   [2:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARSIZE;
wire   [1:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARBURST;
wire   [1:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARLOCK;
wire   [3:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARCACHE;
wire   [2:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARPROT;
wire   [3:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARQOS;
wire   [3:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARREGION;
wire   [0:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARUSER;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_RREADY;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_BREADY;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_start;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_done;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_idle;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_ready;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWVALID;
wire   [63:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWADDR;
wire   [0:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWID;
wire   [31:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWLEN;
wire   [2:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWSIZE;
wire   [1:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWBURST;
wire   [1:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWLOCK;
wire   [3:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWCACHE;
wire   [2:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWPROT;
wire   [3:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWQOS;
wire   [3:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWREGION;
wire   [0:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWUSER;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_WVALID;
wire   [15:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_WDATA;
wire   [1:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_WSTRB;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_WLAST;
wire   [0:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_WID;
wire   [0:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_WUSER;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARVALID;
wire   [63:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARADDR;
wire   [0:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARID;
wire   [31:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARLEN;
wire   [2:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARSIZE;
wire   [1:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARBURST;
wire   [1:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARLOCK;
wire   [3:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARCACHE;
wire   [2:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARPROT;
wire   [3:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARQOS;
wire   [3:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARREGION;
wire   [0:0] grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARUSER;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_RREADY;
wire    grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_BREADY;
reg    gmemo_AWVALID;
wire    gmemo_AWREADY;
reg   [63:0] gmemo_AWADDR;
reg   [31:0] gmemo_AWLEN;
reg    gmemo_WVALID;
wire    gmemo_WREADY;
reg   [15:0] gmemo_WDATA;
reg   [1:0] gmemo_WSTRB;
reg    gmemo_ARVALID;
wire    gmemo_ARREADY;
reg   [63:0] gmemo_ARADDR;
reg   [31:0] gmemo_ARLEN;
wire    gmemo_RVALID;
reg    gmemo_RREADY;
wire   [15:0] gmemo_RDATA;
wire   [9:0] gmemo_RFIFONUM;
wire    gmemo_BVALID;
reg    gmemo_BREADY;
reg   [63:0] indvars_iv_reg_117;
wire    ap_CS_fsm_state5;
reg   [63:0] j1_2_reg_127;
reg   [62:0] i_reg_139;
reg    grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_start_reg;
reg    grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln564_fu_275_p1;
reg   [63:0] m_fu_80;
reg   [63:0] t_fu_84;
wire   [63:0] zext_ln551_fu_179_p1;
wire   [62:0] tmp_fu_205_p4;
wire   [9:0] trunc_ln559_fu_266_p1;
wire   [9:0] add_ln564_fu_270_p2;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_start_reg = 1'b0;
#0 grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_start_reg = 1'b0;
#0 grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_start_reg = 1'b0;
end

mq_iNTT_iGMb_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
iGMb_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iGMb_address0),
    .ce0(iGMb_ce0),
    .q0(iGMb_q0)
);

mq_iNTT_mq_iNTT_Pipeline_VITIS_LOOP_590_4 grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_start),
    .ap_done(grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_done),
    .ap_idle(grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_idle),
    .ap_ready(grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_ready),
    .m_9(m_7_reg_328),
    .ni_2_cast7_out(grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ni_2_cast7_out),
    .ni_2_cast7_out_ap_vld(grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ni_2_cast7_out_ap_vld)
);

mq_iNTT_mq_iNTT_Pipeline_VITIS_LOOP_565_3 grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_start),
    .ap_done(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_done),
    .ap_idle(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_idle),
    .ap_ready(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_ready),
    .m_axi_gmemo_AWVALID(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWVALID),
    .m_axi_gmemo_AWREADY(gmemo_AWREADY),
    .m_axi_gmemo_AWADDR(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWADDR),
    .m_axi_gmemo_AWID(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWID),
    .m_axi_gmemo_AWLEN(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWLEN),
    .m_axi_gmemo_AWSIZE(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWSIZE),
    .m_axi_gmemo_AWBURST(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWBURST),
    .m_axi_gmemo_AWLOCK(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWLOCK),
    .m_axi_gmemo_AWCACHE(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWCACHE),
    .m_axi_gmemo_AWPROT(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWPROT),
    .m_axi_gmemo_AWQOS(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWQOS),
    .m_axi_gmemo_AWREGION(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWREGION),
    .m_axi_gmemo_AWUSER(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWUSER),
    .m_axi_gmemo_WVALID(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_WVALID),
    .m_axi_gmemo_WREADY(gmemo_WREADY),
    .m_axi_gmemo_WDATA(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_WDATA),
    .m_axi_gmemo_WSTRB(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_WSTRB),
    .m_axi_gmemo_WLAST(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_WLAST),
    .m_axi_gmemo_WID(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_WID),
    .m_axi_gmemo_WUSER(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_WUSER),
    .m_axi_gmemo_ARVALID(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARVALID),
    .m_axi_gmemo_ARREADY(gmemo_ARREADY),
    .m_axi_gmemo_ARADDR(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARADDR),
    .m_axi_gmemo_ARID(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARID),
    .m_axi_gmemo_ARLEN(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARLEN),
    .m_axi_gmemo_ARSIZE(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARSIZE),
    .m_axi_gmemo_ARBURST(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARBURST),
    .m_axi_gmemo_ARLOCK(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARLOCK),
    .m_axi_gmemo_ARCACHE(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARCACHE),
    .m_axi_gmemo_ARPROT(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARPROT),
    .m_axi_gmemo_ARQOS(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARQOS),
    .m_axi_gmemo_ARREGION(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARREGION),
    .m_axi_gmemo_ARUSER(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARUSER),
    .m_axi_gmemo_RVALID(gmemo_RVALID),
    .m_axi_gmemo_RREADY(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_RREADY),
    .m_axi_gmemo_RDATA(gmemo_RDATA),
    .m_axi_gmemo_RLAST(1'b0),
    .m_axi_gmemo_RID(1'd0),
    .m_axi_gmemo_RFIFONUM(gmemo_RFIFONUM),
    .m_axi_gmemo_RUSER(1'd0),
    .m_axi_gmemo_RRESP(2'd0),
    .m_axi_gmemo_BVALID(gmemo_BVALID),
    .m_axi_gmemo_BREADY(grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_BREADY),
    .m_axi_gmemo_BRESP(2'd0),
    .m_axi_gmemo_BID(1'd0),
    .m_axi_gmemo_BUSER(1'd0),
    .j1_2(j1_2_reg_127),
    .indvars_iv(indvars_iv_reg_117),
    .a(a_read_reg_316),
    .tmp(trunc_ln558_reg_355),
    .zext_ln564_1(s_reg_390)
);

mq_iNTT_mq_iNTT_Pipeline_VITIS_LOOP_593_5 grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_start),
    .ap_done(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_done),
    .ap_idle(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_idle),
    .ap_ready(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_ready),
    .m_axi_gmemo_AWVALID(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWVALID),
    .m_axi_gmemo_AWREADY(gmemo_AWREADY),
    .m_axi_gmemo_AWADDR(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWADDR),
    .m_axi_gmemo_AWID(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWID),
    .m_axi_gmemo_AWLEN(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWLEN),
    .m_axi_gmemo_AWSIZE(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWSIZE),
    .m_axi_gmemo_AWBURST(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWBURST),
    .m_axi_gmemo_AWLOCK(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWLOCK),
    .m_axi_gmemo_AWCACHE(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWCACHE),
    .m_axi_gmemo_AWPROT(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWPROT),
    .m_axi_gmemo_AWQOS(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWQOS),
    .m_axi_gmemo_AWREGION(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWREGION),
    .m_axi_gmemo_AWUSER(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWUSER),
    .m_axi_gmemo_WVALID(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_WVALID),
    .m_axi_gmemo_WREADY(gmemo_WREADY),
    .m_axi_gmemo_WDATA(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_WDATA),
    .m_axi_gmemo_WSTRB(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_WSTRB),
    .m_axi_gmemo_WLAST(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_WLAST),
    .m_axi_gmemo_WID(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_WID),
    .m_axi_gmemo_WUSER(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_WUSER),
    .m_axi_gmemo_ARVALID(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARVALID),
    .m_axi_gmemo_ARREADY(gmemo_ARREADY),
    .m_axi_gmemo_ARADDR(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARADDR),
    .m_axi_gmemo_ARID(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARID),
    .m_axi_gmemo_ARLEN(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARLEN),
    .m_axi_gmemo_ARSIZE(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARSIZE),
    .m_axi_gmemo_ARBURST(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARBURST),
    .m_axi_gmemo_ARLOCK(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARLOCK),
    .m_axi_gmemo_ARCACHE(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARCACHE),
    .m_axi_gmemo_ARPROT(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARPROT),
    .m_axi_gmemo_ARQOS(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARQOS),
    .m_axi_gmemo_ARREGION(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARREGION),
    .m_axi_gmemo_ARUSER(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARUSER),
    .m_axi_gmemo_RVALID(gmemo_RVALID),
    .m_axi_gmemo_RREADY(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_RREADY),
    .m_axi_gmemo_RDATA(gmemo_RDATA),
    .m_axi_gmemo_RLAST(1'b0),
    .m_axi_gmemo_RID(1'd0),
    .m_axi_gmemo_RFIFONUM(gmemo_RFIFONUM),
    .m_axi_gmemo_RUSER(1'd0),
    .m_axi_gmemo_RRESP(2'd0),
    .m_axi_gmemo_BVALID(gmemo_BVALID),
    .m_axi_gmemo_BREADY(grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_BREADY),
    .m_axi_gmemo_BRESP(2'd0),
    .m_axi_gmemo_BID(1'd0),
    .m_axi_gmemo_BUSER(1'd0),
    .m_9(m_7_reg_328),
    .a(a_read_reg_316),
    .ni_2_cast7_reload(grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ni_2_cast7_out)
);

mq_iNTT_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .a(a),
    .logn(logn),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

mq_iNTT_gmemo_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEMO_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEMO_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEMO_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEMO_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEMO_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEMO_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEMO_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEMO_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEMO_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEMO_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEMO_CACHE_VALUE ),
    .USER_DW( 16 ),
    .USER_AW( 64 ))
gmemo_m_axi_U(
    .AWVALID(m_axi_gmemo_AWVALID),
    .AWREADY(m_axi_gmemo_AWREADY),
    .AWADDR(m_axi_gmemo_AWADDR),
    .AWID(m_axi_gmemo_AWID),
    .AWLEN(m_axi_gmemo_AWLEN),
    .AWSIZE(m_axi_gmemo_AWSIZE),
    .AWBURST(m_axi_gmemo_AWBURST),
    .AWLOCK(m_axi_gmemo_AWLOCK),
    .AWCACHE(m_axi_gmemo_AWCACHE),
    .AWPROT(m_axi_gmemo_AWPROT),
    .AWQOS(m_axi_gmemo_AWQOS),
    .AWREGION(m_axi_gmemo_AWREGION),
    .AWUSER(m_axi_gmemo_AWUSER),
    .WVALID(m_axi_gmemo_WVALID),
    .WREADY(m_axi_gmemo_WREADY),
    .WDATA(m_axi_gmemo_WDATA),
    .WSTRB(m_axi_gmemo_WSTRB),
    .WLAST(m_axi_gmemo_WLAST),
    .WID(m_axi_gmemo_WID),
    .WUSER(m_axi_gmemo_WUSER),
    .ARVALID(m_axi_gmemo_ARVALID),
    .ARREADY(m_axi_gmemo_ARREADY),
    .ARADDR(m_axi_gmemo_ARADDR),
    .ARID(m_axi_gmemo_ARID),
    .ARLEN(m_axi_gmemo_ARLEN),
    .ARSIZE(m_axi_gmemo_ARSIZE),
    .ARBURST(m_axi_gmemo_ARBURST),
    .ARLOCK(m_axi_gmemo_ARLOCK),
    .ARCACHE(m_axi_gmemo_ARCACHE),
    .ARPROT(m_axi_gmemo_ARPROT),
    .ARQOS(m_axi_gmemo_ARQOS),
    .ARREGION(m_axi_gmemo_ARREGION),
    .ARUSER(m_axi_gmemo_ARUSER),
    .RVALID(m_axi_gmemo_RVALID),
    .RREADY(m_axi_gmemo_RREADY),
    .RDATA(m_axi_gmemo_RDATA),
    .RLAST(m_axi_gmemo_RLAST),
    .RID(m_axi_gmemo_RID),
    .RUSER(m_axi_gmemo_RUSER),
    .RRESP(m_axi_gmemo_RRESP),
    .BVALID(m_axi_gmemo_BVALID),
    .BREADY(m_axi_gmemo_BREADY),
    .BRESP(m_axi_gmemo_BRESP),
    .BID(m_axi_gmemo_BID),
    .BUSER(m_axi_gmemo_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmemo_ARVALID),
    .I_ARREADY(gmemo_ARREADY),
    .I_ARADDR(gmemo_ARADDR),
    .I_ARLEN(gmemo_ARLEN),
    .I_RVALID(gmemo_RVALID),
    .I_RREADY(gmemo_RREADY),
    .I_RDATA(gmemo_RDATA),
    .I_RFIFONUM(gmemo_RFIFONUM),
    .I_AWVALID(gmemo_AWVALID),
    .I_AWREADY(gmemo_AWREADY),
    .I_AWADDR(gmemo_AWADDR),
    .I_AWLEN(gmemo_AWLEN),
    .I_WVALID(gmemo_WVALID),
    .I_WREADY(gmemo_WREADY),
    .I_WDATA(gmemo_WDATA),
    .I_WSTRB(gmemo_WSTRB),
    .I_BVALID(gmemo_BVALID),
    .I_BREADY(gmemo_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_start_reg <= 1'b1;
        end else if ((grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_ready == 1'b1)) begin
            grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln554_fu_215_p2 == 1'd1))) begin
            grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_start_reg <= 1'b1;
        end else if ((grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_ready == 1'b1)) begin
            grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_start_reg <= 1'b1;
        end else if ((grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_ready == 1'b1)) begin
            grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln554_fu_215_p2 == 1'd0))) begin
        i_reg_139 <= 63'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_done == 1'b1))) begin
        i_reg_139 <= i_1_reg_370;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln554_fu_215_p2 == 1'd0))) begin
        indvars_iv_reg_117 <= t_fu_84;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_done == 1'b1))) begin
        indvars_iv_reg_117 <= add_ln559_reg_385;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln554_fu_215_p2 == 1'd0))) begin
        j1_2_reg_127 <= 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_done == 1'b1))) begin
        j1_2_reg_127 <= j1_reg_380;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        m_fu_80 <= m_7_fu_183_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln559_fu_255_p2 == 1'd1))) begin
        m_fu_80 <= zext_ln557_reg_345;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        t_fu_84 <= 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln559_fu_255_p2 == 1'd1))) begin
        t_fu_84 <= dt_reg_360;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        a_read_reg_316 <= a;
        m_7_reg_328 <= m_7_fu_183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln559_fu_255_p2 == 1'd0))) begin
        add_ln559_reg_385 <= add_ln559_fu_285_p2;
        j1_reg_380 <= j1_fu_280_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln554_fu_215_p2 == 1'd0))) begin
        dt_reg_360[63 : 1] <= dt_fu_249_p2[63 : 1];
        hm_reg_340 <= {{m_fu_80[63:1]}};
        trunc_ln558_reg_355 <= trunc_ln558_fu_245_p1;
        trunc_ln_reg_350 <= {{m_fu_80[10:1]}};
        zext_ln557_reg_345[62 : 0] <= zext_ln557_fu_231_p1[62 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_1_reg_370 <= i_1_fu_260_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        s_reg_390 <= iGMb_q0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmemo_ARADDR = grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmemo_ARADDR = grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARADDR;
    end else begin
        gmemo_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmemo_ARLEN = grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmemo_ARLEN = grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARLEN;
    end else begin
        gmemo_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmemo_ARVALID = grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmemo_ARVALID = grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_ARVALID;
    end else begin
        gmemo_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmemo_AWADDR = grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmemo_AWADDR = grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWADDR;
    end else begin
        gmemo_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmemo_AWLEN = grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmemo_AWLEN = grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWLEN;
    end else begin
        gmemo_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmemo_AWVALID = grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmemo_AWVALID = grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_AWVALID;
    end else begin
        gmemo_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmemo_BREADY = grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmemo_BREADY = grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_BREADY;
    end else begin
        gmemo_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmemo_RREADY = grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmemo_RREADY = grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_RREADY;
    end else begin
        gmemo_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmemo_WDATA = grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmemo_WDATA = grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_WDATA;
    end else begin
        gmemo_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmemo_WSTRB = grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmemo_WSTRB = grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_WSTRB;
    end else begin
        gmemo_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmemo_WVALID = grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_m_axi_gmemo_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmemo_WVALID = grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_m_axi_gmemo_WVALID;
    end else begin
        gmemo_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        iGMb_ce0 = 1'b1;
    end else begin
        iGMb_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln554_fu_215_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln559_fu_255_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln559_fu_285_p2 = (dt_reg_360 + indvars_iv_reg_117);

assign add_ln564_fu_270_p2 = (trunc_ln559_fu_266_p1 + trunc_ln_reg_350);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign dt_fu_249_p2 = t_fu_84 << 64'd1;

assign grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_start = grp_mq_iNTT_Pipeline_VITIS_LOOP_565_3_fu_156_ap_start_reg;

assign grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_start = grp_mq_iNTT_Pipeline_VITIS_LOOP_590_4_fu_150_ap_start_reg;

assign grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_start = grp_mq_iNTT_Pipeline_VITIS_LOOP_593_5_fu_170_ap_start_reg;

assign hm_fu_221_p4 = {{m_fu_80[63:1]}};

assign iGMb_address0 = zext_ln564_fu_275_p1;

assign i_1_fu_260_p2 = (i_reg_139 + 63'd1);

assign icmp_ln554_fu_215_p2 = ((tmp_fu_205_p4 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln559_fu_255_p2 = ((i_reg_139 == hm_reg_340) ? 1'b1 : 1'b0);

assign j1_fu_280_p2 = (dt_reg_360 + j1_2_reg_127);

assign m_7_fu_183_p2 = 64'd1 << zext_ln551_fu_179_p1;

assign tmp_fu_205_p4 = {{m_fu_80[63:1]}};

assign trunc_ln558_fu_245_p1 = t_fu_84[62:0];

assign trunc_ln559_fu_266_p1 = i_reg_139[9:0];

assign zext_ln551_fu_179_p1 = logn;

assign zext_ln557_fu_231_p1 = hm_fu_221_p4;

assign zext_ln564_fu_275_p1 = add_ln564_fu_270_p2;

always @ (posedge ap_clk) begin
    zext_ln557_reg_345[63] <= 1'b0;
    dt_reg_360[0] <= 1'b0;
end

endmodule //mq_iNTT
