/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [17:0] _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [29:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = in_data[121] ? celloutsig_1_7z : in_data[151];
  assign celloutsig_0_15z = celloutsig_0_8z ? celloutsig_0_2z : celloutsig_0_10z[9];
  assign celloutsig_1_16z = !(_00_ ? celloutsig_1_13z : celloutsig_1_1z);
  assign celloutsig_0_22z = !(celloutsig_0_15z ? celloutsig_0_8z : 1'h0);
  assign celloutsig_1_1z = ~in_data[121];
  assign celloutsig_1_6z = celloutsig_1_5z[2] | celloutsig_1_5z[1];
  assign celloutsig_0_31z = celloutsig_0_7z | celloutsig_0_23z[1];
  assign celloutsig_0_4z = celloutsig_0_3z[2] ^ celloutsig_0_3z[4];
  assign celloutsig_1_11z = celloutsig_1_0z[6] ^ celloutsig_1_2z;
  assign celloutsig_1_17z = { celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_15z } + { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_23z = { celloutsig_0_2z, celloutsig_0_11z } + { celloutsig_0_14z[12:10], 6'h3f, celloutsig_0_0z, celloutsig_0_4z };
  reg [8:0] _14_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _14_ <= 9'h000;
    else _14_ <= { celloutsig_0_3z[8:1], celloutsig_0_5z };
  assign _01_[8:0] = _14_;
  reg [2:0] _15_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _15_ <= 3'h0;
    else _15_ <= { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z };
  assign { _02_[2], _00_, _02_[0] } = _15_;
  reg [6:0] _16_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _16_ <= 7'h00;
    else _16_ <= celloutsig_1_9z[10:4];
  assign out_data[102:96] = _16_;
  assign celloutsig_1_0z = in_data[174:161] & in_data[158:145];
  assign celloutsig_0_11z = { celloutsig_0_10z[9:4], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z } & { _01_[8:1], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_5z, celloutsig_1_4z } / { 1'h1, celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_0_13z = { _01_[4:1], celloutsig_0_4z, celloutsig_0_2z } / { 1'h1, in_data[48:47], celloutsig_0_0z, celloutsig_0_2z, in_data[0] };
  assign celloutsig_0_21z = celloutsig_0_10z[9:1] / { 2'h3, celloutsig_0_15z, celloutsig_0_18z };
  assign celloutsig_0_24z = { celloutsig_0_23z[3:2], celloutsig_0_10z } / { 1'h1, celloutsig_0_18z[4:0], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_1_13z = { celloutsig_1_0z[5:4], celloutsig_1_2z, celloutsig_1_8z } === { celloutsig_1_5z[1:0], celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_0_9z = { in_data[42:40], _01_[8:0] } === { celloutsig_0_3z[13:12], _01_[8:0], celloutsig_0_7z };
  assign celloutsig_1_7z = celloutsig_1_0z[9:1] || { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_15z = celloutsig_1_9z[12:0] || celloutsig_1_9z[12:0];
  assign celloutsig_0_1z = in_data[52] & ~(celloutsig_0_0z);
  assign celloutsig_0_3z = { in_data[64:56], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } * in_data[93:80];
  assign celloutsig_0_5z = { celloutsig_0_3z[12:1], celloutsig_0_3z } != { in_data[38:15], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[40:34] != { in_data[23:20], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_10z = ~ { _01_[8:0], celloutsig_0_8z };
  assign celloutsig_0_26z = ~ { _01_[8:5], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_3z = { celloutsig_1_0z[7:1], celloutsig_1_2z, celloutsig_1_2z } | { in_data[183:176], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[88] & in_data[64];
  assign celloutsig_0_53z = out_data[34] & celloutsig_0_26z[2];
  assign celloutsig_1_4z = celloutsig_1_2z & in_data[120];
  assign celloutsig_0_7z = celloutsig_0_1z & celloutsig_0_5z;
  assign celloutsig_0_17z = celloutsig_0_11z[3] & celloutsig_0_16z[25];
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z[11:4] };
  assign celloutsig_0_8z = | { celloutsig_0_4z, celloutsig_0_3z[11:3], celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[175:173], celloutsig_1_1z } - { in_data[175], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z } - celloutsig_1_0z;
  assign celloutsig_0_18z = celloutsig_0_11z[8:3] ~^ { celloutsig_0_13z[5:2], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_14z[12:10] = celloutsig_0_13z[5:3] ~^ celloutsig_0_11z[9:7];
  assign { celloutsig_0_16z[24:22], celloutsig_0_16z[26], celloutsig_0_16z[29:27], celloutsig_0_16z[25], celloutsig_0_16z[11:3], celloutsig_0_16z[0], celloutsig_0_16z[2] } = ~ { celloutsig_0_14z[12:10], celloutsig_0_15z, celloutsig_0_10z[6:4], celloutsig_0_9z, _01_[8:0], celloutsig_0_5z, celloutsig_0_0z };
  assign { out_data[43:34], out_data[32] } = { celloutsig_0_24z[11:2], celloutsig_0_24z[0] } | { celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_31z };
  assign { _01_[16], _01_[14:9] } = { celloutsig_0_4z, celloutsig_0_26z };
  assign _02_[1] = _00_;
  assign celloutsig_0_14z[9:0] = 10'h3ff;
  assign { celloutsig_0_16z[21:12], celloutsig_0_16z[1] } = { 10'h000, celloutsig_0_16z[26] };
  assign { out_data[132:128], out_data[33], out_data[0] } = { celloutsig_1_18z, 1'h1, celloutsig_0_53z };
endmodule
