set_property SRC_FILE_INFO {cfile:/home/mario_local/Documentos/AlveoU200_documents/alveo-u200-xdc/alveo-u200-xdc.xdc rfile:../../../../../../AlveoU200_documents/alveo-u200-xdc/alveo-u200-xdc.xdc id:1 rxprname:$PPRDIR/../../../../AlveoU200_documents/alveo-u200-xdc/alveo-u200-xdc.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:/home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/xsdbm_cc_early_early.xdc rfile:.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/xsdbm_cc_early_early.xdc id:2 scoped_inst:dbg_hub/inst rxprname:$PRUNDIR/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/xsdbm_cc_early_early.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:/home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc rfile:.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc id:3 scoped_inst:dbg_hub/inst rxprname:$PRUNDIR/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:/home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/xsdbm_gc_late_late.xdc rfile:.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/xsdbm_gc_late_late.xdc id:4 scoped_inst:dbg_hub/inst rxprname:$PRUNDIR/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/xsdbm_gc_late_late.xdc} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
############################################################################
set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
#  DISCLAIMER:
set_property src_info {type:XDC file:1 line:3 export:INPUT save:INPUT read:READ} [current_design]
#  XILINX IS DISCLOSING THIS USER GUIDE, MANUAL, RELEASE NOTE,
set_property src_info {type:XDC file:1 line:4 export:INPUT save:INPUT read:READ} [current_design]
#  SCHEMATIC, AND/OR SPECIFICATION (THE “DOCUMENTATION”)TO YOU SOLELY
set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
#  FOR USE IN THE DEVELOPMENT OF DESIGNS TO OPERATE WITH XILINX
set_property src_info {type:XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
#  HARDWARE DEVICES. YOU MAY NOT REPRODUCE, DISTRIBUTE, REPUBLISH,
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
#  DOWNLOAD, DISPLAY, POST, OR TRANSMIT THE DOCUMENTATION IN ANY FORM
set_property src_info {type:XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
#  OR BY ANY MEANS INCLUDING, BUT NOT LIMITED TO, ELECTRONIC,
set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
#  MECHANICAL, PHOTOCOPYING, RECORDING, OR OTHERWISE, WITHOUT THE
set_property src_info {type:XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
#  PRIOR WRITTEN CONSENT OF XILINX. XILINX EXPRESSLY DISCLAIMS ANY
set_property src_info {type:XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
#  LIABILITY ARISING OUT OF YOUR USE OF THE DOCUMENTATION.
set_property src_info {type:XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
#  XILINX RESERVES THE RIGHT, AT ITS SOLE DISCRETION, TO CHANGE THE
set_property src_info {type:XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
#  DOCUMENTATION WITHOUT NOTICE AT ANY TIME. XILINX ASSUMES NO
set_property src_info {type:XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
#  OBLIGATION TO CORRECT ANY ERRORS CONTAINED IN THE DOCUMENTATION,
set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
#  OR TO ADVISE YOU OF ANY CORRECTIONS OR UPDATES. XILINX EXPRESSLY
set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
#  DISCLAIMS ANY LIABILITY IN CONNECTION WITH TECHNICAL SUPPORT OR
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
#  ASSISTANCETHAT MAY BE PROVIDED TO YOU IN CONNECTION WITH THE
set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
#  DOCUMENTATION.
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
#  THE DOCUMENTATION IS DISCLOSED TO YOU “AS-IS” WITH NO WARRANTY OF
set_property src_info {type:XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
#  ANY OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY
set_property src_info {type:XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
#  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR
set_property src_info {type:XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
#  NONINFRINGEMENT STATUTORY, REGARDING THEDOCUMENTATION, INCLUDING
set_property src_info {type:XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
#  ANY WARRANTIES OF KIND.
set_property src_info {type:XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
#  XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR THE
set_property src_info {type:XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
#  DOCUMENTATION. INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING
set_property src_info {type:XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
#  FROM YOUR USE OF CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR
set_property src_info {type:XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
#  INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS,
set_property src_info {type:XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
#  ARISING FROM YOUR USE OF THE DOCUMENTATION.
set_property src_info {type:XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
#   AU200/250 - Master XDC
set_property src_info {type:XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
#       FPGA PIN reference are with respect to the U200 FPGA Bank naming
set_property src_info {type:XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
#            The FPGA A200 and A250 are pin for pin compatible devices.
set_property src_info {type:XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
#               +----------------+---------------+---------------+---------------+
set_property src_info {type:XDC file:1 line:36 export:INPUT save:INPUT read:READ} [current_design]
#               | A250 Bank      | A200 Bank     | Usage         | Voltage       |
set_property src_info {type:XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
#               +----------------+---------------+---------------+---------------+
set_property src_info {type:XDC file:1 line:38 export:INPUT save:INPUT read:READ} [current_design]
#               | Bank 61,62,63  | Bank 40,41,42 | DDR4 C0 Int.  | 1.2V          |
set_property src_info {type:XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
#               +----------------+---------------+---------------+---------------+
set_property src_info {type:XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
#               | Bank 65,66,67  | Bank 65,66,67 | DDR4 C1 Int.  | 1.2V          |
set_property src_info {type:XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
#               +----------------+---------------+---------------+---------------+
set_property src_info {type:XDC file:1 line:42 export:INPUT save:INPUT read:READ} [current_design]
#               | Bank 69,70,71  | Bank 46,47,48 | DDR4 C2 Int.  | 1.2V          |
set_property src_info {type:XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
#               +----------------+---------------+---------------+---------------+
set_property src_info {type:XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
#               | Bank 72,73,74  | Bank 70,71,72 | DDR4 C3 Int.  | 1.2V          |
set_property src_info {type:XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
#               +----------------+---------------+---------------+---------------+
set_property src_info {type:XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
#               | Bank 64        | Bank 64       | Misc. IO      | 1.2V          |
set_property src_info {type:XDC file:1 line:47 export:INPUT save:INPUT read:READ} [current_design]
#               +----------------+---------------+---------------+---------------+
set_property src_info {type:XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
#               | Bank 231       | Bank 231      | QSFP0         | NA            |
set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
#               +----------------+---------------+---------------+---------------+
set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
#               | Bank 230       | Bank 230      | QSFP1         | NA            |
set_property src_info {type:XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
#               +----------------+---------------+---------------+---------------+
set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
#               | Bank 224-227   | Bank 224-227  | PCIE          | NA            |
set_property src_info {type:XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
#               +----------------+---------------+---------------+---------------+
set_property src_info {type:XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
#   Key Notes:
set_property src_info {type:XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
#       1) Power warning constraint set to warn user if design exceeds 160 Watts
set_property src_info {type:XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
#       3) Refer to XAPP1321 for DDR4 Self refresh and fast calibration.
set_property src_info {type:XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
#   Clock Trees
set_property src_info {type:XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:62 export:INPUT save:INPUT read:READ} [current_design]
#    1) SI570 - SiLabs 570BAB000544DG @ 156.250Mhz Programmable Oscillator (Re-programming I2C access via Bank 64 I2C )
set_property src_info {type:XDC file:1 line:63 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
#      - OUT---> SI570_OUTPUT_P/SI570_OUTPUT_N @ 156.250Mhz LVDS
set_property src_info {type:XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
#           |
set_property src_info {type:XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
#           |--> SI53340-B-GM --> OUT0  USER_SI570_CLOCK_P/USER_SI570_CLOCK_N 156.250Mhz - General Perpose System Clock.
set_property src_info {type:XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
#                             |   PINS: IO_L12P_T1U_N10_GC_64_AU19/IO_L12N_T1U_N11_GC_64_AV19
set_property src_info {type:XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
#                             |
set_property src_info {type:XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
#                             |-> OUT1  Not Connected
set_property src_info {type:XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
#                             |   PINS: NA
set_property src_info {type:XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
#                             |
set_property src_info {type:XDC file:1 line:72 export:INPUT save:INPUT read:READ} [current_design]
#                             |-> OUT2  MGT_SI570_CLOCK0_C_P/MGT_SI570_CLOCK0_C_N 156.250Mhz - QSFP0 REFCLK0
set_property src_info {type:XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
#                             |   PINS: MGTREFCLK0P_231_M11/MGTREFCLK0N_231_M10
set_property src_info {type:XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
#                             |
set_property src_info {type:XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
#                             |-> OUT3  MGT_SI570_CLOCK1_C_P/MGT_SI570_CLOCK1_C_N 156.250Mhz - QSFP0 REFCLK1
set_property src_info {type:XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
#                                 PINS: MGTREFCLK0P_230_T11/MGTREFCLK0N_230_T10
set_property src_info {type:XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
#    2) SI335A - SiLabs SI5335A-B06201-GM Selectable output Oscillator 156.2500Mhz/161.1328125Mhz For QSFP0 REFCLK1
set_property src_info {type:XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:80 export:INPUT save:INPUT read:READ} [current_design]
#      - FS[1:0] <-- Clock Select Pin FS[1:0] = 1X -> 161.132812 MHz 1.8V LVDS (default when FPGA pin Hi-Z due to 10K pullups)
set_property src_info {type:XDC file:1 line:81 export:INPUT save:INPUT read:READ} [current_design]
#                                     FS[1:0] = 01 -> 156.250000 MHz 1.8V LVDS
set_property src_info {type:XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
#                PINS: "QSFP0_FS[0]"         - IO_L10P_T1U_N6_QBC_AD4P_64_AT20
set_property src_info {type:XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
#                PINS: "QSFP0_FS[1]"         - IO_L9N_T1L_N5_AD12N_64_AU22
set_property src_info {type:XDC file:1 line:84 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
#      - RESET <-- Device Reset - Asserting this pin (driving high) is required to change FS1,FS0 pin setting.
set_property src_info {type:XDC file:1 line:86 export:INPUT save:INPUT read:READ} [current_design]
#                PINS: "QSFP0_RECLK_RESET"   - IO_L9P_T1L_N4_AD12P_64_AT22
set_property src_info {type:XDC file:1 line:87 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
#      - OUT0--> SYSCLK_300_P/SYSCLK_300_N @ 300.0000Mhz to 1-to-4 Clock buffer (Fixed and Unchanged by FS[1:0])
set_property src_info {type:XDC file:1 line:89 export:INPUT save:INPUT read:READ} [current_design]
#           |
set_property src_info {type:XDC file:1 line:90 export:INPUT save:INPUT read:READ} [current_design]
#           |--> SI53340-B-GM --> OUT0  SYSCLK0_300_P/SYSCLK0_300_N 300.000Mhz - System Clock for first DDR4 MIG interface
set_property src_info {type:XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
#                             |   PINS: IO_L13P_T2L_N0_GC_QBC_63_AY37/IO_L13N_T2L_N1_GC_QBC_63_AY38
set_property src_info {type:XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
#                             |
set_property src_info {type:XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
#                             |-> OUT1  SYSCLK1_300_P/SYSCLK1_300_N 300.000Mhz - System Clock for second DDR4 MIG interface.
set_property src_info {type:XDC file:1 line:94 export:INPUT save:INPUT read:READ} [current_design]
#                             |   PINS: IO_L11P_T1U_N8_GC_64_AW20/IO_L11N_T1U_N9_GC_64_AW19
set_property src_info {type:XDC file:1 line:95 export:INPUT save:INPUT read:READ} [current_design]
#                             |
set_property src_info {type:XDC file:1 line:96 export:INPUT save:INPUT read:READ} [current_design]
#                             |-> OUT2  SYSCLK2_300_P/SYSCLK2_300_N 300.000Mhz - System Clock for third DDR4 MIG interface.
set_property src_info {type:XDC file:1 line:97 export:INPUT save:INPUT read:READ} [current_design]
#                             |   PINS: IO_L13P_T2L_N0_GC_QBC_70_F32/IO_L13N_T2L_N1_GC_QBC_70_E32
set_property src_info {type:XDC file:1 line:98 export:INPUT save:INPUT read:READ} [current_design]
#                             |
set_property src_info {type:XDC file:1 line:99 export:INPUT save:INPUT read:READ} [current_design]
#                             |-> OUT3  SYSCLK3_300_P/SYSCLK3_300_N 300.000Mhz - System Clock for fourth DDR4 MIG interface.
set_property src_info {type:XDC file:1 line:100 export:INPUT save:INPUT read:READ} [current_design]
#                                 PINS: IO_L13P_T2L_N0_GC_QBC_72_J16/IO_L13N_T2L_N1_GC_QBC_72_H16
set_property src_info {type:XDC file:1 line:101 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:102 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:103 export:INPUT save:INPUT read:READ} [current_design]
#      - OUT1--> QSFP0_CLOCK_P/QSFP0_CLOCK_N @ 161.1328125Mhz (Selectable based on state of FS[1:0])
set_property src_info {type:XDC file:1 line:104 export:INPUT save:INPUT read:READ} [current_design]
#                PINS: MGTREFCLK1P_231_K11/MGTREFCLK1N_231_K10
set_property src_info {type:XDC file:1 line:105 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:106 export:INPUT save:INPUT read:READ} [current_design]
#      - OUT2--> QSFP0_CLOCK_P/QSFP0_CLOCK_N @ 90.0000Mhz (Fixed and Unchanged by FS[1:0])
set_property src_info {type:XDC file:1 line:107 export:INPUT save:INPUT read:READ} [current_design]
#                PINS: Not Connected
set_property src_info {type:XDC file:1 line:108 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:109 export:INPUT save:INPUT read:READ} [current_design]
#      - OUT3--> QSFP0_CLOCK_P/QSFP0_CLOCK_N @ 33.0000Mhz (Fixed and Unchanged by FS[1:0])
set_property src_info {type:XDC file:1 line:110 export:INPUT save:INPUT read:READ} [current_design]
#                PINS: Not Connected
set_property src_info {type:XDC file:1 line:111 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:112 export:INPUT save:INPUT read:READ} [current_design]
#    3) SI335A - SiLabs SI5335A-B06201-GM Selectable output Oscillator 156.2500Mhz/161.1328125Mhz For QSFP1 REFCLK1
set_property src_info {type:XDC file:1 line:113 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:114 export:INPUT save:INPUT read:READ} [current_design]
#      - FS[1:0] <-- Clock Select Pin FS[1:0] = 1X -> 161.132812 MHz 1.8V LVDS (default when FPGA pin Hi-Z due to 10K pullups)
set_property src_info {type:XDC file:1 line:115 export:INPUT save:INPUT read:READ} [current_design]
#                                     FS[1:0] = 01 -> 156.250000 MHz 1.8V LVDS
set_property src_info {type:XDC file:1 line:116 export:INPUT save:INPUT read:READ} [current_design]
#                PINS: "QSFP1_FS[0]"         - IO_L8P_T1L_N2_AD5P_64_AR22
set_property src_info {type:XDC file:1 line:117 export:INPUT save:INPUT read:READ} [current_design]
#                PINS: "QSFP1_FS[1]"         - IO_L7N_T1L_N1_QBC_AD13N_64_AU20
set_property src_info {type:XDC file:1 line:118 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:119 export:INPUT save:INPUT read:READ} [current_design]
#      - RESET <-- Device Reset - Asserting this pin (driving high) is required to change FS1,FS0 pin setting.
set_property src_info {type:XDC file:1 line:120 export:INPUT save:INPUT read:READ} [current_design]
#                PINS: "QSFP1_RECLK_RESET"   - IO_L8N_T1L_N3_AD5N_64_AR21
set_property src_info {type:XDC file:1 line:121 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:122 export:INPUT save:INPUT read:READ} [current_design]
#      - OUT0--> 300.0000Mhz (Fixed and Unchanged by FS[1:0])
set_property src_info {type:XDC file:1 line:123 export:INPUT save:INPUT read:READ} [current_design]
#                PINS: Not Connected
set_property src_info {type:XDC file:1 line:124 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:125 export:INPUT save:INPUT read:READ} [current_design]
#      - OUT1--> QSFP1_CLOCK_P/QSFP1_CLOCK_N @ 161.1328125Mhz (Selectable based on state of FS[1:0])
set_property src_info {type:XDC file:1 line:126 export:INPUT save:INPUT read:READ} [current_design]
#                PINS: MGTREFCLK1P_230_P11/MGTREFCLK1N_230_P10
set_property src_info {type:XDC file:1 line:127 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:128 export:INPUT save:INPUT read:READ} [current_design]
#      - OUT2--> 90.0000Mhz (Fixed and Unchanged by FS[1:0])
set_property src_info {type:XDC file:1 line:129 export:INPUT save:INPUT read:READ} [current_design]
#                PINS: Not Connected
set_property src_info {type:XDC file:1 line:130 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:131 export:INPUT save:INPUT read:READ} [current_design]
#      - OUT3--> 33.0000Mhz (Fixed and Unchanged by FS[1:0])
set_property src_info {type:XDC file:1 line:132 export:INPUT save:INPUT read:READ} [current_design]
#                PINS: Not Connected
set_property src_info {type:XDC file:1 line:133 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:134 export:INPUT save:INPUT read:READ} [current_design]
#   4) PCIE Fingers PEX_REFCLK_P/PEX_REFCLK_P 100.000Mhz
set_property src_info {type:XDC file:1 line:135 export:INPUT save:INPUT read:READ} [current_design]
#           PINS: MGTREFCLK0P_226_AM11/MGTREFCLK0N_226_AM10
set_property src_info {type:XDC file:1 line:136 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:137 export:INPUT save:INPUT read:READ} [current_design]
#  Revision 1.00 - Intial Release for AU200/250
set_property src_info {type:XDC file:1 line:138 export:INPUT save:INPUT read:READ} [current_design]
#  Revision 2.00 - Updated XDC with card details.
set_property src_info {type:XDC file:1 line:139 export:INPUT save:INPUT read:READ} [current_design]
#  Revision 2.01 - Fixed modified QSFP1 IO Standards from POD12_DCI to LVCMOS18
set_property src_info {type:XDC file:1 line:140 export:INPUT save:INPUT read:READ} [current_design]
#                  Added Configuration Constraints
set_property src_info {type:XDC file:1 line:141 export:INPUT save:INPUT read:READ} [current_design]
#  Revision 2.02 - Fixed Bank 64 IOstandards from LVCMOS18 to LVCMOS12.
set_property src_info {type:XDC file:1 line:142 export:INPUT save:INPUT read:READ} [current_design]
#  Revision 2.03 - Fixed pins E38 and F38 IOstandards from DIFF_SSTL12_DCI to POD12_DC.
set_property src_info {type:XDC file:1 line:143 export:INPUT save:INPUT read:READ} [current_design]
#  Revision 2.04 - Removed SPI_OPCODE setting
set_property src_info {type:XDC file:1 line:144 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:145 export:INPUT save:INPUT read:READ} [current_design]
#################################################################################
set_property src_info {type:XDC file:1 line:146 export:INPUT save:INPUT read:READ} [current_design]
# Bitstream Generation for QSPI
set_property src_info {type:XDC file:1 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property src_info {type:XDC file:1 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_property BITSTREAM.CONFIG.CONFIGFALLBACK Enable [current_design]
set_property src_info {type:XDC file:1 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN disable [current_design]
set_property src_info {type:XDC file:1 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 63.8 [current_design]
set_property src_info {type:XDC file:1 line:151 export:INPUT save:INPUT read:READ} [current_design]
#set_property BITSTREAM.CONFIG.CONFIGRATE 85.0          [current_design]                 ;# Customer can try but may not be reliable over all conditions.
set_property src_info {type:XDC file:1 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property src_info {type:XDC file:1 line:153 export:INPUT save:INPUT read:READ} [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property src_info {type:XDC file:1 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]
set_property src_info {type:XDC file:1 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR Yes [current_design]
set_property src_info {type:XDC file:1 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN Pullup [current_design]
set_property src_info {type:XDC file:1 line:157 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:XDC file:1 line:158 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:159 export:INPUT save:INPUT read:READ} [current_design]
# Power Constraint to warn User if Design will possibly be over cards power limit, this assume the 2x4 PCIe AUX power is connected to the board.
set_property src_info {type:XDC file:1 line:160 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:161 export:INPUT save:INPUT read:READ} [current_design]
set_operating_conditions -design_power_budget 160
set_property src_info {type:XDC file:1 line:162 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:163 export:INPUT save:INPUT read:READ} [current_design]
# LVDS Input SYSTEM CLOCKS for Memory Interfaces
set_property src_info {type:XDC file:1 line:164 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:173 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:174 export:INPUT save:INPUT read:READ} [current_design]
# LVDS Input SYSTEM CLOCKS (1.8V bank 64) General Purpose
set_property src_info {type:XDC file:1 line:175 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:178 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:179 export:INPUT save:INPUT read:READ} [current_design]
# MGT Clocks
set_property src_info {type:XDC file:1 line:180 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:181 export:INPUT save:INPUT read:READ} [current_design]
# PCIe Clocks
set_property src_info {type:XDC file:1 line:182 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:183 export:INPUT save:INPUT read:READ} [current_design]
# Input Clocks for Gen3 x16
set_property src_info {type:XDC file:1 line:184 export:INPUT save:INPUT read:READ} [current_design]
# PCIE_REFCLK -> PCIe 100Mhz Host clock
set_property src_info {type:XDC file:1 line:187 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:188 export:INPUT save:INPUT read:READ} [current_design]
# Input Clocks and Controls for QSFP28 Port 0
set_property src_info {type:XDC file:1 line:189 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:190 export:INPUT save:INPUT read:READ} [current_design]
# MGT_SI570_CLOCK0   -> MGT Ref Clock 0 156.25MHz Default (User re-programmable)
set_property src_info {type:XDC file:1 line:191 export:INPUT save:INPUT read:READ} [current_design]
# QSFP0_CLOCK        -> MGT Ref Clock 1 User selectable by QSFP0_FS
set_property src_info {type:XDC file:1 line:192 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:197 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:198 export:INPUT save:INPUT read:READ} [current_design]
# QSFP0 Control Signals
set_property src_info {type:XDC file:1 line:199 export:INPUT save:INPUT read:READ} [current_design]
#       RESETL  - Active Low Reset output from FPGA to QSFP Module
set_property src_info {type:XDC file:1 line:200 export:INPUT save:INPUT read:READ} [current_design]
#       MODPRSL - Active Low Module Present input from QSFP to FPGA
set_property src_info {type:XDC file:1 line:201 export:INPUT save:INPUT read:READ} [current_design]
#       INTL    - Active Low Interrupt input from QSFP to FPGA
set_property src_info {type:XDC file:1 line:202 export:INPUT save:INPUT read:READ} [current_design]
#       LPMODE  - Active High Control output from FPGA to QSFP Module to put the device in low power mode (Optics Off)
set_property src_info {type:XDC file:1 line:203 export:INPUT save:INPUT read:READ} [current_design]
#       MODSEL  - Active Low Enable output from FPGA to QSFP Module to select device for I2C Sideband Communication
set_property src_info {type:XDC file:1 line:204 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:210 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:211 export:INPUT save:INPUT read:READ} [current_design]
# QSFP0 Clock Control Signals
set_property src_info {type:XDC file:1 line:212 export:INPUT save:INPUT read:READ} [current_design]
#       FS[1:0] <-- Clock Select Pin FS[1:0] = 1X -> 161.132812 MHz 1.8V LVDS (default when FPGA pin Hi-Z due to 10K pullups)
set_property src_info {type:XDC file:1 line:213 export:INPUT save:INPUT read:READ} [current_design]
#                                    FS[1:0] = 01 -> 156.250000 MHz 1.8V LVDS
set_property src_info {type:XDC file:1 line:214 export:INPUT save:INPUT read:READ} [current_design]
#       RESET <-- Device Reset - Asserting this pin (driving high) is required to change FS1,FS0 pin setting.
set_property src_info {type:XDC file:1 line:215 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:219 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:220 export:INPUT save:INPUT read:READ} [current_design]
# Input Clocks and Controls for QSFP28 Port 1
set_property src_info {type:XDC file:1 line:221 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:222 export:INPUT save:INPUT read:READ} [current_design]
# MGT_SI570_CLOCK1   -> MGT Ref Clock 0 156.25MHz Default (User re-programmable)
set_property src_info {type:XDC file:1 line:223 export:INPUT save:INPUT read:READ} [current_design]
# QSFP1_CLOCK        -> MGT Ref Clock 1 User selectable by QSFP0_FS
set_property src_info {type:XDC file:1 line:224 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:229 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:230 export:INPUT save:INPUT read:READ} [current_design]
# QSFP1 Control Signals
set_property src_info {type:XDC file:1 line:231 export:INPUT save:INPUT read:READ} [current_design]
#       RESETL  - Active Low Reset output from FPGA to QSFP Module
set_property src_info {type:XDC file:1 line:232 export:INPUT save:INPUT read:READ} [current_design]
#       MODPRSL - Active Low Module Present input from QSFP to FPGA
set_property src_info {type:XDC file:1 line:233 export:INPUT save:INPUT read:READ} [current_design]
#       INTL    - Active Low Interrupt input from QSFP to FPGA
set_property src_info {type:XDC file:1 line:234 export:INPUT save:INPUT read:READ} [current_design]
#       LPMODE  - Active High Control output from FPGA to QSFP Module to put the device in low power mode (Optics Off)
set_property src_info {type:XDC file:1 line:235 export:INPUT save:INPUT read:READ} [current_design]
#       MODSEL  - Active Low Enable output from FPGA to QSFP Module to select device for I2C Sideband Communication
set_property src_info {type:XDC file:1 line:236 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:242 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:243 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:244 export:INPUT save:INPUT read:READ} [current_design]
# QSFP1 Clock Control Signals
set_property src_info {type:XDC file:1 line:245 export:INPUT save:INPUT read:READ} [current_design]
#      - FS[1:0] <-- Clock Select Pin FS[1:0] = 1X -> 161.132812 MHz 1.8V LVDS (default when FPGA pin Hi-Z due to 10K pullups)
set_property src_info {type:XDC file:1 line:246 export:INPUT save:INPUT read:READ} [current_design]
#                                     FS[1:0] = 01 -> 156.250000 MHz 1.8V LVDS
set_property src_info {type:XDC file:1 line:247 export:INPUT save:INPUT read:READ} [current_design]
#      - RESET <-- Device Reset - Asserting this pin (driving high) is required to change FS1,FS0 pin setting.
set_property src_info {type:XDC file:1 line:248 export:INPUT save:INPUT read:READ} [current_design]
#                PINS: "QSFP1_RECLK_RESET"   - IO_L8N_T1L_N3_AD5N_64_AR21
set_property src_info {type:XDC file:1 line:249 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:253 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:254 export:INPUT save:INPUT read:READ} [current_design]
#  PCIe Connections   Bank 64
set_property src_info {type:XDC file:1 line:255 export:INPUT save:INPUT read:READ} [current_design]
#    PCIE_PERSTN Active low input from PCIe Connector to Ultrascale+ Device to detect presence.
set_property src_info {type:XDC file:1 line:256 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:258 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:259 export:INPUT save:INPUT read:READ} [current_design]
#  Bank 65 Ultrascale+ Device SYSMON I2C Slave Interface to Satellite Controller to monitor Ultrascale+ Device Temperatures and Voltages.
set_property src_info {type:XDC file:1 line:260 export:INPUT save:INPUT read:READ} [current_design]
#    SYSMON_SCL   Slave I2C clock connection from Satellite Controller to Ultrascale+ Device
set_property src_info {type:XDC file:1 line:261 export:INPUT save:INPUT read:READ} [current_design]
#    SYSMON_SDA   Slave I2C data connection from Satellite Controller to Ultrascale+ Device
set_property src_info {type:XDC file:1 line:262 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:265 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:266 export:INPUT save:INPUT read:READ} [current_design]
# Bank 64 Ultrascale+ Device I2C Slave Interface to Satellite Controller.
set_property src_info {type:XDC file:1 line:267 export:INPUT save:INPUT read:READ} [current_design]
#    I2C_FPGA_SCL       Slave I2C clock connection from Satellite Controller to Ultrascale+ Device
set_property src_info {type:XDC file:1 line:268 export:INPUT save:INPUT read:READ} [current_design]
#    I2C_FPGA_SDA       Slave I2C data connection from Satellite Controller to Ultrascale+ Device
set_property src_info {type:XDC file:1 line:269 export:INPUT save:INPUT read:READ} [current_design]
#    I2C_MAIN_INT_B     Slave I2C active low system interrupt output from Ultrascale+ Device to Satellite Controller
set_property src_info {type:XDC file:1 line:270 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:274 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:XDC file:1 line:275 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:276 export:INPUT save:INPUT read:READ} [current_design]
# Bank 65  FPGA UART Interface to FTDI FT4232 Port 3 of 4 (User selectable Baud)
set_property src_info {type:XDC file:1 line:277 export:INPUT save:INPUT read:READ} [current_design]
#    USB_UART_RX  Input from FT4232 UART to FPGA
set_property src_info {type:XDC file:1 line:278 export:INPUT save:INPUT read:READ} [current_design]
#    USB_UART_TX  Output from FPGA to FT4232 UART
set_property src_info {type:XDC file:1 line:279 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:282 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:283 export:INPUT save:INPUT read:READ} [current_design]
# Bank 65 Ultrascale+ Device to Satellite Controller CMS UART Interface (115200, No parity, 8 bits, 1 stop bit)
set_property src_info {type:XDC file:1 line:284 export:INPUT save:INPUT read:READ} [current_design]
#    FPGA_RXD_MSP  Input from Satellite Controller UART to Ultrascale+ Device
set_property src_info {type:XDC file:1 line:285 export:INPUT save:INPUT read:READ} [current_design]
#    FPGA_TXD_MSP  Output from Ultrascale+ Device to Satellite Controller UART
set_property src_info {type:XDC file:1 line:286 export:INPUT save:INPUT read:READ} [current_design]
#    This interface is used for the CMS command path, refer to https://www.xilinx.com/products/intellectual-property/cms-subsystem.html and Xilinx PG348
set_property src_info {type:XDC file:1 line:287 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:290 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:291 export:INPUT save:INPUT read:READ} [current_design]
#  DDR4_RESET_GATE Active High Output from Ultrascale+ Device to hold all External DDR4 interfaces in Self refresh.
set_property src_info {type:XDC file:1 line:292 export:INPUT save:INPUT read:READ} [current_design]
#                  This Output disconnects the Memory interface reset and holds it in active and pulls the Clock Enables signal on the Memory Interfaces.
set_property src_info {type:XDC file:1 line:293 export:INPUT save:INPUT read:READ} [current_design]
#                  Refer to XAPP1321 for details on Save Restore and Self refresh mode.
set_property src_info {type:XDC file:1 line:294 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:296 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:297 export:INPUT save:INPUT read:READ} [current_design]
#  GPIO_MSP0/1/2/3 General purpose IO interconnects between Ultrascale+ Device and Satellite Controller. Currently not used.
set_property src_info {type:XDC file:1 line:298 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:303 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:304 export:INPUT save:INPUT read:READ} [current_design]
#  SW_DP0/1/2/3 General purpose IO interconnects between Ultrascale+ Device and Satellite Controller. Currently not used.
set_property src_info {type:XDC file:1 line:305 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:310 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:311 export:INPUT save:INPUT read:READ} [current_design]
#  CPU_RESET_FPGA Connects to SW1 push button On the top edge of the PCB Assembly, also connects to Satellite Controller
set_property src_info {type:XDC file:1 line:312 export:INPUT save:INPUT read:READ} [current_design]
#                 Designed to be a active low reset input to the FPGA.
set_property src_info {type:XDC file:1 line:313 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:314 export:INPUT save:INPUT read:READ} [current_design]
# set_property -dict {PACKAGE_PIN AL20 IOSTANDARD LVCMOS12    } [get_ports CPU_RESET_FPGA ]; # Bank 64 VCCO - VCC1V2 Net "CPU_RESET_FPGA"         - IO_L2N_T0L_N3_64_AL20
set_property src_info {type:XDC file:1 line:315 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:316 export:INPUT save:INPUT read:READ} [current_design]
# Test point inaccessable to user due to Heatsink.
set_property src_info {type:XDC file:1 line:317 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:318 export:INPUT save:INPUT read:READ} [current_design]
# set_property -dict {PACKAGE_PIN AN19 IOSTANDARD LVCMOS12    } [get_ports TESTCLK_OUT       ]; # Bank 64 VCCO - VCC1V2 Net "TESTCLK_OUT"         - IO_L1P_T0L_N0_DBC_64
set_property src_info {type:XDC file:1 line:319 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:320 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:321 export:INPUT save:INPUT read:READ} [current_design]
# Leave Un-instantiated for proper Card operation or signal contention with Satellite Controller
set_property src_info {type:XDC file:1 line:322 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:328 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:329 export:INPUT save:INPUT read:READ} [current_design]
# DDR4 RDIMM Controller 3, 72-bit Data Interface, x4 Componets, Single Rank
set_property src_info {type:XDC file:1 line:330 export:INPUT save:INPUT read:READ} [current_design]
#     <<<NOTE>>> DQS Clock strobes have been swapped from JEDEC standard to match Xilinx MIG Clock order:
set_property src_info {type:XDC file:1 line:331 export:INPUT save:INPUT read:READ} [current_design]
#                JEDEC Order   DQS ->  0  9  1 10  2 11  3 12  4 13  5 14  6 15  7 16  8 17
set_property src_info {type:XDC file:1 line:332 export:INPUT save:INPUT read:READ} [current_design]
#                Xil MIG Order DQS ->  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17
set_property src_info {type:XDC file:1 line:333 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:386 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN D18  IOSTANDARD LVCMOS12       } [get_ports c3_ddr4_event_n  ]; # Bank 71  VCCO - VCC1V2 Net "DDR4_C3_EVENT_B"   - IO_T3U_N12_71
set_property src_info {type:XDC file:1 line:436 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN D16  IOSTANDARD SSTL12_DCI     } [get_ports c3_ddr4_cs_n[1]  ]; # Bank 70  VCCO - VCC1V2 Net "DDR4_C3_CS_B1"     - IO_T3U_N12_70
set_property src_info {type:XDC file:1 line:446 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN E16  IOSTANDARD SSTL12_DCI     } [get_ports c3_ddr4_odt[1]   ]; # Bank 70  VCCO - VCC1V2 Net "DDR4_C3_ODT1"      - IO_L17P_T2U_N8_AD10P_70
set_property src_info {type:XDC file:1 line:447 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN G13  IOSTANDARD DIFF_SSTL12_DCI} [get_ports c3_ddr4_ck_c[1]  ]; # Bank 70  VCCO - VCC1V2 Net "DDR4_C3_CK_C1"     - IO_L16N_T2U_N7_QBC_AD3N_70
set_property src_info {type:XDC file:1 line:448 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN G14  IOSTANDARD DIFF_SSTL12_DCI} [get_ports c3_ddr4_ck_t[1]  ]; # Bank 70  VCCO - VCC1V2 Net "DDR4_C3_CK_T1"     - IO_L16P_T2U_N6_QBC_AD3P_70
set_property src_info {type:XDC file:1 line:457 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN G16  IOSTANDARD SSTL12_DCI     } [get_ports c3_ddr4_adr[17]  ]; # Bank 70  VCCO - VCC1V2 Net "DDR4_C3_ADR17"    - IO_L11P_T1U_N8_GC_70
set_property src_info {type:XDC file:1 line:465 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN M13  IOSTANDARD SSTL12_DCI     } [get_ports c3_ddr4_cs_n[3]  ]; # Bank 70  VCCO - VCC1V2 Net "DDR4_C3_CS_B3"    - IO_L8N_T1L_N3_AD5N_70
set_property src_info {type:XDC file:1 line:466 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN M14  IOSTANDARD SSTL12_DCI     } [get_ports c3_ddr4_cs_n[2]  ]; # Bank 70  VCCO - VCC1V2 Net "DDR4_C3_CS_B2"    - IO_L8P_T1L_N2_AD5P_70
set_property src_info {type:XDC file:1 line:468 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN L15  IOSTANDARD SSTL12_DCI     } [get_ports c3_ddr4_cke[1]   ]; # Bank 70  VCCO - VCC1V2 Net "DDR4_C3_CKE1"     - IO_L7P_T1L_N0_QBC_AD13P_70
set_property src_info {type:XDC file:1 line:481 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:482 export:INPUT save:INPUT read:READ} [current_design]
# DDR4 RDIMM Controller 1, 72-bit Data Interface, x4 Componets, Single Rank
set_property src_info {type:XDC file:1 line:483 export:INPUT save:INPUT read:READ} [current_design]
#     <<<NOTE>>> DQS Clock strobes have been swapped from JEDEC standard to match Xilinx MIG Clock order:
set_property src_info {type:XDC file:1 line:484 export:INPUT save:INPUT read:READ} [current_design]
#                JEDEC Order   DQS ->  0  9  1 10  2 11  3 12  4 13  5 14  6 15  7 16  8 17
set_property src_info {type:XDC file:1 line:485 export:INPUT save:INPUT read:READ} [current_design]
#                Xil MIG Order DQS ->  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17
set_property src_info {type:XDC file:1 line:486 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:487 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:XDC file:1 line:540 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AN18 IOSTANDARD LVCMOS12       } [get_ports c1_ddr4_event_n  ]; # Bank 66 VCCO - VCC1V2 Net "DDR4_C1_EVENT_B"  - IO_T3U_N12_66
set_property src_info {type:XDC file:1 line:591 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AP24 IOSTANDARD SSTL12_DCI     } [get_ports c1_ddr4_odt[1]   ]; # Bank 65 VCCO - VCC1V2 Net "DDR4_C1_ODT1"     - IO_L21N_T3L_N5_AD8N_D07_65
set_property src_info {type:XDC file:1 line:592 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AP23 IOSTANDARD SSTL12_DCI     } [get_ports c1_ddr4_cs_n[3]  ]; # Bank 65 VCCO - VCC1V2 Net "DDR4_C1_CS_B3"    - IO_L21P_T3L_N4_AD8P_D06_65
set_property src_info {type:XDC file:1 line:593 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AM24 IOSTANDARD SSTL12_DCI     } [get_ports c1_ddr4_adr[17]  ]; # Bank 65 VCCO - VCC1V2 Net "DDR4_C1_ADR17"    - IO_L20N_T3L_N3_AD1N_D09_65
set_property src_info {type:XDC file:1 line:597 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AV26 IOSTANDARD DIFF_SSTL12_DCI} [get_ports c1_ddr4_ck_c[1]  ]; # Bank 65 VCCO - VCC1V2 Net "DDR4_C1_CK_C1"    - IO_L17N_T2U_N9_AD10N_D15_65
set_property src_info {type:XDC file:1 line:598 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AU26 IOSTANDARD DIFF_SSTL12_DCI} [get_ports c1_ddr4_ck_t[1]  ]; # Bank 65 VCCO - VCC1V2 Net "DDR4_C1_CK_T1"    - IO_L17P_T2U_N8_AD10P_D14_65
set_property src_info {type:XDC file:1 line:600 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AR23 IOSTANDARD SSTL12_DCI     } [get_ports c1_ddr4_cs_n[2]  ]; # Bank 65 VCCO - VCC1V2 Net "DDR4_C1_CS_B2"    - IO_L16P_T2U_N6_QBC_AD3P_A00_D16_65
set_property src_info {type:XDC file:1 line:601 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AP25 IOSTANDARD SSTL12_DCI     } [get_ports c1_ddr4_cs_n[1]  ]; # Bank 65 VCCO - VCC1V2 Net "DDR4_C1_CS_B1"    - IO_T2U_N12_CSI_ADV_B_65
set_property src_info {type:XDC file:1 line:618 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN BB24 IOSTANDARD SSTL12_DCI     } [get_ports c1_ddr4_cke[1]   ]; # Bank 65 VCCO - VCC1V2 Net "DDR4_C1_CKE1"     - IO_L9P_T1L_N4_AD12P_A14_D30_65
set_property src_info {type:XDC file:1 line:635 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:XDC file:1 line:636 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:XDC file:1 line:637 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:638 export:INPUT save:INPUT read:READ} [current_design]
# DDR4 RDIMM Controller 2, 72-bit Data Interface, x4 Componets, Single Rank
set_property src_info {type:XDC file:1 line:639 export:INPUT save:INPUT read:READ} [current_design]
#     <<<NOTE>>> DQS Clock strobes have been swapped from JEDEC standard to match Xilinx MIG Clock order:
set_property src_info {type:XDC file:1 line:640 export:INPUT save:INPUT read:READ} [current_design]
#                JEDEC Order   DQS ->  0  9  1 10  2 11  3 12  4 13  5 14  6 15  7 16  8 17
set_property src_info {type:XDC file:1 line:641 export:INPUT save:INPUT read:READ} [current_design]
#                Xil MIG Order DQS ->  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17
set_property src_info {type:XDC file:1 line:642 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:643 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:XDC file:1 line:707 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN D35  IOSTANDARD DIFF_SSTL12_DCI} [get_ports c2_ddr4_ck_c[1]  ]; # Bank 47 VCCO - VCC1V2 Net "DDR4_C2_CK_C1"   - IO_L16N_T2U_N7_QBC_AD3N_47
set_property src_info {type:XDC file:1 line:708 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN D34  IOSTANDARD DIFF_SSTL12_DCI} [get_ports c2_ddr4_ck_t[1]  ]; # Bank 47 VCCO - VCC1V2 Net "DDR4_C2_CK_T1"   - IO_L16P_T2U_N6_QBC_AD3P_47
set_property src_info {type:XDC file:1 line:709 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN E30  IOSTANDARD SSTL12_DCI     } [get_ports c2_ddr4_cke[1]   ]; # Bank 47 VCCO - VCC1V2 Net "DDR4_C2_CKE1"    - IO_T2U_N12_47
set_property src_info {type:XDC file:1 line:712 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN K31  IOSTANDARD SSTL12_DCI     } [get_ports c2_ddr4_cs_n[3]  ]; # Bank 47 VCCO - VCC1V2 Net "DDR4_C2_CS_B3"   - IO_L15N_T2L_N5_AD11N_47
set_property src_info {type:XDC file:1 line:720 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN J31  IOSTANDARD SSTL12_DCI     } [get_ports c2_ddr4_cs_n[1]  ]; # Bank 47 VCCO - VCC1V2 Net "DDR4_C2_CS_B1"   - IO_T1U_N12_47
set_property src_info {type:XDC file:1 line:721 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN F34  IOSTANDARD SSTL12_DCI     } [get_ports c2_ddr4_odt[1]   ]; # Bank 47 VCCO - VCC1V2 Net "DDR4_C2_ODT1"    - IO_L12N_T1U_N11_GC_47
set_property src_info {type:XDC file:1 line:723 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN L30  IOSTANDARD SSTL12_DCI     } [get_ports c2_ddr4_cs_n[2]  ]; # Bank 47 VCCO - VCC1V2 Net "DDR4_C2_CS_B2"   - IO_L9N_T1L_N5_AD12N_47
set_property src_info {type:XDC file:1 line:725 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN H32  IOSTANDARD SSTL12_DCI     } [get_ports c2_ddr4_adr[17]  ]; # Bank 47 VCCO - VCC1V2 Net "DDR4_C2_ADR17"   - IO_L8N_T1L_N3_AD5N_47
set_property src_info {type:XDC file:1 line:745 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN D40  IOSTANDARD LVCMOS12       } [get_ports c2_ddr4_event_n  ]; # Bank 46 VCCO - VCC1V2 Net "DDR4_C2_EVENT_B" - IO_T3U_N12_46
set_property src_info {type:XDC file:1 line:791 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:792 export:INPUT save:INPUT read:READ} [current_design]
# DDR4 RDIMM Controller 0, 72-bit Data Interface, x4 Componets, Single Rank
set_property src_info {type:XDC file:1 line:793 export:INPUT save:INPUT read:READ} [current_design]
#     <<<NOTE>>> DQS Clock strobes have been swapped from JEDEC standard to match Xilinx MIG Clock order:
set_property src_info {type:XDC file:1 line:794 export:INPUT save:INPUT read:READ} [current_design]
#                JEDEC Order   DQS ->  0  9  1 10  2 11  3 12  4 13  5 14  6 15  7 16  8 17
set_property src_info {type:XDC file:1 line:795 export:INPUT save:INPUT read:READ} [current_design]
#                Xil MIG Order DQS ->  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17
set_property src_info {type:XDC file:1 line:796 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:799 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AN34 IOSTANDARD SSTL12_DCI     } [get_ports c0_ddr4_odt[1]   ]; # Bank 42 VCCO - VCC1V2 Net "DDR4_C0_ODT1"    - IO_L22N_T3U_N7_DBC_AD0N_42
set_property src_info {type:XDC file:1 line:800 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AM34 IOSTANDARD SSTL12_DCI     } [get_ports c0_ddr4_cs_n[3]  ]; # Bank 42 VCCO - VCC1V2 Net "DDR4_C0_CS_B3"   - IO_L22P_T3U_N6_DBC_AD0P_42
set_property src_info {type:XDC file:1 line:803 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AN35 IOSTANDARD SSTL12_DCI     } [get_ports c0_ddr4_adr[17]  ]; # Bank 42 VCCO - VCC1V2 Net "DDR4_C0_ADR17"   - IO_L24P_T3U_N10_42
set_property src_info {type:XDC file:1 line:806 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AP33 IOSTANDARD SSTL12_DCI     } [get_ports c0_ddr4_cs_n[1]  ]; # Bank 42 VCCO - VCC1V2 Net "DDR4_C0_CS_B1"   - IO_L20N_T3L_N3_AD1N_42
set_property src_info {type:XDC file:1 line:807 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AN33 IOSTANDARD SSTL12_DCI     } [get_ports c0_ddr4_cs_n[2]  ]; # Bank 42 VCCO - VCC1V2 Net "DDR4_C0_CS_B2"   - IO_L20P_T3L_N2_AD1P_42
set_property src_info {type:XDC file:1 line:812 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AU35 IOSTANDARD DIFF_SSTL12_DCI} [get_ports c0_ddr4_ck_c[1]  ]; # Bank 42 VCCO - VCC1V2 Net "DDR4_C0_CK_C1"   - IO_L16N_T2U_N7_QBC_AD3N_42
set_property src_info {type:XDC file:1 line:813 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AU34 IOSTANDARD DIFF_SSTL12_DCI} [get_ports c0_ddr4_ck_t[1]  ]; # Bank 42 VCCO - VCC1V2 Net "DDR4_C0_CK_T1"   - IO_L16P_T2U_N6_QBC_AD3P_42
set_property src_info {type:XDC file:1 line:828 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN BC40 IOSTANDARD SSTL12_DCI     } [get_ports c0_ddr4_cke[1]   ]; # Bank 42 VCCO - VCC1V2 Net "DDR4_C0_CKE1"    - IO_L9N_T1L_N5_AD12N_42
set_property src_info {type:XDC file:1 line:850 export:INPUT save:INPUT read:READ} [current_design]
#set_property -dict {PACKAGE_PIN AT33 IOSTANDARD LVCMOS12       } [get_ports c0_ddr4_event_n  ]; # Bank 41 VCCO - VCC1V2 Net "DDR4_C0_EVENT_B" - IO_T3U_N12_41
set_property src_info {type:XDC file:1 line:944 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:945 export:INPUT save:INPUT read:READ} [current_design]
# MGT Connections
set_property src_info {type:XDC file:1 line:946 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:XDC file:1 line:947 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN N3  [get_ports QSFP0_RX1_N]; # Bank 231  - MGTYRXN0_231
set_property src_info {type:XDC file:1 line:948 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN N4  [get_ports QSFP0_RX1_P]; # Bank 231  - MGTYRXP0_231
set_property src_info {type:XDC file:1 line:949 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN M1  [get_ports QSFP0_RX2_N]; # Bank 231  - MGTYRXN1_231
set_property src_info {type:XDC file:1 line:950 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN M2  [get_ports QSFP0_RX2_P]; # Bank 231  - MGTYRXP1_231
set_property src_info {type:XDC file:1 line:951 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN L3  [get_ports QSFP0_RX3_N]; # Bank 231  - MGTYRXN2_231
set_property src_info {type:XDC file:1 line:952 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN L4  [get_ports QSFP0_RX3_P]; # Bank 231  - MGTYRXP2_231
set_property src_info {type:XDC file:1 line:953 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN K1  [get_ports QSFP0_RX4_N]; # Bank 231  - MGTYRXN3_231
set_property src_info {type:XDC file:1 line:954 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN K2  [get_ports QSFP0_RX4_P]; # Bank 231  - MGTYRXP3_231
set_property src_info {type:XDC file:1 line:955 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN N8  [get_ports QSFP0_TX1_N]; # Bank 231  - MGTYTXN0_231
set_property src_info {type:XDC file:1 line:956 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN N9  [get_ports QSFP0_TX1_P]; # Bank 231  - MGTYTXP0_231
set_property src_info {type:XDC file:1 line:957 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN M6  [get_ports QSFP0_TX2_N]; # Bank 231  - MGTYTXN1_231
set_property src_info {type:XDC file:1 line:958 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN M7  [get_ports QSFP0_TX2_P]; # Bank 231  - MGTYTXP1_231
set_property src_info {type:XDC file:1 line:959 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN L8  [get_ports QSFP0_TX3_N]; # Bank 231  - MGTYTXN2_231
set_property src_info {type:XDC file:1 line:960 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN L9  [get_ports QSFP0_TX3_P]; # Bank 231  - MGTYTXP2_231
set_property src_info {type:XDC file:1 line:961 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN K6  [get_ports QSFP0_TX4_N]; # Bank 231  - MGTYTXN3_231
set_property src_info {type:XDC file:1 line:962 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN K7  [get_ports QSFP0_TX4_P]; # Bank 231  - MGTYTXP3_231
set_property src_info {type:XDC file:1 line:963 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN U3  [get_ports QSFP1_RX1_N]; # Bank 230  - MGTYRXN0_230
set_property src_info {type:XDC file:1 line:964 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN U4  [get_ports QSFP1_RX1_P]; # Bank 230  - MGTYRXP0_230
set_property src_info {type:XDC file:1 line:965 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN T1  [get_ports QSFP1_RX2_N]; # Bank 230  - MGTYRXN1_230
set_property src_info {type:XDC file:1 line:966 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN T2  [get_ports QSFP1_RX2_P]; # Bank 230  - MGTYRXP1_230
set_property src_info {type:XDC file:1 line:967 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN R3  [get_ports QSFP1_RX3_N]; # Bank 230  - MGTYRXN2_230
set_property src_info {type:XDC file:1 line:968 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN R4  [get_ports QSFP1_RX3_P]; # Bank 230  - MGTYRXP2_230
set_property src_info {type:XDC file:1 line:969 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN P1  [get_ports QSFP1_RX4_N]; # Bank 230  - MGTYRXN3_230
set_property src_info {type:XDC file:1 line:970 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN P2  [get_ports QSFP1_RX4_P]; # Bank 230  - MGTYRXP3_230
set_property src_info {type:XDC file:1 line:971 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN U8  [get_ports QSFP1_TX1_N]; # Bank 230  - MGTYTXN0_230
set_property src_info {type:XDC file:1 line:972 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN U9  [get_ports QSFP1_TX1_P]; # Bank 230  - MGTYTXP0_230
set_property src_info {type:XDC file:1 line:973 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN T6  [get_ports QSFP1_TX2_N]; # Bank 230  - MGTYTXN1_230
set_property src_info {type:XDC file:1 line:974 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN T7  [get_ports QSFP1_TX2_P]; # Bank 230  - MGTYTXP1_230
set_property src_info {type:XDC file:1 line:975 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN R8  [get_ports QSFP1_TX3_N]; # Bank 230  - MGTYTXN2_230
set_property src_info {type:XDC file:1 line:976 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN R9  [get_ports QSFP1_TX3_P]; # Bank 230  - MGTYTXP2_230
set_property src_info {type:XDC file:1 line:977 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN P6  [get_ports QSFP1_TX4_N]; # Bank 230  - MGTYTXN3_230
set_property src_info {type:XDC file:1 line:978 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN P7  [get_ports QSFP1_TX4_P]; # Bank 230  - MGTYTXP3_230
set_property src_info {type:XDC file:1 line:979 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AF1 [get_ports PEX_RX0_N  ]; # Bank 227  - MGTYRXN3_227
set_property src_info {type:XDC file:1 line:980 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AF2 [get_ports PEX_RX0_P  ]; # Bank 227  - MGTYRXP3_227
set_property src_info {type:XDC file:1 line:981 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AG3 [get_ports PEX_RX1_N  ]; # Bank 227  - MGTYRXN2_227
set_property src_info {type:XDC file:1 line:982 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AG4 [get_ports PEX_RX1_P  ]; # Bank 227  - MGTYRXP2_227
set_property src_info {type:XDC file:1 line:983 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AH1 [get_ports PEX_RX2_N  ]; # Bank 227  - MGTYRXN1_227
set_property src_info {type:XDC file:1 line:984 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AH2 [get_ports PEX_RX2_P  ]; # Bank 227  - MGTYRXP1_227
set_property src_info {type:XDC file:1 line:985 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AJ3 [get_ports PEX_RX3_N  ]; # Bank 227  - MGTYRXN0_227
set_property src_info {type:XDC file:1 line:986 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AJ4 [get_ports PEX_RX3_P  ]; # Bank 227  - MGTYRXP0_227
set_property src_info {type:XDC file:1 line:987 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AF6 [get_ports PEX_TX0_N  ]; # Bank 227  - MGTYTXN3_227
set_property src_info {type:XDC file:1 line:988 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AF7 [get_ports PEX_TX0_P  ]; # Bank 227  - MGTYTXP3_227
set_property src_info {type:XDC file:1 line:989 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AG8 [get_ports PEX_TX1_N  ]; # Bank 227  - MGTYTXN2_227
set_property src_info {type:XDC file:1 line:990 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AG9 [get_ports PEX_TX1_P  ]; # Bank 227  - MGTYTXP2_227
set_property src_info {type:XDC file:1 line:991 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AH6 [get_ports PEX_TX2_N  ]; # Bank 227  - MGTYTXN1_227
set_property src_info {type:XDC file:1 line:992 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AH7 [get_ports PEX_TX2_P  ]; # Bank 227  - MGTYTXP1_227
set_property src_info {type:XDC file:1 line:993 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AJ8 [get_ports PEX_TX3_N  ]; # Bank 227  - MGTYTXN0_227
set_property src_info {type:XDC file:1 line:994 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AJ9 [get_ports PEX_TX3_P  ]; # Bank 227  - MGTYTXP0_227
set_property src_info {type:XDC file:1 line:995 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AK1 [get_ports PEX_RX4_N  ]; # Bank 226  - MGTYRXN3_226
set_property src_info {type:XDC file:1 line:996 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AK2 [get_ports PEX_RX4_P  ]; # Bank 226  - MGTYRXP3_226
set_property src_info {type:XDC file:1 line:997 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AL3 [get_ports PEX_RX5_N  ]; # Bank 226  - MGTYRXN2_226
set_property src_info {type:XDC file:1 line:998 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AL4 [get_ports PEX_RX5_P  ]; # Bank 226  - MGTYRXP2_226
set_property src_info {type:XDC file:1 line:999 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AM1 [get_ports PEX_RX6_N  ]; # Bank 226  - MGTYRXN1_226
set_property src_info {type:XDC file:1 line:1000 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AM2 [get_ports PEX_RX6_P  ]; # Bank 226  - MGTYRXP1_226
set_property src_info {type:XDC file:1 line:1001 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AN3 [get_ports PEX_RX7_N  ]; # Bank 226  - MGTYRXN0_226
set_property src_info {type:XDC file:1 line:1002 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AN4 [get_ports PEX_RX7_P  ]; # Bank 226  - MGTYRXP0_226
set_property src_info {type:XDC file:1 line:1003 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AK6 [get_ports PEX_TX4_N  ]; # Bank 226  - MGTYTXN3_226
set_property src_info {type:XDC file:1 line:1004 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AK7 [get_ports PEX_TX4_P  ]; # Bank 226  - MGTYTXP3_226
set_property src_info {type:XDC file:1 line:1005 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AL8 [get_ports PEX_TX5_N  ]; # Bank 226  - MGTYTXN2_226
set_property src_info {type:XDC file:1 line:1006 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AL9 [get_ports PEX_TX5_P  ]; # Bank 226  - MGTYTXP2_226
set_property src_info {type:XDC file:1 line:1007 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AM6 [get_ports PEX_TX6_N  ]; # Bank 226  - MGTYTXN1_226
set_property src_info {type:XDC file:1 line:1008 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AM7 [get_ports PEX_TX6_P  ]; # Bank 226  - MGTYTXP1_226
set_property src_info {type:XDC file:1 line:1009 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AN8 [get_ports PEX_TX7_N  ]; # Bank 226  - MGTYTXN0_226
set_property src_info {type:XDC file:1 line:1010 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AN9 [get_ports PEX_TX7_P  ]; # Bank 226  - MGTYTXP0_226
set_property src_info {type:XDC file:1 line:1011 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AT1 [get_ports PEX_RX10_N ]; # Bank 225  - MGTYRXN1_225
set_property src_info {type:XDC file:1 line:1012 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AT2 [get_ports PEX_RX10_P ]; # Bank 225  - MGTYRXP1_225
set_property src_info {type:XDC file:1 line:1013 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AU3 [get_ports PEX_RX11_N ]; # Bank 225  - MGTYRXN0_225
set_property src_info {type:XDC file:1 line:1014 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AU4 [get_ports PEX_RX11_P ]; # Bank 225  - MGTYRXP0_225
set_property src_info {type:XDC file:1 line:1015 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AP1 [get_ports PEX_RX8_N  ]; # Bank 225  - MGTYRXN3_225
set_property src_info {type:XDC file:1 line:1016 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AP2 [get_ports PEX_RX8_P  ]; # Bank 225  - MGTYRXP3_225
set_property src_info {type:XDC file:1 line:1017 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AR3 [get_ports PEX_RX9_N  ]; # Bank 225  - MGTYRXN2_225
set_property src_info {type:XDC file:1 line:1018 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AR4 [get_ports PEX_RX9_P  ]; # Bank 225  - MGTYRXP2_225
set_property src_info {type:XDC file:1 line:1019 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AT6 [get_ports PEX_TX10_N ]; # Bank 225  - MGTYTXN1_225
set_property src_info {type:XDC file:1 line:1020 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AT7 [get_ports PEX_TX10_P ]; # Bank 225  - MGTYTXP1_225
set_property src_info {type:XDC file:1 line:1021 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AU8 [get_ports PEX_TX11_N ]; # Bank 225  - MGTYTXN0_225
set_property src_info {type:XDC file:1 line:1022 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AU9 [get_ports PEX_TX11_P ]; # Bank 225  - MGTYTXP0_225
set_property src_info {type:XDC file:1 line:1023 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AP6 [get_ports PEX_TX8_N  ]; # Bank 225  - MGTYTXN3_225
set_property src_info {type:XDC file:1 line:1024 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AP7 [get_ports PEX_TX8_P  ]; # Bank 225  - MGTYTXP3_225
set_property src_info {type:XDC file:1 line:1025 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AR8 [get_ports PEX_TX9_N  ]; # Bank 225  - MGTYTXN2_225
set_property src_info {type:XDC file:1 line:1026 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AR9 [get_ports PEX_TX9_P  ]; # Bank 225  - MGTYTXP2_225
set_property src_info {type:XDC file:1 line:1027 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AV1 [get_ports PEX_RX12_N ]; # Bank 224  - MGTYRXN3_224
set_property src_info {type:XDC file:1 line:1028 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AV2 [get_ports PEX_RX12_P ]; # Bank 224  - MGTYRXP3_224
set_property src_info {type:XDC file:1 line:1029 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AW3 [get_ports PEX_RX13_N ]; # Bank 224  - MGTYRXN2_224
set_property src_info {type:XDC file:1 line:1030 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AW4 [get_ports PEX_RX13_P ]; # Bank 224  - MGTYRXP2_224
set_property src_info {type:XDC file:1 line:1031 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN BA1 [get_ports PEX_RX14_N ]; # Bank 224  - MGTYRXN1_224
set_property src_info {type:XDC file:1 line:1032 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN BA2 [get_ports PEX_RX14_P ]; # Bank 224  - MGTYRXP1_224
set_property src_info {type:XDC file:1 line:1033 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN BC1 [get_ports PEX_RX15_N ]; # Bank 224  - MGTYRXN0_224
set_property src_info {type:XDC file:1 line:1034 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN BC2 [get_ports PEX_RX15_P ]; # Bank 224  - MGTYRXP0_224
set_property src_info {type:XDC file:1 line:1035 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AV6 [get_ports PEX_TX12_N ]; # Bank 224  - MGTYTXN3_224
set_property src_info {type:XDC file:1 line:1036 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN AV7 [get_ports PEX_TX12_P ]; # Bank 224  - MGTYTXP3_224
set_property src_info {type:XDC file:1 line:1037 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN BB4 [get_ports PEX_TX13_N ]; # Bank 224  - MGTYTXN2_224
set_property src_info {type:XDC file:1 line:1038 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN BB5 [get_ports PEX_TX13_P ]; # Bank 224  - MGTYTXP2_224
set_property src_info {type:XDC file:1 line:1039 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN BD4 [get_ports PEX_TX14_N ]; # Bank 224  - MGTYTXN1_224
set_property src_info {type:XDC file:1 line:1040 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN BD5 [get_ports PEX_TX14_P ]; # Bank 224  - MGTYTXP1_224
set_property src_info {type:XDC file:1 line:1041 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN BF4 [get_ports PEX_TX15_N ]; # Bank 224  - MGTYTXN0_224
set_property src_info {type:XDC file:1 line:1042 export:INPUT save:INPUT read:READ} [current_design]
#set_property PACKAGE_PIN BF5 [get_ports PEX_TX15_P ]; # Bank 224  - MGTYTXP0_224
set_property src_info {type:XDC file:1 line:1043 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:1 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:2 export:INPUT save:INPUT read:READ} [current_design]
##
set_property src_info {type:SCOPED_XDC file:2 line:3 export:INPUT save:INPUT read:READ} [current_design]
## Create Clock Constraints on BSCAN ports TCK & UPDATE
set_property src_info {type:SCOPED_XDC file:2 line:4 export:INPUT save:INPUT read:READ} [current_design]
##
current_instance dbg_hub/inst
set_property src_info {type:SCOPED_XDC file:2 line:5 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 50.000 [get_pins -filter REF_PIN_NAME=~INTERNAL_TCK -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst"}]]
set_property src_info {type:SCOPED_XDC file:2 line:6 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:7 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:8 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:9 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:10 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:11 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:12 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:1 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:2 export:INPUT save:INPUT read:READ} [current_design]
##
set_property src_info {type:SCOPED_XDC file:3 line:3 export:INPUT save:INPUT read:READ} [current_design]
## Create Clock Constraints on BSCAN ports TCK & UPDATE
set_property src_info {type:SCOPED_XDC file:3 line:4 export:INPUT save:INPUT read:READ} [current_design]
##
set_property src_info {type:SCOPED_XDC file:3 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [filter [all_fanout -from [get_pins -filter REF_PIN_NAME=~wr_clk -of_objects [get_cells -hierarchical -filter {NAME =~ "*SUBCORE_FIFO.*rdfifo_inst"}]] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *U_RD_FIFO*gdm.dm_gen.dm*/gpr1.dout_i_reg*}]
set_property src_info {type:SCOPED_XDC file:3 line:12 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:13 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:14 export:INPUT save:INPUT read:READ} [current_design]
# Set max delay on cross clock domain path for Block/Distributed RAM based FIFO
set_property src_info {type:SCOPED_XDC file:3 line:15 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]"}] 50.000
set_property src_info {type:SCOPED_XDC file:3 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]"}] 10.000
set_property src_info {type:SCOPED_XDC file:3 line:18 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]"}] 10.000
set_property src_info {type:SCOPED_XDC file:3 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]"}] 10.000
set_property src_info {type:SCOPED_XDC file:3 line:21 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:26 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:27 export:INPUT save:INPUT read:READ} [current_design]
# Ignore paths from the write clock to the read data registers for Asynchronous Distributed RAM based FIFO
set_property src_info {type:SCOPED_XDC file:3 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [filter [all_fanout -from [get_pins -filter REF_PIN_NAME=~wr_clk -of_objects [get_cells -hierarchical -filter {NAME =~ "*SUBCORE_FIFO.*wrfifo_inst"}]] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *U_WR_FIFO*gdm.dm_gen.dm*/gpr1.dout_i_reg*}]
set_property src_info {type:SCOPED_XDC file:3 line:29 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:30 export:INPUT save:INPUT read:READ} [current_design]
# Set max delay on cross clock domain path for Block/Distributed RAM based FIFO
set_property src_info {type:SCOPED_XDC file:3 line:31 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]"}] 10.000
set_property src_info {type:SCOPED_XDC file:3 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]"}] 10.000
set_property src_info {type:SCOPED_XDC file:3 line:34 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]"}] 50.000
set_property src_info {type:SCOPED_XDC file:3 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]"}] 10.000
set_property src_info {type:SCOPED_XDC file:3 line:37 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:38 export:INPUT save:INPUT read:READ} [current_design]
##
set_property src_info {type:SCOPED_XDC file:3 line:39 export:INPUT save:INPUT read:READ} [current_design]
## Timing Exceptions on TCK & UPDATE clocks
set_property src_info {type:SCOPED_XDC file:3 line:40 export:INPUT save:INPUT read:READ} [current_design]
##
set_property src_info {type:SCOPED_XDC file:3 line:41 export:INPUT save:INPUT read:READ} [current_design]
#TCK 2 CLK
set_property src_info {type:SCOPED_XDC file:3 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg"}]
set_property src_info {type:SCOPED_XDC file:3 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]"}]
set_property src_info {type:SCOPED_XDC file:3 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]"}]
set_property src_info {type:SCOPED_XDC file:3 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]"}]
set_property src_info {type:SCOPED_XDC file:3 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]"}]
set_property src_info {type:SCOPED_XDC file:3 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]"}]
set_property src_info {type:SCOPED_XDC file:3 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]"}]
set_property src_info {type:SCOPED_XDC file:3 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[*]"}]
set_property src_info {type:SCOPED_XDC file:3 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]"}]
set_property src_info {type:SCOPED_XDC file:3 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]"}]
set_property src_info {type:SCOPED_XDC file:3 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg"}]
set_property src_info {type:SCOPED_XDC file:3 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg"}]
set_property src_info {type:SCOPED_XDC file:3 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[*]"}]
set_property src_info {type:SCOPED_XDC file:3 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[*]"}]
set_property src_info {type:SCOPED_XDC file:3 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[*]"}]
set_property src_info {type:SCOPED_XDC file:3 line:57 export:INPUT save:INPUT read:READ} [current_design]
#CLK 2 TCK
set_property src_info {type:SCOPED_XDC file:3 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg"}]
set_property src_info {type:SCOPED_XDC file:3 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[*]"}]
set_property src_info {type:SCOPED_XDC file:3 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[*]"}]
set_property src_info {type:SCOPED_XDC file:3 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[*]"}]
set_property src_info {type:SCOPED_XDC file:3 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg"}]
set_property src_info {type:SCOPED_XDC file:3 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg"}]
set_property src_info {type:SCOPED_XDC file:3 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[*]"}]
set_property src_info {type:SCOPED_XDC file:3 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[*]"}]
set_property src_info {type:SCOPED_XDC file:3 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[*]"}]
set_property src_info {type:SCOPED_XDC file:3 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[*]"}]
set_property src_info {type:SCOPED_XDC file:3 line:68 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:69 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-6} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[*]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:70 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-6} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[*]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:71 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-6} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*.gsync_stage[1].rd_stg_inst/Q_reg_reg[*]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:72 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-6} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*.gsync_stage[1].rd_stg_inst/Q_reg_reg[*]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:73 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-6} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*.gsync_stage[1].wr_stg_inst/Q_reg_reg[*]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:74 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-6} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*.gsync_stage[1].wr_stg_inst/Q_reg_reg[*]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:75 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-6} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[*]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:76 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg*/RAM*"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ *U_RD_FIFO*gdm.dm_gen.dm*/gpr1.dout_i_reg*}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:77 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg*/RAM*"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ *U_WR_FIFO*gdm.dm_gen.dm*/gpr1.dout_i_reg*}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:78 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}]] -to [get_pins -filter REF_PIN_NAME=~R -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[*]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:79 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}]] -to [get_pins -filter REF_PIN_NAME=~R -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[*]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:80 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}]] -to [get_pins -filter REF_PIN_NAME=~R -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[*]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:81 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[*]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:82 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[*]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:83 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[*]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:84 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:85 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[*]"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[*]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:86 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-15} -user "xsdbm" -desc "CDC is handled through handshake process" -tags "1025927" -scope -internal -from [get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg"}]] -to [get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[*]"}]] -timestamp "Fri Mar  8 13:47:24 GMT 2024"
set_property src_info {type:SCOPED_XDC file:3 line:87 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:88 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:89 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:90 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:91 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:1 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:2 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:3 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:4 export:INPUT save:INPUT read:READ} [current_design]

