{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733318196548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733318196548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 15:16:36 2024 " "Processing started: Wed Dec  4 15:16:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733318196548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318196548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WiMAX_veriPHY -c WiMAX_veriPHY " "Command: quartus_map --read_settings_files=on --write_settings_files=off WiMAX_veriPHY -c WiMAX_veriPHY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318196548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733318196979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733318196979 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting an operand WiMAX_PHY_top_verify.sv(194) " "Verilog HDL syntax error at WiMAX_PHY_top_verify.sv(194) near text: \"\[\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/WiMAX_PHY_top_verify.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/rtl/WiMAX_PHY_top_verify.sv" 194 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1733318203349 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" WiMAX_PHY_top_verify.sv(194) " "Verilog HDL syntax error at WiMAX_PHY_top_verify.sv(194) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/WiMAX_PHY_top_verify.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/rtl/WiMAX_PHY_top_verify.sv" 194 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1733318203349 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"!==\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" WiMAX_PHY_top_verify.sv(194) " "Verilog HDL syntax error at WiMAX_PHY_top_verify.sv(194) near text: \"!==\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/WiMAX_PHY_top_verify.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/rtl/WiMAX_PHY_top_verify.sv" 194 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1733318203349 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "WiMAX_PHY_top_verify WiMAX_PHY_top_verify.sv(3) " "Ignored design unit \"WiMAX_PHY_top_verify\" at WiMAX_PHY_top_verify.sv(3) due to previous errors" {  } { { "../rtl/WiMAX_PHY_top_verify.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/rtl/WiMAX_PHY_top_verify.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1733318203349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase3/rtl/wimax_phy_top_verify.sv 0 0 " "Found 0 design units, including 0 entities, in source file /study/fall2024/ecng 4104/project/phase3/rtl/wimax_phy_top_verify.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase3/rtl/wimax_phy_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase3/rtl/wimax_phy_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WiMAX_PHY_top " "Found entity 1: WiMAX_PHY_top" {  } { { "../rtl/WiMAX_PHY_top.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/rtl/WiMAX_PHY_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733318203352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203352 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "qpsk_MOD.sv(50) " "Verilog HDL information at qpsk_MOD.sv(50): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/qpsk_MOD.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/rtl/qpsk_MOD.sv" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733318203353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase3/rtl/qpsk_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase3/rtl/qpsk_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qpsk_MOD " "Found entity 1: qpsk_MOD" {  } { { "../rtl/qpsk_MOD.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/rtl/qpsk_MOD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733318203354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase3/rtl/prbs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase3/rtl/prbs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prbs " "Found entity 1: prbs" {  } { { "../rtl/prbs.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/rtl/prbs.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733318203355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase3/rtl/ppbuffercontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase3/rtl/ppbuffercontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPBufferControl " "Found entity 1: PPBufferControl" {  } { { "../rtl/PPBufferControl.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/rtl/PPBufferControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733318203357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase3/rtl/ppbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase3/rtl/ppbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPBuffer " "Found entity 1: PPBuffer" {  } { { "../rtl/PPBuffer.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/rtl/PPBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733318203358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase3/rtl/interleaver_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase3/rtl/interleaver_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interleaver_top " "Found entity 1: interleaver_top" {  } { { "../rtl/interleaver_top.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/rtl/interleaver_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733318203360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase3/rtl/interleaver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase3/rtl/interleaver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interleaver " "Found entity 1: interleaver" {  } { { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/rtl/interleaver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733318203361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase3/rtl/fec_encoder_wimax_phy.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase3/rtl/fec_encoder_wimax_phy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fec_encoder_wimax_phy " "Found entity 1: fec_encoder_wimax_phy" {  } { { "../rtl/fec_encoder_wimax_phy.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/rtl/fec_encoder_wimax_phy.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733318203363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase3/pkg/package_wimax.sv 1 0 " "Found 1 design units, including 0 entities, in source file /study/fall2024/ecng 4104/project/phase3/pkg/package_wimax.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Package_wimax (SystemVerilog) " "Found design unit 1: Package_wimax (SystemVerilog)" {  } { { "../pkg/Package_wimax.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/pkg/Package_wimax.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733318203365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase3/ip/pll_50_100.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase3/ip/pll_50_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_50_100 " "Found entity 1: PLL_50_100" {  } { { "../ip/PLL_50_100.v" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/ip/PLL_50_100.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733318203366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase3/ip/pll_50_100/pll_50_100_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase3/ip/pll_50_100/pll_50_100_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_50_100_0002 " "Found entity 1: PLL_50_100_0002" {  } { { "../ip/PLL_50_100/PLL_50_100_0002.v" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/ip/PLL_50_100/PLL_50_100_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733318203368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase3/ip/sdpr.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase3/ip/sdpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDPR " "Found entity 1: SDPR" {  } { { "../ip/SDPR.v" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/ip/SDPR.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733318203370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase3/ip/fec_dpr.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase3/ip/fec_dpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 FEC_DPR " "Found entity 1: FEC_DPR" {  } { { "../ip/FEC_DPR.v" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase3/ip/FEC_DPR.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733318203372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203372 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/FALL2024/ECNG 4104/Project/Phase3/syn/output_files/WiMAX_veriPHY.map.smsg " "Generated suppressed messages file D:/Study/FALL2024/ECNG 4104/Project/Phase3/syn/output_files/WiMAX_veriPHY.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203402 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733318203462 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec  4 15:16:43 2024 " "Processing ended: Wed Dec  4 15:16:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733318203462 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733318203462 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733318203462 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733318203462 ""}
