// Seed: 452890083
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output tri1 id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_6 = 0;
  assign id_8 = -1;
endmodule
module module_1 #(
    parameter id_23 = 32'd60
) (
    input wand id_0,
    input supply1 id_1,
    input supply1 void id_2,
    output logic id_3,
    input tri id_4,
    input uwire id_5#(
        .id_19 (1),
        .id_20 (-1'b0 || 1),
        .id_21 (1),
        .id_22 (-1 - -1),
        ._id_23(-1),
        .id_24 (1),
        .id_25 (1),
        .id_26 (-1),
        .id_27 (1),
        .id_28 (1'b0),
        .id_29 (1),
        .id_30 (1),
        .id_31 (1)
    ),
    input uwire id_6,
    output uwire id_7,
    input wire id_8,
    input wand id_9,
    input tri id_10,
    input uwire id_11,
    input uwire id_12,
    input tri1 id_13
    , id_32,
    output tri0 id_14,
    input wire id_15,
    input tri1 id_16,
    inout uwire id_17
);
  always_latch id_3 = -1;
  logic id_33, id_34;
  xor primCall (
      id_14,
      id_28,
      id_5,
      id_31,
      id_27,
      id_11,
      id_25,
      id_33,
      id_4,
      id_21,
      id_13,
      id_34,
      id_24,
      id_6,
      id_30,
      id_15,
      id_17,
      id_29,
      id_16,
      id_20,
      id_12,
      id_19,
      id_9,
      id_26,
      id_22,
      id_1,
      id_10,
      id_32,
      id_8,
      id_2,
      id_0
  );
  module_0 modCall_1 (
      id_32,
      id_33,
      id_33,
      id_34,
      id_32,
      id_33,
      id_33,
      id_33
  );
  final id_25 = 1;
  wire [-1 'b0 : id_23] id_35, id_36, id_37;
  wire id_38;
endmodule
