rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/yosys_script.tcl)

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27+12 (git sha1 ceef00c35, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_exe' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_ops' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -Using Yosys read_systemverilog command
> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:1:1: No timescale set for "sub".

[WRN:PA0205] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:5:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:1:1: Compile module "work@sub".

[INF:CP0303] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:5:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9:4: Compile generate block "work@top.gen_sbox_j[0]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[0].gen_sbox_i[0]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[0].gen_sbox_i[1]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[0].gen_sbox_i[2]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[0].gen_sbox_i[3]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9:4: Compile generate block "work@top.gen_sbox_j[1]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[1].gen_sbox_i[0]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[1].gen_sbox_i[1]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[1].gen_sbox_i[2]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[1].gen_sbox_i[3]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9:4: Compile generate block "work@top.gen_sbox_j[2]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[2].gen_sbox_i[0]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[2].gen_sbox_i[1]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[2].gen_sbox_i[2]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[2].gen_sbox_i[3]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9:4: Compile generate block "work@top.gen_sbox_j[3]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[3].gen_sbox_i[0]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[3].gen_sbox_i[1]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[3].gen_sbox_i[2]".

[INF:CP0335] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10:7: Compile generate block "work@top.gen_sbox_j[3].gen_sbox_i[3]".

[NTE:EL0503] UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:5:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 17.

[NTE:EL0511] Nb leaf instances: 16.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin (builtin::)
   |vpiParent:
   \_design: (work@top)
   |vpiName:builtin
   |vpiFullName:builtin::
   |vpiDefName:builtin
 |uhdmtopPackages:
 \_package: builtin (builtin::)
   |vpiParent:
   \_design: (work@top)
   |vpiName:builtin
   |vpiFullName:builtin::
   |vpiDefName:builtin
   |vpiTop:1
   |vpiClassDefn:
   \_class_defn: (builtin::any_sverilog_class)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:any_sverilog_class
     |vpiFullName:builtin::any_sverilog_class
   |vpiClassDefn:
   \_class_defn: (builtin::array)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:array
     |vpiFullName:builtin::array
   |vpiClassDefn:
   \_class_defn: (builtin::queue)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:queue
     |vpiFullName:builtin::queue
   |vpiClassDefn:
   \_class_defn: (builtin::string)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:string
     |vpiFullName:builtin::string
   |vpiClassDefn:
   \_class_defn: (builtin::system)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:system
     |vpiFullName:builtin::system
 |uhdmallClasses:
 \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
   |vpiParent:
   \_design: (work@top)
   |vpiName:work@mailbox
   |vpiMethod:
   \_function: (work@mailbox::new)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:new
     |vpiFullName:work@mailbox::new
     |vpiMethod:1
     |vpiReturn:
     \_class_var: 
       |vpiTypespec:
       \_class_typespec: 
         |vpiClassDefn:
         \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (bound)
       |vpiDirection:1
       |vpiName:bound
       |vpiExpr:
       \_constant: 
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_function: (work@mailbox::num)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:num
     |vpiFullName:work@mailbox::num
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@mailbox::put)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:put
     |vpiFullName:work@mailbox::put
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:1
       |vpiName:message
   |vpiMethod:
   \_function: (work@mailbox::try_put)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_put
     |vpiFullName:work@mailbox::try_put
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_logic_var: 
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:1
       |vpiName:message
   |vpiMethod:
   \_task: (work@mailbox::get)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:get
     |vpiFullName:work@mailbox::get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
   |vpiMethod:
   \_function: (work@mailbox::try_get)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_get
     |vpiFullName:work@mailbox::try_get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
   |vpiMethod:
   \_task: (work@mailbox::peek)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:peek
     |vpiFullName:work@mailbox::peek
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
   |vpiMethod:
   \_function: (work@mailbox::try_peek)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_peek
     |vpiFullName:work@mailbox::try_peek
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
 |uhdmallClasses:
 \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiParent:
   \_design: (work@top)
   |vpiName:work@process
   |vpiTypedef:
   \_enum_typespec: (state)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:state
     |vpiEnumConst:
     \_enum_const: (FINISHED)
       |vpiName:FINISHED
       |INT:0
       |vpiDecompile:0
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (RUNNING)
       |vpiName:RUNNING
       |INT:1
       |vpiDecompile:1
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (WAITING)
       |vpiName:WAITING
       |INT:2
       |vpiDecompile:2
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (SUSPENDED)
       |vpiName:SUSPENDED
       |INT:3
       |vpiDecompile:3
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (KILLED)
       |vpiName:KILLED
       |INT:4
       |vpiDecompile:4
       |vpiSize:64
   |vpiMethod:
   \_function: (work@process::self)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:self
     |vpiFullName:work@process::self
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_class_var: 
       |vpiTypespec:
       \_class_typespec: 
         |vpiClassDefn:
         \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_function: (work@process::status)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:status
     |vpiFullName:work@process::status
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_enum_var: 
       |vpiTypespec:
       \_enum_typespec: (state)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::kill)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:kill
     |vpiFullName:work@process::kill
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::await)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:await
     |vpiFullName:work@process::await
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::suspend)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:suspend
     |vpiFullName:work@process::suspend
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::resume)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:resume
     |vpiFullName:work@process::resume
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
 |uhdmallClasses:
 \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
   |vpiParent:
   \_design: (work@top)
   |vpiName:work@semaphore
   |vpiMethod:
   \_function: (work@semaphore::new)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:new
     |vpiFullName:work@semaphore::new
     |vpiMethod:1
     |vpiReturn:
     \_class_var: 
       |vpiTypespec:
       \_class_typespec: 
         |vpiClassDefn:
         \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_task: (work@semaphore::put)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:put
     |vpiFullName:work@semaphore::put
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:1
         |vpiSize:64
         |UINT:1
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_task: (work@semaphore::get)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:get
     |vpiFullName:work@semaphore::get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:1
         |vpiSize:64
         |UINT:1
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_function: (work@semaphore::try_get)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_get
     |vpiFullName:work@semaphore::try_get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:1
         |vpiSize:64
         |UINT:1
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
 |uhdmallModules:
 \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:1:1, endln:3:10
   |vpiParent:
   \_design: (work@top)
   |vpiFullName:work@sub
   |vpiDefName:work@sub
   |vpiNet:
   \_logic_net: (work@sub.data_i), line:1:24, endln:1:30
     |vpiParent:
     \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:1:1, endln:3:10
     |vpiName:data_i
     |vpiFullName:work@sub.data_i
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@sub.o), line:1:45, endln:1:46
     |vpiParent:
     \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:1:1, endln:3:10
     |vpiName:o
     |vpiFullName:work@sub.o
     |vpiNetType:36
   |vpiPort:
   \_port: (data_i), line:1:24, endln:1:30
     |vpiParent:
     \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:1:1, endln:3:10
     |vpiName:data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@sub.data_i), line:1:24, endln:1:30
     |vpiTypedef:
     \_logic_typespec: , line:1:18, endln:1:23
   |vpiPort:
   \_port: (o), line:1:45, endln:1:46
     |vpiParent:
     \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:1:1, endln:3:10
     |vpiName:o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@sub.o), line:1:45, endln:1:46
     |vpiTypedef:
     \_logic_typespec: , line:1:39, endln:1:44
   |vpiContAssign:
   \_cont_assign: , line:2:11, endln:2:21
     |vpiParent:
     \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:1:1, endln:3:10
     |vpiRhs:
     \_ref_obj: (work@sub.data_i), line:2:15, endln:2:21
       |vpiParent:
       \_cont_assign: , line:2:11, endln:2:21
       |vpiName:data_i
       |vpiFullName:work@sub.data_i
       |vpiActual:
       \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub.data_i), line:1:24, endln:1:30
     |vpiLhs:
     \_ref_obj: (work@sub.o), line:2:11, endln:2:12
       |vpiParent:
       \_cont_assign: , line:2:11, endln:2:21
       |vpiName:o
       |vpiFullName:work@sub.o
       |vpiActual:
       \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub.o), line:1:45, endln:1:46
 |uhdmallModules:
 \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:5:1, endln:17:10
   |vpiParent:
   \_design: (work@top)
   |vpiFullName:work@top
   |vpiDefName:work@top
   |vpiNet:
   \_logic_net: (work@top.data_i), line:6:27, endln:6:33
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:5:1, endln:17:10
     |vpiName:data_i
     |vpiFullName:work@top.data_i
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@top.o), line:7:28, endln:7:29
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:5:1, endln:17:10
     |vpiName:o
     |vpiFullName:work@top.o
     |vpiNetType:36
   |vpiPort:
   \_port: (data_i), line:6:27, endln:6:33
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:5:1, endln:17:10
     |vpiName:data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.data_i), line:6:27, endln:6:33
     |vpiTypedef:
     \_logic_typespec: , line:6:10, endln:6:26
       |vpiRange:
       \_range: , line:6:16, endln:6:21
         |vpiLeftRange:
         \_constant: , line:6:17, endln:6:18
           |vpiParent:
           \_range: , line:6:16, endln:6:21
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:6:19, endln:6:20
           |vpiParent:
           \_range: , line:6:16, endln:6:21
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiRange:
       \_range: , line:6:21, endln:6:26
         |vpiLeftRange:
         \_constant: , line:6:22, endln:6:23
           |vpiParent:
           \_range: , line:6:21, endln:6:26
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:6:24, endln:6:25
           |vpiParent:
           \_range: , line:6:21, endln:6:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (o), line:7:28, endln:7:29
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:5:1, endln:17:10
     |vpiName:o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.o), line:7:28, endln:7:29
     |vpiTypedef:
     \_logic_typespec: , line:7:11, endln:7:27
       |vpiRange:
       \_range: , line:7:17, endln:7:22
         |vpiLeftRange:
         \_constant: , line:7:18, endln:7:19
           |vpiParent:
           \_range: , line:7:17, endln:7:22
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:7:20, endln:7:21
           |vpiParent:
           \_range: , line:7:17, endln:7:22
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiRange:
       \_range: , line:7:22, endln:7:27
         |vpiLeftRange:
         \_constant: , line:7:23, endln:7:24
           |vpiParent:
           \_range: , line:7:22, endln:7:27
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:7:25, endln:7:26
           |vpiParent:
           \_range: , line:7:22, endln:7:27
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
 |uhdmtopModules:
 \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:5:1, endln:17:10
   |vpiName:work@top
   |vpiDefName:work@top
   |vpiTop:1
   |vpiNet:
   \_logic_net: (work@top.data_i), line:6:27, endln:6:33
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:5:1, endln:17:10
     |vpiTypespec:
     \_logic_typespec: , line:6:10, endln:6:26
       |vpiRange:
       \_range: , line:6:16, endln:6:21
         |vpiLeftRange:
         \_constant: , line:6:17, endln:6:18
           |vpiParent:
           \_range: , line:6:16, endln:6:21
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:6:19, endln:6:20
           |vpiParent:
           \_range: , line:6:16, endln:6:21
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiRange:
       \_range: , line:6:21, endln:6:26
         |vpiLeftRange:
         \_constant: , line:6:22, endln:6:23
           |vpiParent:
           \_range: , line:6:21, endln:6:26
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:6:24, endln:6:25
           |vpiParent:
           \_range: , line:6:21, endln:6:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:data_i
     |vpiFullName:work@top.data_i
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@top.o), line:7:28, endln:7:29
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:5:1, endln:17:10
     |vpiTypespec:
     \_logic_typespec: , line:7:11, endln:7:27
       |vpiRange:
       \_range: , line:7:17, endln:7:22
         |vpiLeftRange:
         \_constant: , line:7:18, endln:7:19
           |vpiParent:
           \_range: , line:7:17, endln:7:22
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:7:20, endln:7:21
           |vpiParent:
           \_range: , line:7:17, endln:7:22
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiRange:
       \_range: , line:7:22, endln:7:27
         |vpiLeftRange:
         \_constant: , line:7:23, endln:7:24
           |vpiParent:
           \_range: , line:7:22, endln:7:27
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:7:25, endln:7:26
           |vpiParent:
           \_range: , line:7:22, endln:7:27
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:o
     |vpiFullName:work@top.o
     |vpiNetType:36
   |vpiTopModule:1
   |vpiPort:
   \_port: (data_i), line:6:27, endln:6:33
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:5:1, endln:17:10
     |vpiName:data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: (work@top.data_i), line:6:27, endln:6:33
       |vpiName:data_i
       |vpiFullName:work@top.data_i
       |vpiActual:
       \_logic_net: (work@top.data_i), line:6:27, endln:6:33
     |vpiTypedef:
     \_logic_typespec: , line:6:10, endln:6:26
       |vpiRange:
       \_range: , line:6:16, endln:6:21
         |vpiParent:
         \_port: (data_i), line:6:27, endln:6:33
         |vpiLeftRange:
         \_constant: , line:6:17, endln:6:18
           |vpiParent:
           \_range: , line:6:16, endln:6:21
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:6:19, endln:6:20
           |vpiParent:
           \_range: , line:6:16, endln:6:21
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiRange:
       \_range: , line:6:21, endln:6:26
         |vpiParent:
         \_port: (data_i), line:6:27, endln:6:33
         |vpiLeftRange:
         \_constant: , line:6:22, endln:6:23
           |vpiParent:
           \_range: , line:6:21, endln:6:26
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:6:24, endln:6:25
           |vpiParent:
           \_range: , line:6:21, endln:6:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (o), line:7:28, endln:7:29
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:5:1, endln:17:10
     |vpiName:o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.o), line:7:28, endln:7:29
       |vpiName:o
       |vpiFullName:work@top.o
       |vpiActual:
       \_logic_net: (work@top.o), line:7:28, endln:7:29
     |vpiTypedef:
     \_logic_typespec: , line:7:11, endln:7:27
       |vpiRange:
       \_range: , line:7:17, endln:7:22
         |vpiParent:
         \_port: (o), line:7:28, endln:7:29
         |vpiLeftRange:
         \_constant: , line:7:18, endln:7:19
           |vpiParent:
           \_range: , line:7:17, endln:7:22
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:7:20, endln:7:21
           |vpiParent:
           \_range: , line:7:17, endln:7:22
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiRange:
       \_range: , line:7:22, endln:7:27
         |vpiParent:
         \_port: (o), line:7:28, endln:7:29
         |vpiLeftRange:
         \_constant: , line:7:23, endln:7:24
           |vpiParent:
           \_range: , line:7:22, endln:7:27
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:7:25, endln:7:26
           |vpiParent:
           \_range: , line:7:22, endln:7:27
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiGenScopeArray:
   \_gen_scope_array: (work@top.gen_sbox_j[0]), line:9:35, endln:16:7
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:5:1, endln:17:10
     |vpiName:gen_sbox_j[0]
     |vpiFullName:work@top.gen_sbox_j[0]
     |vpiGenScope:
     \_gen_scope: (work@top.gen_sbox_j[0])
       |vpiParent:
       \_gen_scope_array: (work@top.gen_sbox_j[0]), line:9:35, endln:16:7
       |vpiFullName:work@top.gen_sbox_j[0]
       |vpiParameter:
       \_parameter: (work@top.gen_sbox_j[0].j), line:9:0
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[0])
         |UINT:0
         |vpiTypespec:
         \_int_typespec: 
         |vpiLocalParam:1
         |vpiName:j
         |vpiFullName:work@top.gen_sbox_j[0].j
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[0].gen_sbox_i[0]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[0])
         |vpiName:gen_sbox_i[0]
         |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[0]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[0].gen_sbox_i[0])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[0].gen_sbox_i[0]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[0]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[0].gen_sbox_i[0].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[0].gen_sbox_i[0])
             |UINT:0
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[0].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[0].gen_sbox_i[0])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[0].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[0].gen_sbox_i[1]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[0])
         |vpiName:gen_sbox_i[1]
         |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[1]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[0].gen_sbox_i[1])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[0].gen_sbox_i[1]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[1]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[0].gen_sbox_i[1].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[0].gen_sbox_i[1])
             |UINT:1
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[1].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[0].gen_sbox_i[1])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[1].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[0].gen_sbox_i[2]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[0])
         |vpiName:gen_sbox_i[2]
         |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[2]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[0].gen_sbox_i[2])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[0].gen_sbox_i[2]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[2]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[0].gen_sbox_i[2].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[0].gen_sbox_i[2])
             |UINT:2
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[2].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[0].gen_sbox_i[2])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[2].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[0].gen_sbox_i[3]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[0])
         |vpiName:gen_sbox_i[3]
         |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[3]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[0].gen_sbox_i[3])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[0].gen_sbox_i[3]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[3]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[0].gen_sbox_i[3].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[0].gen_sbox_i[3])
             |UINT:3
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[3].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[0].gen_sbox_i[3])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[0].gen_sbox_i[3].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
   |vpiGenScopeArray:
   \_gen_scope_array: (work@top.gen_sbox_j[1]), line:9:35, endln:16:7
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:5:1, endln:17:10
     |vpiName:gen_sbox_j[1]
     |vpiFullName:work@top.gen_sbox_j[1]
     |vpiGenScope:
     \_gen_scope: (work@top.gen_sbox_j[1])
       |vpiParent:
       \_gen_scope_array: (work@top.gen_sbox_j[1]), line:9:35, endln:16:7
       |vpiFullName:work@top.gen_sbox_j[1]
       |vpiParameter:
       \_parameter: (work@top.gen_sbox_j[1].j), line:9:0
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[1])
         |UINT:1
         |vpiTypespec:
         \_int_typespec: 
         |vpiLocalParam:1
         |vpiName:j
         |vpiFullName:work@top.gen_sbox_j[1].j
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[1].gen_sbox_i[0]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[1])
         |vpiName:gen_sbox_i[0]
         |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[0]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[1].gen_sbox_i[0])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[1].gen_sbox_i[0]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[0]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[1].gen_sbox_i[0].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[1].gen_sbox_i[0])
             |UINT:0
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[0].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[1].gen_sbox_i[0])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[0].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[1].gen_sbox_i[1]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[1])
         |vpiName:gen_sbox_i[1]
         |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[1]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[1].gen_sbox_i[1])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[1].gen_sbox_i[1]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[1]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[1].gen_sbox_i[1].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[1].gen_sbox_i[1])
             |UINT:1
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[1].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[1].gen_sbox_i[1])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[1].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[1].gen_sbox_i[2]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[1])
         |vpiName:gen_sbox_i[2]
         |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[2]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[1].gen_sbox_i[2])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[1].gen_sbox_i[2]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[2]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[1].gen_sbox_i[2].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[1].gen_sbox_i[2])
             |UINT:2
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[2].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[1].gen_sbox_i[2])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[2].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[1].gen_sbox_i[3]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[1])
         |vpiName:gen_sbox_i[3]
         |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[3]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[1].gen_sbox_i[3])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[1].gen_sbox_i[3]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[3]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[1].gen_sbox_i[3].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[1].gen_sbox_i[3])
             |UINT:3
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[3].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[1].gen_sbox_i[3])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[1].gen_sbox_i[3].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
   |vpiGenScopeArray:
   \_gen_scope_array: (work@top.gen_sbox_j[2]), line:9:35, endln:16:7
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:5:1, endln:17:10
     |vpiName:gen_sbox_j[2]
     |vpiFullName:work@top.gen_sbox_j[2]
     |vpiGenScope:
     \_gen_scope: (work@top.gen_sbox_j[2])
       |vpiParent:
       \_gen_scope_array: (work@top.gen_sbox_j[2]), line:9:35, endln:16:7
       |vpiFullName:work@top.gen_sbox_j[2]
       |vpiParameter:
       \_parameter: (work@top.gen_sbox_j[2].j), line:9:0
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[2])
         |UINT:2
         |vpiTypespec:
         \_int_typespec: 
         |vpiLocalParam:1
         |vpiName:j
         |vpiFullName:work@top.gen_sbox_j[2].j
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[2].gen_sbox_i[0]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[2])
         |vpiName:gen_sbox_i[0]
         |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[0]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[2].gen_sbox_i[0])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[2].gen_sbox_i[0]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[0]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[2].gen_sbox_i[0].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[2].gen_sbox_i[0])
             |UINT:0
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[0].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[2].gen_sbox_i[0])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[0].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[2].gen_sbox_i[1]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[2])
         |vpiName:gen_sbox_i[1]
         |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[1]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[2].gen_sbox_i[1])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[2].gen_sbox_i[1]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[1]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[2].gen_sbox_i[1].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[2].gen_sbox_i[1])
             |UINT:1
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[1].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[2].gen_sbox_i[1])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[1].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[2].gen_sbox_i[2]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[2])
         |vpiName:gen_sbox_i[2]
         |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[2]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[2].gen_sbox_i[2])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[2].gen_sbox_i[2]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[2]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[2].gen_sbox_i[2].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[2].gen_sbox_i[2])
             |UINT:2
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[2].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[2].gen_sbox_i[2])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[2].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[2].gen_sbox_i[3]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[2])
         |vpiName:gen_sbox_i[3]
         |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[3]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[2].gen_sbox_i[3])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[2].gen_sbox_i[3]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[3]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[2].gen_sbox_i[3].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[2].gen_sbox_i[3])
             |UINT:3
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[3].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[2].gen_sbox_i[3])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[2].gen_sbox_i[3].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
   |vpiGenScopeArray:
   \_gen_scope_array: (work@top.gen_sbox_j[3]), line:9:35, endln:16:7
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:5:1, endln:17:10
     |vpiName:gen_sbox_j[3]
     |vpiFullName:work@top.gen_sbox_j[3]
     |vpiGenScope:
     \_gen_scope: (work@top.gen_sbox_j[3])
       |vpiParent:
       \_gen_scope_array: (work@top.gen_sbox_j[3]), line:9:35, endln:16:7
       |vpiFullName:work@top.gen_sbox_j[3]
       |vpiParameter:
       \_parameter: (work@top.gen_sbox_j[3].j), line:9:0
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[3])
         |UINT:3
         |vpiTypespec:
         \_int_typespec: 
         |vpiLocalParam:1
         |vpiName:j
         |vpiFullName:work@top.gen_sbox_j[3].j
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[3].gen_sbox_i[0]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[3])
         |vpiName:gen_sbox_i[0]
         |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[0]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[3].gen_sbox_i[0])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[3].gen_sbox_i[0]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[0]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[3].gen_sbox_i[0].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[3].gen_sbox_i[0])
             |UINT:0
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[0].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[3].gen_sbox_i[0])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[0].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[3].gen_sbox_i[1]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[3])
         |vpiName:gen_sbox_i[1]
         |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[1]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[3].gen_sbox_i[1])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[3].gen_sbox_i[1]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[1]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[3].gen_sbox_i[1].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[3].gen_sbox_i[1])
             |UINT:1
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[1].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[3].gen_sbox_i[1])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[1].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[3].gen_sbox_i[2]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[3])
         |vpiName:gen_sbox_i[2]
         |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[2]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[3].gen_sbox_i[2])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[3].gen_sbox_i[2]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[2]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[3].gen_sbox_i[2].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[3].gen_sbox_i[2])
             |UINT:2
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[2].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[3].gen_sbox_i[2])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:2
                   |vpiSize:64
                   |UINT:2
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[2].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
       |vpiGenScopeArray:
       \_gen_scope_array: (work@top.gen_sbox_j[3].gen_sbox_i[3]), line:10:38, endln:15:10
         |vpiParent:
         \_gen_scope: (work@top.gen_sbox_j[3])
         |vpiName:gen_sbox_i[3]
         |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[3]
         |vpiGenScope:
         \_gen_scope: (work@top.gen_sbox_j[3].gen_sbox_i[3])
           |vpiParent:
           \_gen_scope_array: (work@top.gen_sbox_j[3].gen_sbox_i[3]), line:10:38, endln:15:10
           |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[3]
           |vpiParameter:
           \_parameter: (work@top.gen_sbox_j[3].gen_sbox_i[3].i), line:10:0
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[3].gen_sbox_i[3])
             |UINT:3
             |vpiTypespec:
             \_int_typespec: 
             |vpiLocalParam:1
             |vpiName:i
             |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[3].i
           |vpiModule:
           \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
             |vpiParent:
             \_gen_scope: (work@top.gen_sbox_j[3].gen_sbox_i[3])
             |vpiName:u_sub
             |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub
             |vpiDefName:work@sub
             |vpiDefFile:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv
             |vpiDefLineNo:1
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub.data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:18, endln:1:23
               |vpiName:data_i
               |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub.data_i
               |vpiNetType:36
             |vpiNet:
             \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub.o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiTypespec:
               \_logic_typespec: , line:1:39, endln:1:44
               |vpiName:o
               |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub.o
               |vpiNetType:36
             |vpiPort:
             \_port: (data_i), line:1:24, endln:1:30
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:data_i
               |vpiDirection:1
               |vpiHighConn:
               \_var_select: (data_i), line:12:21, endln:12:33
                 |vpiName:data_i
                 |vpiIndex:
                 \_constant: , line:12:28, endln:12:29
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:12:31, endln:12:32
                   |vpiParent:
                   \_var_select: (data_i), line:12:21, endln:12:33
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub.data_i), line:12:14, endln:12:20
                 |vpiName:data_i
                 |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub.data_i
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub.data_i), line:1:24, endln:1:30
               |vpiTypedef:
               \_logic_typespec: , line:1:18, endln:1:23
             |vpiPort:
             \_port: (o), line:1:45, endln:1:46
               |vpiParent:
               \_module_inst: work@sub (work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub), file:UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv, line:11:10, endln:14:12
               |vpiName:o
               |vpiDirection:2
               |vpiHighConn:
               \_var_select: (o), line:13:16, endln:13:23
                 |vpiName:o
                 |vpiIndex:
                 \_constant: , line:13:18, endln:13:19
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
                 |vpiIndex:
                 \_constant: , line:13:21, endln:13:22
                   |vpiParent:
                   \_var_select: (o), line:13:16, endln:13:23
                   |vpiDecompile:3
                   |vpiSize:64
                   |UINT:3
                   |vpiConstType:9
               |vpiLowConn:
               \_ref_obj: (work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub.o), line:13:14, endln:13:15
                 |vpiName:o
                 |vpiFullName:work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub.o
                 |vpiActual:
                 \_logic_net: (work@top.gen_sbox_j[3].gen_sbox_i[3].u_sub.o), line:1:45, endln:1:46
               |vpiTypedef:
               \_logic_typespec: , line:1:39, endln:1:44
             |vpiContAssign:
             \_cont_assign: , line:2:11, endln:2:21
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'data_i' of type 'logic_net'
    Object 'o' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'data_i' of type 'logic_net'
    Object 'o' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'data_i' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'data_i' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'gen_sbox_j[0]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'j' of type 'parameter'
          Object '' of type 'int_typespec'
        Object 'gen_sbox_i[0]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
        Object 'gen_sbox_i[1]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
        Object 'gen_sbox_i[2]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
        Object 'gen_sbox_i[3]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
    Object 'gen_sbox_j[1]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'j' of type 'parameter'
          Object '' of type 'int_typespec'
        Object 'gen_sbox_i[0]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
        Object 'gen_sbox_i[1]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
        Object 'gen_sbox_i[2]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
        Object 'gen_sbox_i[3]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
    Object 'gen_sbox_j[2]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'j' of type 'parameter'
          Object '' of type 'int_typespec'
        Object 'gen_sbox_i[0]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
        Object 'gen_sbox_i[1]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
        Object 'gen_sbox_i[2]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
        Object 'gen_sbox_i[3]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
    Object 'gen_sbox_j[3]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'j' of type 'parameter'
          Object '' of type 'int_typespec'
        Object 'gen_sbox_i[0]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
        Object 'gen_sbox_i[1]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
        Object 'gen_sbox_i[2]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
        Object 'gen_sbox_i[3]' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object 'i' of type 'parameter'
              Object '' of type 'int_typespec'
            Object 'u_sub' of type 'module_inst'
              Object 'data_i' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'logic_net'
                Object '' of type 'logic_typespec'
              Object 'data_i' of type 'port'
                Object '' of type 'logic_typespec'
              Object 'o' of type 'port'
                Object '' of type 'logic_typespec'
              Object '' of type 'cont_assign'
                Object 'o' of type 'ref_obj'
                Object 'data_i' of type 'ref_obj'
              Object 'data_i' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'o' of type 'var_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:5.1-17.10> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:6.27-6.33> str='\data_i' input logic port=1 multirange=[ 0 4 0 4 ] multirange_swapped=[ 0 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:6.21-6.26> basic_prep range=[3:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:6.16-6.21> basic_prep range=[3:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> range=[15:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed range=[31:0] int=15
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:7.28-7.29> str='\o' output logic port=2 multirange=[ 0 4 0 4 ] multirange_swapped=[ 0 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:7.22-7.27> basic_prep range=[3:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:7.17-7.22> basic_prep range=[3:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> range=[15:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed range=[31:0] int=15
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.35-16.7> str='\gen_sbox_j[0]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> str='\j' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          ATTR \packed_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
              AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          ATTR \unpacked_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> bits='00000000000000000000000000000000'(32) range=[31:0]
          AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[0]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000000'(32) range=[31:0]
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[1]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[2]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[3]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000011'(32) range=[31:0] int=3
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.35-16.7> str='\gen_sbox_j[1]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> str='\j' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          ATTR \packed_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
              AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          ATTR \unpacked_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[0]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000000'(32) range=[31:0]
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[1]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[2]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[3]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000011'(32) range=[31:0] int=3
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.35-16.7> str='\gen_sbox_j[2]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> str='\j' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          ATTR \packed_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
              AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          ATTR \unpacked_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
          AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[0]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000000'(32) range=[31:0]
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[1]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[2]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[3]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000011'(32) range=[31:0] int=3
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.35-16.7> str='\gen_sbox_j[3]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> str='\j' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          ATTR \packed_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
              AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          ATTR \unpacked_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> bits='00000000000000000000000000000011'(32) range=[31:0] int=3
          AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[0]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000000'(32) range=[31:0]
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[1]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[2]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_i[3]'
          AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
            ATTR \packed_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            ATTR \unpacked_ranges:
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000011'(32) range=[31:0] int=3
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\u_sub'
            AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub'
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
            AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                  AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_SUB <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                            AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_ADD <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(data_i, o);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [15:0] data_i;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output [15:0] o;
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:5.1-17.10> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:6.27-6.33> str='\data_i' input logic basic_prep port=1 range=[15:0] multirange=[ 0 4 0 4 ] multirange_swapped=[ 0 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:6.21-6.26> basic_prep range=[3:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:6.16-6.21> basic_prep range=[3:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[15:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed basic_prep range=[31:0] int=15
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:7.28-7.29> str='\o' output logic basic_prep port=2 range=[15:0] multirange=[ 0 4 0 4 ] multirange_swapped=[ 0 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:7.22-7.27> basic_prep range=[3:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:7.17-7.22> basic_prep range=[3:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[15:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed basic_prep range=[31:0] int=15
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.35-16.7> str='\gen_sbox_j[0]' basic_prep
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.35-16.7> str='\gen_sbox_j[1]' basic_prep
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.35-16.7> str='\gen_sbox_j[2]' basic_prep
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.35-16.7> str='\gen_sbox_j[3]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> str='\gen_sbox_j[0].j' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[0].gen_sbox_i[0].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[0].gen_sbox_i[0].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[0].gen_sbox_i[0]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[0].gen_sbox_i[1].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[0].gen_sbox_i[1].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[4:4]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[4:4]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[0].gen_sbox_i[1]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[0].gen_sbox_i[2].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[0].gen_sbox_i[2].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[8:8]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) basic_prep range=[31:0] int=8
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) basic_prep range=[31:0] int=8
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[8:8]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) basic_prep range=[31:0] int=8
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) basic_prep range=[31:0] int=8
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[0].gen_sbox_i[2]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[0].gen_sbox_i[3].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[0].gen_sbox_i[3].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[12:12]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) basic_prep range=[31:0] int=12
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) basic_prep range=[31:0] int=12
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[12:12]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) basic_prep range=[31:0] int=12
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) basic_prep range=[31:0] int=12
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[0].gen_sbox_i[3]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> str='\gen_sbox_j[1].j' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[1].gen_sbox_i[0].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[1].gen_sbox_i[0].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[1:1]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[1:1]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[1].gen_sbox_i[0]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[1].gen_sbox_i[1].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[1].gen_sbox_i[1].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[5:5]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000101'(32) basic_prep range=[31:0] int=5
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000101'(32) basic_prep range=[31:0] int=5
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[5:5]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000101'(32) basic_prep range=[31:0] int=5
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000101'(32) basic_prep range=[31:0] int=5
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[1].gen_sbox_i[1]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[1].gen_sbox_i[2].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[1].gen_sbox_i[2].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[9:9]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) basic_prep range=[31:0] int=9
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) basic_prep range=[31:0] int=9
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[9:9]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) basic_prep range=[31:0] int=9
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) basic_prep range=[31:0] int=9
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[1].gen_sbox_i[2]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[1].gen_sbox_i[3].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[1].gen_sbox_i[3].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[13:13]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001101'(32) basic_prep range=[31:0] int=13
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001101'(32) basic_prep range=[31:0] int=13
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[13:13]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001101'(32) basic_prep range=[31:0] int=13
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001101'(32) basic_prep range=[31:0] int=13
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[1].gen_sbox_i[3]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> str='\gen_sbox_j[2].j' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[2].gen_sbox_i[0].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[2].gen_sbox_i[0].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[2:2]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[2:2]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[2].gen_sbox_i[0]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[2].gen_sbox_i[1].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[2].gen_sbox_i[1].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[6:6]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000110'(32) basic_prep range=[31:0] int=6
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000110'(32) basic_prep range=[31:0] int=6
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[6:6]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000110'(32) basic_prep range=[31:0] int=6
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000110'(32) basic_prep range=[31:0] int=6
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[2].gen_sbox_i[1]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[2].gen_sbox_i[2].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[2].gen_sbox_i[2].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[10:10]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[10:10]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[2].gen_sbox_i[2]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[2].gen_sbox_i[3].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[2].gen_sbox_i[3].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[14:14]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001110'(32) basic_prep range=[31:0] int=14
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001110'(32) basic_prep range=[31:0] int=14
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[14:14]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001110'(32) basic_prep range=[31:0] int=14
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001110'(32) basic_prep range=[31:0] int=14
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[2].gen_sbox_i[3]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> str='\gen_sbox_j[3].j' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:9.0-9.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[3].gen_sbox_i[0].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[3].gen_sbox_i[0].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[3:3]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[3:3]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[3].gen_sbox_i[0]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[3].gen_sbox_i[1].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[3].gen_sbox_i[1].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[7:7]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) basic_prep range=[31:0] int=7
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) basic_prep range=[31:0] int=7
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[7:7]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) basic_prep range=[31:0] int=7
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) basic_prep range=[31:0] int=7
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[3].gen_sbox_i[1]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[3].gen_sbox_i[2].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[3].gen_sbox_i[2].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[11:11]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001011'(32) basic_prep range=[31:0] int=11
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001011'(32) basic_prep range=[31:0] int=11
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[11:11]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001011'(32) basic_prep range=[31:0] int=11
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001011'(32) basic_prep range=[31:0] int=11
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[3].gen_sbox_i[2]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> str='\gen_sbox_j[3].gen_sbox_i[3].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.0-10.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
        AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\gen_sbox_j[3].gen_sbox_i[3].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:12.21-12.33> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[15:15]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) basic_prep range=[31:0] int=15
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) basic_prep range=[31:0] int=15
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:13.16-13.23> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> basic_prep range=[15:15]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) basic_prep range=[31:0] int=15
              AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) basic_prep range=[31:0] int=15
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:10.38-15.10> str='\gen_sbox_j[3].gen_sbox_i[3]' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(data_i, o);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [15:0] data_i;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output [15:0] o;
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_GENBLOCK **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\sub'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:1.1-3.10> str='\sub'
      AST_WIRE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:1.24-1.30> str='\data_i' input logic port=3 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:1.45-1.46> str='\o' output logic port=4 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module sub(data_i, o);
      (* is_simplified_wire = 1 *)
      input data_i;
      (* is_simplified_wire = 1 *)
      output o;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:1.1-3.10> str='\sub' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:1.24-1.30> str='\data_i' input logic basic_prep port=3 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:1.45-1.46> str='\o' output logic basic_prep port=4 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:2.15-2.21> str='\data_i' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module sub(data_i, o);
      (* is_simplified_wire = 1 *)
      input data_i;
      (* is_simplified_wire = 1 *)
      output o;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
      assign o = data_i;
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \sub

2.1.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \sub
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module sub.
Optimizing module top.

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module sub.
Optimizing module top.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sub..
Finding unused cells or wires in module \top..

2.5. Executing CHECK pass (checking for obvious problems).
Checking module sub...
Checking module top...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sub.
Optimizing module top.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sub'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sub.
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sub'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sub..
Finding unused cells or wires in module \top..

2.6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module sub.
Optimizing module top.

2.6.8. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sub..
Finding unused cells or wires in module \top..

2.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sub.
Optimizing module top.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sub'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.10.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sub..
Finding unused cells or wires in module \top..

2.10.4. Finished fast OPT passes.

2.11. Printing statistics.

=== sub ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== top ===

   Number of wires:                  2
   Number of wire bits:             32
   Number of public wires:           2
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     sub                            16

=== design hierarchy ===

   top                               1
     sub                            16

   Number of wires:                 34
   Number of wire bits:             64
   Number of public wires:          34
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

2.12. Executing CHECK pass (checking for obvious problems).
Checking module sub...
Checking module top...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.27+12 (git sha1 ceef00c35, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os) */
Dumping module `\sub'.

(* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:1.1-3.10" *)
module sub(data_i, o);
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:1.24-1.30" *)
  input data_i;
  wire data_i;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:1.45-1.46" *)
  output o;
  wire o;
  assign o = data_i;
endmodule
Dumping module `\top'.

(* top =  1  *)
(* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:5.1-17.10" *)
module top(data_i, o);
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:6.27-6.33" *)
  (* unpacked_ranges = 1'h1 *)
  input [15:0] data_i;
  wire [15:0] data_i;
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:7.28-7.29" *)
  (* unpacked_ranges = 1'h1 *)
  output [15:0] o;
  wire [15:0] o;
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[0].gen_sbox_i[0].u_sub  (
    .data_i(data_i[0]),
    .o(o[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[0].gen_sbox_i[1].u_sub  (
    .data_i(data_i[4]),
    .o(o[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[0].gen_sbox_i[2].u_sub  (
    .data_i(data_i[8]),
    .o(o[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[0].gen_sbox_i[3].u_sub  (
    .data_i(data_i[12]),
    .o(o[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[1].gen_sbox_i[0].u_sub  (
    .data_i(data_i[1]),
    .o(o[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[1].gen_sbox_i[1].u_sub  (
    .data_i(data_i[5]),
    .o(o[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[1].gen_sbox_i[2].u_sub  (
    .data_i(data_i[9]),
    .o(o[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[1].gen_sbox_i[3].u_sub  (
    .data_i(data_i[13]),
    .o(o[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[2].gen_sbox_i[0].u_sub  (
    .data_i(data_i[2]),
    .o(o[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[2].gen_sbox_i[1].u_sub  (
    .data_i(data_i[6]),
    .o(o[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[2].gen_sbox_i[2].u_sub  (
    .data_i(data_i[10]),
    .o(o[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[2].gen_sbox_i[3].u_sub  (
    .data_i(data_i[14]),
    .o(o[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[3].gen_sbox_i[0].u_sub  (
    .data_i(data_i[3]),
    .o(o[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[3].gen_sbox_i[1].u_sub  (
    .data_i(data_i[7]),
    .o(o[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[3].gen_sbox_i[2].u_sub  (
    .data_i(data_i[11]),
    .o(o[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedGenscopesInModuleWithMultidimensionalPorts/top.sv:11.10-14.12" *)
  sub \gen_sbox_j[3].gen_sbox_i[3].u_sub  (
    .data_i(data_i[15]),
    .o(o[15])
  );
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `\sub'.
Dumping module `\top'.

5. Executing SIM pass (simulate the circuit).
Simulating cycle 0.
Simulating cycle 1.
Simulating cycle 2.
Simulating cycle 3.
Simulating cycle 4.
Simulating cycle 5.
Simulating cycle 6.
Simulating cycle 7.
Simulating cycle 8.
Simulating cycle 9.
Simulating cycle 10.
Simulating cycle 11.
Simulating cycle 12.
Simulating cycle 13.
Simulating cycle 14.
Simulating cycle 15.
Simulating cycle 16.
Simulating cycle 17.
Simulating cycle 18.
Simulating cycle 19.
Simulating cycle 20.
Simulating cycle 21.
Simulating cycle 22.
Simulating cycle 23.
Simulating cycle 24.
Simulating cycle 25.
Simulating cycle 26.
Simulating cycle 27.
Simulating cycle 28.
Simulating cycle 29.
Simulating cycle 30.
Simulating cycle 31.
Simulating cycle 32.
Simulating cycle 33.
Simulating cycle 34.
Simulating cycle 35.
Simulating cycle 36.
Simulating cycle 37.
Simulating cycle 38.
Simulating cycle 39.
Simulating cycle 40.


Yosys 0.27+12 (git sha1 ceef00c35, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)

