==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.2
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Analyzing design file 'S:/Documents/CMU/Masters-Fall/18643/643project/HLS/week3.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 6.666 seconds; current memory usage: 70.3 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'needlemanWunsch' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'needlemanWunsch' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'COL'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between 'store' operation (S:/Documents/CMU/Masters-Fall/18643/643project/HLS/week3.c:58) of variable 'orig_out_load_1', S:/Documents/CMU/Masters-Fall/18643/643project/HLS/week3.c:58 on array 'orig_out' and 'load' operation ('orig_out_load_1', S:/Documents/CMU/Masters-Fall/18643/643project/HLS/week3.c:58) on array 'orig_out'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 7.
@W [SCHED-21] Estimated clock period (7.51ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.38ns).
@W [SCHED-21] The critical path consists of the following:
	'load' operation ('score_out_load_1', S:/Documents/CMU/Masters-Fall/18643/643project/HLS/week3.c:41) on array 'score_out' (2.39 ns)
	'add' operation ('left_score', S:/Documents/CMU/Masters-Fall/18643/643project/HLS/week3.c:48) (1.72 ns)
	'icmp' operation ('tmp_7', S:/Documents/CMU/Masters-Fall/18643/643project/HLS/week3.c:52) (2.03 ns)
	'or' operation ('or_cond', S:/Documents/CMU/Masters-Fall/18643/643project/HLS/week3.c:52) (1.37 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.032 seconds; current memory usage: 72.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'needlemanWunsch' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.032 seconds; current memory usage: 72.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'needlemanWunsch' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'needlemanWunsch/reads' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'needlemanWunsch/ref_genome' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'needlemanWunsch/orig_in' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'needlemanWunsch/orig_out' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'needlemanWunsch/score_in' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'needlemanWunsch/score_out' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'needlemanWunsch/i' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'needlemanWunsch' to 'ap_ctrl_hs'.
@W [RTGEN-101] Register 'max_orig' is power-on initialization.
@W [RTGEN-101] Global scalar 'max_orig' will not be exposed as RTL port.
@W [RTGEN-101] Register 'max_score' is power-on initialization.
@W [RTGEN-101] Global scalar 'max_score' will not be exposed as RTL port.
@I [RTGEN-100] Finished creating RTL model for 'needlemanWunsch'.
@I [HLS-111] Elapsed time: 0.045 seconds; current memory usage: 72.3 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'needlemanWunsch'.
@I [WVHDL-304] Generating RTL VHDL for 'needlemanWunsch'.
@I [WVLOG-307] Generating RTL Verilog for 'needlemanWunsch'.
@I [HLS-112] Total elapsed time: 7.49 seconds; peak memory usage: 72.3 MB.
@I [LIC-101] Checked in feature [HLS]
