# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd" \

# Do not sort compile order
nosort
