// Seed: 4285645739
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7,
    output id_8,
    output id_9,
    output id_10,
    input id_11
);
  always @(negedge 1 or negedge id_6) id_10 <= {id_3{""}};
endmodule
