# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
ls
# DE1_SOC_D8M_RTL.qpf                      
# DE1_SOC_D8M_RTL.qsf                      
# DE1_SOC_D8M_RTL.qws                      
# DE1_SOC_D8M_RTL.sdc                      
# DE1_SOC_D8M_RTL.v                        
# DE1_SOC_D8M_RTL.v.bak                    
# Filter.sv                                
# Filter.sv.bak                            
# Filter_wave.do                           
# Launch_ModelSim_Brandon.bat              
# Launch_ModelSim_Peter.bat                
# ProgramTheDE1_SoC.cdf                    
# Shapes.pdf                               
# bounding_box_finder.sv                   
# bounding_box_finder_testbench.do         
# bounding_box_finder_testbench_window.do  
# c5_pin_model_dump.txt                    
# edge_search.sv                           
# edge_search_testbench.do                 
# edge_search_testbench_window.do          
# image_memory.qip                         
# image_memory.v                           
# image_memory_bb.v                        
# input_manager.sv                         
# pixel_cache.sv                           
# pixel_cache_testbench.do                 
# pixel_cache_testbench_window.do          
# pixel_counter.sv                         
# pixel_counter.sv.bak                     
# ram.sv                                   
# ramArray.sv                              
# ram_array.sv                             
# shape_recogniser.sv                      
# shape_recogniser.sv.bak                  
# shape_recogniser_testbench.do            
# shape_recogniser_testbench_window.do     
# single_frame_trigger.sv                  
# single_frame_trigger.sv.bak              
# single_frame_trigger_testbench.do        
# single_frame_trigger_window.do           
# transcript                               
# video_still.sv                           
# video_still_wave.do                      
# vish_stacktrace.vstf                     
# vsim.wlf                                 
# wave.do                                  
# 
# db:
# 
# greybox_tmp:
# cbx_args.txt  greybox_tmp                                                                              
# 
# incremental_db:
# README  compiled_partitions                                                                              
# 
# output_files:
# DE1_SOC_D8M_RTL.asm.rpt  DE1_SOC_D8M_RTL.fit.smsg     DE1_SOC_D8M_RTL.jdi       DE1_SOC_D8M_RTL.map.summary  DE1_SOC_D8M_RTL.sof          
# DE1_SOC_D8M_RTL.done     DE1_SOC_D8M_RTL.fit.summary  DE1_SOC_D8M_RTL.map.rpt   DE1_SOC_D8M_RTL.pin          DE1_SOC_D8M_RTL.sta.rpt      
# DE1_SOC_D8M_RTL.fit.rpt  DE1_SOC_D8M_RTL.flow.rpt     DE1_SOC_D8M_RTL.map.smsg  DE1_SOC_D8M_RTL.sld          DE1_SOC_D8M_RTL.sta.summary  
# 
# V:
# CLOCKMEM.v         VIDEO_PLL_bb.v  
# CLOCK_DELAY.v      pll_test        
# D8M_LUT.v          pll_test.ppf    
# FpsMonitor.v       pll_test.qip    
# I2C_READ_DATA.v    pll_test.v      
# I2C_RESET_DELAY.v  pll_test_bb.v   
# I2C_WRITE_PTR.v    pll_test_sim    
# I2C_WRITE_WDATA.v  sdram_pll       
# RESET_DELAY.v      sdram_pll.bsf   
# SEG7_LUT.v         sdram_pll.ppf   
# SEG7_LUT_8.v       sdram_pll.qip   
# VIDEO_PLL.ppf      sdram_pll.v     
# VIDEO_PLL.qip      sdram_pll_bb.v  
# VIDEO_PLL.v        sdram_pll_sim   
# 
# VGA_Controller:
# VGA_Controller.v  VGA_Param.h                                                                              
# 
# V_Auto:
# AUTO_FOCUS_ON.v     FOCUS_ADJ.v  I2C_DELAY.v    MODIFY_SYNC.v  VCM_I2C.v        
# AUTO_SYNC_MODIFY.v  F_VCM.v      LCD_COUNTER.v  VCM_CTRL_P.v                    
# 
# V_D8M:
# Line_Buffer_J.v              MIPI_BRIDGE_CONFIG.v  ON_CHIP_FRAM.v      RAW2RGB_J.v    VGA_RD_COUNTER.v  int_line.v     
# MIPI_BRIDGE_CAMERA_Config.v  MIPI_CAMERA_CONFIG.v  RAM_READ_COUNTER.v  RAW_RGB_BIN.v  int_line.qip      int_line_bb.v  
# 
# V_Sdram_Control:
# Sdram_Control.v      Sdram_Params.h     Sdram_RD_FIFO.v     Sdram_WR_FIFO.qip  Sdram_WR_FIFO_bb.v  control_interface.v  
# Sdram_Control.v.bak  Sdram_RD_FIFO.qip  Sdram_RD_FIFO_bb.v  Sdram_WR_FIFO.v    command.v           sdr_data_path.v      
# 
# work:
# _info  _lib.qdb  _lib1_38.qdb  _lib1_38.qpg  _lib1_38.qtl  _vmake                
do edge_search_testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:39 on May 29,2019
# vlog -reportprogress 300 ./edge_search.sv 
# -- Compiling module edge_search
# -- Compiling module edge_search_testbench
# 
# Top level modules:
# 	edge_search_testbench
# End time: 12:56:39 on May 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:39 on May 29,2019
# vlog -reportprogress 300 ./image_memory.v 
# -- Compiling module image_memory
# 
# Top level modules:
# 	image_memory
# End time: 12:56:39 on May 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work edge_search_testbench -Lf altera_mf_ver 
# Start time: 12:56:39 on May 29,2019
# Loading sv_std.std
# Loading work.edge_search_testbench
# Loading work.image_memory
# Loading altera_mf_ver.altsyncram
# Loading work.edge_search
# Loading work.pixel_cache
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbiams77  Hostname: DESKTOP-SMOMHGK  ProcessID: 21920
#           Attempting to use alternate WLF file "./wlftaken9y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftaken9y
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./edge_search.sv(243)
#    Time: 122250 ps  Iteration: 1  Instance: /edge_search_testbench
# Break in Module edge_search_testbench at ./edge_search.sv line 243
do edge_search_testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:30 on May 29,2019
# vlog -reportprogress 300 ./edge_search.sv 
# -- Compiling module edge_search
# -- Compiling module edge_search_testbench
# 
# Top level modules:
# 	edge_search_testbench
# End time: 13:03:30 on May 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:30 on May 29,2019
# vlog -reportprogress 300 ./image_memory.v 
# -- Compiling module image_memory
# 
# Top level modules:
# 	image_memory
# End time: 13:03:30 on May 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:03:32 on May 29,2019, Elapsed time: 0:06:53
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work edge_search_testbench -Lf altera_mf_ver 
# Start time: 13:03:32 on May 29,2019
# Loading sv_std.std
# Loading work.edge_search_testbench
# Loading work.image_memory
# Loading altera_mf_ver.altsyncram
# Loading work.edge_search
# Loading work.pixel_cache
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbiams77  Hostname: DESKTOP-SMOMHGK  ProcessID: 21920
#           Attempting to use alternate WLF file "./wlftgvzfva".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgvzfva
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./edge_search.sv(244)
#    Time: 122250 ps  Iteration: 1  Instance: /edge_search_testbench
# Break in Module edge_search_testbench at ./edge_search.sv line 244
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/User/Desktop/CSE371/Lab6/NarwhalCV/Camera Reduced/wave.do}
# End time: 13:04:41 on May 29,2019, Elapsed time: 0:01:09
# Errors: 0, Warnings: 2
