#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Feb 26 17:43:45 2024
# Process ID: 15864
# Current directory: D:/MyProjects/FPGA/Lab2/full_addr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23488 D:\MyProjects\FPGA\Lab2\full_addr\full_addr.xpr
# Log file: D:/MyProjects/FPGA/Lab2/full_addr/vivado.log
# Journal file: D:/MyProjects/FPGA/Lab2/full_addr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MyProjects/FPGA/Lab2/full_addr/full_addr.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source tb_full_addr.tcl
set_property -name {xsim.simulate.runtime} -value {80ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source tb_full_addr.tcl
set_property -name {xsim.simulate.runtime} -value {160ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source tb_full_addr.tcl
add_bp {D:/MyProjects/FPGA/Lab2/full_addr/full_addr.srcs/sim_1/new/tb_full_addr.vhd} 49
remove_bps -file {D:/MyProjects/FPGA/Lab2/full_addr/full_addr.srcs/sim_1/new/tb_full_addr.vhd} -line 49
add_bp {D:/MyProjects/FPGA/Lab2/full_addr/full_addr.srcs/sim_1/new/tb_full_addr.vhd} 49
add_bp {D:/MyProjects/FPGA/Lab2/full_addr/full_addr.srcs/sim_1/new/tb_full_addr.vhd} 50
add_bp {D:/MyProjects/FPGA/Lab2/full_addr/full_addr.srcs/sim_1/new/tb_full_addr.vhd} 51
remove_bps -file {D:/MyProjects/FPGA/Lab2/full_addr/full_addr.srcs/sim_1/new/tb_full_addr.vhd} -line 50
remove_bps -file {D:/MyProjects/FPGA/Lab2/full_addr/full_addr.srcs/sim_1/new/tb_full_addr.vhd} -line 51
run all
run all
set_property -name {xsim.simulate.runtime} -value {80ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source tb_full_addr.tcl
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
remove_bps -file {D:/MyProjects/FPGA/Lab2/full_addr/full_addr.srcs/sim_1/new/tb_full_addr.vhd} -line 49
add_bp {D:/MyProjects/FPGA/Lab2/full_addr/full_addr.srcs/sim_1/new/tb_full_addr.vhd} 49
remove_bps -file {D:/MyProjects/FPGA/Lab2/full_addr/full_addr.srcs/sim_1/new/tb_full_addr.vhd} -line 49
run all
run all
close_sim
launch_simulation
source tb_full_addr.tcl
current_wave_config {Untitled 5}
add_wave {{/tb_full_addr/UUT/s1}} 
current_wave_config {Untitled 5}
add_wave {{/tb_full_addr/UUT/s2}} 
current_wave_config {Untitled 5}
add_wave {{/tb_full_addr/UUT/s3}} 
run all
restart
run all
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation -mode post-synthesis -type functional
source tb_full_addr.tcl
launch_simulation -mode post-synthesis -type timing
source tb_full_addr.tcl
close_sim
current_sim simulation_6
close_sim
close_sim
