# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PROJECT.srcs/sources_1/new/DELAY_LOGIC.vhd" \
"../../../../PROJECT.srcs/sim_1/new/tb_delay_logic.vhd" \

# Do not sort compile order
nosort
