////////////////////////////////////////////////////////////////////////////////
// Author:         Beno√Æt Denkinger - benoit.denkinger@epfl.ch                //
//                                                                            //
// Additional contributions by:                                               //
//                                                                            //
//                                                                            //
// Design Name:    RCs REGISTER FILE                                          //
// Project Name:   CGRA                                                       //
// Language:       SystemVerilog                                              //
//                                                                            //
// Description:    Register file used for computation.                        //
//                                                                            //
////////////////////////////////////////////////////////////////////////////////

module reg_file
  import cgra_pkg::*;
#(
  parameter REGFILE_DEPTH = 4,
  parameter REGFILE_NSEL  = $clog2(REGFILE_DEPTH),
  parameter REGFILE_WIDTH = 32
)
(
  input  logic                     clk_i,
  input  logic                     rst_i,
  input  logic                     ce_i,
  input  logic                     we_i,
  input  logic [ REGFILE_NSEL-1:0] wsel_i,
  input  logic [REGFILE_WIDTH-1:0] reg_i,
  output logic [REGFILE_WIDTH-1:0] regs_o [0:REGFILE_DEPTH-1]
);

  logic [REGFILE_WIDTH-1:0] reg_file_mem [0:REGFILE_DEPTH-1];
  logic                     clk_cg;
  logic                     clk_en;

  assign regs_o = reg_file_mem;

  assign clk_en = (we_i & ce_i) | rst_i;

  cgra_clock_gate u_clk_gate (
    .clk_i     ( clk_i  ),
    .test_en_i ( 1'b0   ),
    .en_i      ( clk_en ),
    .clk_o     ( clk_cg )
  );

  always_ff @(posedge clk_cg)
  begin
    if (rst_i == 1'b1) begin
      reg_file_mem <= '{default:'0};
    end else begin
      reg_file_mem[wsel_i] <= reg_i;
    end
  end

endmodule
