--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml Top_OExp12_MDP.twx Top_OExp12_MDP.ncd -o Top_OExp12_MDP.twr
Top_OExp12_MDP.pcf -ucf Org-Sword.ucf

Design file:              Top_OExp12_MDP.ncd
Physical constraint file: Top_OExp12_MDP.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8658 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.851ns.
--------------------------------------------------------------------------------

Paths for end point U6/P/buffer_59 (SLICE_X43Y53.A4), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/P/buffer_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.506ns (Levels of Logic = 5)
  Clock Path Skew:      -0.310ns (0.998 - 1.308)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/P/buffer_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO2   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y54.D2      net (fanout=1)        0.825   ram_data_out<2>
    SLICE_X59Y54.D       Tilo                  0.043   U5/disp_data<31>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X51Y46.C4      net (fanout=3)        0.668   Data_in<2>
    SLICE_X51Y46.CMUX    Tilo                  0.244   Addr_out<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X42Y54.B2      net (fanout=8)        1.060   Disp_num<2>
    SLICE_X42Y54.BMUX    Tilo                  0.146   N68
                                                       U6/M/Mmux_o55_SW0
    SLICE_X43Y53.B1      net (fanout=1)        0.436   N16
    SLICE_X43Y53.B       Tilo                  0.043   U6/P/buffer<60>
                                                       U6/M/Mmux_o55
    SLICE_X43Y53.A4      net (fanout=1)        0.232   U6/P_Data<59>
    SLICE_X43Y53.CLK     Tas                   0.009   U6/P/buffer<60>
                                                       U6/P/buffer_59_rstpot
                                                       U6/P/buffer_59
    -------------------------------------------------  ---------------------------
    Total                                      5.506ns (2.285ns logic, 3.221ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/P/buffer_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.854ns (Levels of Logic = 5)
  Clock Path Skew:      -0.310ns (0.998 - 1.308)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/P/buffer_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO3   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y49.A5      net (fanout=1)        0.374   ram_data_out<3>
    SLICE_X60Y49.A       Tilo                  0.043   Addr_out<22>
                                                       U4/Mmux_Cpu_data4bus261
    SLICE_X53Y44.C5      net (fanout=3)        0.622   Data_in<3>
    SLICE_X53Y44.CMUX    Tilo                  0.244   Addr_out<3>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X42Y54.B1      net (fanout=8)        0.905   Disp_num<3>
    SLICE_X42Y54.BMUX    Tilo                  0.146   N68
                                                       U6/M/Mmux_o55_SW0
    SLICE_X43Y53.B1      net (fanout=1)        0.436   N16
    SLICE_X43Y53.B       Tilo                  0.043   U6/P/buffer<60>
                                                       U6/M/Mmux_o55
    SLICE_X43Y53.A4      net (fanout=1)        0.232   U6/P_Data<59>
    SLICE_X43Y53.CLK     Tas                   0.009   U6/P/buffer<60>
                                                       U6/P/buffer_59_rstpot
                                                       U6/P/buffer_59
    -------------------------------------------------  ---------------------------
    Total                                      4.854ns (2.285ns logic, 2.569ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/P/buffer_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.704ns (Levels of Logic = 5)
  Clock Path Skew:      -0.310ns (0.998 - 1.308)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/P/buffer_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO0   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y47.D5      net (fanout=1)        0.600   ram_data_out<0>
    SLICE_X54Y47.D       Tilo                  0.043   Data_in<0>
                                                       U4/Mmux_Cpu_data4bus11
    SLICE_X54Y46.C5      net (fanout=3)        0.251   Data_in<0>
    SLICE_X54Y46.CMUX    Tilo                  0.239   Addr_out<0>
                                                       U5/MUX1_DispData/Mmux_o_3
                                                       U5/MUX1_DispData/Mmux_o_2_f7
    SLICE_X42Y54.B3      net (fanout=8)        0.903   Disp_num<0>
    SLICE_X42Y54.BMUX    Tilo                  0.148   N68
                                                       U6/M/Mmux_o55_SW0
    SLICE_X43Y53.B1      net (fanout=1)        0.436   N16
    SLICE_X43Y53.B       Tilo                  0.043   U6/P/buffer<60>
                                                       U6/M/Mmux_o55
    SLICE_X43Y53.A4      net (fanout=1)        0.232   U6/P_Data<59>
    SLICE_X43Y53.CLK     Tas                   0.009   U6/P/buffer<60>
                                                       U6/P/buffer_59_rstpot
                                                       U6/P/buffer_59
    -------------------------------------------------  ---------------------------
    Total                                      4.704ns (2.282ns logic, 2.422ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/P/buffer_61 (SLICE_X42Y52.A4), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/P/buffer_61 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.373ns (Levels of Logic = 5)
  Clock Path Skew:      -0.310ns (0.998 - 1.308)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/P/buffer_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO2   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y54.D2      net (fanout=1)        0.825   ram_data_out<2>
    SLICE_X59Y54.D       Tilo                  0.043   U5/disp_data<31>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X51Y46.C4      net (fanout=3)        0.668   Data_in<2>
    SLICE_X51Y46.CMUX    Tilo                  0.244   Addr_out<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X44Y52.A2      net (fanout=8)        0.855   Disp_num<2>
    SLICE_X44Y52.AMUX    Tilo                  0.138   N8
                                                       U6/M/Mmux_o58_SW0
    SLICE_X42Y52.B1      net (fanout=1)        0.534   N10
    SLICE_X42Y52.B       Tilo                  0.043   U6/P/buffer<62>
                                                       U6/M/Mmux_o58
    SLICE_X42Y52.A4      net (fanout=1)        0.244   U6/P_Data<61>
    SLICE_X42Y52.CLK     Tas                  -0.021   U6/P/buffer<62>
                                                       U6/P/buffer_61_rstpot
                                                       U6/P/buffer_61
    -------------------------------------------------  ---------------------------
    Total                                      5.373ns (2.247ns logic, 3.126ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/P/buffer_61 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.763ns (Levels of Logic = 5)
  Clock Path Skew:      -0.310ns (0.998 - 1.308)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/P/buffer_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO3   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y49.A5      net (fanout=1)        0.374   ram_data_out<3>
    SLICE_X60Y49.A       Tilo                  0.043   Addr_out<22>
                                                       U4/Mmux_Cpu_data4bus261
    SLICE_X53Y44.C5      net (fanout=3)        0.622   Data_in<3>
    SLICE_X53Y44.CMUX    Tilo                  0.244   Addr_out<3>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X44Y52.A4      net (fanout=8)        0.738   Disp_num<3>
    SLICE_X44Y52.AMUX    Tilo                  0.142   N8
                                                       U6/M/Mmux_o58_SW0
    SLICE_X42Y52.B1      net (fanout=1)        0.534   N10
    SLICE_X42Y52.B       Tilo                  0.043   U6/P/buffer<62>
                                                       U6/M/Mmux_o58
    SLICE_X42Y52.A4      net (fanout=1)        0.244   U6/P_Data<61>
    SLICE_X42Y52.CLK     Tas                  -0.021   U6/P/buffer<62>
                                                       U6/P/buffer_61_rstpot
                                                       U6/P/buffer_61
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (2.251ns logic, 2.512ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/P/buffer_61 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.554ns (Levels of Logic = 5)
  Clock Path Skew:      -0.310ns (0.998 - 1.308)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/P/buffer_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO0   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y47.D5      net (fanout=1)        0.600   ram_data_out<0>
    SLICE_X54Y47.D       Tilo                  0.043   Data_in<0>
                                                       U4/Mmux_Cpu_data4bus11
    SLICE_X54Y46.C5      net (fanout=3)        0.251   Data_in<0>
    SLICE_X54Y46.CMUX    Tilo                  0.239   Addr_out<0>
                                                       U5/MUX1_DispData/Mmux_o_3
                                                       U5/MUX1_DispData/Mmux_o_2_f7
    SLICE_X44Y52.A3      net (fanout=8)        0.679   Disp_num<0>
    SLICE_X44Y52.AMUX    Tilo                  0.142   N8
                                                       U6/M/Mmux_o58_SW0
    SLICE_X42Y52.B1      net (fanout=1)        0.534   N10
    SLICE_X42Y52.B       Tilo                  0.043   U6/P/buffer<62>
                                                       U6/M/Mmux_o58
    SLICE_X42Y52.A4      net (fanout=1)        0.244   U6/P_Data<61>
    SLICE_X42Y52.CLK     Tas                  -0.021   U6/P/buffer<62>
                                                       U6/P/buffer_61_rstpot
                                                       U6/P/buffer_61
    -------------------------------------------------  ---------------------------
    Total                                      4.554ns (2.246ns logic, 2.308ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/P/buffer_37 (SLICE_X45Y54.A2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P/buffer_37 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.218ns (Levels of Logic = 2)
  Clock Path Skew:      -0.385ns (0.997 - 1.382)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y33.DQ     Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X23Y62.D2      net (fanout=225)      3.418   rst
    SLICE_X23Y62.CMUX    Topdc                 0.242   U6/P/start<1>
                                                       U6/P/_n0103_inv12_F
                                                       U6/P/_n0103_inv12
    SLICE_X45Y54.A2      net (fanout=64)       1.290   U6/P/_n0103_inv
    SLICE_X45Y54.CLK     Tas                   0.009   U6/P/buffer<38>
                                                       U6/P/buffer_37_rstpot
                                                       U6/P/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      5.218ns (0.510ns logic, 4.708ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P/buffer_37 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.103ns (Levels of Logic = 2)
  Clock Path Skew:      -0.385ns (0.997 - 1.382)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y33.DQ     Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X23Y62.C4      net (fanout=225)      3.301   rst
    SLICE_X23Y62.CMUX    Tilo                  0.244   U6/P/start<1>
                                                       U6/P/_n0103_inv12_G
                                                       U6/P/_n0103_inv12
    SLICE_X45Y54.A2      net (fanout=64)       1.290   U6/P/_n0103_inv
    SLICE_X45Y54.CLK     Tas                   0.009   U6/P/buffer<38>
                                                       U6/P/buffer_37_rstpot
                                                       U6/P/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      5.103ns (0.512ns logic, 4.591ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/P/s_clk (FF)
  Destination:          U6/P/buffer_37 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.423ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.558 - 0.648)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/P/s_clk to U6/P/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.BQ      Tcko                  0.259   seg_clk_OBUF
                                                       U6/P/s_clk
    SLICE_X23Y62.B2      net (fanout=7)        0.480   seg_clk_OBUF
    SLICE_X23Y62.B       Tilo                  0.043   U6/P/start<1>
                                                       U6/P/_n0075_inv31
    SLICE_X23Y62.C6      net (fanout=1)        0.098   U6/P/_n0075_inv_bdd3
    SLICE_X23Y62.CMUX    Tilo                  0.244   U6/P/start<1>
                                                       U6/P/_n0103_inv12_G
                                                       U6/P/_n0103_inv12
    SLICE_X45Y54.A2      net (fanout=64)       1.290   U6/P/_n0103_inv
    SLICE_X45Y54.CLK     Tas                   0.009   U6/P/buffer<38>
                                                       U6/P/buffer_37_rstpot
                                                       U6/P/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      2.423ns (0.555ns logic, 1.868ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/P/buffer_22 (SLICE_X39Y54.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P/buffer_23 (FF)
  Destination:          U6/P/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.329 - 0.297)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P/buffer_23 to U6/P/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.AQ      Tcko                  0.100   U6/P/buffer<25>
                                                       U6/P/buffer_23
    SLICE_X39Y54.C6      net (fanout=2)        0.108   U6/P/buffer<23>
    SLICE_X39Y54.CLK     Tah         (-Th)     0.033   U6/P/buffer<22>
                                                       U6/P/buffer_22_rstpot
                                                       U6/P/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.175ns (0.067ns logic, 0.108ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/P/buffer_24 (SLICE_X43Y55.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P/buffer_25 (FF)
  Destination:          U6/P/buffer_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.079 - 0.065)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P/buffer_25 to U6/P/buffer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.CQ      Tcko                  0.100   U6/P/buffer<25>
                                                       U6/P/buffer_25
    SLICE_X43Y55.B6      net (fanout=2)        0.101   U6/P/buffer<25>
    SLICE_X43Y55.CLK     Tah         (-Th)     0.032   U6/P/buffer<24>
                                                       U6/P/buffer_24_rstpot
                                                       U6/P/buffer_24
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.068ns logic, 0.101ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/P/EN (SLICE_X22Y61.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P/start_1 (FF)
  Destination:          U6/P/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.077 - 0.062)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P/start_1 to U6/P/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.100   U6/P/start<1>
                                                       U6/P/start_1
    SLICE_X22Y61.C5      net (fanout=3)        0.143   U6/P/start<1>
    SLICE_X22Y61.CLK     Tah         (-Th)     0.067   U6/P/state_FSM_FFd2
                                                       U6/P/EN_rstpot
                                                       U6/P/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.176ns (0.033ns logic, 0.143ns route)
                                                       (18.8% logic, 81.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.851|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8658 paths, 0 nets, and 1911 connections

Design statistics:
   Minimum period:   5.851ns{1}   (Maximum frequency: 170.911MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 31 08:48:11 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 485 MB



