# Verilog_chronograph_Design