<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Test: RCC_TypeDef结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Test
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">OurEDA B1S Projext</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_r_c_c___type_def.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">成员变量</a>  </div>
  <div class="headertitle">
<div class="title">RCC_TypeDef结构体 参考<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32h750xx.html">Stm32h750xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;stm32h750xx.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
成员变量</h2></td></tr>
<tr class="memitem:abcb9ff48b9afb990283fefad0554b5b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#abcb9ff48b9afb990283fefad0554b5b3">CR</a></td></tr>
<tr class="separator:abcb9ff48b9afb990283fefad0554b5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b0cadfbcca7ed3b6aa4ef43c6c12f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a17b0cadfbcca7ed3b6aa4ef43c6c12f9">HSICFGR</a></td></tr>
<tr class="separator:a17b0cadfbcca7ed3b6aa4ef43c6c12f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1694a01e1a23db1694288fb3a86e9f18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a1694a01e1a23db1694288fb3a86e9f18">CRRCR</a></td></tr>
<tr class="separator:a1694a01e1a23db1694288fb3a86e9f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d7bfc4c20fea2c980bda5114e31384"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aa2d7bfc4c20fea2c980bda5114e31384">CSICFGR</a></td></tr>
<tr class="separator:aa2d7bfc4c20fea2c980bda5114e31384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0721b1b729c313211126709559fad371"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0721b1b729c313211126709559fad371">CFGR</a></td></tr>
<tr class="separator:a0721b1b729c313211126709559fad371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa121f96a873fb9ff4f651c9e636efec3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aa121f96a873fb9ff4f651c9e636efec3">RESERVED1</a></td></tr>
<tr class="separator:aa121f96a873fb9ff4f651c9e636efec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e31ab15dc0dfba2aee81b30b792e4c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a2e31ab15dc0dfba2aee81b30b792e4c5">D1CFGR</a></td></tr>
<tr class="separator:a2e31ab15dc0dfba2aee81b30b792e4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948edd9da43a665b25c71a00ea760ca2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a948edd9da43a665b25c71a00ea760ca2">D2CFGR</a></td></tr>
<tr class="separator:a948edd9da43a665b25c71a00ea760ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed9e59d8a7f3f567b41d5f57f6f5acd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a9ed9e59d8a7f3f567b41d5f57f6f5acd">D3CFGR</a></td></tr>
<tr class="separator:a9ed9e59d8a7f3f567b41d5f57f6f5acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94cb7e7b923ebacab99c967d0f808235"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a94cb7e7b923ebacab99c967d0f808235">RESERVED2</a></td></tr>
<tr class="separator:a94cb7e7b923ebacab99c967d0f808235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627836f05c0e3a9545605318e6447adf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a627836f05c0e3a9545605318e6447adf">PLLCKSELR</a></td></tr>
<tr class="separator:a627836f05c0e3a9545605318e6447adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7ccb4e23cb05a574f243f6278b7b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a2a7ccb4e23cb05a574f243f6278b7b26">PLLCFGR</a></td></tr>
<tr class="separator:a2a7ccb4e23cb05a574f243f6278b7b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57bcbce85db68d77ed5cbf18a10f9d3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a57bcbce85db68d77ed5cbf18a10f9d3f">PLL1DIVR</a></td></tr>
<tr class="separator:a57bcbce85db68d77ed5cbf18a10f9d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2134cb67af4b948e7d6d6c656e8837d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a2134cb67af4b948e7d6d6c656e8837d2">PLL1FRACR</a></td></tr>
<tr class="separator:a2134cb67af4b948e7d6d6c656e8837d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab258f4bfa80f5c8f6cc5440df30c0909"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ab258f4bfa80f5c8f6cc5440df30c0909">PLL2DIVR</a></td></tr>
<tr class="separator:ab258f4bfa80f5c8f6cc5440df30c0909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8bccd45fde1d630c5bb4f035e6ea0fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ad8bccd45fde1d630c5bb4f035e6ea0fb">PLL2FRACR</a></td></tr>
<tr class="separator:ad8bccd45fde1d630c5bb4f035e6ea0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d4bd0595fcfd4ca87cc2dd17e7eb2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a59d4bd0595fcfd4ca87cc2dd17e7eb2a">PLL3DIVR</a></td></tr>
<tr class="separator:a59d4bd0595fcfd4ca87cc2dd17e7eb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd88563b698968b152eed83be41f0334"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#afd88563b698968b152eed83be41f0334">PLL3FRACR</a></td></tr>
<tr class="separator:afd88563b698968b152eed83be41f0334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13aa031d83f9d927683781577eb153a2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a13aa031d83f9d927683781577eb153a2">RESERVED3</a></td></tr>
<tr class="separator:a13aa031d83f9d927683781577eb153a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7edcbbd70a162b0896b1ee0f465b13b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a7edcbbd70a162b0896b1ee0f465b13b0">D1CCIPR</a></td></tr>
<tr class="separator:a7edcbbd70a162b0896b1ee0f465b13b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae690e1e6b03fba505a7937345ca30021"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ae690e1e6b03fba505a7937345ca30021">D2CCIP1R</a></td></tr>
<tr class="separator:ae690e1e6b03fba505a7937345ca30021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9168a7090cfa4125c517c5aaaa3baae1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a9168a7090cfa4125c517c5aaaa3baae1">D2CCIP2R</a></td></tr>
<tr class="separator:a9168a7090cfa4125c517c5aaaa3baae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0456a2f98ab35da5c66d2c25ed6b5848"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0456a2f98ab35da5c66d2c25ed6b5848">D3CCIPR</a></td></tr>
<tr class="separator:a0456a2f98ab35da5c66d2c25ed6b5848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f009e4bd1777ac1b86ca27e23361a0e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0f009e4bd1777ac1b86ca27e23361a0e">RESERVED4</a></td></tr>
<tr class="separator:a0f009e4bd1777ac1b86ca27e23361a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0c293e1198ffec4802a19328ba73bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a6d0c293e1198ffec4802a19328ba73bb">CIER</a></td></tr>
<tr class="separator:a6d0c293e1198ffec4802a19328ba73bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee6ba7ba2583577492d14f08a1a5e74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#afee6ba7ba2583577492d14f08a1a5e74">CIFR</a></td></tr>
<tr class="separator:afee6ba7ba2583577492d14f08a1a5e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e7b1071afa5b6c98f8050890159b05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a28e7b1071afa5b6c98f8050890159b05">CICR</a></td></tr>
<tr class="separator:a28e7b1071afa5b6c98f8050890159b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa564eba028e76a5ed58ac578d1842bd2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aa564eba028e76a5ed58ac578d1842bd2">RESERVED5</a></td></tr>
<tr class="separator:aa564eba028e76a5ed58ac578d1842bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05be375db50e8c9dd24fb3bcf42d7cf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a05be375db50e8c9dd24fb3bcf42d7cf1">BDCR</a></td></tr>
<tr class="separator:a05be375db50e8c9dd24fb3bcf42d7cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e913b8bf59d4351e1f3d19387bd05b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a7e913b8bf59d4351e1f3d19387bd05b9">CSR</a></td></tr>
<tr class="separator:a7e913b8bf59d4351e1f3d19387bd05b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc8c36a4234b8fbc9d68f52a2e22e69e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#acc8c36a4234b8fbc9d68f52a2e22e69e">RESERVED6</a></td></tr>
<tr class="separator:acc8c36a4234b8fbc9d68f52a2e22e69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a90d838fbd0b8515f03e4a1be6374f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a39a90d838fbd0b8515f03e4a1be6374f">AHB3RSTR</a></td></tr>
<tr class="separator:a39a90d838fbd0b8515f03e4a1be6374f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6abf71a348744aa3f2b7e8b214c1ca4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ad6abf71a348744aa3f2b7e8b214c1ca4">AHB1RSTR</a></td></tr>
<tr class="separator:ad6abf71a348744aa3f2b7e8b214c1ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a343e0230ded55920ff2a04fbde0e5bcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a343e0230ded55920ff2a04fbde0e5bcd">AHB2RSTR</a></td></tr>
<tr class="separator:a343e0230ded55920ff2a04fbde0e5bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d8a19aa9532b446147a431f3b19481"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ad1d8a19aa9532b446147a431f3b19481">AHB4RSTR</a></td></tr>
<tr class="separator:ad1d8a19aa9532b446147a431f3b19481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2c6fb3d252dbb6c733507e5f7ed7b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#acf2c6fb3d252dbb6c733507e5f7ed7b3">APB3RSTR</a></td></tr>
<tr class="separator:acf2c6fb3d252dbb6c733507e5f7ed7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d5bc4f6d23c566d55f7dd477fadbe5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a92d5bc4f6d23c566d55f7dd477fadbe5">APB1LRSTR</a></td></tr>
<tr class="separator:a92d5bc4f6d23c566d55f7dd477fadbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37fa3ab0516ab6fc0ecb604850353075"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a37fa3ab0516ab6fc0ecb604850353075">APB1HRSTR</a></td></tr>
<tr class="separator:a37fa3ab0516ab6fc0ecb604850353075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4491ab20a44b70bf7abd247791676a59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a4491ab20a44b70bf7abd247791676a59">APB2RSTR</a></td></tr>
<tr class="separator:a4491ab20a44b70bf7abd247791676a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabdd13237767f4de5900e52285337543"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aabdd13237767f4de5900e52285337543">APB4RSTR</a></td></tr>
<tr class="separator:aabdd13237767f4de5900e52285337543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3f5140ae596eaa834f4f3a85765f95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a5c3f5140ae596eaa834f4f3a85765f95">GCR</a></td></tr>
<tr class="separator:a5c3f5140ae596eaa834f4f3a85765f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64a7560ef9f8315e17c5a622773a7f8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af64a7560ef9f8315e17c5a622773a7f8">RESERVED8</a></td></tr>
<tr class="separator:af64a7560ef9f8315e17c5a622773a7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada0be86dd42582ae99b43868fc13c08c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ada0be86dd42582ae99b43868fc13c08c">D3AMR</a></td></tr>
<tr class="separator:ada0be86dd42582ae99b43868fc13c08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c05a2164a27ecb7153025d919e9aaf7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a6c05a2164a27ecb7153025d919e9aaf7">RESERVED11</a> [9]</td></tr>
<tr class="separator:a6c05a2164a27ecb7153025d919e9aaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24273f1ea29293cf757fc13c5c030ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af24273f1ea29293cf757fc13c5c030ea">RSR</a></td></tr>
<tr class="separator:af24273f1ea29293cf757fc13c5c030ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ea7be562b42e2ae1a84db44121195d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ad4ea7be562b42e2ae1a84db44121195d">AHB3ENR</a></td></tr>
<tr class="separator:ad4ea7be562b42e2ae1a84db44121195d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58a7ad868f07f8759eac3e31b6fa79e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af58a7ad868f07f8759eac3e31b6fa79e">AHB1ENR</a></td></tr>
<tr class="separator:af58a7ad868f07f8759eac3e31b6fa79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af326cb98c318fc08894a8dd79c2c675f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af326cb98c318fc08894a8dd79c2c675f">AHB2ENR</a></td></tr>
<tr class="separator:af326cb98c318fc08894a8dd79c2c675f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9378e612125c10c30957cc6881c7ad31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a9378e612125c10c30957cc6881c7ad31">AHB4ENR</a></td></tr>
<tr class="separator:a9378e612125c10c30957cc6881c7ad31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1910f7dcab13f4550fb5634fad3e5aea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a1910f7dcab13f4550fb5634fad3e5aea">APB3ENR</a></td></tr>
<tr class="separator:a1910f7dcab13f4550fb5634fad3e5aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9670ffa5d9a81aab33733ac14a2526fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a9670ffa5d9a81aab33733ac14a2526fd">APB1LENR</a></td></tr>
<tr class="separator:a9670ffa5d9a81aab33733ac14a2526fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60744135b166d9236404b1b252935fe6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a60744135b166d9236404b1b252935fe6">APB1HENR</a></td></tr>
<tr class="separator:a60744135b166d9236404b1b252935fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619b4c22f630a269dfd0c331f90f6868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a619b4c22f630a269dfd0c331f90f6868">APB2ENR</a></td></tr>
<tr class="separator:a619b4c22f630a269dfd0c331f90f6868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc545cbc90c38345d14c33c179f0396e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#afc545cbc90c38345d14c33c179f0396e">APB4ENR</a></td></tr>
<tr class="separator:afc545cbc90c38345d14c33c179f0396e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7fd24a7a998b373159c15708ca0b17"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a5b7fd24a7a998b373159c15708ca0b17">RESERVED12</a></td></tr>
<tr class="separator:a5b7fd24a7a998b373159c15708ca0b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95edda857c3725bfb410d3a4707edfd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a95edda857c3725bfb410d3a4707edfd8">AHB3LPENR</a></td></tr>
<tr class="separator:a95edda857c3725bfb410d3a4707edfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d6c21f02196b7f59bcc30c1061dd87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a89d6c21f02196b7f59bcc30c1061dd87">AHB1LPENR</a></td></tr>
<tr class="separator:a89d6c21f02196b7f59bcc30c1061dd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1de344446cba3f4dd15c56fbe20eb0dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a1de344446cba3f4dd15c56fbe20eb0dd">AHB2LPENR</a></td></tr>
<tr class="separator:a1de344446cba3f4dd15c56fbe20eb0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18452fdca17282224b17a61cf45b19e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a18452fdca17282224b17a61cf45b19e6">AHB4LPENR</a></td></tr>
<tr class="separator:a18452fdca17282224b17a61cf45b19e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe1ec42c27813e04812871241bc7eb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#affe1ec42c27813e04812871241bc7eb0">APB3LPENR</a></td></tr>
<tr class="separator:affe1ec42c27813e04812871241bc7eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac50d43321b6672ebaa45a61059b7e48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aac50d43321b6672ebaa45a61059b7e48">APB1LLPENR</a></td></tr>
<tr class="separator:aac50d43321b6672ebaa45a61059b7e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4bb1b1ecf6207089ec5b11545d17b0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ab4bb1b1ecf6207089ec5b11545d17b0a">APB1HLPENR</a></td></tr>
<tr class="separator:ab4bb1b1ecf6207089ec5b11545d17b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e46c65220f00a6858a5b35b74a37b51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a7e46c65220f00a6858a5b35b74a37b51">APB2LPENR</a></td></tr>
<tr class="separator:a7e46c65220f00a6858a5b35b74a37b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2ea825e048b274a599cea838ab46c4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af2ea825e048b274a599cea838ab46c4a">APB4LPENR</a></td></tr>
<tr class="separator:af2ea825e048b274a599cea838ab46c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139d79f321cdaea79884fd2c45c7fc1a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a139d79f321cdaea79884fd2c45c7fc1a">RESERVED13</a> [4]</td></tr>
<tr class="separator:a139d79f321cdaea79884fd2c45c7fc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">结构体成员变量说明</h2>
<a id="abcb9ff48b9afb990283fefad0554b5b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcb9ff48b9afb990283fefad0554b5b3">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control register, Address offset: 0x00 </p>

</div>
</div>
<a id="a17b0cadfbcca7ed3b6aa4ef43c6c12f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17b0cadfbcca7ed3b6aa4ef43c6c12f9">&#9670;&nbsp;</a></span>HSICFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::HSICFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI Clock Calibration Register, Address offset: 0x04 </p>

</div>
</div>
<a id="a1694a01e1a23db1694288fb3a86e9f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1694a01e1a23db1694288fb3a86e9f18">&#9670;&nbsp;</a></span>CRRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CRRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Recovery RC Register, Address offset: 0x08 </p>

</div>
</div>
<a id="aa2d7bfc4c20fea2c980bda5114e31384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d7bfc4c20fea2c980bda5114e31384">&#9670;&nbsp;</a></span>CSICFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CSICFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CSI Clock Calibration Register, Address offset: 0x0C </p>

</div>
</div>
<a id="a0721b1b729c313211126709559fad371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0721b1b729c313211126709559fad371">&#9670;&nbsp;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register, Address offset: 0x10 </p>

</div>
</div>
<a id="aa121f96a873fb9ff4f651c9e636efec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa121f96a873fb9ff4f651c9e636efec3">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x14 </p>

</div>
</div>
<a id="a2e31ab15dc0dfba2aee81b30b792e4c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e31ab15dc0dfba2aee81b30b792e4c5">&#9670;&nbsp;</a></span>D1CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::D1CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 1 configuration register, Address offset: 0x18 </p>

</div>
</div>
<a id="a948edd9da43a665b25c71a00ea760ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a948edd9da43a665b25c71a00ea760ca2">&#9670;&nbsp;</a></span>D2CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::D2CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 2 configuration register, Address offset: 0x1C </p>

</div>
</div>
<a id="a9ed9e59d8a7f3f567b41d5f57f6f5acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ed9e59d8a7f3f567b41d5f57f6f5acd">&#9670;&nbsp;</a></span>D3CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::D3CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 3 configuration register, Address offset: 0x20 </p>

</div>
</div>
<a id="a94cb7e7b923ebacab99c967d0f808235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94cb7e7b923ebacab99c967d0f808235">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x24 </p>

</div>
</div>
<a id="a627836f05c0e3a9545605318e6447adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a627836f05c0e3a9545605318e6447adf">&#9670;&nbsp;</a></span>PLLCKSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLLCKSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLLs Clock Source Selection Register, Address offset: 0x28 </p>

</div>
</div>
<a id="a2a7ccb4e23cb05a574f243f6278b7b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a7ccb4e23cb05a574f243f6278b7b26">&#9670;&nbsp;</a></span>PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLLCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLLs Configuration Register, Address offset: 0x2C </p>

</div>
</div>
<a id="a57bcbce85db68d77ed5cbf18a10f9d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57bcbce85db68d77ed5cbf18a10f9d3f">&#9670;&nbsp;</a></span>PLL1DIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLL1DIVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL1 Dividers Configuration Register, Address offset: 0x30 </p>

</div>
</div>
<a id="a2134cb67af4b948e7d6d6c656e8837d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2134cb67af4b948e7d6d6c656e8837d2">&#9670;&nbsp;</a></span>PLL1FRACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLL1FRACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL1 Fractional Divider Configuration Register, Address offset: 0x34 </p>

</div>
</div>
<a id="ab258f4bfa80f5c8f6cc5440df30c0909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab258f4bfa80f5c8f6cc5440df30c0909">&#9670;&nbsp;</a></span>PLL2DIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLL2DIVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL2 Dividers Configuration Register, Address offset: 0x38 </p>

</div>
</div>
<a id="ad8bccd45fde1d630c5bb4f035e6ea0fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8bccd45fde1d630c5bb4f035e6ea0fb">&#9670;&nbsp;</a></span>PLL2FRACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLL2FRACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL2 Fractional Divider Configuration Register, Address offset: 0x3C </p>

</div>
</div>
<a id="a59d4bd0595fcfd4ca87cc2dd17e7eb2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59d4bd0595fcfd4ca87cc2dd17e7eb2a">&#9670;&nbsp;</a></span>PLL3DIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLL3DIVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL3 Dividers Configuration Register, Address offset: 0x40 </p>

</div>
</div>
<a id="afd88563b698968b152eed83be41f0334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd88563b698968b152eed83be41f0334">&#9670;&nbsp;</a></span>PLL3FRACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLL3FRACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL3 Fractional Divider Configuration Register, Address offset: 0x44 </p>

</div>
</div>
<a id="a13aa031d83f9d927683781577eb153a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13aa031d83f9d927683781577eb153a2">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x48 </p>

</div>
</div>
<a id="a7edcbbd70a162b0896b1ee0f465b13b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7edcbbd70a162b0896b1ee0f465b13b0">&#9670;&nbsp;</a></span>D1CCIPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::D1CCIPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 1 Kernel Clock Configuration Register Address offset: 0x4C </p>

</div>
</div>
<a id="ae690e1e6b03fba505a7937345ca30021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae690e1e6b03fba505a7937345ca30021">&#9670;&nbsp;</a></span>D2CCIP1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::D2CCIP1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 2 Kernel Clock Configuration Register Address offset: 0x50 </p>

</div>
</div>
<a id="a9168a7090cfa4125c517c5aaaa3baae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9168a7090cfa4125c517c5aaaa3baae1">&#9670;&nbsp;</a></span>D2CCIP2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::D2CCIP2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 2 Kernel Clock Configuration Register Address offset: 0x54 </p>

</div>
</div>
<a id="a0456a2f98ab35da5c66d2c25ed6b5848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0456a2f98ab35da5c66d2c25ed6b5848">&#9670;&nbsp;</a></span>D3CCIPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::D3CCIPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 3 Kernel Clock Configuration Register Address offset: 0x58 </p>

</div>
</div>
<a id="a0f009e4bd1777ac1b86ca27e23361a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f009e4bd1777ac1b86ca27e23361a0e">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x5C </p>

</div>
</div>
<a id="a6d0c293e1198ffec4802a19328ba73bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0c293e1198ffec4802a19328ba73bb">&#9670;&nbsp;</a></span>CIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Source Interrupt Enable Register Address offset: 0x60 </p>

</div>
</div>
<a id="afee6ba7ba2583577492d14f08a1a5e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee6ba7ba2583577492d14f08a1a5e74">&#9670;&nbsp;</a></span>CIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CIFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Source Interrupt Flag Register Address offset: 0x64 </p>

</div>
</div>
<a id="a28e7b1071afa5b6c98f8050890159b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28e7b1071afa5b6c98f8050890159b05">&#9670;&nbsp;</a></span>CICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Source Interrupt Clear Register Address offset: 0x68 </p>

</div>
</div>
<a id="aa564eba028e76a5ed58ac578d1842bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa564eba028e76a5ed58ac578d1842bd2">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x6C </p>

</div>
</div>
<a id="a05be375db50e8c9dd24fb3bcf42d7cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05be375db50e8c9dd24fb3bcf42d7cf1">&#9670;&nbsp;</a></span>BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Vswitch Backup Domain Control Register, Address offset: 0x70 </p>

</div>
</div>
<a id="a7e913b8bf59d4351e1f3d19387bd05b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e913b8bf59d4351e1f3d19387bd05b9">&#9670;&nbsp;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control &amp; status register, Address offset: 0x74 </p>

</div>
</div>
<a id="acc8c36a4234b8fbc9d68f52a2e22e69e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc8c36a4234b8fbc9d68f52a2e22e69e">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x78 </p>

</div>
</div>
<a id="a39a90d838fbd0b8515f03e4a1be6374f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a90d838fbd0b8515f03e4a1be6374f">&#9670;&nbsp;</a></span>AHB3RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB3RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral reset register, Address offset: 0x7C </p>

</div>
</div>
<a id="ad6abf71a348744aa3f2b7e8b214c1ca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6abf71a348744aa3f2b7e8b214c1ca4">&#9670;&nbsp;</a></span>AHB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral reset register, Address offset: 0x80 </p>

</div>
</div>
<a id="a343e0230ded55920ff2a04fbde0e5bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a343e0230ded55920ff2a04fbde0e5bcd">&#9670;&nbsp;</a></span>AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral reset register, Address offset: 0x84 </p>

</div>
</div>
<a id="ad1d8a19aa9532b446147a431f3b19481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1d8a19aa9532b446147a431f3b19481">&#9670;&nbsp;</a></span>AHB4RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB4RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB4 peripheral reset register, Address offset: 0x88 </p>

</div>
</div>
<a id="acf2c6fb3d252dbb6c733507e5f7ed7b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf2c6fb3d252dbb6c733507e5f7ed7b3">&#9670;&nbsp;</a></span>APB3RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB3RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB3 peripheral reset register, Address offset: 0x8C </p>

</div>
</div>
<a id="a92d5bc4f6d23c566d55f7dd477fadbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d5bc4f6d23c566d55f7dd477fadbe5">&#9670;&nbsp;</a></span>APB1LRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1LRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset Low Word register, Address offset: 0x90 </p>

</div>
</div>
<a id="a37fa3ab0516ab6fc0ecb604850353075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37fa3ab0516ab6fc0ecb604850353075">&#9670;&nbsp;</a></span>APB1HRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1HRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset High Word register, Address offset: 0x94 </p>

</div>
</div>
<a id="a4491ab20a44b70bf7abd247791676a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4491ab20a44b70bf7abd247791676a59">&#9670;&nbsp;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral reset register, Address offset: 0x98 </p>

</div>
</div>
<a id="aabdd13237767f4de5900e52285337543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabdd13237767f4de5900e52285337543">&#9670;&nbsp;</a></span>APB4RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB4RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB4 peripheral reset register, Address offset: 0x9C </p>

</div>
</div>
<a id="a5c3f5140ae596eaa834f4f3a85765f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c3f5140ae596eaa834f4f3a85765f95">&#9670;&nbsp;</a></span>GCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::GCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC RCC Global Control Register, Address offset: 0xA0 </p>

</div>
</div>
<a id="af64a7560ef9f8315e17c5a622773a7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af64a7560ef9f8315e17c5a622773a7f8">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0xA4 </p>

</div>
</div>
<a id="ada0be86dd42582ae99b43868fc13c08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada0be86dd42582ae99b43868fc13c08c">&#9670;&nbsp;</a></span>D3AMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::D3AMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 3 Autonomous Mode Register, Address offset: 0xA8 </p>

</div>
</div>
<a id="a6c05a2164a27ecb7153025d919e9aaf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c05a2164a27ecb7153025d919e9aaf7">&#9670;&nbsp;</a></span>RESERVED11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED11[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0xAC-0xCC Address offset: 0xAC </p>

</div>
</div>
<a id="af24273f1ea29293cf757fc13c5c030ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24273f1ea29293cf757fc13c5c030ea">&#9670;&nbsp;</a></span>RSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::RSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Reset status register, Address offset: 0xD0 </p>

</div>
</div>
<a id="ad4ea7be562b42e2ae1a84db44121195d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ea7be562b42e2ae1a84db44121195d">&#9670;&nbsp;</a></span>AHB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB3ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral clock register, Address offset: 0xD4 </p>

</div>
</div>
<a id="af58a7ad868f07f8759eac3e31b6fa79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af58a7ad868f07f8759eac3e31b6fa79e">&#9670;&nbsp;</a></span>AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clock register, Address offset: 0xD8 </p>

</div>
</div>
<a id="af326cb98c318fc08894a8dd79c2c675f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af326cb98c318fc08894a8dd79c2c675f">&#9670;&nbsp;</a></span>AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clock register, Address offset: 0xDC </p>

</div>
</div>
<a id="a9378e612125c10c30957cc6881c7ad31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9378e612125c10c30957cc6881c7ad31">&#9670;&nbsp;</a></span>AHB4ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB4ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB4 peripheral clock register, Address offset: 0xE0 </p>

</div>
</div>
<a id="a1910f7dcab13f4550fb5634fad3e5aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1910f7dcab13f4550fb5634fad3e5aea">&#9670;&nbsp;</a></span>APB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB3ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB3 peripheral clock register, Address offset: 0xE4 </p>

</div>
</div>
<a id="a9670ffa5d9a81aab33733ac14a2526fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9670ffa5d9a81aab33733ac14a2526fd">&#9670;&nbsp;</a></span>APB1LENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1LENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock Low Word register, Address offset: 0xE8 </p>

</div>
</div>
<a id="a60744135b166d9236404b1b252935fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60744135b166d9236404b1b252935fe6">&#9670;&nbsp;</a></span>APB1HENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1HENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock High Word register, Address offset: 0xEC </p>

</div>
</div>
<a id="a619b4c22f630a269dfd0c331f90f6868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619b4c22f630a269dfd0c331f90f6868">&#9670;&nbsp;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock register, Address offset: 0xF0 </p>

</div>
</div>
<a id="afc545cbc90c38345d14c33c179f0396e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc545cbc90c38345d14c33c179f0396e">&#9670;&nbsp;</a></span>APB4ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB4ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB4 peripheral clock register, Address offset: 0xF4 </p>

</div>
</div>
<a id="a5b7fd24a7a998b373159c15708ca0b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b7fd24a7a998b373159c15708ca0b17">&#9670;&nbsp;</a></span>RESERVED12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0xF8 </p>

</div>
</div>
<a id="a95edda857c3725bfb410d3a4707edfd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95edda857c3725bfb410d3a4707edfd8">&#9670;&nbsp;</a></span>AHB3LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB3LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral sleep clock register, Address offset: 0xFC </p>

</div>
</div>
<a id="a89d6c21f02196b7f59bcc30c1061dd87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d6c21f02196b7f59bcc30c1061dd87">&#9670;&nbsp;</a></span>AHB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral sleep clock register, Address offset: 0x100 </p>

</div>
</div>
<a id="a1de344446cba3f4dd15c56fbe20eb0dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1de344446cba3f4dd15c56fbe20eb0dd">&#9670;&nbsp;</a></span>AHB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral sleep clock register, Address offset: 0x104 </p>

</div>
</div>
<a id="a18452fdca17282224b17a61cf45b19e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18452fdca17282224b17a61cf45b19e6">&#9670;&nbsp;</a></span>AHB4LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB4LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB4 peripheral sleep clock register, Address offset: 0x108 </p>

</div>
</div>
<a id="affe1ec42c27813e04812871241bc7eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe1ec42c27813e04812871241bc7eb0">&#9670;&nbsp;</a></span>APB3LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB3LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB3 peripheral sleep clock register, Address offset: 0x10C </p>

</div>
</div>
<a id="aac50d43321b6672ebaa45a61059b7e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac50d43321b6672ebaa45a61059b7e48">&#9670;&nbsp;</a></span>APB1LLPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1LLPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral sleep clock Low Word register, Address offset: 0x110 </p>

</div>
</div>
<a id="ab4bb1b1ecf6207089ec5b11545d17b0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4bb1b1ecf6207089ec5b11545d17b0a">&#9670;&nbsp;</a></span>APB1HLPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1HLPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral sleep clock High Word register, Address offset: 0x114 </p>

</div>
</div>
<a id="a7e46c65220f00a6858a5b35b74a37b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e46c65220f00a6858a5b35b74a37b51">&#9670;&nbsp;</a></span>APB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral sleep clock register, Address offset: 0x118 </p>

</div>
</div>
<a id="af2ea825e048b274a599cea838ab46c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2ea825e048b274a599cea838ab46c4a">&#9670;&nbsp;</a></span>APB4LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB4LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB4 peripheral sleep clock register, Address offset: 0x11C </p>

</div>
</div>
<a id="a139d79f321cdaea79884fd2c45c7fc1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a139d79f321cdaea79884fd2c45c7fc1a">&#9670;&nbsp;</a></span>RESERVED13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED13[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x120-0x12C Address offset: 0x120 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></li>
    <li class="footer">生成于 2022年 二月 12日 星期六 02:15:49 , 为 Test使用 
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
