// Generated by CIRCT firtool-1.62.0
module EdgeDetectorMoore(
  input  clock,
         reset,
         io_in,
  output io_out
);

  reg [1:0] stateReg;
  always @(posedge clock) begin
    if (reset)
      stateReg <= 2'h0;
    else if (stateReg == 2'h0) begin
      if (io_in)
        stateReg <= 2'h1;
    end
    else if (stateReg == 2'h1)
      stateReg <= {io_in, 1'h0};
    else if (stateReg == 2'h2 & ~io_in)
      stateReg <= 2'h0;
  end // always @(posedge)
  assign io_out = stateReg == 2'h1;
endmodule

