This is a pipelined RISC-V CPU in verilog, no delay in data memory nor instruction memory.
It follows the following architecture:
![image](https://github.com/HaoWen46/Pipelined_RISCV_CPU/assets/89247904/2f02dece-9331-4950-a9ec-e34b62512019)
