# [go back to main content index](https://github.com/c4arl0s/ComputerOrganization-DesignFundamentals#computer-organization-and-design-fundamentals)

# [Chapter 1 Digital Signals And Systems](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#chapter-1-digital-signals-and-systems)

0. [x] [0. Digital Signals and Systems](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#1-chapter-one-digital-signals-and-systems)
1. [x] [1. 1.1 Should Software Engineers Worry About Hardware?](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#-11-should-software-engineers-worry-about-hardware)
2. [x] [2. 1.2 Non-Digital Signal](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#-12-non-digital-signal)
3. [x] [3. 1.3 Digital Signals](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#-13-digital-signals)
4. [x] [4. 1.4 Conversion Systems](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#-14-conversion-systems)
5. [x] [5. 1.5 Representation of Digital Signals](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#-15-representation-of-digital-signals)
6. [x] [6. 1.6 Types of Digital Signals](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#-16-types-of-digital-signals)
    - 7. [x] [7. 1.6.1 Edges](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#-161-edges)
    - 8. [x] [8. 1.6.2 Pulses](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#-162-pulses)
    - 9. [x] [9. 1.6.3 Non-Periodic Pulse Trains](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#-163-non-periodic-pulse-trains)
    - 10. [x] [10. 1.6.4 Periodic Pulse Trains](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#-164-periodic-pulse-trains)
    - 11. [x] [11. 1.6.5 Pulse-Width Modulation](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#-165-pulse-width-modulation)
12. [x] [12. 1.7 Unit Prefixes](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#-17-unit-prefixes)
13. [x] [13. 1.8 What's Next?](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#-18-whats-next)
14. [ ] [14. Problems](https://github.com/c4arl0s/Chapter1DigitalSignalsAndSystems#-problems)

# [Chapter 2: Numbering Systems](https://github.com/c4arl0s/Chapter2NumberingSystems#2-chapter-two-numbering-systems)

1. [x] [1. Unsigned Binary Counting](https://github.com/c4arl0s/Chapter2NumberingSystems#-21-unsigned-binary-counting)
2. [x] [2. Binary Terminology](https://github.com/c4arl0s/Chapter2NumberingSystems#-22-binary-terminology)
3. [x] [3. Unsigned Binary to Decimal Conversion](https://github.com/c4arl0s/Chapter2NumberingSystems#-23-unsigned-binary-to-decimal-conversion)
4. [x] [4. Decimal to Unsigned Binary Conversion](https://github.com/c4arl0s/Chapter2NumberingSystems#-24-decimal-to-unsigned-binary-conversion)
5. [x] [5. Binary Representation of Analog Values](https://github.com/c4arl0s/Chapter2NumberingSystems#-25-binary-representation-of-analog-values)
6. [x] [6. Sampling Theory](https://github.com/c4arl0s/Chapter2NumberingSystems#-26-sampling-theory)
7. [x] [7. Hexadecimal Representation](https://github.com/c4arl0s/Chapter2NumberingSystems#-27-hexadecimal-representation)
8. [x] [8. Binary Coded Decimal](https://github.com/c4arl0s/Chapter2NumberingSystems#-28-binary-coded-decimal)
9. [x] [9. Gray Codes](https://github.com/c4arl0s/Chapter2NumberingSystems#-29-gray-codes)
10. [x] [10. What's Next?](https://github.com/c4arl0s/Chapter2NumberingSystems#-210-whats-next)
11. [x] [11. Problems](https://github.com/c4arl0s/Chapter2NumberingSystems#-problems)

# [Chapter 3: Binary Math and Signed Representations](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#3-chapter-three-binary-math-and-signed-representations)

1. [x] [3.1 Binary Addition](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-31-binary-addition)
2. [x] [3.2 Binary Subtraction](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-32-binary-subtraction)
3. [x] [3.3 Binary Complements](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-33-binary-complements)
    - [x] [3.3.1 One's Complement](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-331-ones-complement)
    - [x] [3.3.2 Two's Complement](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-332-twos-complement)
    - [x] [3.3.3 Most Significant Bit as a Sign Indicator](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-333-most-significant-bit-as-a-sign-indicator)
    - [x] [3.3.4 Signed Magnitude](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-334-signed-magnitude)
    - [x] [3.3.5 MSB and Number of Bits](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-335-msb-and-number-of-bits)
    - [x] [3.3.6 Issues Surrounding the Conversion of Binary Numbers. 52 ](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-336-issues-surrounding-the-conversion-of-binary-numbers-52-)
    - [x] [3.3.7 Minimums and Maximums](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-337-minimums-and-maximums)
4. [x] [3.4 Floating Point Binary](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-34-floating-point-binary)
5. [x] [3.5 Hexadecimal Addition](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-35-hexadecimal-addition)
6. [x] [3.6 BCD Addition](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-36-bcd-addition)
7. [x] [3.7 Multiplication and Division by Powers of Two](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-37-multiplication-and-division-by-powers-of-two)
8. [x] [3.8 Easy Decimal to Binary Conversion Trick](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-38-easy-decimal-to-binary-conversion-trick)
9. [x] [3.9 Arithmetic Overflow](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-39-arithmetic-overflow)
10. [x] [3.10 What's Next?](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-310-whats-next)
11. [x] [Problems](https://github.com/c4arl0s/Chapter3BinaryMathAndSignedRepresentations#-problems)
 
# [Chapter 4: Logic Functions and Gates](https://github.com/c4arl0s/Chapter4LogicFunctionsAndGates#4-chapter-four-logic-functions-and-gates)

1. [x] [4.1 Logic Gate Basics](https://github.com/c4arl0s/Chapter4LogicFunctionsAndGates#-41-logic-gate-basics)
2. [x] [4.1.1 NOT Gate](https://github.com/c4arl0s/Chapter4LogicFunctionsAndGates#-411-not-gate)
3. [x] [4.1.2 AND Gate](https://github.com/c4arl0s/Chapter4LogicFunctionsAndGates#-412-and-gate)
4. [x] [4.1.3 OR Gate](https://github.com/c4arl0s/Chapter4LogicFunctionsAndGates#-413-or-gate)
5. [x] [4.1.4 Exclusive-OR (XOR) Gate](https://github.com/c4arl0s/Chapter4LogicFunctionsAndGates#-414-exclusive-or-xor-gate)
6. [x] [4.2 Truth Tables](https://github.com/c4arl0s/Chapter4LogicFunctionsAndGates#-42-truth-tables)
7. [x] [4.3 Timing Diagrams for Gates](https://github.com/c4arl0s/Chapter4LogicFunctionsAndGates#-43-timing-diagrams-for-gates)
8. [x] [4.4 Combinational Logic](https://github.com/c4arl0s/Chapter4LogicFunctionsAndGates#-44-combinational-logic)
9. [x] [4.5 Truth Tables for Combinational Logic](https://github.com/c4arl0s/Chapter4LogicFunctionsAndGates#-45-truth-tables-for-combinational-logic)
10. [x] [4.6 What's Next?](https://github.com/c4arl0s/Chapter4LogicFunctionsAndGates#-46-whats-next)
11. [ ] [Problems](https://github.com/c4arl0s/Chapter4LogicFunctionsAndGates#-problems)

# [Chapter 5: Boolean Algebra](https://github.com/c4arl0s/Chapter5BooleanAlgebra#5-chapter-five-boolean-algebra)

1. [x] [5.1 Need for Boolean Expressions](https://github.com/c4arl0s/Chapter5BooleanAlgebra#-51-need-for-boolean-expressions)
2. [x] [5.2 Symbols of Boolean Algebra](https://github.com/c4arl0s/Chapter5BooleanAlgebra#-52-symbols-of-boolean-algebra)
3. [x] [5.3 Boolean Expressions of Combinational Logic](https://github.com/c4arl0s/Chapter5BooleanAlgebra#-53-boolean-expressions-of-combinational-logic)
4. [x] [5.4 Laws of Boolean Algebra](https://github.com/c4arl0s/Chapter5BooleanAlgebra#-54-laws-of-boolean-algebra)
5. [x] [5.5 Rules of Boolean Algebra](https://github.com/c4arl0s/Chapter5BooleanAlgebra#-55-rules-of-boolean-algebra)
    - 6. [x] [5.5.1 NOT Rule](https://github.com/c4arl0s/Chapter5BooleanAlgebra#-551-not-rule)
    - 7. [x] [5.5.2 OR Rules](https://github.com/c4arl0s/Chapter5BooleanAlgebra#-552-or-rules)
    - 8. [x] [5.5.3 AND Rules](https://github.com/c4arl0s/Chapter5BooleanAlgebra#-553-and-rules)
    - 9. [x] [5.5.4 XOR Rules](https://github.com/c4arl0s/Chapter5BooleanAlgebra#-554-xor-rules)
    - 10. [x] [5.5.5 Derivation of Other Rules](https://github.com/c4arl0s/Chapter5BooleanAlgebra#-555-derivation-of-other-rules)
11. [x] [5.6 Simplification](https://github.com/c4arl0s/Chapter5BooleanAlgebra#-56-simplification)
12. [x] [5.7 DeMorgan's Theorem](https://github.com/c4arl0s/Chapter5BooleanAlgebra#-57-demorgans-theorem)
13. [x] [5.8 What's Next?](https://github.com/c4arl0s/Chapter5BooleanAlgebra#-58-whats-next)
14. [x] [Problems](https://github.com/c4arl0s/Chapter5BooleanAlgebra#-problems)

# [Chapter 6: Standard Boolean Expression Formats](https://github.com/c4arl0s/Chapter6StandardBooleanExpressionFormats#6-standard-boolean-expression-formats)

1. [x] [1. Sum-of-Products](https://github.com/c4arl0s/Chapter6StandardBooleanExpressionFormats#1-sum-of-products)
2. [x] [2. Converting an SOP Expression to a Truth Table](https://github.com/c4arl0s/Chapter6StandardBooleanExpressionFormats#2-converting-an-sop-expression-to-a-truth-table)
3. [x] [3. Converting a Truth Table to an SOP Expression](https://github.com/c4arl0s/Chapter6StandardBooleanExpressionFormats#3-converting-a-truth-table-to-an-sop-expression)
4. [x] [4. Product-of-Sums](https://github.com/c4arl0s/Chapter6StandardBooleanExpressionFormats#4-product-of-sums)
5. [x] [5. Converting POS to Truth Table](https://github.com/c4arl0s/Chapter6StandardBooleanExpressionFormats#5-converting-pos-to-truth-table)
6. [x] [6. Converting a Truth Table to a POS Expression](https://github.com/c4arl0s/Chapter6StandardBooleanExpressionFormats#6-converting-a-truth-table-to-a-pos-expression)
7. [x] [7. NAND-NAND Logic](https://github.com/c4arl0s/Chapter6StandardBooleanExpressionFormats#7-nand-nand-logic)
8. [x] [8. What's Next?](https://github.com/c4arl0s/Chapter6StandardBooleanExpressionFormats#8-whats-next)

# [Chapter 7: KarnaughMaps](https://github.com/c4arl0s/Chapter7KarnaughMaps#chapter-7-karnaughmaps)

1. [x] [1. The Karnaugh Map](https://github.com/c4arl0s/Chapter7KarnaughMaps#1-the-karnaugh-map)
2. [x] [2. Using Karnaugh Maps](https://github.com/c4arl0s/Chapter7KarnaughMaps#2-using-karnaugh-maps)
3. [x] [3. "Don't Care" Conditions in a Karnaugh Map](https://github.com/c4arl0s/Chapter7KarnaughMaps#3-dont-care-conditions-in-a-karnaugh-map)
4. [x] [4. What's Next?](https://github.com/c4arl0s/Chapter7KarnaughMaps#4-whats-next)

# [Chapter 8: Combinational Logic Applications](https://github.com/c4arl0s/Chapter8CombinationalLogicApplications#chapter-8-combinational-logic-applications)

1. [x] [1. Adders](https://github.com/c4arl0s/Chapter8CombinationalLogicApplications#1-adders)
2. [x] [2. Seven-Segmented Displays](https://github.com/c4arl0s/Chapter8CombinationalLogicApplications#2-seven-segmented-displays)
3. [x] [3. Active-Low Signals](https://github.com/c4arl0s/Chapter8CombinationalLogicApplications#3-active-low-signals)
4. [x] [4. Decoders](https://github.com/c4arl0s/Chapter8CombinationalLogicApplications#4-decoders)
5. [x] [5. Multiplexers](https://github.com/c4arl0s/Chapter8CombinationalLogicApplications#5-multiplexers)
6. [x] [6. Demultiplexers](https://github.com/c4arl0s/Chapter8CombinationalLogicApplications#6-demultiplexers)
7. [x] [7. Integrated Circuits](https://github.com/c4arl0s/Chapter8CombinationalLogicApplications#7-integrated-circuits)
8. [x] [8. What is next?](https://github.com/c4arl0s/Chapter8CombinationalLogicApplications#8-what-is-next)

# [Chapter 9: Binary Operation Applications](https://github.com/c4arl0s/Chapter9BinaryOperationApplications#chapter-9-binary-operation-applications)

1. [x] [1. Bitwise Operations](https://github.com/c4arl0s/chapter9binaryoperationapplications#1-Bitwise-Operations)
2. [x] [2. Clearing/Masking Bits](https://github.com/c4arl0s/chapter9binaryoperationapplications#2-ClearingMasking-Bits)
3. [x] [3. Setting Bits](https://github.com/c4arl0s/chapter9binaryoperationapplications#3-Setting-Bits)
4. [x] [4. Toggling Bits](https://github.com/c4arl0s/chapter9binaryoperationapplications#4-toggling-bits)
5. [x] [5. Comparing Bits with XOR](https://github.com/c4arl0s/chapter9binaryoperationapplications#5-Comparing-Bits-with-XOR)
6. [x] [6. Parity](https://github.com/c4arl0s/chapter9binaryoperationapplications#6-Parity)
7. [x] [7. Checksum](https://github.com/c4arl0s/chapter9binaryoperationapplications#7-Checksum)
8. [x] [8. Cyclic Redundancy Check](https://github.com/c4arl0s/chapter9binaryoperationapplications#8-Cyclic-Redundancy-Check)
9. [x] [9. CRC Process](https://github.com/c4arl0s/chapter9binaryoperationapplications#9-CRC-Process)
10. [x] [10. CRC Implementation](https://github.com/c4arl0s/chapter9binaryoperationapplications#10-CRC-Implementation)
11. [x] [11. Hamming Code](https://github.com/c4arl0s/chapter9binaryoperationapplications#11-Hamming-Code)

# [Chapter 10: Memory Cells](https://github.com/c4arl0s/Chapter10MemoryCells#chapter-10-memory-cells)

1. [x] [10.1 New Truth Table Symbols](https://github.com/c4arl0s/chapter10memorycells#1-101-New-Truth-Table-Symbols)
    - 2. [x] [10.1.1 Edges/Transitions](https://github.com/c4arl0s/chapter10memorycells#2-1011-EdgesTransitions)
    - 3. [x] [10.1.2 Previously Stored Values](https://github.com/c4arl0s/chapter10memorycells#3-1012-Previously-Stored-Values)
    - 4. [x] [10.1.3 Undefined Values](https://github.com/c4arl0s/chapter10memorycells#4-1013-Undefined-Values)
5. [x] [10.2 The S-R Latch](https://github.com/c4arl0s/chapter10memorycells#5-102-The-S-R-Latch)
6. [x] [10.3 The D Latch](https://github.com/c4arl0s/chapter10memorycells#6-103-The-D-Latch)
7. [x] [10.4 Divide-By-Two Circuit](https://github.com/c4arl0s/chapter10memorycells#7-104-Divide-By-Two-Circuit)
8. [x] [10.5 Counter](https://github.com/c4arl0s/chapter10memorycells#8-105-Counter)
9. [x] [10.6 Parallel Data Output](https://github.com/c4arl0s/chapter10memorycells#9-106-Parallel-Data-Output)

# [Chapter 11: State Machines](https://github.com/c4arl0s/Chapter11StateMachines#chapter-11-state-machines)

1. [x] [11.1 Introduction to State Machines](https://github.com/c4arl0s/chapter11statemachines#1-111-Introduction-to-State-Machines)
    - 2. [x] [11.1.1 States](https://github.com/c4arl0s/chapter11statemachines#2-1111-States)
    - 3. [x] [11.1.2 State Diagrams](https://github.com/c4arl0s/chapter11statemachines#3-1112-State-Diagrams)
    - 4. [x] [11.1.3 Errors in State Diagrams](https://github.com/c4arl0s/chapter11statemachines#4-1113-Errors-in-State-Diagrams)
    - 5. [x] [11.1.4 Basic Circuit Organization](https://github.com/c4arl0s/chapter11statemachines#5-1114-Basic-Circuit-Organization)
6. [x] [11.2 State Machine Design Process](https://github.com/c4arl0s/chapter11statemachines#6-112-State-Machine-Design-Process)
7. [x] [11.3 Another State Machine Design: Pattern Detection](https://github.com/c4arl0s/chapter11statemachines#7-113-Another-State-Machine-Design-Pattern-Detection)
8. [x] [11.4 Mealy Versus Moore State Machines](https://github.com/c4arl0s/chapter11statemachines#8-114-Mealy-Versus-Moore-State-Machines)

# [Chapter 12: Memory Organization](https://github.com/c4arl0s/Chapter12MemoryOrganization#chapter-12-memory-organization)

1. [x] [1. 12.1 Early Memory](https://github.com/c4arl0s/chapter12memoryorganization#1-121-Early-Memory)
2. [x] [2. 12.2 Organization of Memory Device](https://github.com/c4arl0s/chapter12memoryorganization#2-122-Organization-of-Memory-Device)
3. [x] [3. 12.3 Interfacing Memory to a Processor](https://github.com/c4arl0s/chapter12memoryorganization#3-123-Interfacing-Memory-to-a-Processor)
    - 4. [x] [4. 12.3.1 Buses](https://github.com/c4arl0s/chapter12memoryorganization#4-1231-Buses)
    - 5. [x] [5. 12.3.2 Memory Maps](https://github.com/c4arl0s/chapter12memoryorganization#5-1232-Memory-Maps)
    - 6. [x] [6. 12.3.3 Address Decoding](https://github.com/c4arl0s/chapter12memoryorganization#6-1233-Address-Decoding)
    - 7. [x] [7. 12.3.4 Chip Select Hardware](https://github.com/c4arl0s/chapter12memoryorganization#7-1234-Chip-Select-Hardware)
8. [x] [8. 12.4 Memory Mapped Input/Output](https://github.com/c4arl0s/chapter12memoryorganization#8-124-Memory-Mapped-InputOutput)
9. [x] [9. 12.5 Memory Terminology](https://github.com/c4arl0s/chapter12memoryorganization#9-125-Memory-Terminology)
    - 10. [x] [10. 12.5.1 Random Access Memory](https://github.com/c4arl0s/chapter12memoryorganization#10-1251-Random-Access-Memory)
    - 11. [x] [11. 12.5.2 Read Only Memory](https://github.com/c4arl0s/chapter12memoryorganization#11-1252-Read-Only-Memory)
    - 12. [x] [12. 12.5.3 Static RAM versus Dynamic RAM](https://github.com/c4arl0s/chapter12memoryorganization#12-1253-Static-RAM-versus-Dynamic-RAM)
    - 13. [x] [13. 12.5.4 Types of DRAM and Their Timing](https://github.com/c4arl0s/chapter12memoryorganization#13-1254-Types-of-DRAM-and-Their-Timing)
    - 14. [x] [14. 12.5.5 Asynchronous versus Synchronous Memory Interfacing](https://github.com/c4arl0s/chapter12memoryorganization#14-1255-Asynchronous-versus-Synchronous-Memory-Interfacing)
15. [x] [15. 12.6 What's Next?](https://github.com/c4arl0s/chapter12memoryorganization#15-126-Whats-Next)

# [Chapter 13: Memory Hierarchy](https://github.com/c4arl0s/Chapter13MemoryHierarchy#chapter-13-memory-hierarchy)

1. [ ] [1. 13.1 Characteristics of the Memory Hierarchy](https://github.com/c4arl0s/chapter13memoryhierarchy#1-131-Characteristics-of-the-Memory-Hierarchy)
2. [ ] [2. 13.2 Physical Characteristics of a Hard Drive](https://github.com/c4arl0s/chapter13memoryhierarchy#2-132-Physical-Characteristics-of-a-Hard-Drive)
    - 3. [ ] [3. 13.2.1 Hard Drive Read/Write Head](https://github.com/c4arl0s/chapter13memoryhierarchy#3-1321-Hard-Drive-ReadWrite-Head)
    - 4. [ ] [4. 13.2.2 Data Encoding](https://github.com/c4arl0s/chapter13memoryhierarchy#4-1322-Data-Encoding)
    - 5. [ ] [5. 13.2.3 Hard Drive Access Time](https://github.com/c4arl0s/chapter13memoryhierarchy#5-1323-Hard-Drive-Access-Time)
    - 6. [ ] [6. 13.2.4 Self-Monitoring, Analysis & Reporting Technology System](https://github.com/c4arl0s/chapter13memoryhierarchy#6-1324-Self-Monitoring-Analysis--Reporting-Technology-System)
7. [ ] [7. 13.3 Organization of Data on a Hard Drive](https://github.com/c4arl0s/chapter13memoryhierarchy#7-133-Organization-of-Data-on-a-Hard-Drive)
8. [ ] [8. 13.4 Cache RAM](https://github.com/c4arl0s/chapter13memoryhierarchy#8-134-Cache-RAM)
    - 9. [ ] [9. 13.4.1 Cache Organization](https://github.com/c4arl0s/chapter13memoryhierarchy#9-1341-Cache-Organization)
    - 10. [ ] [10. 13.4.2 Dividing Memory into Blocks](https://github.com/c4arl0s/chapter13memoryhierarchy#10-1342-Dividing-Memory-into-Blocks)
    - 11. [ ] [11. 13.4.3 Cache Operation](https://github.com/c4arl0s/chapter13memoryhierarchy#11-1343-Cache-Operation)
    - 12. [ ] [12. 13.4.4 Cache Characteristics](https://github.com/c4arl0s/chapter13memoryhierarchy#12-1344-Cache-Characteristics)
    - 13. [ ] [13. 13.4.5 Cache Mapping Functions](https://github.com/c4arl0s/chapter13memoryhierarchy#13-1345-Cache-Mapping-Functions)
14. [ ] [14. 13.5 Registers](https://github.com/c4arl0s/chapter13memoryhierarchy#14-135-Registers)
15. [ ] [15. 13.6 What's Next?](https://github.com/c4arl0s/chapter13memoryhierarchy#15-136-Whats-Next)