Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Apr 24 19:59:15 2024
| Host         : kuro-vlrwx9 running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.978        0.000                      0                12500        0.035        0.000                      0                12500        3.000        0.000                       0                  2706  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  CLK_25MHZ    {0.000 20.000}     40.000          25.000          
  n_clk_fbout  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  CLK_25MHZ         20.978        0.000                      0                12500        0.035        0.000                      0                12500       18.750        0.000                       0                  2703  
  n_clk_fbout                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK_25MHZ                   
(none)        n_clk_fbout                 
(none)                      CLK_25MHZ     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ
  To Clock:  CLK_25MHZ

Setup :            0  Failing Endpoints,  Worst Slack       20.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.978ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/id_ex/pc_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        18.471ns  (logic 4.723ns (25.570%)  route 13.748ns (74.429%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.069ns = ( 46.069 - 40.000 ) 
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.812     6.445    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X15Y159        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     6.901 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           1.449     8.349    pdu/bp_reg/bp_0_31[2]
    SLICE_X5Y161         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  pdu/bp_reg/pc[31]_i_84/O
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pc[31]_i_84_n_0
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.023 r  pdu/bp_reg/pc_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     9.023    pdu/bp_reg/pc_reg[31]_i_73_n_0
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  pdu/bp_reg/pc_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.137    pdu/bp_reg/pc_reg[31]_i_64_n_0
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  pdu/bp_reg/pc_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     9.251    pdu/bp_reg/pc_reg[31]_i_63_n_0
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  pdu/bp_reg/pc_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.365    pdu/bp_reg/pc_reg[31]_i_43_n_0
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  pdu/bp_reg/pc_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.479    pdu/bp_reg/pc_reg[31]_i_42_n_0
    SLICE_X5Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  pdu/bp_reg/pc_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.593    pdu/bp_reg/pc_reg[31]_i_32_n_0
    SLICE_X5Y167         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.832 r  pdu/bp_reg/pc_reg[31]_i_31/O[2]
                         net (fo=2, routed)           0.944    10.777    cpu/pdu_ctrl_ns3[26]
    SLICE_X7Y165         LUT4 (Prop_lut4_I1_O)        0.302    11.079 r  cpu/pc[31]_i_18/O
                         net (fo=1, routed)           0.000    11.079    cpu/pc[31]_i_18_n_0
    SLICE_X7Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.629 r  cpu/pc_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.590    13.219    cpu/mem_wb/CO[0]
    SLICE_X20Y155        LUT5 (Prop_lut5_I3_O)        0.119    13.338 r  cpu/mem_wb/pdu_ctrl_cs[6]_i_13/O
                         net (fo=3, routed)           0.593    13.931    pdu/info_sender/inst_reg[0]
    SLICE_X23Y157        LUT6 (Prop_lut6_I2_O)        0.332    14.263 r  pdu/info_sender/instruction_memory_i_10/O
                         net (fo=163, routed)         1.050    15.313    mem_bridge/is_pdu
    SLICE_X32Y162        LUT3 (Prop_lut3_I2_O)        0.119    15.432 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         2.782    18.214    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/A2
    SLICE_X8Y157         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    18.546 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.546    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OD
    SLICE_X8Y157         MUXF7 (Prop_muxf7_I0_O)      0.241    18.787 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    18.787    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O0
    SLICE_X8Y157         MUXF8 (Prop_muxf8_I0_O)      0.098    18.885 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.787    19.672    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X11Y157        LUT3 (Prop_lut3_I2_O)        0.319    19.991 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           1.150    21.141    cpu/if_id/inst[31]_i_4_0[0]
    SLICE_X17Y169        LUT5 (Prop_lut5_I2_O)        0.124    21.265 f  cpu/if_id/inst[31]_i_12/O
                         net (fo=1, routed)           0.993    22.258    cpu/if_id/inst[31]_i_12_n_0
    SLICE_X17Y171        LUT5 (Prop_lut5_I3_O)        0.124    22.382 r  cpu/if_id/inst[31]_i_3/O
                         net (fo=2, routed)           0.670    23.052    cpu/if_id/inst[31]_i_3_n_0
    SLICE_X16Y171        LUT6 (Prop_lut6_I1_O)        0.124    23.176 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.740    24.915    cpu/id_ex/SR[0]
    SLICE_X40Y166        FDRE                                         r  cpu/id_ex/pc_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.669    46.069    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X40Y166        FDRE                                         r  cpu/id_ex/pc_reg[10]/C
                         clock pessimism              0.320    46.390    
                         clock uncertainty           -0.067    46.323    
    SLICE_X40Y166        FDRE (Setup_fdre_C_R)       -0.429    45.894    cpu/id_ex/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         45.894    
                         arrival time                         -24.915    
  -------------------------------------------------------------------
                         slack                                 20.978    

Slack (MET) :             20.978ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/if_id/pc_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        18.471ns  (logic 4.723ns (25.570%)  route 13.748ns (74.429%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.069ns = ( 46.069 - 40.000 ) 
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.812     6.445    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X15Y159        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     6.901 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           1.449     8.349    pdu/bp_reg/bp_0_31[2]
    SLICE_X5Y161         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  pdu/bp_reg/pc[31]_i_84/O
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pc[31]_i_84_n_0
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.023 r  pdu/bp_reg/pc_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     9.023    pdu/bp_reg/pc_reg[31]_i_73_n_0
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  pdu/bp_reg/pc_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.137    pdu/bp_reg/pc_reg[31]_i_64_n_0
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  pdu/bp_reg/pc_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     9.251    pdu/bp_reg/pc_reg[31]_i_63_n_0
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  pdu/bp_reg/pc_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.365    pdu/bp_reg/pc_reg[31]_i_43_n_0
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  pdu/bp_reg/pc_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.479    pdu/bp_reg/pc_reg[31]_i_42_n_0
    SLICE_X5Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  pdu/bp_reg/pc_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.593    pdu/bp_reg/pc_reg[31]_i_32_n_0
    SLICE_X5Y167         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.832 r  pdu/bp_reg/pc_reg[31]_i_31/O[2]
                         net (fo=2, routed)           0.944    10.777    cpu/pdu_ctrl_ns3[26]
    SLICE_X7Y165         LUT4 (Prop_lut4_I1_O)        0.302    11.079 r  cpu/pc[31]_i_18/O
                         net (fo=1, routed)           0.000    11.079    cpu/pc[31]_i_18_n_0
    SLICE_X7Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.629 r  cpu/pc_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.590    13.219    cpu/mem_wb/CO[0]
    SLICE_X20Y155        LUT5 (Prop_lut5_I3_O)        0.119    13.338 r  cpu/mem_wb/pdu_ctrl_cs[6]_i_13/O
                         net (fo=3, routed)           0.593    13.931    pdu/info_sender/inst_reg[0]
    SLICE_X23Y157        LUT6 (Prop_lut6_I2_O)        0.332    14.263 r  pdu/info_sender/instruction_memory_i_10/O
                         net (fo=163, routed)         1.050    15.313    mem_bridge/is_pdu
    SLICE_X32Y162        LUT3 (Prop_lut3_I2_O)        0.119    15.432 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         2.782    18.214    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/A2
    SLICE_X8Y157         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    18.546 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.546    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OD
    SLICE_X8Y157         MUXF7 (Prop_muxf7_I0_O)      0.241    18.787 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    18.787    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O0
    SLICE_X8Y157         MUXF8 (Prop_muxf8_I0_O)      0.098    18.885 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.787    19.672    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X11Y157        LUT3 (Prop_lut3_I2_O)        0.319    19.991 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           1.150    21.141    cpu/if_id/inst[31]_i_4_0[0]
    SLICE_X17Y169        LUT5 (Prop_lut5_I2_O)        0.124    21.265 f  cpu/if_id/inst[31]_i_12/O
                         net (fo=1, routed)           0.993    22.258    cpu/if_id/inst[31]_i_12_n_0
    SLICE_X17Y171        LUT5 (Prop_lut5_I3_O)        0.124    22.382 r  cpu/if_id/inst[31]_i_3/O
                         net (fo=2, routed)           0.670    23.052    cpu/if_id/inst[31]_i_3_n_0
    SLICE_X16Y171        LUT6 (Prop_lut6_I1_O)        0.124    23.176 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.740    24.915    cpu/if_id/SR[0]
    SLICE_X40Y166        FDRE                                         r  cpu/if_id/pc_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.669    46.069    cpu/if_id/CLK_25MHZ_BUFG
    SLICE_X40Y166        FDRE                                         r  cpu/if_id/pc_reg[10]/C
                         clock pessimism              0.320    46.390    
                         clock uncertainty           -0.067    46.323    
    SLICE_X40Y166        FDRE (Setup_fdre_C_R)       -0.429    45.894    cpu/if_id/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         45.894    
                         arrival time                         -24.915    
  -------------------------------------------------------------------
                         slack                                 20.978    

Slack (MET) :             20.989ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/id_ex/pc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        18.463ns  (logic 4.723ns (25.580%)  route 13.740ns (74.420%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 46.073 - 40.000 ) 
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.812     6.445    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X15Y159        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     6.901 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           1.449     8.349    pdu/bp_reg/bp_0_31[2]
    SLICE_X5Y161         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  pdu/bp_reg/pc[31]_i_84/O
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pc[31]_i_84_n_0
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.023 r  pdu/bp_reg/pc_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     9.023    pdu/bp_reg/pc_reg[31]_i_73_n_0
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  pdu/bp_reg/pc_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.137    pdu/bp_reg/pc_reg[31]_i_64_n_0
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  pdu/bp_reg/pc_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     9.251    pdu/bp_reg/pc_reg[31]_i_63_n_0
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  pdu/bp_reg/pc_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.365    pdu/bp_reg/pc_reg[31]_i_43_n_0
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  pdu/bp_reg/pc_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.479    pdu/bp_reg/pc_reg[31]_i_42_n_0
    SLICE_X5Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  pdu/bp_reg/pc_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.593    pdu/bp_reg/pc_reg[31]_i_32_n_0
    SLICE_X5Y167         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.832 r  pdu/bp_reg/pc_reg[31]_i_31/O[2]
                         net (fo=2, routed)           0.944    10.777    cpu/pdu_ctrl_ns3[26]
    SLICE_X7Y165         LUT4 (Prop_lut4_I1_O)        0.302    11.079 r  cpu/pc[31]_i_18/O
                         net (fo=1, routed)           0.000    11.079    cpu/pc[31]_i_18_n_0
    SLICE_X7Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.629 r  cpu/pc_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.590    13.219    cpu/mem_wb/CO[0]
    SLICE_X20Y155        LUT5 (Prop_lut5_I3_O)        0.119    13.338 r  cpu/mem_wb/pdu_ctrl_cs[6]_i_13/O
                         net (fo=3, routed)           0.593    13.931    pdu/info_sender/inst_reg[0]
    SLICE_X23Y157        LUT6 (Prop_lut6_I2_O)        0.332    14.263 r  pdu/info_sender/instruction_memory_i_10/O
                         net (fo=163, routed)         1.050    15.313    mem_bridge/is_pdu
    SLICE_X32Y162        LUT3 (Prop_lut3_I2_O)        0.119    15.432 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         2.782    18.214    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/A2
    SLICE_X8Y157         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    18.546 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.546    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OD
    SLICE_X8Y157         MUXF7 (Prop_muxf7_I0_O)      0.241    18.787 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    18.787    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O0
    SLICE_X8Y157         MUXF8 (Prop_muxf8_I0_O)      0.098    18.885 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.787    19.672    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X11Y157        LUT3 (Prop_lut3_I2_O)        0.319    19.991 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           1.150    21.141    cpu/if_id/inst[31]_i_4_0[0]
    SLICE_X17Y169        LUT5 (Prop_lut5_I2_O)        0.124    21.265 f  cpu/if_id/inst[31]_i_12/O
                         net (fo=1, routed)           0.993    22.258    cpu/if_id/inst[31]_i_12_n_0
    SLICE_X17Y171        LUT5 (Prop_lut5_I3_O)        0.124    22.382 r  cpu/if_id/inst[31]_i_3/O
                         net (fo=2, routed)           0.670    23.052    cpu/if_id/inst[31]_i_3_n_0
    SLICE_X16Y171        LUT6 (Prop_lut6_I1_O)        0.124    23.176 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.733    24.908    cpu/id_ex/SR[0]
    SLICE_X36Y164        FDRE                                         r  cpu/id_ex/pc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.673    46.073    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X36Y164        FDRE                                         r  cpu/id_ex/pc_reg[1]/C
                         clock pessimism              0.320    46.394    
                         clock uncertainty           -0.067    46.327    
    SLICE_X36Y164        FDRE (Setup_fdre_C_R)       -0.429    45.898    cpu/id_ex/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         45.898    
                         arrival time                         -24.908    
  -------------------------------------------------------------------
                         slack                                 20.989    

Slack (MET) :             20.989ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/id_ex/pc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        18.463ns  (logic 4.723ns (25.580%)  route 13.740ns (74.420%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 46.073 - 40.000 ) 
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.812     6.445    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X15Y159        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     6.901 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           1.449     8.349    pdu/bp_reg/bp_0_31[2]
    SLICE_X5Y161         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  pdu/bp_reg/pc[31]_i_84/O
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pc[31]_i_84_n_0
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.023 r  pdu/bp_reg/pc_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     9.023    pdu/bp_reg/pc_reg[31]_i_73_n_0
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  pdu/bp_reg/pc_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.137    pdu/bp_reg/pc_reg[31]_i_64_n_0
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  pdu/bp_reg/pc_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     9.251    pdu/bp_reg/pc_reg[31]_i_63_n_0
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  pdu/bp_reg/pc_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.365    pdu/bp_reg/pc_reg[31]_i_43_n_0
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  pdu/bp_reg/pc_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.479    pdu/bp_reg/pc_reg[31]_i_42_n_0
    SLICE_X5Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  pdu/bp_reg/pc_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.593    pdu/bp_reg/pc_reg[31]_i_32_n_0
    SLICE_X5Y167         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.832 r  pdu/bp_reg/pc_reg[31]_i_31/O[2]
                         net (fo=2, routed)           0.944    10.777    cpu/pdu_ctrl_ns3[26]
    SLICE_X7Y165         LUT4 (Prop_lut4_I1_O)        0.302    11.079 r  cpu/pc[31]_i_18/O
                         net (fo=1, routed)           0.000    11.079    cpu/pc[31]_i_18_n_0
    SLICE_X7Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.629 r  cpu/pc_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.590    13.219    cpu/mem_wb/CO[0]
    SLICE_X20Y155        LUT5 (Prop_lut5_I3_O)        0.119    13.338 r  cpu/mem_wb/pdu_ctrl_cs[6]_i_13/O
                         net (fo=3, routed)           0.593    13.931    pdu/info_sender/inst_reg[0]
    SLICE_X23Y157        LUT6 (Prop_lut6_I2_O)        0.332    14.263 r  pdu/info_sender/instruction_memory_i_10/O
                         net (fo=163, routed)         1.050    15.313    mem_bridge/is_pdu
    SLICE_X32Y162        LUT3 (Prop_lut3_I2_O)        0.119    15.432 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         2.782    18.214    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/A2
    SLICE_X8Y157         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    18.546 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.546    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OD
    SLICE_X8Y157         MUXF7 (Prop_muxf7_I0_O)      0.241    18.787 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    18.787    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O0
    SLICE_X8Y157         MUXF8 (Prop_muxf8_I0_O)      0.098    18.885 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.787    19.672    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X11Y157        LUT3 (Prop_lut3_I2_O)        0.319    19.991 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           1.150    21.141    cpu/if_id/inst[31]_i_4_0[0]
    SLICE_X17Y169        LUT5 (Prop_lut5_I2_O)        0.124    21.265 f  cpu/if_id/inst[31]_i_12/O
                         net (fo=1, routed)           0.993    22.258    cpu/if_id/inst[31]_i_12_n_0
    SLICE_X17Y171        LUT5 (Prop_lut5_I3_O)        0.124    22.382 r  cpu/if_id/inst[31]_i_3/O
                         net (fo=2, routed)           0.670    23.052    cpu/if_id/inst[31]_i_3_n_0
    SLICE_X16Y171        LUT6 (Prop_lut6_I1_O)        0.124    23.176 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.733    24.908    cpu/id_ex/SR[0]
    SLICE_X36Y164        FDRE                                         r  cpu/id_ex/pc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.673    46.073    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X36Y164        FDRE                                         r  cpu/id_ex/pc_reg[6]/C
                         clock pessimism              0.320    46.394    
                         clock uncertainty           -0.067    46.327    
    SLICE_X36Y164        FDRE (Setup_fdre_C_R)       -0.429    45.898    cpu/id_ex/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         45.898    
                         arrival time                         -24.908    
  -------------------------------------------------------------------
                         slack                                 20.989    

Slack (MET) :             20.989ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/if_id/pc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        18.463ns  (logic 4.723ns (25.580%)  route 13.740ns (74.420%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 46.073 - 40.000 ) 
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.812     6.445    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X15Y159        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     6.901 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           1.449     8.349    pdu/bp_reg/bp_0_31[2]
    SLICE_X5Y161         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  pdu/bp_reg/pc[31]_i_84/O
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pc[31]_i_84_n_0
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.023 r  pdu/bp_reg/pc_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     9.023    pdu/bp_reg/pc_reg[31]_i_73_n_0
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  pdu/bp_reg/pc_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.137    pdu/bp_reg/pc_reg[31]_i_64_n_0
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  pdu/bp_reg/pc_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     9.251    pdu/bp_reg/pc_reg[31]_i_63_n_0
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  pdu/bp_reg/pc_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.365    pdu/bp_reg/pc_reg[31]_i_43_n_0
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  pdu/bp_reg/pc_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.479    pdu/bp_reg/pc_reg[31]_i_42_n_0
    SLICE_X5Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  pdu/bp_reg/pc_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.593    pdu/bp_reg/pc_reg[31]_i_32_n_0
    SLICE_X5Y167         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.832 r  pdu/bp_reg/pc_reg[31]_i_31/O[2]
                         net (fo=2, routed)           0.944    10.777    cpu/pdu_ctrl_ns3[26]
    SLICE_X7Y165         LUT4 (Prop_lut4_I1_O)        0.302    11.079 r  cpu/pc[31]_i_18/O
                         net (fo=1, routed)           0.000    11.079    cpu/pc[31]_i_18_n_0
    SLICE_X7Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.629 r  cpu/pc_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.590    13.219    cpu/mem_wb/CO[0]
    SLICE_X20Y155        LUT5 (Prop_lut5_I3_O)        0.119    13.338 r  cpu/mem_wb/pdu_ctrl_cs[6]_i_13/O
                         net (fo=3, routed)           0.593    13.931    pdu/info_sender/inst_reg[0]
    SLICE_X23Y157        LUT6 (Prop_lut6_I2_O)        0.332    14.263 r  pdu/info_sender/instruction_memory_i_10/O
                         net (fo=163, routed)         1.050    15.313    mem_bridge/is_pdu
    SLICE_X32Y162        LUT3 (Prop_lut3_I2_O)        0.119    15.432 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         2.782    18.214    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/A2
    SLICE_X8Y157         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    18.546 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.546    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OD
    SLICE_X8Y157         MUXF7 (Prop_muxf7_I0_O)      0.241    18.787 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    18.787    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O0
    SLICE_X8Y157         MUXF8 (Prop_muxf8_I0_O)      0.098    18.885 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.787    19.672    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X11Y157        LUT3 (Prop_lut3_I2_O)        0.319    19.991 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           1.150    21.141    cpu/if_id/inst[31]_i_4_0[0]
    SLICE_X17Y169        LUT5 (Prop_lut5_I2_O)        0.124    21.265 f  cpu/if_id/inst[31]_i_12/O
                         net (fo=1, routed)           0.993    22.258    cpu/if_id/inst[31]_i_12_n_0
    SLICE_X17Y171        LUT5 (Prop_lut5_I3_O)        0.124    22.382 r  cpu/if_id/inst[31]_i_3/O
                         net (fo=2, routed)           0.670    23.052    cpu/if_id/inst[31]_i_3_n_0
    SLICE_X16Y171        LUT6 (Prop_lut6_I1_O)        0.124    23.176 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.733    24.908    cpu/if_id/SR[0]
    SLICE_X36Y164        FDRE                                         r  cpu/if_id/pc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.673    46.073    cpu/if_id/CLK_25MHZ_BUFG
    SLICE_X36Y164        FDRE                                         r  cpu/if_id/pc_reg[1]/C
                         clock pessimism              0.320    46.394    
                         clock uncertainty           -0.067    46.327    
    SLICE_X36Y164        FDRE (Setup_fdre_C_R)       -0.429    45.898    cpu/if_id/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         45.898    
                         arrival time                         -24.908    
  -------------------------------------------------------------------
                         slack                                 20.989    

Slack (MET) :             20.989ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/if_id/pc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        18.463ns  (logic 4.723ns (25.580%)  route 13.740ns (74.420%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 46.073 - 40.000 ) 
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.812     6.445    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X15Y159        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     6.901 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           1.449     8.349    pdu/bp_reg/bp_0_31[2]
    SLICE_X5Y161         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  pdu/bp_reg/pc[31]_i_84/O
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pc[31]_i_84_n_0
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.023 r  pdu/bp_reg/pc_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     9.023    pdu/bp_reg/pc_reg[31]_i_73_n_0
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  pdu/bp_reg/pc_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.137    pdu/bp_reg/pc_reg[31]_i_64_n_0
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  pdu/bp_reg/pc_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     9.251    pdu/bp_reg/pc_reg[31]_i_63_n_0
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  pdu/bp_reg/pc_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.365    pdu/bp_reg/pc_reg[31]_i_43_n_0
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  pdu/bp_reg/pc_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.479    pdu/bp_reg/pc_reg[31]_i_42_n_0
    SLICE_X5Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  pdu/bp_reg/pc_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.593    pdu/bp_reg/pc_reg[31]_i_32_n_0
    SLICE_X5Y167         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.832 r  pdu/bp_reg/pc_reg[31]_i_31/O[2]
                         net (fo=2, routed)           0.944    10.777    cpu/pdu_ctrl_ns3[26]
    SLICE_X7Y165         LUT4 (Prop_lut4_I1_O)        0.302    11.079 r  cpu/pc[31]_i_18/O
                         net (fo=1, routed)           0.000    11.079    cpu/pc[31]_i_18_n_0
    SLICE_X7Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.629 r  cpu/pc_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.590    13.219    cpu/mem_wb/CO[0]
    SLICE_X20Y155        LUT5 (Prop_lut5_I3_O)        0.119    13.338 r  cpu/mem_wb/pdu_ctrl_cs[6]_i_13/O
                         net (fo=3, routed)           0.593    13.931    pdu/info_sender/inst_reg[0]
    SLICE_X23Y157        LUT6 (Prop_lut6_I2_O)        0.332    14.263 r  pdu/info_sender/instruction_memory_i_10/O
                         net (fo=163, routed)         1.050    15.313    mem_bridge/is_pdu
    SLICE_X32Y162        LUT3 (Prop_lut3_I2_O)        0.119    15.432 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         2.782    18.214    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/A2
    SLICE_X8Y157         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    18.546 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.546    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OD
    SLICE_X8Y157         MUXF7 (Prop_muxf7_I0_O)      0.241    18.787 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    18.787    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O0
    SLICE_X8Y157         MUXF8 (Prop_muxf8_I0_O)      0.098    18.885 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.787    19.672    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X11Y157        LUT3 (Prop_lut3_I2_O)        0.319    19.991 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           1.150    21.141    cpu/if_id/inst[31]_i_4_0[0]
    SLICE_X17Y169        LUT5 (Prop_lut5_I2_O)        0.124    21.265 f  cpu/if_id/inst[31]_i_12/O
                         net (fo=1, routed)           0.993    22.258    cpu/if_id/inst[31]_i_12_n_0
    SLICE_X17Y171        LUT5 (Prop_lut5_I3_O)        0.124    22.382 r  cpu/if_id/inst[31]_i_3/O
                         net (fo=2, routed)           0.670    23.052    cpu/if_id/inst[31]_i_3_n_0
    SLICE_X16Y171        LUT6 (Prop_lut6_I1_O)        0.124    23.176 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.733    24.908    cpu/if_id/SR[0]
    SLICE_X36Y164        FDRE                                         r  cpu/if_id/pc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.673    46.073    cpu/if_id/CLK_25MHZ_BUFG
    SLICE_X36Y164        FDRE                                         r  cpu/if_id/pc_reg[6]/C
                         clock pessimism              0.320    46.394    
                         clock uncertainty           -0.067    46.327    
    SLICE_X36Y164        FDRE (Setup_fdre_C_R)       -0.429    45.898    cpu/if_id/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         45.898    
                         arrival time                         -24.908    
  -------------------------------------------------------------------
                         slack                                 20.989    

Slack (MET) :             20.994ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/id_ex/pc_add4_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        18.459ns  (logic 4.723ns (25.586%)  route 13.736ns (74.414%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 46.073 - 40.000 ) 
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.812     6.445    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X15Y159        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     6.901 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           1.449     8.349    pdu/bp_reg/bp_0_31[2]
    SLICE_X5Y161         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  pdu/bp_reg/pc[31]_i_84/O
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pc[31]_i_84_n_0
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.023 r  pdu/bp_reg/pc_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     9.023    pdu/bp_reg/pc_reg[31]_i_73_n_0
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  pdu/bp_reg/pc_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.137    pdu/bp_reg/pc_reg[31]_i_64_n_0
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  pdu/bp_reg/pc_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     9.251    pdu/bp_reg/pc_reg[31]_i_63_n_0
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  pdu/bp_reg/pc_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.365    pdu/bp_reg/pc_reg[31]_i_43_n_0
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  pdu/bp_reg/pc_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.479    pdu/bp_reg/pc_reg[31]_i_42_n_0
    SLICE_X5Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  pdu/bp_reg/pc_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.593    pdu/bp_reg/pc_reg[31]_i_32_n_0
    SLICE_X5Y167         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.832 r  pdu/bp_reg/pc_reg[31]_i_31/O[2]
                         net (fo=2, routed)           0.944    10.777    cpu/pdu_ctrl_ns3[26]
    SLICE_X7Y165         LUT4 (Prop_lut4_I1_O)        0.302    11.079 r  cpu/pc[31]_i_18/O
                         net (fo=1, routed)           0.000    11.079    cpu/pc[31]_i_18_n_0
    SLICE_X7Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.629 r  cpu/pc_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.590    13.219    cpu/mem_wb/CO[0]
    SLICE_X20Y155        LUT5 (Prop_lut5_I3_O)        0.119    13.338 r  cpu/mem_wb/pdu_ctrl_cs[6]_i_13/O
                         net (fo=3, routed)           0.593    13.931    pdu/info_sender/inst_reg[0]
    SLICE_X23Y157        LUT6 (Prop_lut6_I2_O)        0.332    14.263 r  pdu/info_sender/instruction_memory_i_10/O
                         net (fo=163, routed)         1.050    15.313    mem_bridge/is_pdu
    SLICE_X32Y162        LUT3 (Prop_lut3_I2_O)        0.119    15.432 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         2.782    18.214    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/A2
    SLICE_X8Y157         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    18.546 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.546    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OD
    SLICE_X8Y157         MUXF7 (Prop_muxf7_I0_O)      0.241    18.787 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    18.787    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O0
    SLICE_X8Y157         MUXF8 (Prop_muxf8_I0_O)      0.098    18.885 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.787    19.672    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X11Y157        LUT3 (Prop_lut3_I2_O)        0.319    19.991 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           1.150    21.141    cpu/if_id/inst[31]_i_4_0[0]
    SLICE_X17Y169        LUT5 (Prop_lut5_I2_O)        0.124    21.265 f  cpu/if_id/inst[31]_i_12/O
                         net (fo=1, routed)           0.993    22.258    cpu/if_id/inst[31]_i_12_n_0
    SLICE_X17Y171        LUT5 (Prop_lut5_I3_O)        0.124    22.382 r  cpu/if_id/inst[31]_i_3/O
                         net (fo=2, routed)           0.670    23.052    cpu/if_id/inst[31]_i_3_n_0
    SLICE_X16Y171        LUT6 (Prop_lut6_I1_O)        0.124    23.176 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.728    24.904    cpu/id_ex/SR[0]
    SLICE_X37Y164        FDRE                                         r  cpu/id_ex/pc_add4_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.673    46.073    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X37Y164        FDRE                                         r  cpu/id_ex/pc_add4_reg[12]/C
                         clock pessimism              0.320    46.394    
                         clock uncertainty           -0.067    46.327    
    SLICE_X37Y164        FDRE (Setup_fdre_C_R)       -0.429    45.898    cpu/id_ex/pc_add4_reg[12]
  -------------------------------------------------------------------
                         required time                         45.898    
                         arrival time                         -24.904    
  -------------------------------------------------------------------
                         slack                                 20.994    

Slack (MET) :             20.994ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/id_ex/pc_add4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        18.459ns  (logic 4.723ns (25.586%)  route 13.736ns (74.414%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 46.073 - 40.000 ) 
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.812     6.445    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X15Y159        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     6.901 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           1.449     8.349    pdu/bp_reg/bp_0_31[2]
    SLICE_X5Y161         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  pdu/bp_reg/pc[31]_i_84/O
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pc[31]_i_84_n_0
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.023 r  pdu/bp_reg/pc_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     9.023    pdu/bp_reg/pc_reg[31]_i_73_n_0
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  pdu/bp_reg/pc_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.137    pdu/bp_reg/pc_reg[31]_i_64_n_0
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  pdu/bp_reg/pc_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     9.251    pdu/bp_reg/pc_reg[31]_i_63_n_0
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  pdu/bp_reg/pc_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.365    pdu/bp_reg/pc_reg[31]_i_43_n_0
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  pdu/bp_reg/pc_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.479    pdu/bp_reg/pc_reg[31]_i_42_n_0
    SLICE_X5Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  pdu/bp_reg/pc_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.593    pdu/bp_reg/pc_reg[31]_i_32_n_0
    SLICE_X5Y167         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.832 r  pdu/bp_reg/pc_reg[31]_i_31/O[2]
                         net (fo=2, routed)           0.944    10.777    cpu/pdu_ctrl_ns3[26]
    SLICE_X7Y165         LUT4 (Prop_lut4_I1_O)        0.302    11.079 r  cpu/pc[31]_i_18/O
                         net (fo=1, routed)           0.000    11.079    cpu/pc[31]_i_18_n_0
    SLICE_X7Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.629 r  cpu/pc_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.590    13.219    cpu/mem_wb/CO[0]
    SLICE_X20Y155        LUT5 (Prop_lut5_I3_O)        0.119    13.338 r  cpu/mem_wb/pdu_ctrl_cs[6]_i_13/O
                         net (fo=3, routed)           0.593    13.931    pdu/info_sender/inst_reg[0]
    SLICE_X23Y157        LUT6 (Prop_lut6_I2_O)        0.332    14.263 r  pdu/info_sender/instruction_memory_i_10/O
                         net (fo=163, routed)         1.050    15.313    mem_bridge/is_pdu
    SLICE_X32Y162        LUT3 (Prop_lut3_I2_O)        0.119    15.432 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         2.782    18.214    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/A2
    SLICE_X8Y157         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    18.546 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.546    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OD
    SLICE_X8Y157         MUXF7 (Prop_muxf7_I0_O)      0.241    18.787 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    18.787    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O0
    SLICE_X8Y157         MUXF8 (Prop_muxf8_I0_O)      0.098    18.885 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.787    19.672    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X11Y157        LUT3 (Prop_lut3_I2_O)        0.319    19.991 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           1.150    21.141    cpu/if_id/inst[31]_i_4_0[0]
    SLICE_X17Y169        LUT5 (Prop_lut5_I2_O)        0.124    21.265 f  cpu/if_id/inst[31]_i_12/O
                         net (fo=1, routed)           0.993    22.258    cpu/if_id/inst[31]_i_12_n_0
    SLICE_X17Y171        LUT5 (Prop_lut5_I3_O)        0.124    22.382 r  cpu/if_id/inst[31]_i_3/O
                         net (fo=2, routed)           0.670    23.052    cpu/if_id/inst[31]_i_3_n_0
    SLICE_X16Y171        LUT6 (Prop_lut6_I1_O)        0.124    23.176 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.728    24.904    cpu/id_ex/SR[0]
    SLICE_X37Y164        FDRE                                         r  cpu/id_ex/pc_add4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.673    46.073    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X37Y164        FDRE                                         r  cpu/id_ex/pc_add4_reg[3]/C
                         clock pessimism              0.320    46.394    
                         clock uncertainty           -0.067    46.327    
    SLICE_X37Y164        FDRE (Setup_fdre_C_R)       -0.429    45.898    cpu/id_ex/pc_add4_reg[3]
  -------------------------------------------------------------------
                         required time                         45.898    
                         arrival time                         -24.904    
  -------------------------------------------------------------------
                         slack                                 20.994    

Slack (MET) :             20.994ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/id_ex/pc_add4_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        18.459ns  (logic 4.723ns (25.586%)  route 13.736ns (74.414%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 46.073 - 40.000 ) 
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.812     6.445    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X15Y159        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     6.901 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           1.449     8.349    pdu/bp_reg/bp_0_31[2]
    SLICE_X5Y161         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  pdu/bp_reg/pc[31]_i_84/O
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pc[31]_i_84_n_0
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.023 r  pdu/bp_reg/pc_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     9.023    pdu/bp_reg/pc_reg[31]_i_73_n_0
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  pdu/bp_reg/pc_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.137    pdu/bp_reg/pc_reg[31]_i_64_n_0
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  pdu/bp_reg/pc_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     9.251    pdu/bp_reg/pc_reg[31]_i_63_n_0
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  pdu/bp_reg/pc_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.365    pdu/bp_reg/pc_reg[31]_i_43_n_0
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  pdu/bp_reg/pc_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.479    pdu/bp_reg/pc_reg[31]_i_42_n_0
    SLICE_X5Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  pdu/bp_reg/pc_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.593    pdu/bp_reg/pc_reg[31]_i_32_n_0
    SLICE_X5Y167         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.832 r  pdu/bp_reg/pc_reg[31]_i_31/O[2]
                         net (fo=2, routed)           0.944    10.777    cpu/pdu_ctrl_ns3[26]
    SLICE_X7Y165         LUT4 (Prop_lut4_I1_O)        0.302    11.079 r  cpu/pc[31]_i_18/O
                         net (fo=1, routed)           0.000    11.079    cpu/pc[31]_i_18_n_0
    SLICE_X7Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.629 r  cpu/pc_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.590    13.219    cpu/mem_wb/CO[0]
    SLICE_X20Y155        LUT5 (Prop_lut5_I3_O)        0.119    13.338 r  cpu/mem_wb/pdu_ctrl_cs[6]_i_13/O
                         net (fo=3, routed)           0.593    13.931    pdu/info_sender/inst_reg[0]
    SLICE_X23Y157        LUT6 (Prop_lut6_I2_O)        0.332    14.263 r  pdu/info_sender/instruction_memory_i_10/O
                         net (fo=163, routed)         1.050    15.313    mem_bridge/is_pdu
    SLICE_X32Y162        LUT3 (Prop_lut3_I2_O)        0.119    15.432 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         2.782    18.214    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/A2
    SLICE_X8Y157         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    18.546 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.546    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OD
    SLICE_X8Y157         MUXF7 (Prop_muxf7_I0_O)      0.241    18.787 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    18.787    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O0
    SLICE_X8Y157         MUXF8 (Prop_muxf8_I0_O)      0.098    18.885 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.787    19.672    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X11Y157        LUT3 (Prop_lut3_I2_O)        0.319    19.991 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           1.150    21.141    cpu/if_id/inst[31]_i_4_0[0]
    SLICE_X17Y169        LUT5 (Prop_lut5_I2_O)        0.124    21.265 f  cpu/if_id/inst[31]_i_12/O
                         net (fo=1, routed)           0.993    22.258    cpu/if_id/inst[31]_i_12_n_0
    SLICE_X17Y171        LUT5 (Prop_lut5_I3_O)        0.124    22.382 r  cpu/if_id/inst[31]_i_3/O
                         net (fo=2, routed)           0.670    23.052    cpu/if_id/inst[31]_i_3_n_0
    SLICE_X16Y171        LUT6 (Prop_lut6_I1_O)        0.124    23.176 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.728    24.904    cpu/id_ex/SR[0]
    SLICE_X37Y164        FDRE                                         r  cpu/id_ex/pc_add4_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.673    46.073    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X37Y164        FDRE                                         r  cpu/id_ex/pc_add4_reg[7]/C
                         clock pessimism              0.320    46.394    
                         clock uncertainty           -0.067    46.327    
    SLICE_X37Y164        FDRE (Setup_fdre_C_R)       -0.429    45.898    cpu/id_ex/pc_add4_reg[7]
  -------------------------------------------------------------------
                         required time                         45.898    
                         arrival time                         -24.904    
  -------------------------------------------------------------------
                         slack                                 20.994    

Slack (MET) :             20.999ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/id_ex/pc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        18.451ns  (logic 4.723ns (25.597%)  route 13.728ns (74.403%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 46.071 - 40.000 ) 
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.812     6.445    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X15Y159        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     6.901 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           1.449     8.349    pdu/bp_reg/bp_0_31[2]
    SLICE_X5Y161         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  pdu/bp_reg/pc[31]_i_84/O
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pc[31]_i_84_n_0
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.023 r  pdu/bp_reg/pc_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     9.023    pdu/bp_reg/pc_reg[31]_i_73_n_0
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  pdu/bp_reg/pc_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.137    pdu/bp_reg/pc_reg[31]_i_64_n_0
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  pdu/bp_reg/pc_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     9.251    pdu/bp_reg/pc_reg[31]_i_63_n_0
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  pdu/bp_reg/pc_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.365    pdu/bp_reg/pc_reg[31]_i_43_n_0
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  pdu/bp_reg/pc_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.479    pdu/bp_reg/pc_reg[31]_i_42_n_0
    SLICE_X5Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  pdu/bp_reg/pc_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.593    pdu/bp_reg/pc_reg[31]_i_32_n_0
    SLICE_X5Y167         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.832 r  pdu/bp_reg/pc_reg[31]_i_31/O[2]
                         net (fo=2, routed)           0.944    10.777    cpu/pdu_ctrl_ns3[26]
    SLICE_X7Y165         LUT4 (Prop_lut4_I1_O)        0.302    11.079 r  cpu/pc[31]_i_18/O
                         net (fo=1, routed)           0.000    11.079    cpu/pc[31]_i_18_n_0
    SLICE_X7Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.629 r  cpu/pc_reg[31]_i_8/CO[3]
                         net (fo=6, routed)           1.590    13.219    cpu/mem_wb/CO[0]
    SLICE_X20Y155        LUT5 (Prop_lut5_I3_O)        0.119    13.338 r  cpu/mem_wb/pdu_ctrl_cs[6]_i_13/O
                         net (fo=3, routed)           0.593    13.931    pdu/info_sender/inst_reg[0]
    SLICE_X23Y157        LUT6 (Prop_lut6_I2_O)        0.332    14.263 r  pdu/info_sender/instruction_memory_i_10/O
                         net (fo=163, routed)         1.050    15.313    mem_bridge/is_pdu
    SLICE_X32Y162        LUT3 (Prop_lut3_I2_O)        0.119    15.432 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         2.782    18.214    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/A2
    SLICE_X8Y157         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    18.546 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.546    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OD
    SLICE_X8Y157         MUXF7 (Prop_muxf7_I0_O)      0.241    18.787 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    18.787    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O0
    SLICE_X8Y157         MUXF8 (Prop_muxf8_I0_O)      0.098    18.885 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.787    19.672    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X11Y157        LUT3 (Prop_lut3_I2_O)        0.319    19.991 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           1.150    21.141    cpu/if_id/inst[31]_i_4_0[0]
    SLICE_X17Y169        LUT5 (Prop_lut5_I2_O)        0.124    21.265 f  cpu/if_id/inst[31]_i_12/O
                         net (fo=1, routed)           0.993    22.258    cpu/if_id/inst[31]_i_12_n_0
    SLICE_X17Y171        LUT5 (Prop_lut5_I3_O)        0.124    22.382 r  cpu/if_id/inst[31]_i_3/O
                         net (fo=2, routed)           0.670    23.052    cpu/if_id/inst[31]_i_3_n_0
    SLICE_X16Y171        LUT6 (Prop_lut6_I1_O)        0.124    23.176 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.720    24.896    cpu/id_ex/SR[0]
    SLICE_X41Y164        FDRE                                         r  cpu/id_ex/pc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.671    46.071    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X41Y164        FDRE                                         r  cpu/id_ex/pc_reg[5]/C
                         clock pessimism              0.320    46.392    
                         clock uncertainty           -0.067    46.325    
    SLICE_X41Y164        FDRE (Setup_fdre_C_R)       -0.429    45.896    cpu/id_ex/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         45.896    
                         arrival time                         -24.896    
  -------------------------------------------------------------------
                         slack                                 20.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.588     1.867    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X3Y128         FDRE                                         r  pdu/rx_queue/rear_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  pdu/rx_queue/rear_reg[4]/Q
                         net (fo=247, routed)         0.107     2.115    pdu/rx_queue/fifo_queue_reg_128_191_6_7/ADDRD4
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.859     2.419    pdu/rx_queue/fifo_queue_reg_128_191_6_7/WCLK
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMA/CLK
                         clock pessimism             -0.538     1.880    
    SLICE_X2Y128         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.080    pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.588     1.867    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X3Y128         FDRE                                         r  pdu/rx_queue/rear_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  pdu/rx_queue/rear_reg[4]/Q
                         net (fo=247, routed)         0.107     2.115    pdu/rx_queue/fifo_queue_reg_128_191_6_7/ADDRD4
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.859     2.419    pdu/rx_queue/fifo_queue_reg_128_191_6_7/WCLK
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMB/CLK
                         clock pessimism             -0.538     1.880    
    SLICE_X2Y128         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.080    pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.588     1.867    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X3Y128         FDRE                                         r  pdu/rx_queue/rear_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  pdu/rx_queue/rear_reg[4]/Q
                         net (fo=247, routed)         0.107     2.115    pdu/rx_queue/fifo_queue_reg_128_191_6_7/ADDRD4
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.859     2.419    pdu/rx_queue/fifo_queue_reg_128_191_6_7/WCLK
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMC/CLK
                         clock pessimism             -0.538     1.880    
    SLICE_X2Y128         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.080    pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.588     1.867    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X3Y128         FDRE                                         r  pdu/rx_queue/rear_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  pdu/rx_queue/rear_reg[4]/Q
                         net (fo=247, routed)         0.107     2.115    pdu/rx_queue/fifo_queue_reg_128_191_6_7/ADDRD4
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.859     2.419    pdu/rx_queue/fifo_queue_reg_128_191_6_7/WCLK
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMD/CLK
                         clock pessimism             -0.538     1.880    
    SLICE_X2Y128         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.080    pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.588     1.867    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X3Y128         FDRE                                         r  pdu/rx_queue/rear_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  pdu/rx_queue/rear_reg[3]/Q
                         net (fo=248, routed)         0.159     2.167    pdu/rx_queue/fifo_queue_reg_128_191_6_7/ADDRD3
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.859     2.419    pdu/rx_queue/fifo_queue_reg_128_191_6_7/WCLK
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMA/CLK
                         clock pessimism             -0.538     1.880    
    SLICE_X2Y128         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.120    pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.588     1.867    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X3Y128         FDRE                                         r  pdu/rx_queue/rear_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  pdu/rx_queue/rear_reg[3]/Q
                         net (fo=248, routed)         0.159     2.167    pdu/rx_queue/fifo_queue_reg_128_191_6_7/ADDRD3
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.859     2.419    pdu/rx_queue/fifo_queue_reg_128_191_6_7/WCLK
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMB/CLK
                         clock pessimism             -0.538     1.880    
    SLICE_X2Y128         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.120    pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.588     1.867    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X3Y128         FDRE                                         r  pdu/rx_queue/rear_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  pdu/rx_queue/rear_reg[3]/Q
                         net (fo=248, routed)         0.159     2.167    pdu/rx_queue/fifo_queue_reg_128_191_6_7/ADDRD3
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.859     2.419    pdu/rx_queue/fifo_queue_reg_128_191_6_7/WCLK
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMC/CLK
                         clock pessimism             -0.538     1.880    
    SLICE_X2Y128         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.120    pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.588     1.867    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X3Y128         FDRE                                         r  pdu/rx_queue/rear_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  pdu/rx_queue/rear_reg[3]/Q
                         net (fo=248, routed)         0.159     2.167    pdu/rx_queue/fifo_queue_reg_128_191_6_7/ADDRD3
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.859     2.419    pdu/rx_queue/fifo_queue_reg_128_191_6_7/WCLK
    SLICE_X2Y128         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMD/CLK
                         clock pessimism             -0.538     1.880    
    SLICE_X2Y128         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.120    pdu/rx_queue/fifo_queue_reg_128_191_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pdu/tx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_384_447_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.568     1.847    pdu/tx_queue/CLK_25MHZ_BUFG
    SLICE_X11Y140        FDRE                                         r  pdu/tx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDRE (Prop_fdre_C_Q)         0.141     1.988 r  pdu/tx_queue/rear_reg[0]/Q
                         net (fo=218, routed)         0.230     2.218    pdu/tx_queue/fifo_queue_reg_384_447_0_2/ADDRD0
    SLICE_X10Y140        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_384_447_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.839     2.399    pdu/tx_queue/fifo_queue_reg_384_447_0_2/WCLK
    SLICE_X10Y140        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_384_447_0_2/RAMA/CLK
                         clock pessimism             -0.538     1.860    
    SLICE_X10Y140        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.170    pdu/tx_queue/fifo_queue_reg_384_447_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pdu/tx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_384_447_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.568     1.847    pdu/tx_queue/CLK_25MHZ_BUFG
    SLICE_X11Y140        FDRE                                         r  pdu/tx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDRE (Prop_fdre_C_Q)         0.141     1.988 r  pdu/tx_queue/rear_reg[0]/Q
                         net (fo=218, routed)         0.230     2.218    pdu/tx_queue/fifo_queue_reg_384_447_0_2/ADDRD0
    SLICE_X10Y140        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_384_447_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.839     2.399    pdu/tx_queue/fifo_queue_reg_384_447_0_2/WCLK
    SLICE_X10Y140        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_384_447_0_2/RAMB/CLK
                         clock pessimism             -0.538     1.860    
    SLICE_X10Y140        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.170    pdu/tx_queue/fifo_queue_reg_384_447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  CLK_25MHZ_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X8Y173    cpu/commit_halt_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X6Y174    cpu/commit_inst_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X5Y173    cpu/commit_inst_reg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X6Y172    cpu/commit_inst_reg_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X4Y173    cpu/commit_inst_reg_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X7Y174    cpu/commit_inst_reg_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X5Y173    cpu/commit_inst_reg_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X6Y172    cpu/commit_inst_reg_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y163   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  n_clk_fbout
  To Clock:  n_clk_fbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         n_clk_fbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.540ns  (logic 5.169ns (41.220%)  route 7.371ns (58.780%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           3.444     4.933    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X28Y139        LUT6 (Prop_lut6_I0_O)        0.124     5.057 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.927     8.985    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.555    12.540 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.540    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.484ns  (logic 1.558ns (34.752%)  route 2.926ns (65.248%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           1.519     1.776    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X28Y139        LUT6 (Prop_lut6_I0_O)        0.045     1.821 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.407     3.228    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.484 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.484    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_25MHZ
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/tx_queue/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.356ns  (logic 5.023ns (30.713%)  route 11.332ns (69.287%))
  Logic Levels:           7  (LUT6=4 MUXF7=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.618     6.250    pdu/tx_queue/CLK_25MHZ_BUFG
    SLICE_X29Y133        FDRE                                         r  pdu/tx_queue/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_fdre_C_Q)         0.456     6.706 r  pdu/tx_queue/head_reg[2]/Q
                         net (fo=121, routed)         3.952    10.659    pdu/tx_queue/fifo_queue_reg_832_895_6_7/DPRA2
    SLICE_X14Y129        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    10.783 r  pdu/tx_queue/fifo_queue_reg_832_895_6_7/DP/O
                         net (fo=1, routed)           0.920    11.702    pdu/tx_queue/fifo_queue_reg_832_895_6_7_n_0
    SLICE_X13Y132        LUT6 (Prop_lut6_I3_O)        0.124    11.826 r  pdu/tx_queue/uart_txd_OBUF[0]_inst_i_47/O
                         net (fo=1, routed)           0.000    11.826    pdu/tx_queue/uart_txd_OBUF[0]_inst_i_47_n_0
    SLICE_X13Y132        MUXF7 (Prop_muxf7_I1_O)      0.217    12.043 r  pdu/tx_queue/uart_txd_OBUF[0]_inst_i_22/O
                         net (fo=1, routed)           0.873    12.917    pdu/tx_queue/uart_txd_OBUF[0]_inst_i_22_n_0
    SLICE_X13Y135        LUT6 (Prop_lut6_I0_O)        0.299    13.216 r  pdu/tx_queue/uart_txd_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           1.041    14.256    pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1_0
    SLICE_X15Y139        LUT6 (Prop_lut6_I2_O)        0.124    14.380 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.619    14.999    pdu/uart_tx/uart_txd_OBUF[0]_inst_i_5_n_0
    SLICE_X28Y139        LUT6 (Prop_lut6_I5_O)        0.124    15.123 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.927    19.051    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.555    22.606 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.606    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 4.540ns (45.823%)  route 5.368ns (54.177%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.709     6.341    segment/CLK_25MHZ_BUFG
    SLICE_X1Y144         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456     6.797 r  segment/seg_id_reg[1]/Q
                         net (fo=11, routed)          2.269     9.066    cpu/seg_an_OBUF[1]
    SLICE_X5Y173         LUT6 (Prop_lut6_I2_O)        0.124     9.190 r  cpu/seg_data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     9.190    cpu/seg_data_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y173         MUXF7 (Prop_muxf7_I1_O)      0.217     9.407 r  cpu/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.099    12.506    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.743    16.249 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.249    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.781ns  (logic 4.542ns (46.438%)  route 5.239ns (53.562%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.709     6.341    segment/CLK_25MHZ_BUFG
    SLICE_X1Y144         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456     6.797 r  segment/seg_id_reg[1]/Q
                         net (fo=11, routed)          2.120     8.917    cpu/seg_an_OBUF[1]
    SLICE_X7Y174         LUT6 (Prop_lut6_I2_O)        0.124     9.041 r  cpu/seg_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     9.041    cpu/seg_data_OBUF[1]_inst_i_3_n_0
    SLICE_X7Y174         MUXF7 (Prop_muxf7_I1_O)      0.217     9.258 r  cpu/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.119    12.377    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.745    16.122 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.122    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.729ns  (logic 4.545ns (46.716%)  route 5.184ns (53.284%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.709     6.341    segment/CLK_25MHZ_BUFG
    SLICE_X1Y144         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456     6.797 r  segment/seg_id_reg[1]/Q
                         net (fo=11, routed)          1.961     8.758    cpu/seg_an_OBUF[1]
    SLICE_X4Y173         LUT6 (Prop_lut6_I2_O)        0.124     8.882 r  cpu/seg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.882    cpu/seg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X4Y173         MUXF7 (Prop_muxf7_I1_O)      0.217     9.099 r  cpu/seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.223    12.322    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.748    16.070 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.070    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.453ns  (logic 4.534ns (47.970%)  route 4.918ns (52.030%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.709     6.341    segment/CLK_25MHZ_BUFG
    SLICE_X1Y144         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456     6.797 r  segment/seg_id_reg[1]/Q
                         net (fo=11, routed)          1.983     8.780    cpu/seg_an_OBUF[1]
    SLICE_X6Y172         LUT6 (Prop_lut6_I2_O)        0.124     8.904 r  cpu/seg_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.904    cpu/seg_data_OBUF[3]_inst_i_3_n_0
    SLICE_X6Y172         MUXF7 (Prop_muxf7_I1_O)      0.214     9.118 r  cpu/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.935    12.053    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.740    15.794 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.794    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.460ns  (logic 4.153ns (64.283%)  route 2.307ns (35.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.709     6.341    segment/CLK_25MHZ_BUFG
    SLICE_X1Y144         FDRE                                         r  segment/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.419     6.760 r  segment/seg_id_reg[2]/Q
                         net (fo=6, routed)           2.307     9.068    seg_an_OBUF[2]
    A18                  OBUF (Prop_obuf_I_O)         3.734    12.801 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.801    seg_an[2]
    A18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.957ns  (logic 4.003ns (67.197%)  route 1.954ns (32.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.709     6.341    segment/CLK_25MHZ_BUFG
    SLICE_X1Y144         FDRE                                         r  segment/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456     6.797 r  segment/seg_id_reg[0]/Q
                         net (fo=12, routed)          1.954     8.751    seg_an_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         3.547    12.298 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.298    seg_an[0]
    B17                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.909ns  (logic 4.006ns (67.789%)  route 1.903ns (32.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.709     6.341    segment/CLK_25MHZ_BUFG
    SLICE_X1Y144         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456     6.797 r  segment/seg_id_reg[1]/Q
                         net (fo=11, routed)          1.903     8.701    seg_an_OBUF[1]
    B16                  OBUF (Prop_obuf_I_O)         3.550    12.251 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.251    seg_an[1]
    B16                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.392ns (75.422%)  route 0.453ns (24.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.598     1.877    segment/CLK_25MHZ_BUFG
    SLICE_X1Y144         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.141     2.018 r  segment/seg_id_reg[1]/Q
                         net (fo=11, routed)          0.453     2.472    seg_an_OBUF[1]
    B16                  OBUF (Prop_obuf_I_O)         1.251     3.722 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.722    seg_an[1]
    B16                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.389ns (74.308%)  route 0.480ns (25.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.598     1.877    segment/CLK_25MHZ_BUFG
    SLICE_X1Y144         FDRE                                         r  segment/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.141     2.018 r  segment/seg_id_reg[0]/Q
                         net (fo=12, routed)          0.480     2.499    seg_an_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         1.248     3.746 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.746    seg_an[0]
    B17                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.441ns (70.252%)  route 0.610ns (29.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.598     1.877    segment/CLK_25MHZ_BUFG
    SLICE_X1Y144         FDRE                                         r  segment/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.128     2.005 r  segment/seg_id_reg[2]/Q
                         net (fo=6, routed)           0.610     2.616    seg_an_OBUF[2]
    A18                  OBUF (Prop_obuf_I_O)         1.313     3.929 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.929    seg_an[2]
    A18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/commit_inst_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.641ns (63.084%)  route 0.960ns (36.916%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.669     1.949    cpu/CLK_25MHZ_BUFG
    SLICE_X6Y172         FDRE                                         r  cpu/commit_inst_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y172         FDRE (Prop_fdre_C_Q)         0.148     2.097 r  cpu/commit_inst_reg_reg[23]/Q
                         net (fo=1, routed)           0.090     2.187    cpu/cpu_commit_inst[23]
    SLICE_X6Y172         LUT6 (Prop_lut6_I3_O)        0.098     2.285 r  cpu/seg_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.285    cpu/seg_data_OBUF[3]_inst_i_3_n_0
    SLICE_X6Y172         MUXF7 (Prop_muxf7_I1_O)      0.064     2.349 r  cpu/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.870     3.219    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         1.331     4.550 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.550    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/commit_inst_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.583ns (60.071%)  route 1.052ns (39.929%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.667     1.947    cpu/CLK_25MHZ_BUFG
    SLICE_X5Y173         FDRE                                         r  cpu/commit_inst_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_fdre_C_Q)         0.141     2.088 r  cpu/commit_inst_reg_reg[26]/Q
                         net (fo=1, routed)           0.111     2.199    cpu/cpu_commit_inst[26]
    SLICE_X5Y173         LUT6 (Prop_lut6_I1_O)        0.045     2.244 r  cpu/seg_data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.244    cpu/seg_data_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y173         MUXF7 (Prop_muxf7_I1_O)      0.065     2.309 r  cpu/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.941     3.250    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.332     4.581 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.581    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/commit_inst_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.584ns (59.503%)  route 1.078ns (40.497%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.666     1.946    cpu/CLK_25MHZ_BUFG
    SLICE_X7Y174         FDRE                                         r  cpu/commit_inst_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y174         FDRE (Prop_fdre_C_Q)         0.141     2.087 r  cpu/commit_inst_reg_reg[25]/Q
                         net (fo=1, routed)           0.138     2.225    cpu/cpu_commit_inst[25]
    SLICE_X7Y174         LUT6 (Prop_lut6_I1_O)        0.045     2.270 r  cpu/seg_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.270    cpu/seg_data_OBUF[1]_inst_i_3_n_0
    SLICE_X7Y174         MUXF7 (Prop_muxf7_I1_O)      0.065     2.335 r  cpu/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.940     3.275    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         1.333     4.609 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.609    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/commit_inst_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.720ns  (logic 1.625ns (59.735%)  route 1.095ns (40.265%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.667     1.947    cpu/CLK_25MHZ_BUFG
    SLICE_X4Y173         FDRE                                         r  cpu/commit_inst_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.128     2.075 r  cpu/commit_inst_reg_reg[8]/Q
                         net (fo=1, routed)           0.101     2.176    cpu/cpu_commit_inst[8]
    SLICE_X4Y173         LUT6 (Prop_lut6_I1_O)        0.098     2.274 r  cpu/seg_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.274    cpu/seg_data_OBUF[0]_inst_i_2_n_0
    SLICE_X4Y173         MUXF7 (Prop_muxf7_I0_O)      0.062     2.336 r  cpu/seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.994     3.330    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.337     4.666 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.666    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/uart_tx/FSM_sequential_status_cur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.379ns  (logic 1.487ns (44.012%)  route 1.892ns (55.988%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.569     1.848    pdu/uart_tx/CLK_25MHZ_BUFG
    SLICE_X15Y143        FDRE                                         r  pdu/uart_tx/FSM_sequential_status_cur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y143        FDRE (Prop_fdre_C_Q)         0.141     1.989 r  pdu/uart_tx/FSM_sequential_status_cur_reg[0]/Q
                         net (fo=15, routed)          0.268     2.258    pdu/uart_tx/status_cur__0[0]
    SLICE_X15Y139        LUT6 (Prop_lut6_I2_O)        0.045     2.303 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.216     2.519    pdu/uart_tx/uart_txd_OBUF[0]_inst_i_4_n_0
    SLICE_X28Y139        LUT6 (Prop_lut6_I4_O)        0.045     2.564 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.407     3.971    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.227 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.227    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  n_clk_fbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk[0] (IN)
                         net (fo=0)                   0.000     5.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     7.735    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.823 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.837    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.745    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_25MHZ

Max Delay          2060 Endpoints
Min Delay          2060 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/id_ex/pc_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.849ns  (logic 1.595ns (9.467%)  route 15.254ns (90.533%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        6.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)       13.514    14.985    cpu/if_id/rst_IBUF[0]
    SLICE_X16Y171        LUT6 (Prop_lut6_I0_O)        0.124    15.109 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.740    16.849    cpu/id_ex/SR[0]
    SLICE_X40Y166        FDRE                                         r  cpu/id_ex/pc_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.669     6.069    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X40Y166        FDRE                                         r  cpu/id_ex/pc_reg[10]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/if_id/pc_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.849ns  (logic 1.595ns (9.467%)  route 15.254ns (90.533%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        6.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)       13.514    14.985    cpu/if_id/rst_IBUF[0]
    SLICE_X16Y171        LUT6 (Prop_lut6_I0_O)        0.124    15.109 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.740    16.849    cpu/if_id/SR[0]
    SLICE_X40Y166        FDRE                                         r  cpu/if_id/pc_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.669     6.069    cpu/if_id/CLK_25MHZ_BUFG
    SLICE_X40Y166        FDRE                                         r  cpu/if_id/pc_reg[10]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/id_ex/pc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.842ns  (logic 1.595ns (9.471%)  route 15.247ns (90.529%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        6.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)       13.514    14.985    cpu/if_id/rst_IBUF[0]
    SLICE_X16Y171        LUT6 (Prop_lut6_I0_O)        0.124    15.109 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.733    16.842    cpu/id_ex/SR[0]
    SLICE_X36Y164        FDRE                                         r  cpu/id_ex/pc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.673     6.073    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X36Y164        FDRE                                         r  cpu/id_ex/pc_reg[1]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/id_ex/pc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.842ns  (logic 1.595ns (9.471%)  route 15.247ns (90.529%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        6.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)       13.514    14.985    cpu/if_id/rst_IBUF[0]
    SLICE_X16Y171        LUT6 (Prop_lut6_I0_O)        0.124    15.109 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.733    16.842    cpu/id_ex/SR[0]
    SLICE_X36Y164        FDRE                                         r  cpu/id_ex/pc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.673     6.073    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X36Y164        FDRE                                         r  cpu/id_ex/pc_reg[6]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/if_id/pc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.842ns  (logic 1.595ns (9.471%)  route 15.247ns (90.529%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        6.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)       13.514    14.985    cpu/if_id/rst_IBUF[0]
    SLICE_X16Y171        LUT6 (Prop_lut6_I0_O)        0.124    15.109 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.733    16.842    cpu/if_id/SR[0]
    SLICE_X36Y164        FDRE                                         r  cpu/if_id/pc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.673     6.073    cpu/if_id/CLK_25MHZ_BUFG
    SLICE_X36Y164        FDRE                                         r  cpu/if_id/pc_reg[1]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/if_id/pc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.842ns  (logic 1.595ns (9.471%)  route 15.247ns (90.529%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        6.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)       13.514    14.985    cpu/if_id/rst_IBUF[0]
    SLICE_X16Y171        LUT6 (Prop_lut6_I0_O)        0.124    15.109 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.733    16.842    cpu/if_id/SR[0]
    SLICE_X36Y164        FDRE                                         r  cpu/if_id/pc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.673     6.073    cpu/if_id/CLK_25MHZ_BUFG
    SLICE_X36Y164        FDRE                                         r  cpu/if_id/pc_reg[6]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/id_ex/pc_add4_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.838ns  (logic 1.595ns (9.473%)  route 15.243ns (90.527%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        6.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)       13.514    14.985    cpu/if_id/rst_IBUF[0]
    SLICE_X16Y171        LUT6 (Prop_lut6_I0_O)        0.124    15.109 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.728    16.838    cpu/id_ex/SR[0]
    SLICE_X37Y164        FDRE                                         r  cpu/id_ex/pc_add4_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.673     6.073    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X37Y164        FDRE                                         r  cpu/id_ex/pc_add4_reg[12]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/id_ex/pc_add4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.838ns  (logic 1.595ns (9.473%)  route 15.243ns (90.527%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        6.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)       13.514    14.985    cpu/if_id/rst_IBUF[0]
    SLICE_X16Y171        LUT6 (Prop_lut6_I0_O)        0.124    15.109 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.728    16.838    cpu/id_ex/SR[0]
    SLICE_X37Y164        FDRE                                         r  cpu/id_ex/pc_add4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.673     6.073    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X37Y164        FDRE                                         r  cpu/id_ex/pc_add4_reg[3]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/id_ex/pc_add4_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.838ns  (logic 1.595ns (9.473%)  route 15.243ns (90.527%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        6.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)       13.514    14.985    cpu/if_id/rst_IBUF[0]
    SLICE_X16Y171        LUT6 (Prop_lut6_I0_O)        0.124    15.109 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.728    16.838    cpu/id_ex/SR[0]
    SLICE_X37Y164        FDRE                                         r  cpu/id_ex/pc_add4_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.673     6.073    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X37Y164        FDRE                                         r  cpu/id_ex/pc_add4_reg[7]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/id_ex/pc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.830ns  (logic 1.595ns (9.477%)  route 15.235ns (90.523%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        6.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)       13.514    14.985    cpu/if_id/rst_IBUF[0]
    SLICE_X16Y171        LUT6 (Prop_lut6_I0_O)        0.124    15.109 r  cpu/if_id/inst[31]_i_1/O
                         net (fo=313, routed)         1.720    16.830    cpu/id_ex/SR[0]
    SLICE_X41Y164        FDRE                                         r  cpu/id_ex/pc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        1.671     6.071    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X41Y164        FDRE                                         r  cpu/id_ex/pc_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/ready_reg/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.239ns (34.118%)  route 0.461ns (65.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)        0.461     0.700    pdu/uart_rx/rst_IBUF[0]
    SLICE_X5Y122         FDRE                                         r  pdu/uart_rx/ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.854     2.415    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X5Y122         FDRE                                         r  pdu/uart_rx/ready_reg/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/FSM_onehot_status_cur_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.239ns (33.908%)  route 0.466ns (66.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)        0.466     0.705    pdu/uart_rx/rst_IBUF[0]
    SLICE_X4Y122         FDSE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.854     2.415    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X4Y122         FDSE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[0]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/FSM_onehot_status_cur_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.239ns (33.908%)  route 0.466ns (66.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)        0.466     0.705    pdu/uart_rx/rst_IBUF[0]
    SLICE_X4Y122         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.854     2.415    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X4Y122         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[1]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/FSM_onehot_status_cur_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.239ns (33.908%)  route 0.466ns (66.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)        0.466     0.705    pdu/uart_rx/rst_IBUF[0]
    SLICE_X4Y122         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.854     2.415    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X4Y122         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[2]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/FSM_onehot_status_cur_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.239ns (33.908%)  route 0.466ns (66.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)        0.466     0.705    pdu/uart_rx/rst_IBUF[0]
    SLICE_X4Y122         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.854     2.415    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X4Y122         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[3]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/FSM_onehot_status_cur_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.239ns (33.908%)  route 0.466ns (66.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)        0.466     0.705    pdu/uart_rx/rst_IBUF[0]
    SLICE_X4Y122         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.854     2.415    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X4Y122         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[4]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.239ns (32.113%)  route 0.505ns (67.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)        0.505     0.744    pdu/uart_rx/rst_IBUF[0]
    SLICE_X6Y121         FDRE                                         r  pdu/uart_rx/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.855     2.416    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X6Y121         FDRE                                         r  pdu/uart_rx/counter_reg[1]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.239ns (32.113%)  route 0.505ns (67.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)        0.505     0.744    pdu/uart_rx/rst_IBUF[0]
    SLICE_X6Y121         FDRE                                         r  pdu/uart_rx/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.855     2.416    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X6Y121         FDRE                                         r  pdu/uart_rx/counter_reg[5]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.239ns (32.113%)  route 0.505ns (67.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)        0.505     0.744    pdu/uart_rx/rst_IBUF[0]
    SLICE_X7Y121         FDRE                                         r  pdu/uart_rx/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.855     2.416    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X7Y121         FDRE                                         r  pdu/uart_rx/counter_reg[6]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.239ns (32.113%)  route 0.505ns (67.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=1173, routed)        0.505     0.744    pdu/uart_rx/rst_IBUF[0]
    SLICE_X6Y121         FDRE                                         r  pdu/uart_rx/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2701, routed)        0.855     2.416    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X6Y121         FDRE                                         r  pdu/uart_rx/counter_reg[7]/C





