vhdl work "UART_TX_CTRL.vhd"
verilog work "ipcore_dir/ip_rom_input_code.v"
verilog work "ipcore_dir/ip_ram_output_code.v"
verilog work "top_level.v"
verilog work "tb_top_level.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
