{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748219072482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748219072482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 25 20:24:32 2025 " "Processing started: Sun May 25 20:24:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748219072482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748219072482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748219072482 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1748219073412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-machine " "Found design unit 1: fsm-machine" {  } { { "fsm.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/fsm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074442 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748219074442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16-Behavior " "Found design unit 1: dec4to16-Behavior" {  } { { "dec4to16.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/dec4to16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074452 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16 " "Found entity 1: dec4to16" {  } { { "dec4to16.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/dec4to16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748219074452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerA-Behavior " "Found design unit 1: registerA-Behavior" {  } { { "registerA.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/registerA.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074452 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerA " "Found entity 1: registerA" {  } { { "registerA.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/registerA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748219074452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerB-Behavior " "Found design unit 1: registerB-Behavior" {  } { { "registerB.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/registerB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074462 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerB " "Found entity 1: registerB" {  } { { "registerB.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/registerB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748219074462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074472 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/sseg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748219074472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074482 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748219074482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file part1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Part1 " "Found entity 1: Part1" {  } { { "Part1.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748219074482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-calculation " "Found design unit 1: ALU2-calculation" {  } { { "ALU2.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/ALU2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074492 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/ALU2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748219074492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file part2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Part2 " "Found entity 1: Part2" {  } { { "Part2.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748219074492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg2-Behavior " "Found design unit 1: sseg2-Behavior" {  } { { "sseg2.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/sseg2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074502 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg2 " "Found entity 1: sseg2" {  } { { "sseg2.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/sseg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748219074502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3-calculation " "Found design unit 1: ALU3-calculation" {  } { { "ALU3.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/ALU3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074512 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Found entity 1: ALU3" {  } { { "ALU3.vhd" "" { Text "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/ALU3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748219074512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file part3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Part3 " "Found entity 1: Part3" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748219074512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748219074512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part3 " "Elaborating entity \"Part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1748219074602 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst8 " "Primitive \"GND\" of instance \"inst8\" not used" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 392 928 960 424 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1748219074612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg2 sseg2:inst18 " "Elaborating entity \"sseg2\" for hierarchy \"sseg2:inst18\"" {  } { { "Part3.bdf" "inst18" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 120 960 1128 200 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748219074623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU3 ALU3:inst15 " "Elaborating entity \"ALU3\" for hierarchy \"ALU3:inst15\"" {  } { { "Part3.bdf" "inst15" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 32 672 880 176 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748219074633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4to16 dec4to16:inst4 " "Elaborating entity \"dec4to16\" for hierarchy \"dec4to16:inst4\"" {  } { { "Part3.bdf" "inst4" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 432 720 880 512 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748219074633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst3 " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst3\"" {  } { { "Part3.bdf" "inst3" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 368 352 552 480 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748219074643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerA registerA:inst " "Elaborating entity \"registerA\" for hierarchy \"registerA:inst\"" {  } { { "Part3.bdf" "inst" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 88 392 552 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748219074643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerB registerB:inst1 " "Elaborating entity \"registerB\" for hierarchy \"registerB:inst1\"" {  } { { "Part3.bdf" "inst1" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 216 392 552 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748219074653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst5 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst5\"" {  } { { "Part3.bdf" "inst5" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 344 720 896 424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748219074653 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R_last_four\[0\] GND " "Pin \"R_last_four\[0\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 144 1264 1443 160 "R_last_four\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748219075273 "|Part3|R_last_four[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_last_four\[3\] VCC " "Pin \"R_last_four\[3\]\" is stuck at VCC" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 144 1264 1443 160 "R_last_four\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748219075273 "|Part3|R_last_four[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_last_four\[4\] GND " "Pin \"R_last_four\[4\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 144 1264 1443 160 "R_last_four\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748219075273 "|Part3|R_last_four[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_last_four\[5\] VCC " "Pin \"R_last_four\[5\]\" is stuck at VCC" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 144 1264 1443 160 "R_last_four\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748219075273 "|Part3|R_last_four[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_last_four\[6\] VCC " "Pin \"R_last_four\[6\]\" is stuck at VCC" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 144 1264 1443 160 "R_last_four\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748219075273 "|Part3|R_last_four[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1748219075273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1748219075564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075564 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_enabler " "No output dependent on input pin \"decoder_enabler\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 512 352 552 528 "decoder_enabler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|decoder_enabler"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 112 104 272 128 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 112 104 272 128 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 112 104 272 128 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 112 104 272 128 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 112 104 272 128 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 112 104 272 128 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 112 104 272 128 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 112 104 272 128 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 232 104 272 248 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "No output dependent on input pin \"B\[6\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 232 104 272 248 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 232 104 272 248 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 232 104 272 248 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 232 104 272 248 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 232 104 272 248 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 232 104 272 248 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "Part3.bdf" "" { Schematic "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/Part3.bdf" { { 232 104 272 248 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748219075634 "|Part3|B[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1748219075634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1748219075634 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1748219075634 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1748219075634 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1748219075634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748219075674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 25 20:24:35 2025 " "Processing ended: Sun May 25 20:24:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748219075674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748219075674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748219075674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748219075674 ""}
