--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/g/e/germainm/6.111/Final_Project/bodydrums/final_submission/final_submission.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -2.235(F)|    2.507(F)|ac97_bit_clock_BUFGP|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button0      |    1.877(R)|   -0.419(R)|clock_27mhz_IBUFG |   0.000|
button1      |    2.518(R)|   -1.285(R)|clock_27mhz_IBUFG |   0.000|
button2      |    3.102(R)|   -1.597(R)|clock_27mhz_IBUFG |   0.000|
button3      |    5.917(R)|   -2.814(R)|clock_27mhz_IBUFG |   0.000|
button_down  |    3.141(R)|   -1.026(R)|clock_27mhz_IBUFG |   0.000|
button_enter |    3.825(R)|   -0.774(R)|clock_27mhz_IBUFG |   0.000|
button_left  |    4.692(R)|   -2.414(R)|clock_27mhz_IBUFG |   0.000|
button_right |    2.987(R)|   -1.056(R)|clock_27mhz_IBUFG |   0.000|
button_up    |    3.680(R)|   -1.722(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<0> |    2.392(R)|   -2.120(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<1> |    1.894(R)|   -1.622(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<2> |    2.329(R)|   -2.057(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<3> |    2.016(R)|   -1.744(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<4> |    2.447(R)|   -2.175(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<5> |    1.871(R)|   -1.599(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<6> |    2.009(R)|   -1.737(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<7> |    2.145(R)|   -1.873(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<8> |    2.335(R)|   -2.063(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<9> |    3.342(R)|   -3.070(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<10>|    2.745(R)|   -2.473(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<11>|    2.935(R)|   -2.663(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<12>|    2.874(R)|   -2.602(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<13>|    2.861(R)|   -2.589(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<14>|    2.727(R)|   -2.455(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<15>|    2.242(R)|   -1.970(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<16>|    2.032(R)|   -1.760(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<17>|    3.473(R)|   -3.201(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<18>|    1.709(R)|   -1.437(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<19>|    2.374(R)|   -2.102(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<20>|    2.184(R)|   -1.912(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<21>|    2.677(R)|   -2.405(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<22>|    2.375(R)|   -2.103(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<23>|    1.845(R)|   -1.573(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<24>|    2.627(R)|   -2.355(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<25>|    3.095(R)|   -2.823(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<26>|    2.112(R)|   -1.840(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<27>|    2.920(R)|   -2.648(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<28>|    2.813(R)|   -2.541(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<29>|    2.743(R)|   -2.471(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<30>|    2.466(R)|   -2.194(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<31>|    2.616(R)|   -2.344(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<32>|    2.957(R)|   -2.685(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<33>|    2.764(R)|   -2.492(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<34>|    2.956(R)|   -2.684(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<35>|    2.223(R)|   -1.951(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<0> |    1.917(R)|   -1.645(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<1> |    1.932(R)|   -1.660(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<2> |    2.794(R)|   -2.522(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<3> |    2.089(R)|   -1.817(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<4> |    1.933(R)|   -1.661(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<5> |    2.272(R)|   -2.000(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<6> |    2.553(R)|   -2.281(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<7> |    2.083(R)|   -1.811(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<8> |    3.218(R)|   -2.946(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<9> |    2.364(R)|   -2.092(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<10>|    2.331(R)|   -2.059(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<11>|    1.868(R)|   -1.596(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<12>|    2.357(R)|   -2.085(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<13>|    1.910(R)|   -1.638(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<14>|    2.299(R)|   -2.027(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<15>|    5.568(R)|   -5.296(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<16>|    2.064(R)|   -1.792(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<17>|    7.184(R)|   -6.912(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<18>|    2.746(R)|   -2.474(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<19>|    2.794(R)|   -2.522(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<20>|    2.441(R)|   -2.169(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<21>|    3.384(R)|   -3.112(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<22>|    2.720(R)|   -2.448(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<23>|    2.459(R)|   -2.187(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<24>|    3.026(R)|   -2.754(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<25>|    4.096(R)|   -3.824(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<26>|    2.904(R)|   -2.632(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<27>|    2.584(R)|   -2.312(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<28>|    2.573(R)|   -2.301(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<29>|    2.261(R)|   -1.989(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<30>|    1.742(R)|   -1.470(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<31>|    2.203(R)|   -1.931(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<32>|    1.904(R)|   -1.632(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<33>|    2.033(R)|   -1.761(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<34>|    3.364(R)|   -3.092(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<35>|    2.526(R)|   -2.254(R)|clock_27mhz_IBUFG |   0.000|
switch<0>    |    6.333(R)|   -3.093(R)|clock_27mhz_IBUFG |   0.000|
switch<1>    |    6.408(R)|   -2.223(R)|clock_27mhz_IBUFG |   0.000|
switch<2>    |    5.635(R)|   -2.502(R)|clock_27mhz_IBUFG |   0.000|
switch<3>    |    5.429(R)|   -3.138(R)|clock_27mhz_IBUFG |   0.000|
switch<4>    |    4.854(R)|   -2.172(R)|clock_27mhz_IBUFG |   0.000|
switch<5>    |    5.617(R)|   -2.494(R)|clock_27mhz_IBUFG |   0.000|
switch<6>    |    4.837(R)|   -2.619(R)|clock_27mhz_IBUFG |   0.000|
switch<7>    |    6.765(R)|   -2.449(R)|clock_27mhz_IBUFG |   0.000|
-------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
--------------+------------+--------------------+--------+
              | clk (edge) |                    | Clock  |
Destination   |   to PAD   |Internal Clock(s)   | Phase  |
--------------+------------+--------------------+--------+
ac97_sdata_out|   12.781(R)|ac97_bit_clock_BUFGP|   0.000|
ac97_synch    |   12.250(R)|ac97_bit_clock_BUFGP|   0.000|
--------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
audio_reset_b   |   11.927(R)|clock_27mhz_IBUFG |   0.000|
disp_clock      |   10.608(R)|clock_27mhz_IBUFG |   0.000|
led<0>          |   13.191(R)|clock_27mhz_IBUFG |   0.000|
led<1>          |   13.411(R)|clock_27mhz_IBUFG |   0.000|
led<2>          |   13.028(R)|clock_27mhz_IBUFG |   0.000|
led<3>          |   13.282(R)|clock_27mhz_IBUFG |   0.000|
led<4>          |   12.796(R)|clock_27mhz_IBUFG |   0.000|
led<6>          |   14.731(R)|clock_27mhz_IBUFG |   0.000|
led<7>          |   14.092(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<0> |   14.429(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<1> |   13.291(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<2> |   14.380(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<3> |   12.087(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<4> |   11.843(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<5> |   13.883(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<6> |   13.368(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<7> |   18.842(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<8> |   12.512(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<9> |   12.029(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<10>|   13.373(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<11>|   12.892(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<12>|   13.390(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<13>|   14.094(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<14>|   13.900(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<15>|   12.011(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<16>|   13.701(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<17>|   12.182(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<18>|   12.427(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<0>    |   11.677(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<1>    |   10.603(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<2>    |   11.276(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<3>    |   11.429(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<4>    |   11.757(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<5>    |   11.444(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<6>    |   11.715(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<7>    |   11.450(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<8>    |   11.813(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<9>    |   11.905(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<10>   |   10.976(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<11>   |   11.764(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<12>   |   11.343(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<13>   |   12.716(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<14>   |   11.886(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<15>   |   12.420(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<16>   |   11.693(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<17>   |   11.103(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<18>   |   12.038(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<19>   |   11.725(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<20>   |   12.042(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<21>   |   13.494(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<22>   |   14.390(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<23>   |   13.502(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<24>   |   14.394(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<25>   |   14.671(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<26>   |   11.692(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<27>   |   13.450(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<28>   |   13.181(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<29>   |   14.649(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<30>   |   13.194(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<31>   |   14.641(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<32>   |   14.375(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<33>   |   14.362(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<34>   |   14.667(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<35>   |   13.151(R)|clock_27mhz_IBUFG |   0.000|
ram0_we_b       |   10.747(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<0> |   13.172(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<1> |   11.001(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<2> |   11.158(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<3> |   11.366(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<4> |   11.184(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<5> |   11.420(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<6> |   10.397(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<7> |   10.974(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<8> |   13.071(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<9> |   11.052(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<10>|   11.316(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<11>|   11.399(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<12>|   11.073(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<13>|   10.738(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<14>|   11.035(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<15>|    9.511(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<16>|   10.385(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<17>|   11.831(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<18>|   11.129(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<0>    |   11.682(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<1>    |   10.936(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<2>    |   11.116(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<3>    |   11.074(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<4>    |   11.000(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<5>    |   11.420(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<6>    |   11.323(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<7>    |   10.654(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<8>    |   11.356(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<9>    |   11.534(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<10>   |   11.274(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<11>   |   11.729(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<12>   |   11.496(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<13>   |   11.740(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<14>   |   11.097(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<15>   |   11.711(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<16>   |   11.081(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<17>   |   12.434(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<18>   |   11.380(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<19>   |   11.467(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<20>   |   11.067(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<21>   |   11.447(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<22>   |   11.047(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<23>   |   11.089(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<24>   |   11.047(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<25>   |   11.469(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<26>   |   11.415(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<27>   |   11.901(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<28>   |   11.414(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<29>   |   10.860(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<30>   |   11.147(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<31>   |   11.088(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<32>   |   11.197(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<33>   |   11.371(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<34>   |   11.435(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<35>   |   10.665(R)|clock_27mhz_IBUFG |   0.000|
ram1_we_b       |   10.043(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b |   12.252(R)|clock_65mhz       |   0.000|
vga_out_green<0>|   11.887(R)|clock_65mhz       |   0.000|
vga_out_green<1>|   11.861(R)|clock_65mhz       |   0.000|
vga_out_green<2>|   11.882(R)|clock_65mhz       |   0.000|
vga_out_green<3>|   10.975(R)|clock_65mhz       |   0.000|
vga_out_green<4>|   11.615(R)|clock_65mhz       |   0.000|
vga_out_green<5>|   11.509(R)|clock_65mhz       |   0.000|
vga_out_green<6>|   12.015(R)|clock_65mhz       |   0.000|
vga_out_green<7>|   11.475(R)|clock_65mhz       |   0.000|
vga_out_hsync   |   12.655(R)|clock_65mhz       |   0.000|
vga_out_red<0>  |   12.889(R)|clock_65mhz       |   0.000|
vga_out_red<1>  |   12.825(R)|clock_65mhz       |   0.000|
vga_out_red<2>  |   13.203(R)|clock_65mhz       |   0.000|
vga_out_red<3>  |   13.284(R)|clock_65mhz       |   0.000|
vga_out_red<4>  |   13.671(R)|clock_65mhz       |   0.000|
vga_out_red<5>  |   13.291(R)|clock_65mhz       |   0.000|
vga_out_red<6>  |   13.573(R)|clock_65mhz       |   0.000|
vga_out_red<7>  |   13.500(R)|clock_65mhz       |   0.000|
vga_out_vsync   |   10.900(R)|clock_65mhz       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.633|         |    8.125|    3.283|
clock_27mhz    |    2.836|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    4.087|    3.344|         |         |
clock_27mhz    |   18.191|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |ram0_clk           |    8.490|
clock_27mhz    |ram1_clk           |   12.746|
clock_27mhz    |vga_out_pixel_clock|   11.447|
---------------+-------------------+---------+


Analysis completed Mon Dec  7 15:43:28 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 730 MB



