<pre>name: integers-sized
description: Integer literal constants
should_fail: 0
tags: 5.7.1
files: <a href="../../../tests/chapter-5/5.7.1--integers-sized.sv.html" target="file-frame">tests/chapter-5/5.7.1--integers-sized.sv</a>
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../tests/chapter-5/5.7.1--integers-sized.sv.html" target="file-frame">tests/chapter-5/5.7.1--integers-sized.sv</a>' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. <a href="../../../tests/chapter-5/5.7.1--integers-sized.sv.html" target="file-frame">tests/chapter-5/5.7.1--integers-sized.sv</a>:20)
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.
</pre>