// Seed: 1289774682
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    output tri   id_2
);
  assign id_2 = 1'b0;
  generate
    wire [1 : 1 'b0] id_4;
    for (id_5 = -1; id_1; id_5 = id_1 == id_5) begin : LABEL_0
      assign id_4 = id_4;
    end
  endgenerate
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4,
    output uwire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output wor id_10,
    input tri0 id_11,
    output wire id_12,
    output wire id_13,
    input wire id_14,
    input wire id_15,
    input tri0 id_16,
    output supply0 id_17
);
  assign id_1 = id_14;
  module_0 modCall_1 (
      id_12,
      id_16,
      id_17
  );
endmodule
