<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Rahul Bhatia - Resume</title>
    <style>
        @page {
            size: A4;
            margin: 0;
        }
        
        * {
            margin: 0;
            padding: 0;
            box-sizing: border-box;
        }
        
        body {
            font-family: 'Times New Roman', serif;
            font-size: 10pt;
            line-height: 1.3;
            color: #1f2937;
            background: white;
            padding: 0.5in 0.5in;
            max-width: 8.5in;
            margin: 0 auto;
        }
        
        .header {
            text-align: center;
            margin-bottom: 10px;
            padding-bottom: 5px;
        }
        
        .header h1 {
            font-size: 20pt;
            font-weight: bold;
            margin-bottom: 5px;
            letter-spacing: 0.5px;
            color: #1e40af;
        }
        
        .header .contact {
            font-size: 9pt;
            line-height: 1.4;
        }
        
        .header .contact a {
            color: #2563eb;
            text-decoration: none;
        }
        
        .header .contact a:hover {
            text-decoration: underline;
        }
        
        .section {
            margin-bottom: 12px;
        }
        
        .section-title {
            font-size: 11pt;
            font-weight: bold;
            text-transform: uppercase;
            border-bottom: 2px solid #2563eb;
            padding-bottom: 2px;
            margin-bottom: 6px;
            letter-spacing: 0.5px;
            color: #1e40af;
        }
        
        .job-header {
            display: flex;
            justify-content: space-between;
            margin-bottom: 2px;
        }
        
        .job-title {
            font-weight: bold;
            font-size: 10pt;
        }
        
        .job-date {
            font-style: italic;
            font-size: 9pt;
        }
        
        .company-location {
            font-style: italic;
            margin-bottom: 4px;
            font-size: 10pt;
        }
        
        .job-description {
            margin-left: 15px;
            margin-bottom: 8px;
        }
        
        .job-description ul {
            list-style-type: none;
            padding-left: 0;
        }
        
        .job-description li {
            margin-bottom: 3px;
            padding-left: 12px;
            position: relative;
        }
        
        .job-description li:before {
            content: "â€¢";
            position: absolute;
            left: 0;
        }
        
        .education-item {
            margin-bottom: 4px;
        }
        
        .degree {
            font-weight: bold;
        }
        
        .skills-content {
            line-height: 1.5;
        }
        
        .skill-category {
            margin-bottom: 4px;
        }
        
        .skill-category strong {
            font-weight: bold;
        }
        
        .impact {
            font-style: italic;
            margin-left: 15px;
            margin-top: 3px;
            margin-bottom: 6px;
        }
        
        .download-btn {
            position: fixed;
            top: 20px;
            right: 20px;
            background: #2563eb;
            color: white;
            border: none;
            padding: 12px 24px;
            border-radius: 6px;
            cursor: pointer;
            font-size: 14px;
            font-weight: 600;
            box-shadow: 0 2px 8px rgba(0,0,0,0.2);
            z-index: 1000;
            font-family: -apple-system, BlinkMacSystemFont, 'Segoe UI', sans-serif;
        }
        
        .download-btn:hover {
            background: #1d4ed8;
        }
        
        @media print {
            body {
                padding: 0;
            }
            .download-btn {
                display: none;
            }
        }
    </style>
</head>
<body>
    <button class="download-btn" onclick="downloadPDF()">ðŸ“¥ Download PDF</button>
    
    <div class="header">
        <h1>RAHUL BHATIA</h1>
        <div class="contact">
            Cambridge, UK | <a href="tel:+447717093534">+44 7717 093534</a> | <a href="mailto:rahul1990bhatia@gmail.com">rahul1990bhatia@gmail.com</a><br>
            <a href="https://linkedin.com/in/rahulbhatia1990" target="_blank">linkedin.com/in/rahulbhatia1990</a> | <a href="https://github.com/rahul1990bhatia" target="_blank">github.com/rahul1990bhatia</a>
        </div>
    </div>
    
    <div class="section">
        <div class="section-title">Professional Summary</div>
        <p>Principal Verification Architect with 12+ years of experience designing and scaling org-wide verification platforms across IP, subsystem, and SoC. Proven track record of establishing enterprise-scale verification architectures adopted across multiple teams, reducing verification turnaround time by ~50% and saving 20â€“30 person-weeks per design cycle. Deep expertise in specification-driven verification, UVM architecture, low-power and functional safety verification, post-silicon bring-up, and EDA automation. Active contributor to IEEE Accellera IP-XACT standards. Operates at the intersection of hardware verification, software infrastructure, and AI-augmented engineering, with a strong focus on leverage, correctness, and long-term scalability. Leads AI-first engineering initiatives, designing agent-based systems with governance frameworks to automate code reviews, quality enforcement, knowledge access, and workflow integration.</p>
    </div>
    
    <div class="section">
        <div class="section-title">Core Skills</div>
        <div class="skills-content">
            <div class="skill-category">
                <strong>Verification & SoC:</strong> SystemVerilog, UVM, Coverage-Driven Verification, IP/Subsystem/SoC Verification, ARM CPUs, AMBA Interconnects, Cache Coherency, UVM RAL, Register & Memory Maps
            </div>
            <div class="skill-category">
                <strong>Low-Power & Functional Safety:</strong> UPF/IEEE 1801, Power-Aware Verification, DVFS, Isolation, Retention, Power Sequencing, ISO 26262, ASIL-B, FMEDA, Fault Injection
            </div>
            <div class="skill-category">
                <strong>Software & Infrastructure:</strong> Python, C, Machine-Readable Specifications (JSON, YAML, XML), IP-XACT Standards, CI/CD, Automation-First Platform Design
            </div>
            <div class="skill-category">
                <strong>Standards & Leadership:</strong> IEEE Accellera IP-XACT, Verification Architecture & Technical Governance, Cross-team Design Reviews, Mentorship & Scaling
            </div>
            <div class="skill-category">
                <strong>AI-First Engineering:</strong> Agent-based, governed LLM integration for code/spec review, MCP-based knowledge access, and workflow automation
            </div>
        </div>
    </div>
    
    <div class="section">
        <div class="section-title">Professional Experience</div>
        
        <div class="job-header">
            <div class="job-title">Principal Verification Architect</div>
            <div class="job-date">Apr 2021 â€“ Present</div>
        </div>
        <div class="company-location">Arm â€” Cambridge, UK | Scope: IP â†’ Subsystem â†’ SoC | Org-scale Verification Infrastructure</div>
        <div class="impact"><strong>Impact:</strong> Changed how register verification is done across Arm (default platform); eliminated an entire class of integration and consistency failures; improved silicon readiness, predictability, and verification cost at org scale</div>
        <div class="job-description">
            <ul>
                <li>Defined and owned Arm's specification-driven verification architecture, establishing machine-readable specifications (JSON/YAML, IP-XACT) as single source of truth across IP, subsystem, and SoC teams</li>
                <li>Built and scaled verification platforms auto-generating UVM RAL models, testbench components, integration collateral, and CI pipelines directly from specifications</li>
                <li>Led Arm-wide migration from IP-XACT 2009 to IP-XACT 2014, standardizing integration flows and eliminating manual stitching across 50+ IP and SoC programs</li>
                <li>Scaled verification infrastructure to support IPs with 1000+ register nodes and large configuration spaces, enabling reuse across multiple product lines</li>
                <li>Designed Python-based automation and automated pipelines, reducing verification setup time from days to hours and improving regression reliability</li>
                <li>Served as verification architecture authority, influencing cross-team technical decisions, reviewing designs, and resolving integration bottlenecks</li>
                <li>Active contributor to IEEE Accellera IP-XACT, shaping standards direction and aligning internal practices with industry roadmaps</li>
                <li>Mentored senior engineers and tech leads, raising verification quality, consistency, and reuse without formal people management</li>
                <li>Pioneered AI-augmented verification workflows, designing LLM-ready, deterministic specifications to accelerate documentation, validation, and test generation</li>
                <li>Architected an AI-first, agent-based engineering platform integrating LLMs into verification workflows for code and specification review, rule-based quality enforcement, AI chat assistance, and automated Jira creation, with strong governance for correctness and traceability</li>
            </ul>
        </div>
        
        <div class="job-header">
            <div class="job-title">Senior SoC Verification Engineer</div>
            <div class="job-date">Mar 2019 â€“ Apr 2021</div>
        </div>
        <div class="company-location">Qualcomm â€” Noida, India</div>
        <div class="impact"><strong>Impact:</strong> Faster SoC debug, improved coverage closure, and smoother transition from simulation to silicon</div>
        <div class="job-description">
            <ul>
                <li>Owned full SoC bring-up and validation for advanced mobile and wearable SoCs across pre-silicon and post-silicon phases</li>
                <li>Led reset, clock, power sequencing, and boot-flow validation, diagnosing complex system-level issues</li>
                <li>Verified CPUs, interconnects, cache coherency, media IPs, and low-power scenarios including DVFS and power collapse</li>
                <li>Developed C-based bring-up and validation programs executed both in simulation and on real silicon during post-silicon debug</li>
                <li>Designed unified coverage aggregation system, consolidating data across tools and improving coverage visibility and closure efficiency by ~40%</li>
            </ul>
        </div>
        
        <div class="job-header">
            <div class="job-title">Lead Verification Engineer</div>
            <div class="job-date">Apr 2014 â€“ Mar 2019</div>
        </div>
        <div class="company-location">Cadence Design Systems â€” Noida, India</div>
        <div class="impact"><strong>Impact:</strong> Established production-ready verification methodologies for low-power and safety-critical designs</div>
        <div class="job-description">
            <ul>
                <li>Developed and validated low-power verification solutions using UPF/IEEE 1801 for IP- and SoC-level designs</li>
                <li>Supported customers in achieving ISO 26262 ASIL-B functional safety certification</li>
                <li>Validated functional safety flows including FMEDA, fault injection, and requirement traceability</li>
                <li>Worked closely with customers to deploy scalable verification methodologies in real production environments</li>
                <li>Delivered customer training sessions and technical talks on low-power and safety-critical verification</li>
            </ul>
        </div>
    </div>
    
    <div class="section">
        <div class="section-title">Education</div>
        <div class="education-item">
            <span class="degree">M.Tech, VLSI Design (Distinction)</span> â€” Centre for Development of Advanced Computing (CDAC), India
        </div>
        <div class="education-item">
            <span class="degree">B.Tech, Electronics & Communication Engineering (Distinction)</span> â€” Guru Gobind Singh Indraprastha University, India
        </div>
    </div>
    
    <div class="section">
        <div class="section-title">Awards & Certifications</div>
        <p><strong>Awards:</strong> Arm Quality Award (Verification Infrastructure Impact) â€¢ Qualcomm Best Solution Award (Automated Coverage Collection) â€¢ Cadence Best Poster Award (Functional Safety Verification)</p>
    </div>

    <script src="https://cdnjs.cloudflare.com/ajax/libs/html2pdf.js/0.10.1/html2pdf.bundle.min.js"></script>
    <script>
        function downloadPDF() {
            const button = document.querySelector('.download-btn');
            const originalText = button.textContent;
            button.textContent = 'â³ Generating PDF...';
            button.disabled = true;
            
            const element = document.body;
            const opt = {
                margin: 0.5,
                filename: 'Rahul_Bhatia_Resume.pdf',
                image: { type: 'jpeg', quality: 0.98 },
                html2canvas: { scale: 2, useCORS: true, letterRendering: true },
                jsPDF: { unit: 'in', format: 'letter', orientation: 'portrait' }
            };
            
            html2pdf().set(opt).from(element).save().then(() => {
                button.textContent = originalText;
                button.disabled = false;
            });
        }
    </script>
</body>
</html>
