<stg><name>entry_proc</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outFeatureList_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %outFeatureList_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %outFeatureList

]]></Node>
<StgValue><ssdm name="outFeatureList_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %outputNumList_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %outputNumList

]]></Node>
<StgValue><ssdm name="outputNumList_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="64">
<![CDATA[
entry:3 %muxLogicFIFOData_to_write_ln0 = muxlogic i64 %outFeatureList_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %outFeatureList_c, i64 %outFeatureList_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputNumList_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="64">
<![CDATA[
entry:6 %muxLogicFIFOData_to_write_ln0 = muxlogic i64 %outputNumList_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %outputNumList_c, i64 %outputNumList_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0">
<![CDATA[
entry:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="11" name="outputNumList" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="outputNumList"/></StgValue>
</port>
<port id="12" name="outputNumList_c" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="outputNumList_c"/></StgValue>
</port>
<port id="13" name="outFeatureList" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="outFeatureList"/></StgValue>
</port>
<port id="14" name="outFeatureList_c" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="outFeatureList_c"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="16" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="17" from="outFeatureList_c" to="specinterface_ln0" fromId="14" toId="2">
</dataflow>
<dataflow id="19" from="ap_fifo_str" to="specinterface_ln0" fromId="18" toId="2">
</dataflow>
<dataflow id="21" from="StgValue_20" to="specinterface_ln0" fromId="20" toId="2">
</dataflow>
<dataflow id="22" from="StgValue_20" to="specinterface_ln0" fromId="20" toId="2">
</dataflow>
<dataflow id="24" from="p_str" to="specinterface_ln0" fromId="23" toId="2">
</dataflow>
<dataflow id="25" from="StgValue_20" to="specinterface_ln0" fromId="20" toId="2">
</dataflow>
<dataflow id="26" from="StgValue_20" to="specinterface_ln0" fromId="20" toId="2">
</dataflow>
<dataflow id="27" from="p_str" to="specinterface_ln0" fromId="23" toId="2">
</dataflow>
<dataflow id="28" from="p_str" to="specinterface_ln0" fromId="23" toId="2">
</dataflow>
<dataflow id="29" from="p_str" to="specinterface_ln0" fromId="23" toId="2">
</dataflow>
<dataflow id="31" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="2">
</dataflow>
<dataflow id="32" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="2">
</dataflow>
<dataflow id="34" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="2">
</dataflow>
<dataflow id="35" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="2">
</dataflow>
<dataflow id="36" from="p_str" to="specinterface_ln0" fromId="23" toId="2">
</dataflow>
<dataflow id="38" from="ScalarProp_str" to="specinterface_ln0" fromId="37" toId="2">
</dataflow>
<dataflow id="40" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="2">
</dataflow>
<dataflow id="41" from="StgValue_20" to="specinterface_ln0" fromId="20" toId="2">
</dataflow>
<dataflow id="42" from="StgValue_20" to="specinterface_ln0" fromId="20" toId="2">
</dataflow>
<dataflow id="44" from="_ssdm_op_Read.ap_auto.i64" to="outFeatureList_read" fromId="43" toId="3">
</dataflow>
<dataflow id="45" from="outFeatureList" to="outFeatureList_read" fromId="13" toId="3">
</dataflow>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i64" to="outputNumList_read" fromId="43" toId="4">
</dataflow>
<dataflow id="47" from="outputNumList" to="outputNumList_read" fromId="11" toId="4">
</dataflow>
<dataflow id="48" from="outFeatureList_read" to="muxLogicFIFOData_to_write_ln0" fromId="3" toId="5">
</dataflow>
<dataflow id="50" from="_ssdm_op_Write.ap_fifo.i64P0A" to="write_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="outFeatureList_c" to="write_ln0" fromId="14" toId="6">
</dataflow>
<dataflow id="52" from="outFeatureList_read" to="write_ln0" fromId="3" toId="6">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="15" toId="7">
</dataflow>
<dataflow id="54" from="outputNumList_c" to="specinterface_ln0" fromId="12" toId="7">
</dataflow>
<dataflow id="55" from="ap_fifo_str" to="specinterface_ln0" fromId="18" toId="7">
</dataflow>
<dataflow id="56" from="StgValue_20" to="specinterface_ln0" fromId="20" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_20" to="specinterface_ln0" fromId="20" toId="7">
</dataflow>
<dataflow id="58" from="p_str" to="specinterface_ln0" fromId="23" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_20" to="specinterface_ln0" fromId="20" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_20" to="specinterface_ln0" fromId="20" toId="7">
</dataflow>
<dataflow id="61" from="p_str" to="specinterface_ln0" fromId="23" toId="7">
</dataflow>
<dataflow id="62" from="p_str" to="specinterface_ln0" fromId="23" toId="7">
</dataflow>
<dataflow id="63" from="p_str" to="specinterface_ln0" fromId="23" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="7">
</dataflow>
<dataflow id="68" from="p_str" to="specinterface_ln0" fromId="23" toId="7">
</dataflow>
<dataflow id="69" from="ScalarProp_str" to="specinterface_ln0" fromId="37" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_20" to="specinterface_ln0" fromId="20" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_20" to="specinterface_ln0" fromId="20" toId="7">
</dataflow>
<dataflow id="73" from="outputNumList_read" to="muxLogicFIFOData_to_write_ln0" fromId="4" toId="8">
</dataflow>
<dataflow id="74" from="_ssdm_op_Write.ap_fifo.i64P0A" to="write_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="75" from="outputNumList_c" to="write_ln0" fromId="12" toId="9">
</dataflow>
<dataflow id="76" from="outputNumList_read" to="write_ln0" fromId="4" toId="9">
</dataflow>
</dataflows>


</stg>
