
///////////////////////////////////
// Efinity Synthesis Started 
// Nov 01, 2024 21:24:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4403)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4761)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4762)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:493)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5484)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5484)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5689)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100100)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4838)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100101)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4580)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4530)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5490)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5491)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5701)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[36]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4593)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4872)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4873)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3043, ed: 11304, lv: 6, pw: 4816.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1914 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	1754
[EFX-0000 INFO] EFX_FF          : 	1062
[EFX-0000 INFO] EFX_RAM_5K      : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 01, 2024 21:25:32
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1566, ed: 4959, lv: 7, pw: 6874.87
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 654 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 643 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 475 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 295 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 33 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	390
[EFX-0000 INFO] EFX_LUT4        : 	3278
[EFX-0000 INFO] EFX_FF          : 	1969
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 01, 2024 22:41:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4440)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4798)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4799)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:123)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:157)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:530)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:231)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5521)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5521)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5726)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100011)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4875)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100100)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4617)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4567)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:440)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:455)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top(INPUT_PIPE_STAGES=1,UUID=128'b10000101110111100001000010101000011110110101010101001001100101001011010100011101010101010011111010011011101001110100011000100000,PROBE0_TYPE=1)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:530)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5726)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4875)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4617)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:440)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:455)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:309)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:99)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:136)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5528)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5738)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:455)
[EFX-0200 WARNING] Removing redundant signal : din[35]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4630)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4910)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1063)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1066)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1070)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1081)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:3493)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:3493)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:3493)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:3493)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5738)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:455)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4630)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4910)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1063)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:99)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100100)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(INPUT_PIPE_STAGES=1,UUID=128'b10000101110111100001000010101000011110110101010101001001100101001011010100011101010101010011111010011011101001110100011000100000,PROBE0_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(INPUT_PIPE_STAGES=1,UUID=128'b10000101110111100001000010101000011110110101010101001001100101001011010100011101010101010011111010011011101001110100011000100000,PROBE0_TYPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4384, ed: 13929, lv: 7, pw: 6534.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 22s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2432 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 409 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 126 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	172
[EFX-0000 INFO] EFX_LUT4        : 	3012
[EFX-0000 INFO] EFX_FF          : 	1652
[EFX-0000 INFO] EFX_RAM_5K      : 	9
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 01, 2024 22:42:03
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1557, ed: 4961, lv: 7, pw: 8883.09
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1143 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 631 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 588 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 295 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 33 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	476
[EFX-0000 INFO] EFX_LUT4        : 	4530
[EFX-0000 INFO] EFX_FF          : 	2552
[EFX-0000 INFO] EFX_RAM_5K      : 	23
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 01, 2024 22:47:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4403)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4761)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4762)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:493)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5484)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5484)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5689)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100100,DATA_DEPTH=2048)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4838)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4580)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4530)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5490)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5491)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:5701)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[36]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4593)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4872)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:4873)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/a241033/Efinity/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100,DATA_DEPTH=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100,DATA_DEPTH=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3052, ed: 10164, lv: 7, pw: 4817.23
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1914 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 429 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	1751
[EFX-0000 INFO] EFX_FF          : 	1071
[EFX-0000 INFO] EFX_RAM_5K      : 	19
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 01, 2024 22:48:06
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (C:\Users\Landon\Desktop\VF-T35F324_HDK_Info_V2.0\VF-T35F324_HDK_Info_V2.0\07-2_FPGA_Examples_Image_V1.1\01_T35_OV5640_HDMI_Display\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1579, ed: 5034, lv: 7, pw: 6917.97
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 890 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 656 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 295 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 33 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 8 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	397
[EFX-0000 INFO] EFX_LUT4        : 	3295
[EFX-0000 INFO] EFX_FF          : 	1981
[EFX-0000 INFO] EFX_RAM_5K      : 	33
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 04, 2024 17:07:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4403)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4761)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4762)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:493)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5484)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5484)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5689)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100100,DATA_DEPTH=2048)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4838)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4580)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4530)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5490)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5491)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5701)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[36]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4593)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4872)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4873)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100,DATA_DEPTH=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100,DATA_DEPTH=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3052, ed: 10725, lv: 7, pw: 4764.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 19s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1914 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 429 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	1756
[EFX-0000 INFO] EFX_FF          : 	1071
[EFX-0000 INFO] EFX_RAM_5K      : 	19
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 04, 2024 17:07:45
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (D:\code\learning\24110401\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1441, ed: 4616, lv: 6, pw: 6611.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 890 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 656 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 255 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 27 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	328
[EFX-0000 INFO] EFX_LUT4        : 	2914
[EFX-0000 INFO] EFX_FF          : 	1662
[EFX-0000 INFO] EFX_RAM_5K      : 	26
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 04, 2024 17:26:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4403)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4761)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4762)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:493)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5484)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5484)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5689)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100100,DATA_DEPTH=2048)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4838)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4580)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4530)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5490)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5491)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5701)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[36]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4593)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4872)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4873)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100,DATA_DEPTH=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100,DATA_DEPTH=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3071, ed: 9543, lv: 7, pw: 4675.47
[EFX-0000 INFO] ... LUT mapping end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1914 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 429 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	1763
[EFX-0000 INFO] EFX_FF          : 	1071
[EFX-0000 INFO] EFX_RAM_5K      : 	19
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 04, 2024 17:27:18
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (D:\code\learning\24110401\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1522, ed: 4812, lv: 9, pw: 6864.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 890 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 656 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 292 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 33 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	403
[EFX-0000 INFO] EFX_LUT4        : 	3243
[EFX-0000 INFO] EFX_FF          : 	1965
[EFX-0000 INFO] EFX_RAM_5K      : 	33
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 04, 2024 18:37:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4403)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4761)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4762)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:493)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5484)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5484)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5689)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100100,DATA_DEPTH=2048)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4838)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4580)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4530)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5490)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5491)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:5701)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[36]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4593)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4872)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:4873)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/24110401/Efinity/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101,ADDR_WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100,DATA_DEPTH=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100,DATA_DEPTH=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3066, ed: 10417, lv: 7, pw: 4817.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1914 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 429 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	1763
[EFX-0000 INFO] EFX_FF          : 	1071
[EFX-0000 INFO] EFX_RAM_5K      : 	19
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 04, 2024 18:38:27
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (D:\code\learning\24110401\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (D:\code\learning\24110401\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\code\learning\24110401\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (D:\code\learning\24110401\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1487, ed: 4744, lv: 6, pw: 6809.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 890 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 656 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 265 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	379
[EFX-0000 INFO] EFX_LUT4        : 	3205
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	1925
[EFX-0000 INFO] EFX_RAM_5K      : 	33
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 12:10:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:4423)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:4781)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:4782)
[EFX-0011 VERI-WARNING] port 'probe10' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:140)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:513)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:214)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:5504)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:5504)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:5504)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:5504)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010,PIPE=1)' (VERI-1018) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:5709)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010100001,DATA_DEPTH=2048)' (VERI-1018) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:4858)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010100010,ADDR_WIDTH=11)' (VERI-1018) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:4600)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:4550)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010100010,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:423)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:438)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:292)
[EFX-0011 VERI-WARNING] input port 'probe10[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:110)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:5510)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:5511)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:5721)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:438)
[EFX-0200 WARNING] Removing redundant signal : din[161]. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:4613)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:4892)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:4893)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:1046)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:1049)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:1053)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:3476)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (D:/code/learning/a241110/Efinity/work_dbg/debug_top.v:110)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010100010,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010100010,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010100010,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010100010,ADDR_WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010100001,DATA_DEPTH=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010100001,DATA_DEPTH=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5156, ed: 15739, lv: 7, pw: 8554.56
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 3224 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1343 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	2799
[EFX-0000 INFO] EFX_FF          : 	2258
[EFX-0000 INFO] EFX_RAM_5K      : 	81
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 12:11:21
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (D:\code\learning\a241110\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (D:\code\learning\a241110\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\code\learning\a241110\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\code\learning\a241110\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\code\learning\a241110\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\code\learning\a241110\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\code\learning\a241110\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\code\learning\a241110\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\code\learning\a241110\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (D:\code\learning\a241110\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (D:\code\learning\a241110\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (D:\code\learning\a241110\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (D:\code\learning\a241110\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (D:\code\learning\a241110\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (D:\code\learning\a241110\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (D:\code\learning\a241110\Source\T35_Sensor_DDR3_LCD_Test.v:461)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4694, ed: 15772, lv: 129, pw: 15382.69
[EFX-0000 INFO] ... LUT mapping end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 1738 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 929 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 475 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1553
[EFX-0000 INFO] EFX_LUT4        : 	7460
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	3249
[EFX-0000 INFO] EFX_RAM_5K      : 	95
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:14:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4423)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4781)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4782)
[EFX-0011 VERI-WARNING] port 'probe10' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:140)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:513)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:214)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5504)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5504)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5504)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5504)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5709)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010100001,DATA_DEPTH=2048)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4858)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010100010,ADDR_WIDTH=11)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4600)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4550)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010100010,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:423)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:438)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:292)
[EFX-0011 VERI-WARNING] input port 'probe10[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:110)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5510)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5511)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5721)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:438)
[EFX-0200 WARNING] Removing redundant signal : din[161]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4613)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4892)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4893)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1046)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1049)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1053)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3476)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:110)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010100010,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010100010,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010100010,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010100010,ADDR_WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010100001,DATA_DEPTH=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010100001,DATA_DEPTH=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5113, ed: 17882, lv: 6, pw: 8663.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 3224 loads will be considered for retiming optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:15:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4444)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4802)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4803)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:127)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:161)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:235)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=32)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=5)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=5,CELL_ADDR_WIDTH=6)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4571)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=5,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top(DATA_DEPTH=32,INPUT_PIPE_STAGES=1,UUID=128'b010100000010100001101000000101000001010100001000010000101111000011000111011011001111100110110101110111100001111010001000001,PROBE0_TYPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=32)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=5)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=5,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:313)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:140)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5531)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5532)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[18]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1067)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1070)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1074)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1085)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=5,CELL_ADDR_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=5,CELL_ADDR_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=5,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=5,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=5,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=5,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=32,INPUT_PIPE_STAGES=1,UUID=128'b010100000010100001101000000101000001010100001000010000101111000011000111011011001111100110110101110111100001111010001000001,PROBE0_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=32,INPUT_PIPE_STAGES=1,UUID=128'b010100000010100001101000000101000001010100001000010000101111000011000111011011001111100110110101110111100001111010001000001,PROBE0_TYPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram' (64 bits) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459) because size is too small (<=64)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4459, ed: 14273, lv: 7, pw: 6450.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2694 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 236 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 152 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	94
[EFX-0000 INFO] EFX_LUT4        : 	2765
[EFX-0000 INFO] EFX_FF          : 	1464
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:16:30
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (D:\code\learning\a241111\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4895, ed: 16512, lv: 126, pw: 14745.77
[EFX-0000 INFO] ... LUT mapping end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1092 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 673 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 475 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1461
[EFX-0000 INFO] EFX_LUT4        : 	7339
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	2650
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:18:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4444)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4802)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4803)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:127)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:161)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:235)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=32)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=5)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=5,CELL_ADDR_WIDTH=6)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4571)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=5,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top(DATA_DEPTH=32,INPUT_PIPE_STAGES=1,UUID=128'b11010010001110111010100000111101101100101010101101000101100110101011001010001111100111000100001101100011010001111100111101101100,PROBE0_TYPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=32)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=5)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=5,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:313)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:140)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5531)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5532)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[18]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1067)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1070)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1074)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1085)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=5,CELL_ADDR_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=5,CELL_ADDR_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=5,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=5,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=5,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=5,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=32,INPUT_PIPE_STAGES=1,UUID=128'b11010010001110111010100000111101101100101010101101000101100110101011001010001111100111000100001101100011010001111100111101101100,PROBE0_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=32,INPUT_PIPE_STAGES=1,UUID=128'b11010010001110111010100000111101101100101010101101000101100110101011001010001111100111000100001101100011010001111100111101101100,PROBE0_TYPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram' (64 bits) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459) because size is too small (<=64)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4493, ed: 14354, lv: 7, pw: 6467.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2694 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 236 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 152 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	94
[EFX-0000 INFO] EFX_LUT4        : 	2790
[EFX-0000 INFO] EFX_FF          : 	1464
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:19:36
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (D:\code\learning\a241111\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4739, ed: 15979, lv: 129, pw: 14611.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1092 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 673 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 475 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1461
[EFX-0000 INFO] EFX_LUT4        : 	7213
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	2585
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:23:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4444)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4802)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4803)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:127)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:161)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:235)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4571)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b11101100011001110101011000010111100011111101000101000110001110101001100000010011001010100010010100010110010101110100011001111100,PROBE0_TYPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:313)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:140)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5531)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5532)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[18]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1067)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1070)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1074)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1085)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b11101100011001110101011000010111100011111101000101000110001110101001100000010011001010100010010100010110010101110100011001111100,PROBE0_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b11101100011001110101011000010111100011111101000101000110001110101001100000010011001010100010010100010110010101110100011001111100,PROBE0_TYPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4432, ed: 14076, lv: 7, pw: 6482.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2694 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 110 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	144
[EFX-0000 INFO] EFX_LUT4        : 	2761
[EFX-0000 INFO] EFX_FF          : 	1452
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:23:57
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (D:\code\learning\a241111\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4841, ed: 16228, lv: 129, pw: 14751.81
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1104 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 694 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 475 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 128 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1511
[EFX-0000 INFO] EFX_LUT4        : 	7286
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	2573
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:27:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4444)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4802)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4803)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:127)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:161)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:235)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4571)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b010001111110011011110110100010110001011100110001001001001011101001010101101101010010111100101100111000011100011011100000110001,PROBE0_TYPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:313)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:140)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5531)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5532)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[18]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1067)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1070)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1074)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1085)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b010001111110011011110110100010110001011100110001001001001011101001010101101101010010111100101100111000011100011011100000110001,PROBE0_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b010001111110011011110110100010110001011100110001001001001011101001010101101101010010111100101100111000011100011011100000110001,PROBE0_TYPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4472, ed: 14162, lv: 6, pw: 6527.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2694 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 110 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	144
[EFX-0000 INFO] EFX_LUT4        : 	2786
[EFX-0000 INFO] EFX_FF          : 	1452
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:28:08
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (D:\code\learning\a241111\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4831, ed: 16278, lv: 128, pw: 14808.47
[EFX-0000 INFO] ... LUT mapping end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1104 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 694 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 475 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 128 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1511
[EFX-0000 INFO] EFX_LUT4        : 	7293
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	2576
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:42:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4444)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4802)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4803)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:127)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:161)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:235)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4571)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b11001110111001011101101110110101111000111110101101000101101101111010010001010000111111000011000000001101010101101101100101000010,PROBE0_TYPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:313)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:140)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5531)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5532)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[18]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1067)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1070)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1074)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1085)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b11001110111001011101101110110101111000111110101101000101101101111010010001010000111111000011000000001101010101101101100101000010,PROBE0_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b11001110111001011101101110110101111000111110101101000101101101111010010001010000111111000011000000001101010101101101100101000010,PROBE0_TYPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4500, ed: 14314, lv: 6, pw: 6462.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2694 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 110 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	144
[EFX-0000 INFO] EFX_LUT4        : 	2821
[EFX-0000 INFO] EFX_FF          : 	1452
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:43:13
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (D:\code\learning\a241111\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4832, ed: 16236, lv: 128, pw: 14802.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1104 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 694 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 475 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 128 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 8 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1511
[EFX-0000 INFO] EFX_LUT4        : 	7347
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	2641
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:50:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4444)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4802)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4803)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:127)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:161)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:235)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4571)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b01100110111010011111001110011111011010100000101001011111000011011010001100001000011110000010000111100110100001111010000110000,PROBE0_TYPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:313)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:140)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5531)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5532)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[18]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1067)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1070)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1074)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1085)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b01100110111010011111001110011111011010100000101001011111000011011010001100001000011110000010000111100110100001111010000110000,PROBE0_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b01100110111010011111001110011111011010100000101001011111000011011010001100001000011110000010000111100110100001111010000110000,PROBE0_TYPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4495, ed: 14258, lv: 6, pw: 6550.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2694 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 110 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	144
[EFX-0000 INFO] EFX_LUT4        : 	2811
[EFX-0000 INFO] EFX_FF          : 	1452
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:50:56
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led_data[7]' wire 'led_data[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'led_data[6]' wire 'led_data[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'led_data[5]' wire 'led_data[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'led_data[4]' wire 'led_data[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'led_data[3]' wire 'led_data[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'led_data[2]' wire 'led_data[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'led_data[1]' wire 'led_data[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'led_data[0]' wire 'led_data[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'zone_bit0' wire 'zone_bit0' is not driven.
[EFX-0256 WARNING] The primary output port 'zone_bit1' wire 'zone_bit1' is not driven.
[EFX-0256 WARNING] The primary output port 'zone_bit2' wire 'zone_bit2' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (D:\code\learning\a241111\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4841, ed: 16295, lv: 128, pw: 14715.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1104 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 658 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 475 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 128 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1511
[EFX-0000 INFO] EFX_LUT4        : 	7333
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	2616
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:55:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4444)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4802)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4803)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:127)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:161)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:235)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4571)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b01011101010101001111001101000010111110000010100101000010111001011010000001000000010010010111001111000101001010111001111110110000,PROBE0_TYPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:313)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:140)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5531)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5532)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[18]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1067)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1070)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1074)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1085)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b01011101010101001111001101000010111110000010100101000010111001011010000001000000010010010111001111000101001010111001111110110000,PROBE0_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b01011101010101001111001101000010111110000010100101000010111001011010000001000000010010010111001111000101001010111001111110110000,PROBE0_TYPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4429, ed: 14066, lv: 7, pw: 6464.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2694 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 110 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	144
[EFX-0000 INFO] EFX_LUT4        : 	2753
[EFX-0000 INFO] EFX_FF          : 	1452
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 10:56:04
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 11:54:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4444)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4802)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4803)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:127)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:161)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:235)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4571)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b10101110001011001100010110110010101101111001101101001101111010111010100010101111100001011111111011110011100010110011100101000100,PROBE0_TYPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:313)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:140)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5531)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5532)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[18]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1067)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1070)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1074)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1085)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b10101110001011001100010110110010101101111001101101001101111010111010100010101111100001011111111011110011100010110011100101000100,PROBE0_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b10101110001011001100010110110010101101111001101101001101111010111010100010101111100001011111111011110011100010110011100101000100,PROBE0_TYPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4472, ed: 14149, lv: 6, pw: 6470.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2694 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 110 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	144
[EFX-0000 INFO] EFX_LUT4        : 	2790
[EFX-0000 INFO] EFX_FF          : 	1452
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 11:55:01
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (D:\code\learning\a241111\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4882, ed: 16463, lv: 127, pw: 14868.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1104 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 694 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 475 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 128 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1511
[EFX-0000 INFO] EFX_LUT4        : 	7342
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	2606
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 14:44:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4444)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4802)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4803)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:127)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:161)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:235)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5525)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4571)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b10101001111100010111110001011110000100101010100001001010001000101011010011000001101110000101010101101100011100110010111100110110,PROBE0_TYPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5730)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4879)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4621)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:444)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:313)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:140)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5531)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5532)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[18]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1067)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1070)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1074)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1085)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3497)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5742)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:459)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4634)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4913)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4914)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:102)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010010,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b10101001111100010111110001011110000100101010100001001010001000101011010011000001101110000101010101101100011100110010111100110110,PROBE0_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(DATA_DEPTH=256,INPUT_PIPE_STAGES=1,UUID=128'b10101001111100010111110001011110000100101010100001001010001000101011010011000001101110000101010101101100011100110010111100110110,PROBE0_TYPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4523, ed: 14340, lv: 6, pw: 6542.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2694 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 110 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	144
[EFX-0000 INFO] EFX_LUT4        : 	2840
[EFX-0000 INFO] EFX_FF          : 	1452
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 14:44:48
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (D:\code\learning\a241111\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4851, ed: 16304, lv: 129, pw: 14814.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1104 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 702 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 475 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 128 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1511
[EFX-0000 INFO] EFX_LUT4        : 	7309
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	2577
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 15:09:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4415)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4773)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4774)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:132)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:505)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:206)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5701)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100111,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4850)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0101000,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4592)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4542)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:415)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:430)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:284)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:104)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5502)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5503)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:5713)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:430)
[EFX-0200 WARNING] Removing redundant signal : din[39]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4605)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4884)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:4885)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1038)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1045)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:1056)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (D:/code/learning/a241111/Efinity/work_dbg/debug_top.v:104)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0101000,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0101000,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100111,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100111,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3841, ed: 13080, lv: 6, pw: 5876.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2700 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 438 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	72
[EFX-0000 INFO] EFX_LUT4        : 	1763
[EFX-0000 INFO] EFX_FF          : 	1092
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 15:10:10
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (D:\code\learning\a241111\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (D:\code\learning\a241111\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\code\learning\a241111\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (D:\code\learning\a241111\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4787, ed: 16014, lv: 129, pw: 13154.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 881 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 665 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 475 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1532
[EFX-0000 INFO] EFX_LUT4        : 	6471
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	2250
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 18:31:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:4415)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:4773)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:4774)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:132)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:505)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:206)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1)' (VERI-1018) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:5701)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100111,DATA_DEPTH=256)' (VERI-1018) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:4850)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0101000,ADDR_WIDTH=8)' (VERI-1018) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:4592)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)' (VERI-1018) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:4542)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:415)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:430)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:284)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:104)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:5502)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:5503)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:5713)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:430)
[EFX-0200 WARNING] Removing redundant signal : din[39]. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:4605)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:4884)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:4885)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:1038)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:1045)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:1056)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (D:/code/learning/a241111_03/Efinity/work_dbg/debug_top.v:104)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0101000,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0101000,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100111,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100111,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3855, ed: 11931, lv: 6, pw: 5848.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2700 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 438 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	72
[EFX-0000 INFO] EFX_LUT4        : 	1756
[EFX-0000 INFO] EFX_FF          : 	1092
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 18:31:41
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[6]' wire 'lvds_tx_clk_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[5]' wire 'lvds_tx_clk_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[4]' wire 'lvds_tx_clk_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[3]' wire 'lvds_tx_clk_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[2]' wire 'lvds_tx_clk_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[1]' wire 'lvds_tx_clk_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx_clk_DATA[0]' wire 'lvds_tx_clk_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[6]' wire 'lvds_tx0_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[5]' wire 'lvds_tx0_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[4]' wire 'lvds_tx0_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[3]' wire 'lvds_tx0_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[2]' wire 'lvds_tx0_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[1]' wire 'lvds_tx0_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx0_DATA[0]' wire 'lvds_tx0_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[6]' wire 'lvds_tx1_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[5]' wire 'lvds_tx1_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[4]' wire 'lvds_tx1_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[3]' wire 'lvds_tx1_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[2]' wire 'lvds_tx1_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[1]' wire 'lvds_tx1_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx1_DATA[0]' wire 'lvds_tx1_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[6]' wire 'lvds_tx2_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[5]' wire 'lvds_tx2_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[4]' wire 'lvds_tx2_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[3]' wire 'lvds_tx2_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[2]' wire 'lvds_tx2_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[1]' wire 'lvds_tx2_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx2_DATA[0]' wire 'lvds_tx2_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[6]' wire 'lvds_tx3_DATA[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[5]' wire 'lvds_tx3_DATA[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[4]' wire 'lvds_tx3_DATA[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[3]' wire 'lvds_tx3_DATA[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[2]' wire 'lvds_tx3_DATA[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[1]' wire 'lvds_tx3_DATA[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_tx3_DATA[0]' wire 'lvds_tx3_DATA[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_o' wire 'mipi0_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_scl_oe' wire 'mipi0_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_o' wire 'mipi0_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi0_sda_oe' wire 'mipi0_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_o' wire 'mipi1_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_scl_oe' wire 'mipi1_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_o' wire 'mipi1_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi1_sda_oe' wire 'mipi1_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_RSTN_o' wire 'mipi_rx_0_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_DPHY_RSTN_o' wire 'mipi_rx_0_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[3]' wire 'mipi_rx_0_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[2]' wire 'mipi_rx_0_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[1]' wire 'mipi_rx_0_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_VC_ENA_o[0]' wire 'mipi_rx_0_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[1]' wire 'mipi_rx_0_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_LANES_o[0]' wire 'mipi_rx_0_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_RSTN_o' wire 'mipi_rx_1_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_DPHY_RSTN_o' wire 'mipi_rx_1_DPHY_RSTN_o' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[3]' wire 'mipi_rx_1_VC_ENA_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[2]' wire 'mipi_rx_1_VC_ENA_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[1]' wire 'mipi_rx_1_VC_ENA_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_VC_ENA_o[0]' wire 'mipi_rx_1_VC_ENA_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[1]' wire 'mipi_rx_1_LANES_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_LANES_o[0]' wire 'mipi_rx_1_LANES_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_0_CLEAR' wire 'mipi_rx_0_CLEAR' is not driven.
[EFX-0256 WARNING] The primary output port 'mipi_rx_1_CLEAR' wire 'mipi_rx_1_CLEAR' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[15]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[14]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[13]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[12]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[11]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[10]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[9]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[8]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[7]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[6]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[5]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[4]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[3]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[2]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[1]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : i2c_rdata[0]. (D:\code\learning\a241111_03\Source\cmos_i2c\i2c_timing_ctrl_16bit.v:54)
[EFX-0200 WARNING] Removing redundant signal : LUT_INDEX[8]. (D:\code\learning\a241111_03\Source\cmos_i2c\I2C_OV5640_1280720_Config.v:24)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\code\learning\a241111_03\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\code\learning\a241111_03\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:314)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\code\learning\a241111_03\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\code\learning\a241111_03\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:315)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\code\learning\a241111_03\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\code\learning\a241111_03\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\code\learning\a241111_03\Efinity\ip\W0_FIFO_128\W0_FIFO_128.v:90)
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_0' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_1' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[0]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[2]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (data_island_data[3]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[1]=0).
[EFX-0266 WARNING] Module Instance 'enc_2' input pin tied to constant (mode[2]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[24]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[25]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[26]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[27]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[28]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[29]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[30]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16bit' input pin tied to constant (i2c_config_data[31]=0).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (rst_n=1).
[EFX-0266 WARNING] Module Instance 'u_Sensor_Image_XYCrop_0' input pin tied to constant (image_in_de=1).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[0]=0).
[EFX-0266 WARNING] Module Instance 'u_axi4_ctrl_0' input pin tied to constant (axi_bresp[1]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[31]'. (D:\code\learning\a241111_03\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[30]'. (D:\code\learning\a241111_03\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[29]'. (D:\code\learning\a241111_03\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[28]'. (D:\code\learning\a241111_03\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[27]'. (D:\code\learning\a241111_03\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[26]'. (D:\code\learning\a241111_03\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_axi4_ctrl_0.axi_base_0[25]'. (D:\code\learning\a241111_03\Source\T35_Sensor_DDR3_LCD_Test.v:467)
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (oe_i=1).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[0]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[1]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[2]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (bitflip_i[3]=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst=0).
[EFX-0266 WARNING] Module Instance 'u_rgb2dvi' input pin tied to constant (aRst_n=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'LUT_DATA' select size : 8 output width: 24
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_OV5640_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_HSIZE_SOURCE=2560,IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=2560,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_95b849c1c5ec4e2aba72f8bacae65a8f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=256,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_95b849c1c5ec4e2aba72f8bacae65a8f(STAGE=3,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_95b849c1c5ec4e2aba72f8bacae65a8f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_95b849c1c5ec4e2aba72f8bacae65a8f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_RD_END_ADDR=1843200,C_W_WIDTH=8,C_R_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "black_pixel_avg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "zone_identifier" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "state_machine" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4957, ed: 16629, lv: 128, pw: 13340.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'hdmi_clk1x_i' with 884 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 665 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'Axi0Clk' with 475 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'cmos_pclk' with 235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_clk2x_i' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 8 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1532
[EFX-0000 INFO] EFX_LUT4        : 	6682
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	2344
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 
