{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737916737187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737916737195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 19:38:56 2025 " "Processing started: Sun Jan 26 19:38:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737916737195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737916737195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Packet_to_cell_converter -c Packet_to_cell_converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Packet_to_cell_converter -c Packet_to_cell_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737916737195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737916738335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737916738335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_packet_to_cell_backpressure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_packet_to_cell_backpressure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_packet_to_cell_backpressure-behavior " "Found design unit 1: tb_packet_to_cell_backpressure-behavior" {  } { { "tb_packet_to_cell_backpressure.vhd" "" { Text "C:/Users/Muhamed/Desktop/Quartus files/Quartus_projects/Avalon_packet_to_cell_converter/tb_packet_to_cell_backpressure.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737916762076 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_packet_to_cell_backpressure " "Found entity 1: tb_packet_to_cell_backpressure" {  } { { "tb_packet_to_cell_backpressure.vhd" "" { Text "C:/Users/Muhamed/Desktop/Quartus files/Quartus_projects/Avalon_packet_to_cell_converter/tb_packet_to_cell_backpressure.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737916762076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737916762076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_packet_to_cell_zero_padding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_packet_to_cell_zero_padding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_packet_to_cell_zero_padding-behavior " "Found design unit 1: tb_packet_to_cell_zero_padding-behavior" {  } { { "tb_packet_to_cell_zero_padding.vhd" "" { Text "C:/Users/Muhamed/Desktop/Quartus files/Quartus_projects/Avalon_packet_to_cell_converter/tb_packet_to_cell_zero_padding.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737916762082 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_packet_to_cell_zero_padding " "Found entity 1: tb_packet_to_cell_zero_padding" {  } { { "tb_packet_to_cell_zero_padding.vhd" "" { Text "C:/Users/Muhamed/Desktop/Quartus files/Quartus_projects/Avalon_packet_to_cell_converter/tb_packet_to_cell_zero_padding.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737916762082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737916762082 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" packet_to_cell_converter.vhd(111) " "VHDL syntax error at packet_to_cell_converter.vhd(111) near text \"if\";  expecting \"case\"" {  } { { "packet_to_cell_converter.vhd" "" { Text "C:/Users/Muhamed/Desktop/Quartus files/Quartus_projects/Avalon_packet_to_cell_converter/packet_to_cell_converter.vhd" 111 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737916762090 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" packet_to_cell_converter.vhd(149) " "VHDL syntax error at packet_to_cell_converter.vhd(149) near text \"if\";  expecting \"case\"" {  } { { "packet_to_cell_converter.vhd" "" { Text "C:/Users/Muhamed/Desktop/Quartus files/Quartus_projects/Avalon_packet_to_cell_converter/packet_to_cell_converter.vhd" 149 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737916762092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packet_to_cell_converter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file packet_to_cell_converter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737916762092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_packet_to_cell_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_packet_to_cell_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 packet_to_cell_tb-behavior " "Found design unit 1: packet_to_cell_tb-behavior" {  } { { "tb_packet_to_cell_converter.vhd" "" { Text "C:/Users/Muhamed/Desktop/Quartus files/Quartus_projects/Avalon_packet_to_cell_converter/tb_packet_to_cell_converter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737916762102 ""} { "Info" "ISGN_ENTITY_NAME" "1 packet_to_cell_tb " "Found entity 1: packet_to_cell_tb" {  } { { "tb_packet_to_cell_converter.vhd" "" { Text "C:/Users/Muhamed/Desktop/Quartus files/Quartus_projects/Avalon_packet_to_cell_converter/tb_packet_to_cell_converter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737916762102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737916762102 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737916762373 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 26 19:39:22 2025 " "Processing ended: Sun Jan 26 19:39:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737916762373 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737916762373 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737916762373 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737916762373 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737916763131 ""}
