Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Dec 17 15:07:47 2020
| Host         : wg-T470p running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.018        0.000                      0                   34        0.308        0.000                      0                   34        9.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                17.018        0.000                      0                   34        0.308        0.000                      0                   34        9.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       17.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.018ns  (required time - arrival time)
  Source:                 display_u0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/ans_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.642ns (26.173%)  route 1.811ns (73.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 24.889 - 20.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.554     5.117    display_u0/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  display_u0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.518     5.635 f  display_u0/count_reg[16]/Q
                         net (fo=15, routed)          1.282     6.917    display_u0/p_0_in[1]
    SLICE_X2Y88          LUT1 (Prop_lut1_I0_O)        0.124     7.041 r  display_u0/ans[2]_i_1/O
                         net (fo=1, routed)           0.529     7.570    display_u0/ans[2]_i_1_n_0
    SLICE_X2Y88          FDSE                                         r  display_u0/ans_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    24.889    display_u0/clk_IBUF_BUFG
    SLICE_X2Y88          FDSE                                         r  display_u0/ans_reg[2]/C
                         clock pessimism              0.259    25.147    
                         clock uncertainty           -0.035    25.112    
    SLICE_X2Y88          FDSE (Setup_fdse_C_S)       -0.524    24.588    display_u0/ans_reg[2]
  -------------------------------------------------------------------
                         required time                         24.588    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                 17.018    

Slack (MET) :             17.238ns  (required time - arrival time)
  Source:                 display_u0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/ans_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.670ns (26.538%)  route 1.855ns (73.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 24.889 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.553     5.116    display_u0/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  display_u0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.634 r  display_u0/count_reg[15]/Q
                         net (fo=14, routed)          1.290     6.924    display_u0/p_0_in[0]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.152     7.076 r  display_u0/ans[0]_i_1/O
                         net (fo=2, routed)           0.565     7.641    display_u0/ans[0]_i_1_n_0
    SLICE_X2Y88          FDSE                                         r  display_u0/ans_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    24.889    display_u0/clk_IBUF_BUFG
    SLICE_X2Y88          FDSE                                         r  display_u0/ans_reg[2]/C
                         clock pessimism              0.259    25.147    
                         clock uncertainty           -0.035    25.112    
    SLICE_X2Y88          FDSE (Setup_fdse_C_D)       -0.233    24.879    display_u0/ans_reg[2]
  -------------------------------------------------------------------
                         required time                         24.879    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                 17.238    

Slack (MET) :             17.247ns  (required time - arrival time)
  Source:                 rom_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 1.218ns (44.907%)  route 1.494ns (55.093%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 24.818 - 20.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.596     5.160    rom_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  rom_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.042 r  rom_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.494     7.536    display_u0/douta[1]
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.660 r  display_u0/digit[1]_i_2/O
                         net (fo=1, routed)           0.000     7.660    display_u0/digit[1]_i_2_n_0
    SLICE_X9Y86          MUXF7 (Prop_muxf7_I0_O)      0.212     7.872 r  display_u0/digit_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.872    display_u0/digit_0[1]
    SLICE_X9Y86          FDRE                                         r  display_u0/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.435    24.818    display_u0/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  display_u0/digit_reg[1]/C
                         clock pessimism              0.273    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X9Y86          FDRE (Setup_fdre_C_D)        0.064    25.119    display_u0/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                 17.247    

Slack (MET) :             17.291ns  (required time - arrival time)
  Source:                 display_u0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/ans_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.670ns (27.099%)  route 1.802ns (72.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.890 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.553     5.116    display_u0/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  display_u0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.634 r  display_u0/count_reg[15]/Q
                         net (fo=14, routed)          1.290     6.924    display_u0/p_0_in[0]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.152     7.076 r  display_u0/ans[0]_i_1/O
                         net (fo=2, routed)           0.512     7.589    display_u0/ans[0]_i_1_n_0
    SLICE_X2Y89          FDSE                                         r  display_u0/ans_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.507    24.890    display_u0/clk_IBUF_BUFG
    SLICE_X2Y89          FDSE                                         r  display_u0/ans_reg[0]/C
                         clock pessimism              0.259    25.148    
                         clock uncertainty           -0.035    25.113    
    SLICE_X2Y89          FDSE (Setup_fdse_C_D)       -0.233    24.880    display_u0/ans_reg[0]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                 17.291    

Slack (MET) :             17.411ns  (required time - arrival time)
  Source:                 rom_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.244ns (48.828%)  route 1.304ns (51.172%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 24.818 - 20.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.596     5.160    rom_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  rom_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.882     6.042 r  rom_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           1.304     7.346    display_u0/douta[10]
    SLICE_X9Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.470 r  display_u0/digit[2]_i_2/O
                         net (fo=1, routed)           0.000     7.470    display_u0/digit[2]_i_2_n_0
    SLICE_X9Y86          MUXF7 (Prop_muxf7_I0_O)      0.238     7.708 r  display_u0/digit_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.708    display_u0/digit_0[2]
    SLICE_X9Y86          FDRE                                         r  display_u0/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.435    24.818    display_u0/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  display_u0/digit_reg[2]/C
                         clock pessimism              0.273    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X9Y86          FDRE (Setup_fdre_C_D)        0.064    25.119    display_u0/digit_reg[2]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 17.411    

Slack (MET) :             17.412ns  (required time - arrival time)
  Source:                 display_u0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/ans_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.642ns (29.842%)  route 1.509ns (70.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 24.886 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.553     5.116    display_u0/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  display_u0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.634 f  display_u0/count_reg[15]/Q
                         net (fo=14, routed)          0.928     6.563    display_u0/p_0_in[0]
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.124     6.687 r  display_u0/ans[1]_i_1/O
                         net (fo=1, routed)           0.581     7.268    display_u0/ans[1]_i_1_n_0
    SLICE_X4Y87          FDSE                                         r  display_u0/ans_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.503    24.886    display_u0/clk_IBUF_BUFG
    SLICE_X4Y87          FDSE                                         r  display_u0/ans_reg[1]/C
                         clock pessimism              0.259    25.144    
                         clock uncertainty           -0.035    25.109    
    SLICE_X4Y87          FDSE (Setup_fdse_C_S)       -0.429    24.680    display_u0/ans_reg[1]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                 17.412    

Slack (MET) :             17.432ns  (required time - arrival time)
  Source:                 rom_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 1.218ns (48.189%)  route 1.310ns (51.811%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 24.818 - 20.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.596     5.160    rom_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  rom_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.042 r  rom_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.310     7.351    display_u0/douta[4]
    SLICE_X9Y85          LUT6 (Prop_lut6_I3_O)        0.124     7.475 r  display_u0/digit[0]_i_2/O
                         net (fo=1, routed)           0.000     7.475    display_u0/digit[0]_i_2_n_0
    SLICE_X9Y85          MUXF7 (Prop_muxf7_I0_O)      0.212     7.687 r  display_u0/digit_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.687    display_u0/digit_0[0]
    SLICE_X9Y85          FDRE                                         r  display_u0/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.435    24.818    display_u0/clk_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  display_u0/digit_reg[0]/C
                         clock pessimism              0.273    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.064    25.119    display_u0/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                 17.432    

Slack (MET) :             17.462ns  (required time - arrival time)
  Source:                 display_u0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 1.849ns (71.378%)  route 0.741ns (28.622%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 24.820 - 20.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.550     5.113    display_u0/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  display_u0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518     5.631 r  display_u0/count_reg[1]/Q
                         net (fo=1, routed)           0.741     6.373    display_u0/count_reg_n_0_[1]
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.030 r  display_u0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.030    display_u0/count_reg[0]_i_2_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  display_u0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    display_u0/count_reg[4]_i_1_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  display_u0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    display_u0/count_reg[8]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  display_u0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    display_u0/count_reg[12]_i_1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.704 r  display_u0/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.704    display_u0/count_reg[16]_i_1_n_6
    SLICE_X8Y88          FDRE                                         r  display_u0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.437    24.820    display_u0/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  display_u0/count_reg[17]/C
                         clock pessimism              0.273    25.092    
                         clock uncertainty           -0.035    25.057    
    SLICE_X8Y88          FDRE (Setup_fdre_C_D)        0.109    25.166    display_u0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         25.166    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                 17.462    

Slack (MET) :             17.566ns  (required time - arrival time)
  Source:                 display_u0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 1.745ns (70.181%)  route 0.741ns (29.819%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 24.820 - 20.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.550     5.113    display_u0/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  display_u0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518     5.631 r  display_u0/count_reg[1]/Q
                         net (fo=1, routed)           0.741     6.373    display_u0/count_reg_n_0_[1]
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.030 r  display_u0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.030    display_u0/count_reg[0]_i_2_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  display_u0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    display_u0/count_reg[4]_i_1_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  display_u0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    display_u0/count_reg[8]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  display_u0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    display_u0/count_reg[12]_i_1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.600 r  display_u0/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.600    display_u0/count_reg[16]_i_1_n_7
    SLICE_X8Y88          FDRE                                         r  display_u0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.437    24.820    display_u0/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  display_u0/count_reg[16]/C
                         clock pessimism              0.273    25.092    
                         clock uncertainty           -0.035    25.057    
    SLICE_X8Y88          FDRE (Setup_fdre_C_D)        0.109    25.166    display_u0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         25.166    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                 17.566    

Slack (MET) :             17.578ns  (required time - arrival time)
  Source:                 display_u0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.732ns (70.024%)  route 0.741ns (29.976%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 24.819 - 20.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.550     5.113    display_u0/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  display_u0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518     5.631 r  display_u0/count_reg[1]/Q
                         net (fo=1, routed)           0.741     6.373    display_u0/count_reg_n_0_[1]
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.030 r  display_u0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.030    display_u0/count_reg[0]_i_2_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  display_u0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    display_u0/count_reg[4]_i_1_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  display_u0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    display_u0/count_reg[8]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.587 r  display_u0/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.587    display_u0/count_reg[12]_i_1_n_6
    SLICE_X8Y87          FDRE                                         r  display_u0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.436    24.819    display_u0/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  display_u0/count_reg[13]/C
                         clock pessimism              0.273    25.091    
                         clock uncertainty           -0.035    25.056    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.109    25.165    display_u0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         25.165    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                 17.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 display_u0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.560     1.485    display_u0/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  display_u0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164     1.649 f  display_u0/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.812    display_u0/count_reg_n_0_[0]
    SLICE_X8Y84          LUT1 (Prop_lut1_I0_O)        0.045     1.857 r  display_u0/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.857    display_u0/count[0]_i_3_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.927 r  display_u0/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.927    display_u0/count_reg[0]_i_2_n_7
    SLICE_X8Y84          FDRE                                         r  display_u0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.827     1.998    display_u0/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  display_u0/count_reg[0]/C
                         clock pessimism             -0.512     1.485    
    SLICE_X8Y84          FDRE (Hold_fdre_C_D)         0.134     1.619    display_u0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 display_u0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.560     1.485    display_u0/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  display_u0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  display_u0/count_reg[11]/Q
                         net (fo=1, routed)           0.173     1.822    display_u0/count_reg_n_0_[11]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.931 r  display_u0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.931    display_u0/count_reg[8]_i_1_n_4
    SLICE_X8Y86          FDRE                                         r  display_u0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.828     1.999    display_u0/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  display_u0/count_reg[11]/C
                         clock pessimism             -0.513     1.485    
    SLICE_X8Y86          FDRE (Hold_fdre_C_D)         0.134     1.619    display_u0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 display_u0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.560     1.485    display_u0/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  display_u0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  display_u0/count_reg[3]/Q
                         net (fo=1, routed)           0.173     1.822    display_u0/count_reg_n_0_[3]
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.931 r  display_u0/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.931    display_u0/count_reg[0]_i_2_n_4
    SLICE_X8Y84          FDRE                                         r  display_u0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.827     1.998    display_u0/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  display_u0/count_reg[3]/C
                         clock pessimism             -0.512     1.485    
    SLICE_X8Y84          FDRE (Hold_fdre_C_D)         0.134     1.619    display_u0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 display_u0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.560     1.485    display_u0/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  display_u0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  display_u0/count_reg[4]/Q
                         net (fo=1, routed)           0.170     1.820    display_u0/count_reg_n_0_[4]
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.935 r  display_u0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    display_u0/count_reg[4]_i_1_n_7
    SLICE_X8Y85          FDRE                                         r  display_u0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.828     1.999    display_u0/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  display_u0/count_reg[4]/C
                         clock pessimism             -0.513     1.485    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.134     1.619    display_u0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 display_u0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.561     1.486    display_u0/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  display_u0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  display_u0/count_reg[12]/Q
                         net (fo=1, routed)           0.170     1.821    display_u0/count_reg_n_0_[12]
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.936 r  display_u0/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    display_u0/count_reg[12]_i_1_n_7
    SLICE_X8Y87          FDRE                                         r  display_u0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     2.000    display_u0/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  display_u0/count_reg[12]/C
                         clock pessimism             -0.513     1.486    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.134     1.620    display_u0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 display_u0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.279ns (58.875%)  route 0.195ns (41.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.487    display_u0/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  display_u0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.651 r  display_u0/count_reg[16]/Q
                         net (fo=15, routed)          0.195     1.846    display_u0/p_0_in[1]
    SLICE_X8Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.961 r  display_u0/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    display_u0/count_reg[16]_i_1_n_7
    SLICE_X8Y88          FDRE                                         r  display_u0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     2.002    display_u0/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  display_u0/count_reg[16]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.134     1.621    display_u0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 display_u0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.560     1.485    display_u0/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  display_u0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164     1.649 f  display_u0/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.812    display_u0/count_reg_n_0_[0]
    SLICE_X8Y84          LUT1 (Prop_lut1_I0_O)        0.045     1.857 r  display_u0/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.857    display_u0/count[0]_i_3_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.962 r  display_u0/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.962    display_u0/count_reg[0]_i_2_n_6
    SLICE_X8Y84          FDRE                                         r  display_u0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.827     1.998    display_u0/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  display_u0/count_reg[1]/C
                         clock pessimism             -0.512     1.485    
    SLICE_X8Y84          FDRE (Hold_fdre_C_D)         0.134     1.619    display_u0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 display_u0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.279ns (58.103%)  route 0.201ns (41.897%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.560     1.485    display_u0/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  display_u0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  display_u0/count_reg[8]/Q
                         net (fo=1, routed)           0.201     1.851    display_u0/count_reg_n_0_[8]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.966 r  display_u0/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    display_u0/count_reg[8]_i_1_n_7
    SLICE_X8Y86          FDRE                                         r  display_u0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.828     1.999    display_u0/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  display_u0/count_reg[8]/C
                         clock pessimism             -0.513     1.485    
    SLICE_X8Y86          FDRE (Hold_fdre_C_D)         0.134     1.619    display_u0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 display_u0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.560     1.485    display_u0/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  display_u0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  display_u0/count_reg[4]/Q
                         net (fo=1, routed)           0.170     1.820    display_u0/count_reg_n_0_[4]
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.970 r  display_u0/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.970    display_u0/count_reg[4]_i_1_n_6
    SLICE_X8Y85          FDRE                                         r  display_u0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.828     1.999    display_u0/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  display_u0/count_reg[5]/C
                         clock pessimism             -0.513     1.485    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.134     1.619    display_u0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 display_u0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.561     1.486    display_u0/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  display_u0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  display_u0/count_reg[12]/Q
                         net (fo=1, routed)           0.170     1.821    display_u0/count_reg_n_0_[12]
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.971 r  display_u0/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    display_u0/count_reg[12]_i_1_n_6
    SLICE_X8Y87          FDRE                                         r  display_u0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     2.000    display_u0/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  display_u0/count_reg[13]/C
                         clock pessimism             -0.513     1.486    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.134     1.620    display_u0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y34   rom_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y34   rom_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X2Y89    display_u0/ans_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X4Y87    display_u0/ans_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X2Y88    display_u0/ans_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X5Y87    display_u0/ans_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X3Y87    display_u0/ans_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X4Y88    display_u0/ans_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y84    display_u0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y87    display_u0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y87    display_u0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y87    display_u0/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y87    display_u0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y88    display_u0/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y88    display_u0/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y87    display_u0/digit_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X2Y89    display_u0/ans_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X2Y89    display_u0/ans_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y87    display_u0/ans_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y86    display_u0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y86    display_u0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y88    display_u0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y88    display_u0/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y85    display_u0/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y85    display_u0/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y85    display_u0/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y85    display_u0/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y86    display_u0/count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y86    display_u0/count_reg[9]/C



