// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "03/20/2022 13:02:47"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DDS_test_wrap (
	P,
	val_in,
	rst_ac,
	ena_ac,
	clk,
	sqr_wave,
	ramp_wave,
	sin_wave,
	val_out);
input 	[26:0] P;
input 	val_in;
input 	rst_ac;
input 	ena_ac;
input 	clk;
output 	[13:0] sqr_wave;
output 	[13:0] ramp_wave;
output 	[13:0] sin_wave;
output 	val_out;

// Design Ports Information
// sqr_wave[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sqr_wave[1]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sqr_wave[2]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sqr_wave[3]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sqr_wave[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sqr_wave[5]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sqr_wave[6]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sqr_wave[7]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sqr_wave[8]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sqr_wave[9]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sqr_wave[10]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sqr_wave[11]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sqr_wave[12]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sqr_wave[13]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramp_wave[0]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramp_wave[1]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramp_wave[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramp_wave[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramp_wave[4]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramp_wave[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramp_wave[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramp_wave[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramp_wave[8]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramp_wave[9]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramp_wave[10]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramp_wave[11]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramp_wave[12]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramp_wave[13]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sin_wave[0]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sin_wave[1]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sin_wave[2]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sin_wave[3]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sin_wave[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sin_wave[5]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sin_wave[6]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sin_wave[7]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sin_wave[8]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sin_wave[9]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sin_wave[10]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sin_wave[11]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sin_wave[12]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sin_wave[13]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// val_out	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[26]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[25]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[24]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[23]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[22]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[21]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[20]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[19]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[18]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[17]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[16]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[15]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[14]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[13]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[12]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[10]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[9]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[7]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[6]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[5]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[4]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[3]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[0]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_ac	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ena_ac	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// val_in	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DDS_TimeQuest_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \sqr_wave[0]~output_o ;
wire \sqr_wave[1]~output_o ;
wire \sqr_wave[2]~output_o ;
wire \sqr_wave[3]~output_o ;
wire \sqr_wave[4]~output_o ;
wire \sqr_wave[5]~output_o ;
wire \sqr_wave[6]~output_o ;
wire \sqr_wave[7]~output_o ;
wire \sqr_wave[8]~output_o ;
wire \sqr_wave[9]~output_o ;
wire \sqr_wave[10]~output_o ;
wire \sqr_wave[11]~output_o ;
wire \sqr_wave[12]~output_o ;
wire \sqr_wave[13]~output_o ;
wire \ramp_wave[0]~output_o ;
wire \ramp_wave[1]~output_o ;
wire \ramp_wave[2]~output_o ;
wire \ramp_wave[3]~output_o ;
wire \ramp_wave[4]~output_o ;
wire \ramp_wave[5]~output_o ;
wire \ramp_wave[6]~output_o ;
wire \ramp_wave[7]~output_o ;
wire \ramp_wave[8]~output_o ;
wire \ramp_wave[9]~output_o ;
wire \ramp_wave[10]~output_o ;
wire \ramp_wave[11]~output_o ;
wire \ramp_wave[12]~output_o ;
wire \ramp_wave[13]~output_o ;
wire \sin_wave[0]~output_o ;
wire \sin_wave[1]~output_o ;
wire \sin_wave[2]~output_o ;
wire \sin_wave[3]~output_o ;
wire \sin_wave[4]~output_o ;
wire \sin_wave[5]~output_o ;
wire \sin_wave[6]~output_o ;
wire \sin_wave[7]~output_o ;
wire \sin_wave[8]~output_o ;
wire \sin_wave[9]~output_o ;
wire \sin_wave[10]~output_o ;
wire \sin_wave[11]~output_o ;
wire \sin_wave[12]~output_o ;
wire \sin_wave[13]~output_o ;
wire \val_out~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \P[26]~input_o ;
wire \P[25]~input_o ;
wire \P[24]~input_o ;
wire \P_reg[24]~feeder_combout ;
wire \P[23]~input_o ;
wire \P[22]~input_o ;
wire \P_reg[22]~feeder_combout ;
wire \P[21]~input_o ;
wire \P[20]~input_o ;
wire \P_reg[20]~feeder_combout ;
wire \P[19]~input_o ;
wire \P[18]~input_o ;
wire \P_reg[18]~feeder_combout ;
wire \P[17]~input_o ;
wire \P_reg[17]~feeder_combout ;
wire \P[16]~input_o ;
wire \P_reg[16]~feeder_combout ;
wire \P[15]~input_o ;
wire \P_reg[15]~feeder_combout ;
wire \P[14]~input_o ;
wire \P_reg[14]~feeder_combout ;
wire \P[13]~input_o ;
wire \P[12]~input_o ;
wire \P[11]~input_o ;
wire \P_reg[11]~feeder_combout ;
wire \P[10]~input_o ;
wire \P[9]~input_o ;
wire \P_reg[9]~feeder_combout ;
wire \P[8]~input_o ;
wire \P[7]~input_o ;
wire \P_reg[7]~feeder_combout ;
wire \P[6]~input_o ;
wire \P[5]~input_o ;
wire \P_reg[5]~feeder_combout ;
wire \P[4]~input_o ;
wire \P[3]~input_o ;
wire \P_reg[3]~feeder_combout ;
wire \P[2]~input_o ;
wire \P[1]~input_o ;
wire \P_reg[1]~feeder_combout ;
wire \P[0]~input_o ;
wire \DDS1|phase_accumulator|oQ[0]~27_combout ;
wire \DDS1|phase_accumulator|Equal0~0_combout ;
wire \DDS1|phase_accumulator|Equal0~1_combout ;
wire \DDS1|phase_accumulator|Equal0~3_combout ;
wire \DDS1|phase_accumulator|Equal0~2_combout ;
wire \DDS1|phase_accumulator|Equal0~4_combout ;
wire \DDS1|phase_accumulator|Equal0~15_combout ;
wire \DDS1|phase_accumulator|Equal0~12_combout ;
wire \DDS1|phase_accumulator|Equal0~10_combout ;
wire \DDS1|phase_accumulator|Equal0~13_combout ;
wire \DDS1|phase_accumulator|Equal0~11_combout ;
wire \DDS1|phase_accumulator|Equal0~14_combout ;
wire \DDS1|phase_accumulator|Equal0~16_combout ;
wire \rst_ac~input_o ;
wire \rst_ac_reg~q ;
wire \DDS1|phase_accumulator|Equal0~5_combout ;
wire \DDS1|phase_accumulator|Equal0~7_combout ;
wire \DDS1|phase_accumulator|Equal0~8_combout ;
wire \DDS1|phase_accumulator|Equal0~6_combout ;
wire \DDS1|phase_accumulator|Equal0~9_combout ;
wire \DDS1|phase_accumulator|oQ[19]~81_combout ;
wire \ena_ac~input_o ;
wire \ena_ac_reg~q ;
wire \DDS1|phase_accumulator|oQ[19]~82_combout ;
wire \DDS1|phase_accumulator|oQ[0]~28 ;
wire \DDS1|phase_accumulator|oQ[1]~29_combout ;
wire \DDS1|phase_accumulator|oQ[1]~30 ;
wire \DDS1|phase_accumulator|oQ[2]~31_combout ;
wire \DDS1|phase_accumulator|oQ[2]~32 ;
wire \DDS1|phase_accumulator|oQ[3]~33_combout ;
wire \DDS1|phase_accumulator|oQ[3]~34 ;
wire \DDS1|phase_accumulator|oQ[4]~35_combout ;
wire \DDS1|phase_accumulator|oQ[4]~36 ;
wire \DDS1|phase_accumulator|oQ[5]~37_combout ;
wire \DDS1|phase_accumulator|oQ[5]~38 ;
wire \DDS1|phase_accumulator|oQ[6]~39_combout ;
wire \DDS1|phase_accumulator|oQ[6]~40 ;
wire \DDS1|phase_accumulator|oQ[7]~41_combout ;
wire \DDS1|phase_accumulator|oQ[7]~42 ;
wire \DDS1|phase_accumulator|oQ[8]~43_combout ;
wire \DDS1|phase_accumulator|oQ[8]~44 ;
wire \DDS1|phase_accumulator|oQ[9]~45_combout ;
wire \DDS1|phase_accumulator|oQ[9]~46 ;
wire \DDS1|phase_accumulator|oQ[10]~47_combout ;
wire \DDS1|phase_accumulator|oQ[10]~48 ;
wire \DDS1|phase_accumulator|oQ[11]~49_combout ;
wire \DDS1|phase_accumulator|oQ[11]~50 ;
wire \DDS1|phase_accumulator|oQ[12]~51_combout ;
wire \DDS1|phase_accumulator|oQ[12]~52 ;
wire \DDS1|phase_accumulator|oQ[13]~53_combout ;
wire \DDS1|phase_accumulator|oQ[13]~54 ;
wire \DDS1|phase_accumulator|oQ[14]~55_combout ;
wire \DDS1|phase_accumulator|oQ[14]~56 ;
wire \DDS1|phase_accumulator|oQ[15]~57_combout ;
wire \DDS1|phase_accumulator|oQ[15]~58 ;
wire \DDS1|phase_accumulator|oQ[16]~59_combout ;
wire \DDS1|phase_accumulator|oQ[16]~60 ;
wire \DDS1|phase_accumulator|oQ[17]~61_combout ;
wire \DDS1|phase_accumulator|oQ[17]~62 ;
wire \DDS1|phase_accumulator|oQ[18]~63_combout ;
wire \DDS1|phase_accumulator|oQ[18]~64 ;
wire \DDS1|phase_accumulator|oQ[19]~65_combout ;
wire \DDS1|phase_accumulator|oQ[19]~66 ;
wire \DDS1|phase_accumulator|oQ[20]~67_combout ;
wire \DDS1|phase_accumulator|oQ[20]~68 ;
wire \DDS1|phase_accumulator|oQ[21]~69_combout ;
wire \DDS1|phase_accumulator|oQ[21]~70 ;
wire \DDS1|phase_accumulator|oQ[22]~71_combout ;
wire \DDS1|phase_accumulator|oQ[22]~72 ;
wire \DDS1|phase_accumulator|oQ[23]~73_combout ;
wire \DDS1|phase_accumulator|oQ[23]~74 ;
wire \DDS1|phase_accumulator|oQ[24]~75_combout ;
wire \DDS1|phase_accumulator|oQ[24]~76 ;
wire \DDS1|phase_accumulator|oQ[25]~77_combout ;
wire \DDS1|phase_accumulator|oQ[25]~78 ;
wire \DDS1|phase_accumulator|oQ[26]~79_combout ;
wire \DDS1|ramp_pipe1[13]~feeder_combout ;
wire \DDS1|ramp_wave[13]~feeder_combout ;
wire \sqr_wave[1]~0_combout ;
wire \sqr_wave[1]~reg0_q ;
wire \sqr_wave[2]~1_combout ;
wire \sqr_wave[2]~reg0_q ;
wire \sqr_wave[3]~2_combout ;
wire \sqr_wave[3]~reg0_q ;
wire \sqr_wave[4]~3_combout ;
wire \sqr_wave[4]~reg0_q ;
wire \sqr_wave[5]~4_combout ;
wire \sqr_wave[5]~reg0_q ;
wire \sqr_wave[6]~5_combout ;
wire \sqr_wave[6]~reg0_q ;
wire \sqr_wave[7]~6_combout ;
wire \sqr_wave[7]~reg0_q ;
wire \sqr_wave[8]~7_combout ;
wire \sqr_wave[8]~reg0_q ;
wire \sqr_wave[9]~8_combout ;
wire \sqr_wave[9]~reg0_q ;
wire \sqr_wave[10]~9_combout ;
wire \sqr_wave[10]~reg0_q ;
wire \sqr_wave[11]~10_combout ;
wire \sqr_wave[11]~reg0_q ;
wire \sqr_wave[12]~11_combout ;
wire \sqr_wave[12]~reg0_q ;
wire \sqr_wave[13]~reg0feeder_combout ;
wire \sqr_wave[13]~reg0_q ;
wire \DDS1|ramp_pipe2[0]~feeder_combout ;
wire \DDS1|ramp_wave[0]~feeder_combout ;
wire \ramp_wave[0]~reg0feeder_combout ;
wire \ramp_wave[0]~reg0_q ;
wire \DDS1|ramp_pipe2[1]~feeder_combout ;
wire \ramp_wave[1]~reg0_q ;
wire \DDS1|ramp_pipe1[2]~feeder_combout ;
wire \DDS1|ramp_pipe2[2]~feeder_combout ;
wire \ramp_wave[2]~reg0feeder_combout ;
wire \ramp_wave[2]~reg0_q ;
wire \DDS1|ramp_pipe2[3]~feeder_combout ;
wire \DDS1|ramp_wave[3]~feeder_combout ;
wire \ramp_wave[3]~reg0feeder_combout ;
wire \ramp_wave[3]~reg0_q ;
wire \DDS1|ramp_pipe1[4]~feeder_combout ;
wire \DDS1|ramp_pipe2[4]~feeder_combout ;
wire \ramp_wave[4]~reg0feeder_combout ;
wire \ramp_wave[4]~reg0_q ;
wire \DDS1|ramp_pipe1[5]~feeder_combout ;
wire \DDS1|ramp_wave[5]~feeder_combout ;
wire \ramp_wave[5]~reg0feeder_combout ;
wire \ramp_wave[5]~reg0_q ;
wire \DDS1|ramp_pipe1[6]~feeder_combout ;
wire \DDS1|ramp_pipe2[6]~feeder_combout ;
wire \DDS1|ramp_wave[6]~feeder_combout ;
wire \ramp_wave[6]~reg0feeder_combout ;
wire \ramp_wave[6]~reg0_q ;
wire \DDS1|ramp_pipe1[7]~feeder_combout ;
wire \DDS1|ramp_pipe2[7]~feeder_combout ;
wire \DDS1|ramp_wave[7]~feeder_combout ;
wire \ramp_wave[7]~reg0feeder_combout ;
wire \ramp_wave[7]~reg0_q ;
wire \DDS1|ramp_pipe1[8]~feeder_combout ;
wire \DDS1|ramp_wave[8]~feeder_combout ;
wire \ramp_wave[8]~reg0feeder_combout ;
wire \ramp_wave[8]~reg0_q ;
wire \DDS1|ramp_pipe1[9]~feeder_combout ;
wire \DDS1|ramp_pipe2[9]~feeder_combout ;
wire \DDS1|ramp_wave[9]~feeder_combout ;
wire \ramp_wave[9]~reg0feeder_combout ;
wire \ramp_wave[9]~reg0_q ;
wire \DDS1|ramp_pipe1[10]~feeder_combout ;
wire \DDS1|ramp_pipe2[10]~feeder_combout ;
wire \ramp_wave[10]~reg0_q ;
wire \DDS1|ramp_pipe1[11]~feeder_combout ;
wire \DDS1|ramp_pipe2[11]~feeder_combout ;
wire \ramp_wave[11]~reg0feeder_combout ;
wire \ramp_wave[11]~reg0_q ;
wire \DDS1|ramp_pipe1[12]~feeder_combout ;
wire \DDS1|ramp_pipe2[12]~feeder_combout ;
wire \ramp_wave[12]~reg0_q ;
wire \ramp_wave[13]~reg0feeder_combout ;
wire \ramp_wave[13]~reg0_q ;
wire \DDS1|pre_pro|ADDR_ROM[0]~0_combout ;
wire \DDS1|pre_pro|ADDR_ROM[1]~1_combout ;
wire \DDS1|pre_pro|ADDR_ROM[2]~2_combout ;
wire \DDS1|pre_pro|ADDR_ROM[3]~3_combout ;
wire \DDS1|pre_pro|ADDR_ROM[4]~4_combout ;
wire \DDS1|pre_pro|ADDR_ROM[5]~5_combout ;
wire \DDS1|pre_pro|ADDR_ROM[6]~6_combout ;
wire \DDS1|pre_pro|ADDR_ROM[7]~7_combout ;
wire \DDS1|pre_pro|ADDR_ROM[8]~8_combout ;
wire \DDS1|pre_pro|ADDR_ROM[9]~9_combout ;
wire \DDS1|pre_pro|ADDR_ROM[10]~10_combout ;
wire \DDS1|pre_pro|ADDR_ROM[11]~11_combout ;
wire \DDS1|pre_pro|ADDR_ROM[12]~12_combout ;
wire \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \DDS1|post_pro|Add0~0_combout ;
wire \DDS1|sin_wave[0]~14_combout ;
wire \sin_wave[0]~reg0feeder_combout ;
wire \sin_wave[0]~reg0_q ;
wire \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \DDS1|sin_wave[0]~15 ;
wire \DDS1|sin_wave[1]~16_combout ;
wire \sin_wave[1]~reg0feeder_combout ;
wire \sin_wave[1]~reg0_q ;
wire \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \DDS1|sin_wave[1]~17 ;
wire \DDS1|sin_wave[2]~18_combout ;
wire \sin_wave[2]~reg0feeder_combout ;
wire \sin_wave[2]~reg0_q ;
wire \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \DDS1|sin_wave[2]~19 ;
wire \DDS1|sin_wave[3]~20_combout ;
wire \sin_wave[3]~reg0feeder_combout ;
wire \sin_wave[3]~reg0_q ;
wire \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \DDS1|sin_wave[3]~21 ;
wire \DDS1|sin_wave[4]~22_combout ;
wire \sin_wave[4]~reg0feeder_combout ;
wire \sin_wave[4]~reg0_q ;
wire \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \DDS1|sin_wave[4]~23 ;
wire \DDS1|sin_wave[5]~24_combout ;
wire \sin_wave[5]~reg0feeder_combout ;
wire \sin_wave[5]~reg0_q ;
wire \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \DDS1|sin_wave[5]~25 ;
wire \DDS1|sin_wave[6]~26_combout ;
wire \sin_wave[6]~reg0feeder_combout ;
wire \sin_wave[6]~reg0_q ;
wire \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \DDS1|sin_wave[6]~27 ;
wire \DDS1|sin_wave[7]~28_combout ;
wire \sin_wave[7]~reg0feeder_combout ;
wire \sin_wave[7]~reg0_q ;
wire \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \DDS1|sin_wave[7]~29 ;
wire \DDS1|sin_wave[8]~30_combout ;
wire \sin_wave[8]~reg0feeder_combout ;
wire \sin_wave[8]~reg0_q ;
wire \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \DDS1|sin_wave[8]~31 ;
wire \DDS1|sin_wave[9]~32_combout ;
wire \sin_wave[9]~reg0feeder_combout ;
wire \sin_wave[9]~reg0_q ;
wire \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \DDS1|sin_wave[9]~33 ;
wire \DDS1|sin_wave[10]~34_combout ;
wire \sin_wave[10]~reg0feeder_combout ;
wire \sin_wave[10]~reg0_q ;
wire \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \DDS1|sin_wave[10]~35 ;
wire \DDS1|sin_wave[11]~36_combout ;
wire \sin_wave[11]~reg0feeder_combout ;
wire \sin_wave[11]~reg0_q ;
wire \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \DDS1|sin_wave[11]~37 ;
wire \DDS1|sin_wave[12]~38_combout ;
wire \sin_wave[12]~reg0feeder_combout ;
wire \sin_wave[12]~reg0_q ;
wire \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \DDS1|sin_wave[12]~39 ;
wire \DDS1|sin_wave[13]~40_combout ;
wire \sin_wave[13]~reg0feeder_combout ;
wire \sin_wave[13]~reg0_q ;
wire \val_in~input_o ;
wire \val_in_reg~feeder_combout ;
wire \val_in_reg~q ;
wire \DDS1|val_pipe1~feeder_combout ;
wire \DDS1|val_pipe1~q ;
wire \DDS1|val_pipe2~feeder_combout ;
wire \DDS1|val_pipe2~q ;
wire \DDS1|val_pipe3~feeder_combout ;
wire \DDS1|val_pipe3~q ;
wire \DDS1|val_pipe4~feeder_combout ;
wire \DDS1|val_pipe4~q ;
wire \val_out~reg0feeder_combout ;
wire \val_out~reg0_q ;
wire [13:0] \DDS1|sin_wave ;
wire [13:0] \DDS1|ramp_wave ;
wire [26:0] \DDS1|phase_accumulator|oQ ;
wire [13:0] \DDS1|ramp_pipe2 ;
wire [13:0] \DDS1|ramp_pipe1 ;
wire [12:0] \DDS1|addr_rom_pipe ;
wire [26:0] P_reg;

wire [0:0] \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;

assign \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0~portadataout  = \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1~portadataout  = \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2~portadataout  = \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3~portadataout  = \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4~portadataout  = \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5~portadataout  = \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6~portadataout  = \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7~portadataout  = \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8~portadataout  = \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9~portadataout  = \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10~portadataout  = \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11~portadataout  = \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12~portadataout  = \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13~portadataout  = \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \sqr_wave[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sqr_wave[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sqr_wave[0]~output .bus_hold = "false";
defparam \sqr_wave[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \sqr_wave[1]~output (
	.i(\sqr_wave[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sqr_wave[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sqr_wave[1]~output .bus_hold = "false";
defparam \sqr_wave[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \sqr_wave[2]~output (
	.i(\sqr_wave[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sqr_wave[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sqr_wave[2]~output .bus_hold = "false";
defparam \sqr_wave[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \sqr_wave[3]~output (
	.i(\sqr_wave[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sqr_wave[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sqr_wave[3]~output .bus_hold = "false";
defparam \sqr_wave[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \sqr_wave[4]~output (
	.i(\sqr_wave[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sqr_wave[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sqr_wave[4]~output .bus_hold = "false";
defparam \sqr_wave[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \sqr_wave[5]~output (
	.i(\sqr_wave[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sqr_wave[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sqr_wave[5]~output .bus_hold = "false";
defparam \sqr_wave[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \sqr_wave[6]~output (
	.i(\sqr_wave[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sqr_wave[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sqr_wave[6]~output .bus_hold = "false";
defparam \sqr_wave[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \sqr_wave[7]~output (
	.i(\sqr_wave[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sqr_wave[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sqr_wave[7]~output .bus_hold = "false";
defparam \sqr_wave[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \sqr_wave[8]~output (
	.i(\sqr_wave[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sqr_wave[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sqr_wave[8]~output .bus_hold = "false";
defparam \sqr_wave[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \sqr_wave[9]~output (
	.i(\sqr_wave[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sqr_wave[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sqr_wave[9]~output .bus_hold = "false";
defparam \sqr_wave[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \sqr_wave[10]~output (
	.i(\sqr_wave[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sqr_wave[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sqr_wave[10]~output .bus_hold = "false";
defparam \sqr_wave[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \sqr_wave[11]~output (
	.i(\sqr_wave[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sqr_wave[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sqr_wave[11]~output .bus_hold = "false";
defparam \sqr_wave[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \sqr_wave[12]~output (
	.i(\sqr_wave[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sqr_wave[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \sqr_wave[12]~output .bus_hold = "false";
defparam \sqr_wave[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \sqr_wave[13]~output (
	.i(\sqr_wave[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sqr_wave[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \sqr_wave[13]~output .bus_hold = "false";
defparam \sqr_wave[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \ramp_wave[0]~output (
	.i(\ramp_wave[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramp_wave[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramp_wave[0]~output .bus_hold = "false";
defparam \ramp_wave[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \ramp_wave[1]~output (
	.i(\ramp_wave[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramp_wave[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramp_wave[1]~output .bus_hold = "false";
defparam \ramp_wave[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \ramp_wave[2]~output (
	.i(\ramp_wave[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramp_wave[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramp_wave[2]~output .bus_hold = "false";
defparam \ramp_wave[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \ramp_wave[3]~output (
	.i(\ramp_wave[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramp_wave[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramp_wave[3]~output .bus_hold = "false";
defparam \ramp_wave[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \ramp_wave[4]~output (
	.i(\ramp_wave[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramp_wave[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramp_wave[4]~output .bus_hold = "false";
defparam \ramp_wave[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \ramp_wave[5]~output (
	.i(\ramp_wave[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramp_wave[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramp_wave[5]~output .bus_hold = "false";
defparam \ramp_wave[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \ramp_wave[6]~output (
	.i(\ramp_wave[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramp_wave[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramp_wave[6]~output .bus_hold = "false";
defparam \ramp_wave[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \ramp_wave[7]~output (
	.i(\ramp_wave[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramp_wave[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramp_wave[7]~output .bus_hold = "false";
defparam \ramp_wave[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \ramp_wave[8]~output (
	.i(\ramp_wave[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramp_wave[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramp_wave[8]~output .bus_hold = "false";
defparam \ramp_wave[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \ramp_wave[9]~output (
	.i(\ramp_wave[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramp_wave[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramp_wave[9]~output .bus_hold = "false";
defparam \ramp_wave[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \ramp_wave[10]~output (
	.i(\ramp_wave[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramp_wave[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramp_wave[10]~output .bus_hold = "false";
defparam \ramp_wave[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \ramp_wave[11]~output (
	.i(\ramp_wave[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramp_wave[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramp_wave[11]~output .bus_hold = "false";
defparam \ramp_wave[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \ramp_wave[12]~output (
	.i(\ramp_wave[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramp_wave[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramp_wave[12]~output .bus_hold = "false";
defparam \ramp_wave[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \ramp_wave[13]~output (
	.i(\ramp_wave[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramp_wave[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramp_wave[13]~output .bus_hold = "false";
defparam \ramp_wave[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \sin_wave[0]~output (
	.i(\sin_wave[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sin_wave[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sin_wave[0]~output .bus_hold = "false";
defparam \sin_wave[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \sin_wave[1]~output (
	.i(\sin_wave[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sin_wave[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sin_wave[1]~output .bus_hold = "false";
defparam \sin_wave[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \sin_wave[2]~output (
	.i(\sin_wave[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sin_wave[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sin_wave[2]~output .bus_hold = "false";
defparam \sin_wave[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \sin_wave[3]~output (
	.i(\sin_wave[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sin_wave[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sin_wave[3]~output .bus_hold = "false";
defparam \sin_wave[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \sin_wave[4]~output (
	.i(\sin_wave[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sin_wave[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sin_wave[4]~output .bus_hold = "false";
defparam \sin_wave[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \sin_wave[5]~output (
	.i(\sin_wave[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sin_wave[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sin_wave[5]~output .bus_hold = "false";
defparam \sin_wave[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \sin_wave[6]~output (
	.i(\sin_wave[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sin_wave[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sin_wave[6]~output .bus_hold = "false";
defparam \sin_wave[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \sin_wave[7]~output (
	.i(\sin_wave[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sin_wave[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sin_wave[7]~output .bus_hold = "false";
defparam \sin_wave[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \sin_wave[8]~output (
	.i(\sin_wave[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sin_wave[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sin_wave[8]~output .bus_hold = "false";
defparam \sin_wave[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \sin_wave[9]~output (
	.i(\sin_wave[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sin_wave[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sin_wave[9]~output .bus_hold = "false";
defparam \sin_wave[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \sin_wave[10]~output (
	.i(\sin_wave[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sin_wave[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sin_wave[10]~output .bus_hold = "false";
defparam \sin_wave[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \sin_wave[11]~output (
	.i(\sin_wave[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sin_wave[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sin_wave[11]~output .bus_hold = "false";
defparam \sin_wave[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \sin_wave[12]~output (
	.i(\sin_wave[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sin_wave[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \sin_wave[12]~output .bus_hold = "false";
defparam \sin_wave[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \sin_wave[13]~output (
	.i(\sin_wave[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sin_wave[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \sin_wave[13]~output .bus_hold = "false";
defparam \sin_wave[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \val_out~output (
	.i(\val_out~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\val_out~output_o ),
	.obar());
// synopsys translate_off
defparam \val_out~output .bus_hold = "false";
defparam \val_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \P[26]~input (
	.i(P[26]),
	.ibar(gnd),
	.o(\P[26]~input_o ));
// synopsys translate_off
defparam \P[26]~input .bus_hold = "false";
defparam \P[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y70_N1
dffeas \P_reg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[26] .is_wysiwyg = "true";
defparam \P_reg[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \P[25]~input (
	.i(P[25]),
	.ibar(gnd),
	.o(\P[25]~input_o ));
// synopsys translate_off
defparam \P[25]~input .bus_hold = "false";
defparam \P[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y70_N27
dffeas \P_reg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[25] .is_wysiwyg = "true";
defparam \P_reg[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \P[24]~input (
	.i(P[24]),
	.ibar(gnd),
	.o(\P[24]~input_o ));
// synopsys translate_off
defparam \P[24]~input .bus_hold = "false";
defparam \P[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N12
cycloneive_lcell_comb \P_reg[24]~feeder (
// Equation(s):
// \P_reg[24]~feeder_combout  = \P[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P[24]~input_o ),
	.cin(gnd),
	.combout(\P_reg[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P_reg[24]~feeder .lut_mask = 16'hFF00;
defparam \P_reg[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y70_N13
dffeas \P_reg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\P_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[24] .is_wysiwyg = "true";
defparam \P_reg[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \P[23]~input (
	.i(P[23]),
	.ibar(gnd),
	.o(\P[23]~input_o ));
// synopsys translate_off
defparam \P[23]~input .bus_hold = "false";
defparam \P[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y70_N5
dffeas \P_reg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[23] .is_wysiwyg = "true";
defparam \P_reg[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \P[22]~input (
	.i(P[22]),
	.ibar(gnd),
	.o(\P[22]~input_o ));
// synopsys translate_off
defparam \P[22]~input .bus_hold = "false";
defparam \P[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N28
cycloneive_lcell_comb \P_reg[22]~feeder (
// Equation(s):
// \P_reg[22]~feeder_combout  = \P[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P[22]~input_o ),
	.cin(gnd),
	.combout(\P_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P_reg[22]~feeder .lut_mask = 16'hFF00;
defparam \P_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y70_N29
dffeas \P_reg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\P_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[22] .is_wysiwyg = "true";
defparam \P_reg[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \P[21]~input (
	.i(P[21]),
	.ibar(gnd),
	.o(\P[21]~input_o ));
// synopsys translate_off
defparam \P[21]~input .bus_hold = "false";
defparam \P[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y70_N15
dffeas \P_reg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[21] .is_wysiwyg = "true";
defparam \P_reg[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N8
cycloneive_io_ibuf \P[20]~input (
	.i(P[20]),
	.ibar(gnd),
	.o(\P[20]~input_o ));
// synopsys translate_off
defparam \P[20]~input .bus_hold = "false";
defparam \P[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N12
cycloneive_lcell_comb \P_reg[20]~feeder (
// Equation(s):
// \P_reg[20]~feeder_combout  = \P[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P[20]~input_o ),
	.cin(gnd),
	.combout(\P_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \P_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N13
dffeas \P_reg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\P_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[20] .is_wysiwyg = "true";
defparam \P_reg[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \P[19]~input (
	.i(P[19]),
	.ibar(gnd),
	.o(\P[19]~input_o ));
// synopsys translate_off
defparam \P[19]~input .bus_hold = "false";
defparam \P[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y70_N19
dffeas \P_reg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[19] .is_wysiwyg = "true";
defparam \P_reg[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \P[18]~input (
	.i(P[18]),
	.ibar(gnd),
	.o(\P[18]~input_o ));
// synopsys translate_off
defparam \P[18]~input .bus_hold = "false";
defparam \P[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N28
cycloneive_lcell_comb \P_reg[18]~feeder (
// Equation(s):
// \P_reg[18]~feeder_combout  = \P[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P[18]~input_o ),
	.cin(gnd),
	.combout(\P_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P_reg[18]~feeder .lut_mask = 16'hFF00;
defparam \P_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y70_N29
dffeas \P_reg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\P_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[18] .is_wysiwyg = "true";
defparam \P_reg[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \P[17]~input (
	.i(P[17]),
	.ibar(gnd),
	.o(\P[17]~input_o ));
// synopsys translate_off
defparam \P[17]~input .bus_hold = "false";
defparam \P[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N16
cycloneive_lcell_comb \P_reg[17]~feeder (
// Equation(s):
// \P_reg[17]~feeder_combout  = \P[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P[17]~input_o ),
	.cin(gnd),
	.combout(\P_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P_reg[17]~feeder .lut_mask = 16'hFF00;
defparam \P_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N17
dffeas \P_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\P_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[17] .is_wysiwyg = "true";
defparam \P_reg[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N15
cycloneive_io_ibuf \P[16]~input (
	.i(P[16]),
	.ibar(gnd),
	.o(\P[16]~input_o ));
// synopsys translate_off
defparam \P[16]~input .bus_hold = "false";
defparam \P[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N30
cycloneive_lcell_comb \P_reg[16]~feeder (
// Equation(s):
// \P_reg[16]~feeder_combout  = \P[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P[16]~input_o ),
	.cin(gnd),
	.combout(\P_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \P_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y70_N31
dffeas \P_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\P_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[16] .is_wysiwyg = "true";
defparam \P_reg[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \P[15]~input (
	.i(P[15]),
	.ibar(gnd),
	.o(\P[15]~input_o ));
// synopsys translate_off
defparam \P[15]~input .bus_hold = "false";
defparam \P[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N24
cycloneive_lcell_comb \P_reg[15]~feeder (
// Equation(s):
// \P_reg[15]~feeder_combout  = \P[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P[15]~input_o ),
	.cin(gnd),
	.combout(\P_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \P_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y70_N25
dffeas \P_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\P_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[15] .is_wysiwyg = "true";
defparam \P_reg[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \P[14]~input (
	.i(P[14]),
	.ibar(gnd),
	.o(\P[14]~input_o ));
// synopsys translate_off
defparam \P[14]~input .bus_hold = "false";
defparam \P[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N2
cycloneive_lcell_comb \P_reg[14]~feeder (
// Equation(s):
// \P_reg[14]~feeder_combout  = \P[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P[14]~input_o ),
	.cin(gnd),
	.combout(\P_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \P_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y70_N3
dffeas \P_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\P_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[14] .is_wysiwyg = "true";
defparam \P_reg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N15
cycloneive_io_ibuf \P[13]~input (
	.i(P[13]),
	.ibar(gnd),
	.o(\P[13]~input_o ));
// synopsys translate_off
defparam \P[13]~input .bus_hold = "false";
defparam \P[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y71_N11
dffeas \P_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[13] .is_wysiwyg = "true";
defparam \P_reg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \P[12]~input (
	.i(P[12]),
	.ibar(gnd),
	.o(\P[12]~input_o ));
// synopsys translate_off
defparam \P[12]~input .bus_hold = "false";
defparam \P[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y71_N29
dffeas \P_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[12] .is_wysiwyg = "true";
defparam \P_reg[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \P[11]~input (
	.i(P[11]),
	.ibar(gnd),
	.o(\P[11]~input_o ));
// synopsys translate_off
defparam \P[11]~input .bus_hold = "false";
defparam \P[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N8
cycloneive_lcell_comb \P_reg[11]~feeder (
// Equation(s):
// \P_reg[11]~feeder_combout  = \P[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P[11]~input_o ),
	.cin(gnd),
	.combout(\P_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \P_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y71_N9
dffeas \P_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\P_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[11] .is_wysiwyg = "true";
defparam \P_reg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \P[10]~input (
	.i(P[10]),
	.ibar(gnd),
	.o(\P[10]~input_o ));
// synopsys translate_off
defparam \P[10]~input .bus_hold = "false";
defparam \P[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y71_N19
dffeas \P_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[10] .is_wysiwyg = "true";
defparam \P_reg[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \P[9]~input (
	.i(P[9]),
	.ibar(gnd),
	.o(\P[9]~input_o ));
// synopsys translate_off
defparam \P[9]~input .bus_hold = "false";
defparam \P[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N4
cycloneive_lcell_comb \P_reg[9]~feeder (
// Equation(s):
// \P_reg[9]~feeder_combout  = \P[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P[9]~input_o ),
	.cin(gnd),
	.combout(\P_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \P_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y71_N5
dffeas \P_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\P_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[9] .is_wysiwyg = "true";
defparam \P_reg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \P[8]~input (
	.i(P[8]),
	.ibar(gnd),
	.o(\P[8]~input_o ));
// synopsys translate_off
defparam \P[8]~input .bus_hold = "false";
defparam \P[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y71_N23
dffeas \P_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[8] .is_wysiwyg = "true";
defparam \P_reg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \P[7]~input (
	.i(P[7]),
	.ibar(gnd),
	.o(\P[7]~input_o ));
// synopsys translate_off
defparam \P[7]~input .bus_hold = "false";
defparam \P[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N16
cycloneive_lcell_comb \P_reg[7]~feeder (
// Equation(s):
// \P_reg[7]~feeder_combout  = \P[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P[7]~input_o ),
	.cin(gnd),
	.combout(\P_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \P_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y71_N17
dffeas \P_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\P_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[7] .is_wysiwyg = "true";
defparam \P_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \P[6]~input (
	.i(P[6]),
	.ibar(gnd),
	.o(\P[6]~input_o ));
// synopsys translate_off
defparam \P[6]~input .bus_hold = "false";
defparam \P[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y71_N15
dffeas \P_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[6] .is_wysiwyg = "true";
defparam \P_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \P[5]~input (
	.i(P[5]),
	.ibar(gnd),
	.o(\P[5]~input_o ));
// synopsys translate_off
defparam \P[5]~input .bus_hold = "false";
defparam \P[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N12
cycloneive_lcell_comb \P_reg[5]~feeder (
// Equation(s):
// \P_reg[5]~feeder_combout  = \P[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P[5]~input_o ),
	.cin(gnd),
	.combout(\P_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \P_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y71_N13
dffeas \P_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\P_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[5] .is_wysiwyg = "true";
defparam \P_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N15
cycloneive_io_ibuf \P[4]~input (
	.i(P[4]),
	.ibar(gnd),
	.o(\P[4]~input_o ));
// synopsys translate_off
defparam \P[4]~input .bus_hold = "false";
defparam \P[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y71_N11
dffeas \P_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[4] .is_wysiwyg = "true";
defparam \P_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N22
cycloneive_io_ibuf \P[3]~input (
	.i(P[3]),
	.ibar(gnd),
	.o(\P[3]~input_o ));
// synopsys translate_off
defparam \P[3]~input .bus_hold = "false";
defparam \P[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N2
cycloneive_lcell_comb \P_reg[3]~feeder (
// Equation(s):
// \P_reg[3]~feeder_combout  = \P[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P[3]~input_o ),
	.cin(gnd),
	.combout(\P_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \P_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y71_N3
dffeas \P_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\P_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[3] .is_wysiwyg = "true";
defparam \P_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \P[2]~input (
	.i(P[2]),
	.ibar(gnd),
	.o(\P[2]~input_o ));
// synopsys translate_off
defparam \P[2]~input .bus_hold = "false";
defparam \P[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y71_N25
dffeas \P_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[2] .is_wysiwyg = "true";
defparam \P_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N1
cycloneive_io_ibuf \P[1]~input (
	.i(P[1]),
	.ibar(gnd),
	.o(\P[1]~input_o ));
// synopsys translate_off
defparam \P[1]~input .bus_hold = "false";
defparam \P[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N0
cycloneive_lcell_comb \P_reg[1]~feeder (
// Equation(s):
// \P_reg[1]~feeder_combout  = \P[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \P_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y71_N1
dffeas \P_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\P_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[1] .is_wysiwyg = "true";
defparam \P_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \P[0]~input (
	.i(P[0]),
	.ibar(gnd),
	.o(\P[0]~input_o ));
// synopsys translate_off
defparam \P[0]~input .bus_hold = "false";
defparam \P[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y71_N7
dffeas \P_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(P_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \P_reg[0] .is_wysiwyg = "true";
defparam \P_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N6
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[0]~27 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[0]~27_combout  = (\DDS1|phase_accumulator|oQ [0] & (P_reg[0] $ (VCC))) # (!\DDS1|phase_accumulator|oQ [0] & (P_reg[0] & VCC))
// \DDS1|phase_accumulator|oQ[0]~28  = CARRY((\DDS1|phase_accumulator|oQ [0] & P_reg[0]))

	.dataa(\DDS1|phase_accumulator|oQ [0]),
	.datab(P_reg[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|oQ[0]~27_combout ),
	.cout(\DDS1|phase_accumulator|oQ[0]~28 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[0]~27 .lut_mask = 16'h6688;
defparam \DDS1|phase_accumulator|oQ[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N6
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~0 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~0_combout  = (P_reg[1] & (!\DDS1|phase_accumulator|oQ [1] & (P_reg[0] $ (\DDS1|phase_accumulator|oQ [0])))) # (!P_reg[1] & (\DDS1|phase_accumulator|oQ [1] & (P_reg[0] $ (\DDS1|phase_accumulator|oQ [0]))))

	.dataa(P_reg[1]),
	.datab(\DDS1|phase_accumulator|oQ [1]),
	.datac(P_reg[0]),
	.datad(\DDS1|phase_accumulator|oQ [0]),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~0 .lut_mask = 16'h0660;
defparam \DDS1|phase_accumulator|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N24
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~1 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~1_combout  = (P_reg[3] & (!\DDS1|phase_accumulator|oQ [3] & (P_reg[2] $ (\DDS1|phase_accumulator|oQ [2])))) # (!P_reg[3] & (\DDS1|phase_accumulator|oQ [3] & (P_reg[2] $ (\DDS1|phase_accumulator|oQ [2]))))

	.dataa(P_reg[3]),
	.datab(\DDS1|phase_accumulator|oQ [3]),
	.datac(P_reg[2]),
	.datad(\DDS1|phase_accumulator|oQ [2]),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~1 .lut_mask = 16'h0660;
defparam \DDS1|phase_accumulator|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N14
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~3 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~3_combout  = (\DDS1|phase_accumulator|oQ [7] & (!P_reg[7] & (P_reg[6] $ (\DDS1|phase_accumulator|oQ [6])))) # (!\DDS1|phase_accumulator|oQ [7] & (P_reg[7] & (P_reg[6] $ (\DDS1|phase_accumulator|oQ [6]))))

	.dataa(\DDS1|phase_accumulator|oQ [7]),
	.datab(P_reg[7]),
	.datac(P_reg[6]),
	.datad(\DDS1|phase_accumulator|oQ [6]),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~3 .lut_mask = 16'h0660;
defparam \DDS1|phase_accumulator|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N10
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~2 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~2_combout  = (P_reg[5] & (!\DDS1|phase_accumulator|oQ [5] & (\DDS1|phase_accumulator|oQ [4] $ (P_reg[4])))) # (!P_reg[5] & (\DDS1|phase_accumulator|oQ [5] & (\DDS1|phase_accumulator|oQ [4] $ (P_reg[4]))))

	.dataa(P_reg[5]),
	.datab(\DDS1|phase_accumulator|oQ [4]),
	.datac(P_reg[4]),
	.datad(\DDS1|phase_accumulator|oQ [5]),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~2 .lut_mask = 16'h1428;
defparam \DDS1|phase_accumulator|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N26
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~4 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~4_combout  = (\DDS1|phase_accumulator|Equal0~0_combout  & (\DDS1|phase_accumulator|Equal0~1_combout  & (\DDS1|phase_accumulator|Equal0~3_combout  & \DDS1|phase_accumulator|Equal0~2_combout )))

	.dataa(\DDS1|phase_accumulator|Equal0~0_combout ),
	.datab(\DDS1|phase_accumulator|Equal0~1_combout ),
	.datac(\DDS1|phase_accumulator|Equal0~3_combout ),
	.datad(\DDS1|phase_accumulator|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~4 .lut_mask = 16'h8000;
defparam \DDS1|phase_accumulator|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N26
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~15 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~15_combout  = (\DDS1|phase_accumulator|oQ [25] & (!P_reg[25] & (\DDS1|phase_accumulator|oQ [24] $ (P_reg[24])))) # (!\DDS1|phase_accumulator|oQ [25] & (P_reg[25] & (\DDS1|phase_accumulator|oQ [24] $ (P_reg[24]))))

	.dataa(\DDS1|phase_accumulator|oQ [25]),
	.datab(\DDS1|phase_accumulator|oQ [24]),
	.datac(P_reg[25]),
	.datad(P_reg[24]),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~15 .lut_mask = 16'h1248;
defparam \DDS1|phase_accumulator|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N14
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~12 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~12_combout  = (P_reg[20] & (!\DDS1|phase_accumulator|oQ [20] & (P_reg[21] $ (\DDS1|phase_accumulator|oQ [21])))) # (!P_reg[20] & (\DDS1|phase_accumulator|oQ [20] & (P_reg[21] $ (\DDS1|phase_accumulator|oQ [21]))))

	.dataa(P_reg[20]),
	.datab(\DDS1|phase_accumulator|oQ [20]),
	.datac(P_reg[21]),
	.datad(\DDS1|phase_accumulator|oQ [21]),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~12 .lut_mask = 16'h0660;
defparam \DDS1|phase_accumulator|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N28
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~10 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~10_combout  = (P_reg[16] & (!\DDS1|phase_accumulator|oQ [16] & (\DDS1|phase_accumulator|oQ [17] $ (P_reg[17])))) # (!P_reg[16] & (\DDS1|phase_accumulator|oQ [16] & (\DDS1|phase_accumulator|oQ [17] $ (P_reg[17]))))

	.dataa(P_reg[16]),
	.datab(\DDS1|phase_accumulator|oQ [17]),
	.datac(\DDS1|phase_accumulator|oQ [16]),
	.datad(P_reg[17]),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~10 .lut_mask = 16'h1248;
defparam \DDS1|phase_accumulator|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N4
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~13 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~13_combout  = (\DDS1|phase_accumulator|oQ [23] & (!P_reg[23] & (P_reg[22] $ (\DDS1|phase_accumulator|oQ [22])))) # (!\DDS1|phase_accumulator|oQ [23] & (P_reg[23] & (P_reg[22] $ (\DDS1|phase_accumulator|oQ [22]))))

	.dataa(\DDS1|phase_accumulator|oQ [23]),
	.datab(P_reg[22]),
	.datac(P_reg[23]),
	.datad(\DDS1|phase_accumulator|oQ [22]),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~13 .lut_mask = 16'h1248;
defparam \DDS1|phase_accumulator|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N18
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~11 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~11_combout  = (P_reg[18] & (!\DDS1|phase_accumulator|oQ [18] & (P_reg[19] $ (\DDS1|phase_accumulator|oQ [19])))) # (!P_reg[18] & (\DDS1|phase_accumulator|oQ [18] & (P_reg[19] $ (\DDS1|phase_accumulator|oQ [19]))))

	.dataa(P_reg[18]),
	.datab(\DDS1|phase_accumulator|oQ [18]),
	.datac(P_reg[19]),
	.datad(\DDS1|phase_accumulator|oQ [19]),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~11 .lut_mask = 16'h0660;
defparam \DDS1|phase_accumulator|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N6
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~14 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~14_combout  = (\DDS1|phase_accumulator|Equal0~12_combout  & (\DDS1|phase_accumulator|Equal0~10_combout  & (\DDS1|phase_accumulator|Equal0~13_combout  & \DDS1|phase_accumulator|Equal0~11_combout )))

	.dataa(\DDS1|phase_accumulator|Equal0~12_combout ),
	.datab(\DDS1|phase_accumulator|Equal0~10_combout ),
	.datac(\DDS1|phase_accumulator|Equal0~13_combout ),
	.datad(\DDS1|phase_accumulator|Equal0~11_combout ),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~14 .lut_mask = 16'h8000;
defparam \DDS1|phase_accumulator|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N0
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~16 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~16_combout  = (\DDS1|phase_accumulator|Equal0~15_combout  & (\DDS1|phase_accumulator|Equal0~14_combout  & (\DDS1|phase_accumulator|oQ [26] $ (P_reg[26]))))

	.dataa(\DDS1|phase_accumulator|Equal0~15_combout ),
	.datab(\DDS1|phase_accumulator|oQ [26]),
	.datac(P_reg[26]),
	.datad(\DDS1|phase_accumulator|Equal0~14_combout ),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~16 .lut_mask = 16'h2800;
defparam \DDS1|phase_accumulator|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \rst_ac~input (
	.i(rst_ac),
	.ibar(gnd),
	.o(\rst_ac~input_o ));
// synopsys translate_off
defparam \rst_ac~input .bus_hold = "false";
defparam \rst_ac~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y71_N21
dffeas rst_ac_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_ac~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_ac_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam rst_ac_reg.is_wysiwyg = "true";
defparam rst_ac_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N22
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~5 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~5_combout  = (\DDS1|phase_accumulator|oQ [9] & (!P_reg[9] & (P_reg[8] $ (\DDS1|phase_accumulator|oQ [8])))) # (!\DDS1|phase_accumulator|oQ [9] & (P_reg[9] & (P_reg[8] $ (\DDS1|phase_accumulator|oQ [8]))))

	.dataa(\DDS1|phase_accumulator|oQ [9]),
	.datab(P_reg[9]),
	.datac(P_reg[8]),
	.datad(\DDS1|phase_accumulator|oQ [8]),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~5 .lut_mask = 16'h0660;
defparam \DDS1|phase_accumulator|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N28
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~7 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~7_combout  = (\DDS1|phase_accumulator|oQ [13] & (!P_reg[13] & (\DDS1|phase_accumulator|oQ [12] $ (P_reg[12])))) # (!\DDS1|phase_accumulator|oQ [13] & (P_reg[13] & (\DDS1|phase_accumulator|oQ [12] $ (P_reg[12]))))

	.dataa(\DDS1|phase_accumulator|oQ [13]),
	.datab(\DDS1|phase_accumulator|oQ [12]),
	.datac(P_reg[12]),
	.datad(P_reg[13]),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~7 .lut_mask = 16'h1428;
defparam \DDS1|phase_accumulator|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N10
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~8 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~8_combout  = (P_reg[15] & (!\DDS1|phase_accumulator|oQ [15] & (\DDS1|phase_accumulator|oQ [14] $ (P_reg[14])))) # (!P_reg[15] & (\DDS1|phase_accumulator|oQ [15] & (\DDS1|phase_accumulator|oQ [14] $ (P_reg[14]))))

	.dataa(P_reg[15]),
	.datab(\DDS1|phase_accumulator|oQ [15]),
	.datac(\DDS1|phase_accumulator|oQ [14]),
	.datad(P_reg[14]),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~8 .lut_mask = 16'h0660;
defparam \DDS1|phase_accumulator|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N18
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~6 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~6_combout  = (P_reg[11] & (!\DDS1|phase_accumulator|oQ [11] & (P_reg[10] $ (\DDS1|phase_accumulator|oQ [10])))) # (!P_reg[11] & (\DDS1|phase_accumulator|oQ [11] & (P_reg[10] $ (\DDS1|phase_accumulator|oQ [10]))))

	.dataa(P_reg[11]),
	.datab(\DDS1|phase_accumulator|oQ [11]),
	.datac(P_reg[10]),
	.datad(\DDS1|phase_accumulator|oQ [10]),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~6 .lut_mask = 16'h0660;
defparam \DDS1|phase_accumulator|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N28
cycloneive_lcell_comb \DDS1|phase_accumulator|Equal0~9 (
// Equation(s):
// \DDS1|phase_accumulator|Equal0~9_combout  = (\DDS1|phase_accumulator|Equal0~5_combout  & (\DDS1|phase_accumulator|Equal0~7_combout  & (\DDS1|phase_accumulator|Equal0~8_combout  & \DDS1|phase_accumulator|Equal0~6_combout )))

	.dataa(\DDS1|phase_accumulator|Equal0~5_combout ),
	.datab(\DDS1|phase_accumulator|Equal0~7_combout ),
	.datac(\DDS1|phase_accumulator|Equal0~8_combout ),
	.datad(\DDS1|phase_accumulator|Equal0~6_combout ),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|Equal0~9 .lut_mask = 16'h8000;
defparam \DDS1|phase_accumulator|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N20
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[19]~81 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[19]~81_combout  = (\rst_ac_reg~q ) # ((\DDS1|phase_accumulator|Equal0~4_combout  & (\DDS1|phase_accumulator|Equal0~16_combout  & \DDS1|phase_accumulator|Equal0~9_combout )))

	.dataa(\DDS1|phase_accumulator|Equal0~4_combout ),
	.datab(\DDS1|phase_accumulator|Equal0~16_combout ),
	.datac(\rst_ac_reg~q ),
	.datad(\DDS1|phase_accumulator|Equal0~9_combout ),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[19]~81 .lut_mask = 16'hF8F0;
defparam \DDS1|phase_accumulator|oQ[19]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N22
cycloneive_io_ibuf \ena_ac~input (
	.i(ena_ac),
	.ibar(gnd),
	.o(\ena_ac~input_o ));
// synopsys translate_off
defparam \ena_ac~input .bus_hold = "false";
defparam \ena_ac~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y71_N31
dffeas ena_ac_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ena_ac~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ena_ac_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam ena_ac_reg.is_wysiwyg = "true";
defparam ena_ac_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y71_N30
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[19]~82 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[19]~82_combout  = (\ena_ac_reg~q ) # (\rst_ac_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ena_ac_reg~q ),
	.datad(\rst_ac_reg~q ),
	.cin(gnd),
	.combout(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[19]~82 .lut_mask = 16'hFFF0;
defparam \DDS1|phase_accumulator|oQ[19]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y71_N7
dffeas \DDS1|phase_accumulator|oQ[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[0]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[0] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N8
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[1]~29 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[1]~29_combout  = (P_reg[1] & ((\DDS1|phase_accumulator|oQ [1] & (\DDS1|phase_accumulator|oQ[0]~28  & VCC)) # (!\DDS1|phase_accumulator|oQ [1] & (!\DDS1|phase_accumulator|oQ[0]~28 )))) # (!P_reg[1] & ((\DDS1|phase_accumulator|oQ 
// [1] & (!\DDS1|phase_accumulator|oQ[0]~28 )) # (!\DDS1|phase_accumulator|oQ [1] & ((\DDS1|phase_accumulator|oQ[0]~28 ) # (GND)))))
// \DDS1|phase_accumulator|oQ[1]~30  = CARRY((P_reg[1] & (!\DDS1|phase_accumulator|oQ [1] & !\DDS1|phase_accumulator|oQ[0]~28 )) # (!P_reg[1] & ((!\DDS1|phase_accumulator|oQ[0]~28 ) # (!\DDS1|phase_accumulator|oQ [1]))))

	.dataa(P_reg[1]),
	.datab(\DDS1|phase_accumulator|oQ [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[0]~28 ),
	.combout(\DDS1|phase_accumulator|oQ[1]~29_combout ),
	.cout(\DDS1|phase_accumulator|oQ[1]~30 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[1]~29 .lut_mask = 16'h9617;
defparam \DDS1|phase_accumulator|oQ[1]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y71_N9
dffeas \DDS1|phase_accumulator|oQ[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[1]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[1] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N10
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[2]~31 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[2]~31_combout  = ((\DDS1|phase_accumulator|oQ [2] $ (P_reg[2] $ (!\DDS1|phase_accumulator|oQ[1]~30 )))) # (GND)
// \DDS1|phase_accumulator|oQ[2]~32  = CARRY((\DDS1|phase_accumulator|oQ [2] & ((P_reg[2]) # (!\DDS1|phase_accumulator|oQ[1]~30 ))) # (!\DDS1|phase_accumulator|oQ [2] & (P_reg[2] & !\DDS1|phase_accumulator|oQ[1]~30 )))

	.dataa(\DDS1|phase_accumulator|oQ [2]),
	.datab(P_reg[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[1]~30 ),
	.combout(\DDS1|phase_accumulator|oQ[2]~31_combout ),
	.cout(\DDS1|phase_accumulator|oQ[2]~32 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[2]~31 .lut_mask = 16'h698E;
defparam \DDS1|phase_accumulator|oQ[2]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y71_N11
dffeas \DDS1|phase_accumulator|oQ[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[2]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[2] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N12
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[3]~33 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[3]~33_combout  = (\DDS1|phase_accumulator|oQ [3] & ((P_reg[3] & (\DDS1|phase_accumulator|oQ[2]~32  & VCC)) # (!P_reg[3] & (!\DDS1|phase_accumulator|oQ[2]~32 )))) # (!\DDS1|phase_accumulator|oQ [3] & ((P_reg[3] & 
// (!\DDS1|phase_accumulator|oQ[2]~32 )) # (!P_reg[3] & ((\DDS1|phase_accumulator|oQ[2]~32 ) # (GND)))))
// \DDS1|phase_accumulator|oQ[3]~34  = CARRY((\DDS1|phase_accumulator|oQ [3] & (!P_reg[3] & !\DDS1|phase_accumulator|oQ[2]~32 )) # (!\DDS1|phase_accumulator|oQ [3] & ((!\DDS1|phase_accumulator|oQ[2]~32 ) # (!P_reg[3]))))

	.dataa(\DDS1|phase_accumulator|oQ [3]),
	.datab(P_reg[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[2]~32 ),
	.combout(\DDS1|phase_accumulator|oQ[3]~33_combout ),
	.cout(\DDS1|phase_accumulator|oQ[3]~34 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[3]~33 .lut_mask = 16'h9617;
defparam \DDS1|phase_accumulator|oQ[3]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y71_N13
dffeas \DDS1|phase_accumulator|oQ[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[3]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[3] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N14
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[4]~35 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[4]~35_combout  = ((P_reg[4] $ (\DDS1|phase_accumulator|oQ [4] $ (!\DDS1|phase_accumulator|oQ[3]~34 )))) # (GND)
// \DDS1|phase_accumulator|oQ[4]~36  = CARRY((P_reg[4] & ((\DDS1|phase_accumulator|oQ [4]) # (!\DDS1|phase_accumulator|oQ[3]~34 ))) # (!P_reg[4] & (\DDS1|phase_accumulator|oQ [4] & !\DDS1|phase_accumulator|oQ[3]~34 )))

	.dataa(P_reg[4]),
	.datab(\DDS1|phase_accumulator|oQ [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[3]~34 ),
	.combout(\DDS1|phase_accumulator|oQ[4]~35_combout ),
	.cout(\DDS1|phase_accumulator|oQ[4]~36 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[4]~35 .lut_mask = 16'h698E;
defparam \DDS1|phase_accumulator|oQ[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y71_N15
dffeas \DDS1|phase_accumulator|oQ[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[4]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[4] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N16
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[5]~37 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[5]~37_combout  = (P_reg[5] & ((\DDS1|phase_accumulator|oQ [5] & (\DDS1|phase_accumulator|oQ[4]~36  & VCC)) # (!\DDS1|phase_accumulator|oQ [5] & (!\DDS1|phase_accumulator|oQ[4]~36 )))) # (!P_reg[5] & ((\DDS1|phase_accumulator|oQ 
// [5] & (!\DDS1|phase_accumulator|oQ[4]~36 )) # (!\DDS1|phase_accumulator|oQ [5] & ((\DDS1|phase_accumulator|oQ[4]~36 ) # (GND)))))
// \DDS1|phase_accumulator|oQ[5]~38  = CARRY((P_reg[5] & (!\DDS1|phase_accumulator|oQ [5] & !\DDS1|phase_accumulator|oQ[4]~36 )) # (!P_reg[5] & ((!\DDS1|phase_accumulator|oQ[4]~36 ) # (!\DDS1|phase_accumulator|oQ [5]))))

	.dataa(P_reg[5]),
	.datab(\DDS1|phase_accumulator|oQ [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[4]~36 ),
	.combout(\DDS1|phase_accumulator|oQ[5]~37_combout ),
	.cout(\DDS1|phase_accumulator|oQ[5]~38 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[5]~37 .lut_mask = 16'h9617;
defparam \DDS1|phase_accumulator|oQ[5]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y71_N17
dffeas \DDS1|phase_accumulator|oQ[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[5]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[5] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N18
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[6]~39 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[6]~39_combout  = ((P_reg[6] $ (\DDS1|phase_accumulator|oQ [6] $ (!\DDS1|phase_accumulator|oQ[5]~38 )))) # (GND)
// \DDS1|phase_accumulator|oQ[6]~40  = CARRY((P_reg[6] & ((\DDS1|phase_accumulator|oQ [6]) # (!\DDS1|phase_accumulator|oQ[5]~38 ))) # (!P_reg[6] & (\DDS1|phase_accumulator|oQ [6] & !\DDS1|phase_accumulator|oQ[5]~38 )))

	.dataa(P_reg[6]),
	.datab(\DDS1|phase_accumulator|oQ [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[5]~38 ),
	.combout(\DDS1|phase_accumulator|oQ[6]~39_combout ),
	.cout(\DDS1|phase_accumulator|oQ[6]~40 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[6]~39 .lut_mask = 16'h698E;
defparam \DDS1|phase_accumulator|oQ[6]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y71_N19
dffeas \DDS1|phase_accumulator|oQ[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[6]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[6] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N20
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[7]~41 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[7]~41_combout  = (P_reg[7] & ((\DDS1|phase_accumulator|oQ [7] & (\DDS1|phase_accumulator|oQ[6]~40  & VCC)) # (!\DDS1|phase_accumulator|oQ [7] & (!\DDS1|phase_accumulator|oQ[6]~40 )))) # (!P_reg[7] & ((\DDS1|phase_accumulator|oQ 
// [7] & (!\DDS1|phase_accumulator|oQ[6]~40 )) # (!\DDS1|phase_accumulator|oQ [7] & ((\DDS1|phase_accumulator|oQ[6]~40 ) # (GND)))))
// \DDS1|phase_accumulator|oQ[7]~42  = CARRY((P_reg[7] & (!\DDS1|phase_accumulator|oQ [7] & !\DDS1|phase_accumulator|oQ[6]~40 )) # (!P_reg[7] & ((!\DDS1|phase_accumulator|oQ[6]~40 ) # (!\DDS1|phase_accumulator|oQ [7]))))

	.dataa(P_reg[7]),
	.datab(\DDS1|phase_accumulator|oQ [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[6]~40 ),
	.combout(\DDS1|phase_accumulator|oQ[7]~41_combout ),
	.cout(\DDS1|phase_accumulator|oQ[7]~42 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[7]~41 .lut_mask = 16'h9617;
defparam \DDS1|phase_accumulator|oQ[7]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y71_N21
dffeas \DDS1|phase_accumulator|oQ[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[7]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[7] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N22
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[8]~43 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[8]~43_combout  = ((\DDS1|phase_accumulator|oQ [8] $ (P_reg[8] $ (!\DDS1|phase_accumulator|oQ[7]~42 )))) # (GND)
// \DDS1|phase_accumulator|oQ[8]~44  = CARRY((\DDS1|phase_accumulator|oQ [8] & ((P_reg[8]) # (!\DDS1|phase_accumulator|oQ[7]~42 ))) # (!\DDS1|phase_accumulator|oQ [8] & (P_reg[8] & !\DDS1|phase_accumulator|oQ[7]~42 )))

	.dataa(\DDS1|phase_accumulator|oQ [8]),
	.datab(P_reg[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[7]~42 ),
	.combout(\DDS1|phase_accumulator|oQ[8]~43_combout ),
	.cout(\DDS1|phase_accumulator|oQ[8]~44 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[8]~43 .lut_mask = 16'h698E;
defparam \DDS1|phase_accumulator|oQ[8]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y71_N23
dffeas \DDS1|phase_accumulator|oQ[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[8]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[8] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N24
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[9]~45 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[9]~45_combout  = (\DDS1|phase_accumulator|oQ [9] & ((P_reg[9] & (\DDS1|phase_accumulator|oQ[8]~44  & VCC)) # (!P_reg[9] & (!\DDS1|phase_accumulator|oQ[8]~44 )))) # (!\DDS1|phase_accumulator|oQ [9] & ((P_reg[9] & 
// (!\DDS1|phase_accumulator|oQ[8]~44 )) # (!P_reg[9] & ((\DDS1|phase_accumulator|oQ[8]~44 ) # (GND)))))
// \DDS1|phase_accumulator|oQ[9]~46  = CARRY((\DDS1|phase_accumulator|oQ [9] & (!P_reg[9] & !\DDS1|phase_accumulator|oQ[8]~44 )) # (!\DDS1|phase_accumulator|oQ [9] & ((!\DDS1|phase_accumulator|oQ[8]~44 ) # (!P_reg[9]))))

	.dataa(\DDS1|phase_accumulator|oQ [9]),
	.datab(P_reg[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[8]~44 ),
	.combout(\DDS1|phase_accumulator|oQ[9]~45_combout ),
	.cout(\DDS1|phase_accumulator|oQ[9]~46 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[9]~45 .lut_mask = 16'h9617;
defparam \DDS1|phase_accumulator|oQ[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y71_N25
dffeas \DDS1|phase_accumulator|oQ[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[9]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[9] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N26
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[10]~47 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[10]~47_combout  = ((\DDS1|phase_accumulator|oQ [10] $ (P_reg[10] $ (!\DDS1|phase_accumulator|oQ[9]~46 )))) # (GND)
// \DDS1|phase_accumulator|oQ[10]~48  = CARRY((\DDS1|phase_accumulator|oQ [10] & ((P_reg[10]) # (!\DDS1|phase_accumulator|oQ[9]~46 ))) # (!\DDS1|phase_accumulator|oQ [10] & (P_reg[10] & !\DDS1|phase_accumulator|oQ[9]~46 )))

	.dataa(\DDS1|phase_accumulator|oQ [10]),
	.datab(P_reg[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[9]~46 ),
	.combout(\DDS1|phase_accumulator|oQ[10]~47_combout ),
	.cout(\DDS1|phase_accumulator|oQ[10]~48 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[10]~47 .lut_mask = 16'h698E;
defparam \DDS1|phase_accumulator|oQ[10]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y71_N27
dffeas \DDS1|phase_accumulator|oQ[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[10]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[10] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N28
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[11]~49 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[11]~49_combout  = (P_reg[11] & ((\DDS1|phase_accumulator|oQ [11] & (\DDS1|phase_accumulator|oQ[10]~48  & VCC)) # (!\DDS1|phase_accumulator|oQ [11] & (!\DDS1|phase_accumulator|oQ[10]~48 )))) # (!P_reg[11] & 
// ((\DDS1|phase_accumulator|oQ [11] & (!\DDS1|phase_accumulator|oQ[10]~48 )) # (!\DDS1|phase_accumulator|oQ [11] & ((\DDS1|phase_accumulator|oQ[10]~48 ) # (GND)))))
// \DDS1|phase_accumulator|oQ[11]~50  = CARRY((P_reg[11] & (!\DDS1|phase_accumulator|oQ [11] & !\DDS1|phase_accumulator|oQ[10]~48 )) # (!P_reg[11] & ((!\DDS1|phase_accumulator|oQ[10]~48 ) # (!\DDS1|phase_accumulator|oQ [11]))))

	.dataa(P_reg[11]),
	.datab(\DDS1|phase_accumulator|oQ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[10]~48 ),
	.combout(\DDS1|phase_accumulator|oQ[11]~49_combout ),
	.cout(\DDS1|phase_accumulator|oQ[11]~50 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[11]~49 .lut_mask = 16'h9617;
defparam \DDS1|phase_accumulator|oQ[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y71_N29
dffeas \DDS1|phase_accumulator|oQ[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[11]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[11] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N30
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[12]~51 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[12]~51_combout  = ((\DDS1|phase_accumulator|oQ [12] $ (P_reg[12] $ (!\DDS1|phase_accumulator|oQ[11]~50 )))) # (GND)
// \DDS1|phase_accumulator|oQ[12]~52  = CARRY((\DDS1|phase_accumulator|oQ [12] & ((P_reg[12]) # (!\DDS1|phase_accumulator|oQ[11]~50 ))) # (!\DDS1|phase_accumulator|oQ [12] & (P_reg[12] & !\DDS1|phase_accumulator|oQ[11]~50 )))

	.dataa(\DDS1|phase_accumulator|oQ [12]),
	.datab(P_reg[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[11]~50 ),
	.combout(\DDS1|phase_accumulator|oQ[12]~51_combout ),
	.cout(\DDS1|phase_accumulator|oQ[12]~52 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[12]~51 .lut_mask = 16'h698E;
defparam \DDS1|phase_accumulator|oQ[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y71_N31
dffeas \DDS1|phase_accumulator|oQ[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[12]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[12] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N0
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[13]~53 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[13]~53_combout  = (P_reg[13] & ((\DDS1|phase_accumulator|oQ [13] & (\DDS1|phase_accumulator|oQ[12]~52  & VCC)) # (!\DDS1|phase_accumulator|oQ [13] & (!\DDS1|phase_accumulator|oQ[12]~52 )))) # (!P_reg[13] & 
// ((\DDS1|phase_accumulator|oQ [13] & (!\DDS1|phase_accumulator|oQ[12]~52 )) # (!\DDS1|phase_accumulator|oQ [13] & ((\DDS1|phase_accumulator|oQ[12]~52 ) # (GND)))))
// \DDS1|phase_accumulator|oQ[13]~54  = CARRY((P_reg[13] & (!\DDS1|phase_accumulator|oQ [13] & !\DDS1|phase_accumulator|oQ[12]~52 )) # (!P_reg[13] & ((!\DDS1|phase_accumulator|oQ[12]~52 ) # (!\DDS1|phase_accumulator|oQ [13]))))

	.dataa(P_reg[13]),
	.datab(\DDS1|phase_accumulator|oQ [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[12]~52 ),
	.combout(\DDS1|phase_accumulator|oQ[13]~53_combout ),
	.cout(\DDS1|phase_accumulator|oQ[13]~54 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[13]~53 .lut_mask = 16'h9617;
defparam \DDS1|phase_accumulator|oQ[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y70_N1
dffeas \DDS1|phase_accumulator|oQ[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[13]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[13] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N2
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[14]~55 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[14]~55_combout  = ((P_reg[14] $ (\DDS1|phase_accumulator|oQ [14] $ (!\DDS1|phase_accumulator|oQ[13]~54 )))) # (GND)
// \DDS1|phase_accumulator|oQ[14]~56  = CARRY((P_reg[14] & ((\DDS1|phase_accumulator|oQ [14]) # (!\DDS1|phase_accumulator|oQ[13]~54 ))) # (!P_reg[14] & (\DDS1|phase_accumulator|oQ [14] & !\DDS1|phase_accumulator|oQ[13]~54 )))

	.dataa(P_reg[14]),
	.datab(\DDS1|phase_accumulator|oQ [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[13]~54 ),
	.combout(\DDS1|phase_accumulator|oQ[14]~55_combout ),
	.cout(\DDS1|phase_accumulator|oQ[14]~56 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[14]~55 .lut_mask = 16'h698E;
defparam \DDS1|phase_accumulator|oQ[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y70_N3
dffeas \DDS1|phase_accumulator|oQ[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[14]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[14] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N4
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[15]~57 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[15]~57_combout  = (\DDS1|phase_accumulator|oQ [15] & ((P_reg[15] & (\DDS1|phase_accumulator|oQ[14]~56  & VCC)) # (!P_reg[15] & (!\DDS1|phase_accumulator|oQ[14]~56 )))) # (!\DDS1|phase_accumulator|oQ [15] & ((P_reg[15] & 
// (!\DDS1|phase_accumulator|oQ[14]~56 )) # (!P_reg[15] & ((\DDS1|phase_accumulator|oQ[14]~56 ) # (GND)))))
// \DDS1|phase_accumulator|oQ[15]~58  = CARRY((\DDS1|phase_accumulator|oQ [15] & (!P_reg[15] & !\DDS1|phase_accumulator|oQ[14]~56 )) # (!\DDS1|phase_accumulator|oQ [15] & ((!\DDS1|phase_accumulator|oQ[14]~56 ) # (!P_reg[15]))))

	.dataa(\DDS1|phase_accumulator|oQ [15]),
	.datab(P_reg[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[14]~56 ),
	.combout(\DDS1|phase_accumulator|oQ[15]~57_combout ),
	.cout(\DDS1|phase_accumulator|oQ[15]~58 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[15]~57 .lut_mask = 16'h9617;
defparam \DDS1|phase_accumulator|oQ[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y70_N5
dffeas \DDS1|phase_accumulator|oQ[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[15]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[15] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N6
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[16]~59 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[16]~59_combout  = ((\DDS1|phase_accumulator|oQ [16] $ (P_reg[16] $ (!\DDS1|phase_accumulator|oQ[15]~58 )))) # (GND)
// \DDS1|phase_accumulator|oQ[16]~60  = CARRY((\DDS1|phase_accumulator|oQ [16] & ((P_reg[16]) # (!\DDS1|phase_accumulator|oQ[15]~58 ))) # (!\DDS1|phase_accumulator|oQ [16] & (P_reg[16] & !\DDS1|phase_accumulator|oQ[15]~58 )))

	.dataa(\DDS1|phase_accumulator|oQ [16]),
	.datab(P_reg[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[15]~58 ),
	.combout(\DDS1|phase_accumulator|oQ[16]~59_combout ),
	.cout(\DDS1|phase_accumulator|oQ[16]~60 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[16]~59 .lut_mask = 16'h698E;
defparam \DDS1|phase_accumulator|oQ[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y70_N7
dffeas \DDS1|phase_accumulator|oQ[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[16]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[16] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N8
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[17]~61 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[17]~61_combout  = (P_reg[17] & ((\DDS1|phase_accumulator|oQ [17] & (\DDS1|phase_accumulator|oQ[16]~60  & VCC)) # (!\DDS1|phase_accumulator|oQ [17] & (!\DDS1|phase_accumulator|oQ[16]~60 )))) # (!P_reg[17] & 
// ((\DDS1|phase_accumulator|oQ [17] & (!\DDS1|phase_accumulator|oQ[16]~60 )) # (!\DDS1|phase_accumulator|oQ [17] & ((\DDS1|phase_accumulator|oQ[16]~60 ) # (GND)))))
// \DDS1|phase_accumulator|oQ[17]~62  = CARRY((P_reg[17] & (!\DDS1|phase_accumulator|oQ [17] & !\DDS1|phase_accumulator|oQ[16]~60 )) # (!P_reg[17] & ((!\DDS1|phase_accumulator|oQ[16]~60 ) # (!\DDS1|phase_accumulator|oQ [17]))))

	.dataa(P_reg[17]),
	.datab(\DDS1|phase_accumulator|oQ [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[16]~60 ),
	.combout(\DDS1|phase_accumulator|oQ[17]~61_combout ),
	.cout(\DDS1|phase_accumulator|oQ[17]~62 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[17]~61 .lut_mask = 16'h9617;
defparam \DDS1|phase_accumulator|oQ[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y70_N9
dffeas \DDS1|phase_accumulator|oQ[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[17]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[17] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N10
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[18]~63 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[18]~63_combout  = ((\DDS1|phase_accumulator|oQ [18] $ (P_reg[18] $ (!\DDS1|phase_accumulator|oQ[17]~62 )))) # (GND)
// \DDS1|phase_accumulator|oQ[18]~64  = CARRY((\DDS1|phase_accumulator|oQ [18] & ((P_reg[18]) # (!\DDS1|phase_accumulator|oQ[17]~62 ))) # (!\DDS1|phase_accumulator|oQ [18] & (P_reg[18] & !\DDS1|phase_accumulator|oQ[17]~62 )))

	.dataa(\DDS1|phase_accumulator|oQ [18]),
	.datab(P_reg[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[17]~62 ),
	.combout(\DDS1|phase_accumulator|oQ[18]~63_combout ),
	.cout(\DDS1|phase_accumulator|oQ[18]~64 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[18]~63 .lut_mask = 16'h698E;
defparam \DDS1|phase_accumulator|oQ[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y70_N11
dffeas \DDS1|phase_accumulator|oQ[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[18]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[18] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N12
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[19]~65 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[19]~65_combout  = (\DDS1|phase_accumulator|oQ [19] & ((P_reg[19] & (\DDS1|phase_accumulator|oQ[18]~64  & VCC)) # (!P_reg[19] & (!\DDS1|phase_accumulator|oQ[18]~64 )))) # (!\DDS1|phase_accumulator|oQ [19] & ((P_reg[19] & 
// (!\DDS1|phase_accumulator|oQ[18]~64 )) # (!P_reg[19] & ((\DDS1|phase_accumulator|oQ[18]~64 ) # (GND)))))
// \DDS1|phase_accumulator|oQ[19]~66  = CARRY((\DDS1|phase_accumulator|oQ [19] & (!P_reg[19] & !\DDS1|phase_accumulator|oQ[18]~64 )) # (!\DDS1|phase_accumulator|oQ [19] & ((!\DDS1|phase_accumulator|oQ[18]~64 ) # (!P_reg[19]))))

	.dataa(\DDS1|phase_accumulator|oQ [19]),
	.datab(P_reg[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[18]~64 ),
	.combout(\DDS1|phase_accumulator|oQ[19]~65_combout ),
	.cout(\DDS1|phase_accumulator|oQ[19]~66 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[19]~65 .lut_mask = 16'h9617;
defparam \DDS1|phase_accumulator|oQ[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y70_N13
dffeas \DDS1|phase_accumulator|oQ[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[19]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[19] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N14
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[20]~67 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[20]~67_combout  = ((P_reg[20] $ (\DDS1|phase_accumulator|oQ [20] $ (!\DDS1|phase_accumulator|oQ[19]~66 )))) # (GND)
// \DDS1|phase_accumulator|oQ[20]~68  = CARRY((P_reg[20] & ((\DDS1|phase_accumulator|oQ [20]) # (!\DDS1|phase_accumulator|oQ[19]~66 ))) # (!P_reg[20] & (\DDS1|phase_accumulator|oQ [20] & !\DDS1|phase_accumulator|oQ[19]~66 )))

	.dataa(P_reg[20]),
	.datab(\DDS1|phase_accumulator|oQ [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[19]~66 ),
	.combout(\DDS1|phase_accumulator|oQ[20]~67_combout ),
	.cout(\DDS1|phase_accumulator|oQ[20]~68 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[20]~67 .lut_mask = 16'h698E;
defparam \DDS1|phase_accumulator|oQ[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y70_N15
dffeas \DDS1|phase_accumulator|oQ[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[20]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[20] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N16
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[21]~69 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[21]~69_combout  = (P_reg[21] & ((\DDS1|phase_accumulator|oQ [21] & (\DDS1|phase_accumulator|oQ[20]~68  & VCC)) # (!\DDS1|phase_accumulator|oQ [21] & (!\DDS1|phase_accumulator|oQ[20]~68 )))) # (!P_reg[21] & 
// ((\DDS1|phase_accumulator|oQ [21] & (!\DDS1|phase_accumulator|oQ[20]~68 )) # (!\DDS1|phase_accumulator|oQ [21] & ((\DDS1|phase_accumulator|oQ[20]~68 ) # (GND)))))
// \DDS1|phase_accumulator|oQ[21]~70  = CARRY((P_reg[21] & (!\DDS1|phase_accumulator|oQ [21] & !\DDS1|phase_accumulator|oQ[20]~68 )) # (!P_reg[21] & ((!\DDS1|phase_accumulator|oQ[20]~68 ) # (!\DDS1|phase_accumulator|oQ [21]))))

	.dataa(P_reg[21]),
	.datab(\DDS1|phase_accumulator|oQ [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[20]~68 ),
	.combout(\DDS1|phase_accumulator|oQ[21]~69_combout ),
	.cout(\DDS1|phase_accumulator|oQ[21]~70 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[21]~69 .lut_mask = 16'h9617;
defparam \DDS1|phase_accumulator|oQ[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y70_N17
dffeas \DDS1|phase_accumulator|oQ[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[21]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[21] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N18
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[22]~71 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[22]~71_combout  = ((P_reg[22] $ (\DDS1|phase_accumulator|oQ [22] $ (!\DDS1|phase_accumulator|oQ[21]~70 )))) # (GND)
// \DDS1|phase_accumulator|oQ[22]~72  = CARRY((P_reg[22] & ((\DDS1|phase_accumulator|oQ [22]) # (!\DDS1|phase_accumulator|oQ[21]~70 ))) # (!P_reg[22] & (\DDS1|phase_accumulator|oQ [22] & !\DDS1|phase_accumulator|oQ[21]~70 )))

	.dataa(P_reg[22]),
	.datab(\DDS1|phase_accumulator|oQ [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[21]~70 ),
	.combout(\DDS1|phase_accumulator|oQ[22]~71_combout ),
	.cout(\DDS1|phase_accumulator|oQ[22]~72 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[22]~71 .lut_mask = 16'h698E;
defparam \DDS1|phase_accumulator|oQ[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y70_N19
dffeas \DDS1|phase_accumulator|oQ[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[22]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[22] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N20
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[23]~73 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[23]~73_combout  = (\DDS1|phase_accumulator|oQ [23] & ((P_reg[23] & (\DDS1|phase_accumulator|oQ[22]~72  & VCC)) # (!P_reg[23] & (!\DDS1|phase_accumulator|oQ[22]~72 )))) # (!\DDS1|phase_accumulator|oQ [23] & ((P_reg[23] & 
// (!\DDS1|phase_accumulator|oQ[22]~72 )) # (!P_reg[23] & ((\DDS1|phase_accumulator|oQ[22]~72 ) # (GND)))))
// \DDS1|phase_accumulator|oQ[23]~74  = CARRY((\DDS1|phase_accumulator|oQ [23] & (!P_reg[23] & !\DDS1|phase_accumulator|oQ[22]~72 )) # (!\DDS1|phase_accumulator|oQ [23] & ((!\DDS1|phase_accumulator|oQ[22]~72 ) # (!P_reg[23]))))

	.dataa(\DDS1|phase_accumulator|oQ [23]),
	.datab(P_reg[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[22]~72 ),
	.combout(\DDS1|phase_accumulator|oQ[23]~73_combout ),
	.cout(\DDS1|phase_accumulator|oQ[23]~74 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[23]~73 .lut_mask = 16'h9617;
defparam \DDS1|phase_accumulator|oQ[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y70_N21
dffeas \DDS1|phase_accumulator|oQ[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[23]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[23] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N22
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[24]~75 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[24]~75_combout  = ((\DDS1|phase_accumulator|oQ [24] $ (P_reg[24] $ (!\DDS1|phase_accumulator|oQ[23]~74 )))) # (GND)
// \DDS1|phase_accumulator|oQ[24]~76  = CARRY((\DDS1|phase_accumulator|oQ [24] & ((P_reg[24]) # (!\DDS1|phase_accumulator|oQ[23]~74 ))) # (!\DDS1|phase_accumulator|oQ [24] & (P_reg[24] & !\DDS1|phase_accumulator|oQ[23]~74 )))

	.dataa(\DDS1|phase_accumulator|oQ [24]),
	.datab(P_reg[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[23]~74 ),
	.combout(\DDS1|phase_accumulator|oQ[24]~75_combout ),
	.cout(\DDS1|phase_accumulator|oQ[24]~76 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[24]~75 .lut_mask = 16'h698E;
defparam \DDS1|phase_accumulator|oQ[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y70_N23
dffeas \DDS1|phase_accumulator|oQ[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[24]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[24] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N24
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[25]~77 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[25]~77_combout  = (P_reg[25] & ((\DDS1|phase_accumulator|oQ [25] & (\DDS1|phase_accumulator|oQ[24]~76  & VCC)) # (!\DDS1|phase_accumulator|oQ [25] & (!\DDS1|phase_accumulator|oQ[24]~76 )))) # (!P_reg[25] & 
// ((\DDS1|phase_accumulator|oQ [25] & (!\DDS1|phase_accumulator|oQ[24]~76 )) # (!\DDS1|phase_accumulator|oQ [25] & ((\DDS1|phase_accumulator|oQ[24]~76 ) # (GND)))))
// \DDS1|phase_accumulator|oQ[25]~78  = CARRY((P_reg[25] & (!\DDS1|phase_accumulator|oQ [25] & !\DDS1|phase_accumulator|oQ[24]~76 )) # (!P_reg[25] & ((!\DDS1|phase_accumulator|oQ[24]~76 ) # (!\DDS1|phase_accumulator|oQ [25]))))

	.dataa(P_reg[25]),
	.datab(\DDS1|phase_accumulator|oQ [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|phase_accumulator|oQ[24]~76 ),
	.combout(\DDS1|phase_accumulator|oQ[25]~77_combout ),
	.cout(\DDS1|phase_accumulator|oQ[25]~78 ));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[25]~77 .lut_mask = 16'h9617;
defparam \DDS1|phase_accumulator|oQ[25]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y70_N25
dffeas \DDS1|phase_accumulator|oQ[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[25]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[25] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N26
cycloneive_lcell_comb \DDS1|phase_accumulator|oQ[26]~79 (
// Equation(s):
// \DDS1|phase_accumulator|oQ[26]~79_combout  = P_reg[26] $ (\DDS1|phase_accumulator|oQ[25]~78  $ (!\DDS1|phase_accumulator|oQ [26]))

	.dataa(P_reg[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|phase_accumulator|oQ [26]),
	.cin(\DDS1|phase_accumulator|oQ[25]~78 ),
	.combout(\DDS1|phase_accumulator|oQ[26]~79_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[26]~79 .lut_mask = 16'h5AA5;
defparam \DDS1|phase_accumulator|oQ[26]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y70_N27
dffeas \DDS1|phase_accumulator|oQ[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|phase_accumulator|oQ[26]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DDS1|phase_accumulator|oQ[19]~81_combout ),
	.sload(gnd),
	.ena(\DDS1|phase_accumulator|oQ[19]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|phase_accumulator|oQ [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|phase_accumulator|oQ[26] .is_wysiwyg = "true";
defparam \DDS1|phase_accumulator|oQ[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N8
cycloneive_lcell_comb \DDS1|ramp_pipe1[13]~feeder (
// Equation(s):
// \DDS1|ramp_pipe1[13]~feeder_combout  = \DDS1|phase_accumulator|oQ [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|phase_accumulator|oQ [26]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe1[13]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y70_N9
dffeas \DDS1|ramp_pipe1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe1[13] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y69_N31
dffeas \DDS1|ramp_pipe2[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DDS1|ramp_pipe1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe2[13] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N28
cycloneive_lcell_comb \DDS1|ramp_wave[13]~feeder (
// Equation(s):
// \DDS1|ramp_wave[13]~feeder_combout  = \DDS1|ramp_pipe2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe2 [13]),
	.cin(gnd),
	.combout(\DDS1|ramp_wave[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_wave[13]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_wave[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N29
dffeas \DDS1|ramp_wave[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_wave[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_wave [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_wave[13] .is_wysiwyg = "true";
defparam \DDS1|ramp_wave[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N28
cycloneive_lcell_comb \sqr_wave[1]~0 (
// Equation(s):
// \sqr_wave[1]~0_combout  = !\DDS1|ramp_wave [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|ramp_wave [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sqr_wave[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sqr_wave[1]~0 .lut_mask = 16'h0F0F;
defparam \sqr_wave[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N29
dffeas \sqr_wave[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sqr_wave[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sqr_wave[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sqr_wave[1]~reg0 .is_wysiwyg = "true";
defparam \sqr_wave[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N6
cycloneive_lcell_comb \sqr_wave[2]~1 (
// Equation(s):
// \sqr_wave[2]~1_combout  = !\DDS1|ramp_wave [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|ramp_wave [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sqr_wave[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sqr_wave[2]~1 .lut_mask = 16'h0F0F;
defparam \sqr_wave[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N7
dffeas \sqr_wave[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sqr_wave[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sqr_wave[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sqr_wave[2]~reg0 .is_wysiwyg = "true";
defparam \sqr_wave[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N0
cycloneive_lcell_comb \sqr_wave[3]~2 (
// Equation(s):
// \sqr_wave[3]~2_combout  = !\DDS1|ramp_wave [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|ramp_wave [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sqr_wave[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sqr_wave[3]~2 .lut_mask = 16'h0F0F;
defparam \sqr_wave[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N1
dffeas \sqr_wave[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sqr_wave[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sqr_wave[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sqr_wave[3]~reg0 .is_wysiwyg = "true";
defparam \sqr_wave[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N2
cycloneive_lcell_comb \sqr_wave[4]~3 (
// Equation(s):
// \sqr_wave[4]~3_combout  = !\DDS1|ramp_wave [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|ramp_wave [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sqr_wave[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sqr_wave[4]~3 .lut_mask = 16'h0F0F;
defparam \sqr_wave[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N3
dffeas \sqr_wave[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sqr_wave[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sqr_wave[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sqr_wave[4]~reg0 .is_wysiwyg = "true";
defparam \sqr_wave[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N24
cycloneive_lcell_comb \sqr_wave[5]~4 (
// Equation(s):
// \sqr_wave[5]~4_combout  = !\DDS1|ramp_wave [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|ramp_wave [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sqr_wave[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sqr_wave[5]~4 .lut_mask = 16'h0F0F;
defparam \sqr_wave[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N25
dffeas \sqr_wave[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sqr_wave[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sqr_wave[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sqr_wave[5]~reg0 .is_wysiwyg = "true";
defparam \sqr_wave[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N10
cycloneive_lcell_comb \sqr_wave[6]~5 (
// Equation(s):
// \sqr_wave[6]~5_combout  = !\DDS1|ramp_wave [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|ramp_wave [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sqr_wave[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sqr_wave[6]~5 .lut_mask = 16'h0F0F;
defparam \sqr_wave[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N11
dffeas \sqr_wave[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sqr_wave[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sqr_wave[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sqr_wave[6]~reg0 .is_wysiwyg = "true";
defparam \sqr_wave[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N4
cycloneive_lcell_comb \sqr_wave[7]~6 (
// Equation(s):
// \sqr_wave[7]~6_combout  = !\DDS1|ramp_wave [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|ramp_wave [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sqr_wave[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sqr_wave[7]~6 .lut_mask = 16'h0F0F;
defparam \sqr_wave[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N5
dffeas \sqr_wave[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sqr_wave[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sqr_wave[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sqr_wave[7]~reg0 .is_wysiwyg = "true";
defparam \sqr_wave[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N26
cycloneive_lcell_comb \sqr_wave[8]~7 (
// Equation(s):
// \sqr_wave[8]~7_combout  = !\DDS1|ramp_wave [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|ramp_wave [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sqr_wave[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sqr_wave[8]~7 .lut_mask = 16'h0F0F;
defparam \sqr_wave[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N27
dffeas \sqr_wave[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sqr_wave[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sqr_wave[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sqr_wave[8]~reg0 .is_wysiwyg = "true";
defparam \sqr_wave[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N16
cycloneive_lcell_comb \sqr_wave[9]~8 (
// Equation(s):
// \sqr_wave[9]~8_combout  = !\DDS1|ramp_wave [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|ramp_wave [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sqr_wave[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sqr_wave[9]~8 .lut_mask = 16'h0F0F;
defparam \sqr_wave[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N17
dffeas \sqr_wave[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sqr_wave[9]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sqr_wave[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sqr_wave[9]~reg0 .is_wysiwyg = "true";
defparam \sqr_wave[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N14
cycloneive_lcell_comb \sqr_wave[10]~9 (
// Equation(s):
// \sqr_wave[10]~9_combout  = !\DDS1|ramp_wave [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|ramp_wave [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sqr_wave[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sqr_wave[10]~9 .lut_mask = 16'h0F0F;
defparam \sqr_wave[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N15
dffeas \sqr_wave[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sqr_wave[10]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sqr_wave[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sqr_wave[10]~reg0 .is_wysiwyg = "true";
defparam \sqr_wave[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N12
cycloneive_lcell_comb \sqr_wave[11]~10 (
// Equation(s):
// \sqr_wave[11]~10_combout  = !\DDS1|ramp_wave [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|ramp_wave [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sqr_wave[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sqr_wave[11]~10 .lut_mask = 16'h0F0F;
defparam \sqr_wave[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N13
dffeas \sqr_wave[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sqr_wave[11]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sqr_wave[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sqr_wave[11]~reg0 .is_wysiwyg = "true";
defparam \sqr_wave[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N18
cycloneive_lcell_comb \sqr_wave[12]~11 (
// Equation(s):
// \sqr_wave[12]~11_combout  = !\DDS1|ramp_wave [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|ramp_wave [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sqr_wave[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \sqr_wave[12]~11 .lut_mask = 16'h0F0F;
defparam \sqr_wave[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N19
dffeas \sqr_wave[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sqr_wave[12]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sqr_wave[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sqr_wave[12]~reg0 .is_wysiwyg = "true";
defparam \sqr_wave[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N20
cycloneive_lcell_comb \sqr_wave[13]~reg0feeder (
// Equation(s):
// \sqr_wave[13]~reg0feeder_combout  = \DDS1|ramp_wave [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|ramp_wave [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sqr_wave[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sqr_wave[13]~reg0feeder .lut_mask = 16'hF0F0;
defparam \sqr_wave[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N21
dffeas \sqr_wave[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sqr_wave[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sqr_wave[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sqr_wave[13]~reg0 .is_wysiwyg = "true";
defparam \sqr_wave[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y71_N21
dffeas \DDS1|ramp_pipe1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DDS1|phase_accumulator|oQ [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe1[0] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N16
cycloneive_lcell_comb \DDS1|ramp_pipe2[0]~feeder (
// Equation(s):
// \DDS1|ramp_pipe2[0]~feeder_combout  = \DDS1|ramp_pipe1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe1 [0]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe2[0]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y71_N17
dffeas \DDS1|ramp_pipe2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe2[0] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N24
cycloneive_lcell_comb \DDS1|ramp_wave[0]~feeder (
// Equation(s):
// \DDS1|ramp_wave[0]~feeder_combout  = \DDS1|ramp_pipe2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe2 [0]),
	.cin(gnd),
	.combout(\DDS1|ramp_wave[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_wave[0]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_wave[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y71_N25
dffeas \DDS1|ramp_wave[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_wave[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_wave [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_wave[0] .is_wysiwyg = "true";
defparam \DDS1|ramp_wave[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N24
cycloneive_lcell_comb \ramp_wave[0]~reg0feeder (
// Equation(s):
// \ramp_wave[0]~reg0feeder_combout  = \DDS1|ramp_wave [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_wave [0]),
	.cin(gnd),
	.combout(\ramp_wave[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramp_wave[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \ramp_wave[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y71_N25
dffeas \ramp_wave[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ramp_wave[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramp_wave[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramp_wave[0]~reg0 .is_wysiwyg = "true";
defparam \ramp_wave[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y70_N11
dffeas \DDS1|ramp_pipe1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DDS1|phase_accumulator|oQ [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe1[1] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N8
cycloneive_lcell_comb \DDS1|ramp_pipe2[1]~feeder (
// Equation(s):
// \DDS1|ramp_pipe2[1]~feeder_combout  = \DDS1|ramp_pipe1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe1 [1]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe2[1]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y70_N9
dffeas \DDS1|ramp_pipe2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe2[1] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y70_N27
dffeas \DDS1|ramp_wave[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DDS1|ramp_pipe2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_wave [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_wave[1] .is_wysiwyg = "true";
defparam \DDS1|ramp_wave[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y70_N13
dffeas \ramp_wave[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DDS1|ramp_wave [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramp_wave[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramp_wave[1]~reg0 .is_wysiwyg = "true";
defparam \ramp_wave[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N20
cycloneive_lcell_comb \DDS1|ramp_pipe1[2]~feeder (
// Equation(s):
// \DDS1|ramp_pipe1[2]~feeder_combout  = \DDS1|phase_accumulator|oQ [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|phase_accumulator|oQ [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe1[2]~feeder .lut_mask = 16'hF0F0;
defparam \DDS1|ramp_pipe1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y70_N21
dffeas \DDS1|ramp_pipe1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe1[2] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N14
cycloneive_lcell_comb \DDS1|ramp_pipe2[2]~feeder (
// Equation(s):
// \DDS1|ramp_pipe2[2]~feeder_combout  = \DDS1|ramp_pipe1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe1 [2]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe2[2]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y70_N15
dffeas \DDS1|ramp_pipe2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe2[2] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y70_N17
dffeas \DDS1|ramp_wave[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DDS1|ramp_pipe2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_wave [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_wave[2] .is_wysiwyg = "true";
defparam \DDS1|ramp_wave[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N18
cycloneive_lcell_comb \ramp_wave[2]~reg0feeder (
// Equation(s):
// \ramp_wave[2]~reg0feeder_combout  = \DDS1|ramp_wave [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_wave [2]),
	.cin(gnd),
	.combout(\ramp_wave[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramp_wave[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \ramp_wave[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y70_N19
dffeas \ramp_wave[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ramp_wave[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramp_wave[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramp_wave[2]~reg0 .is_wysiwyg = "true";
defparam \ramp_wave[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y70_N29
dffeas \DDS1|ramp_pipe1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DDS1|phase_accumulator|oQ [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe1[3] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N4
cycloneive_lcell_comb \DDS1|ramp_pipe2[3]~feeder (
// Equation(s):
// \DDS1|ramp_pipe2[3]~feeder_combout  = \DDS1|ramp_pipe1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe1 [3]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe2[3]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y70_N5
dffeas \DDS1|ramp_pipe2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe2[3] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N18
cycloneive_lcell_comb \DDS1|ramp_wave[3]~feeder (
// Equation(s):
// \DDS1|ramp_wave[3]~feeder_combout  = \DDS1|ramp_pipe2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe2 [3]),
	.cin(gnd),
	.combout(\DDS1|ramp_wave[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_wave[3]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_wave[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N19
dffeas \DDS1|ramp_wave[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_wave[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_wave [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_wave[3] .is_wysiwyg = "true";
defparam \DDS1|ramp_wave[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N0
cycloneive_lcell_comb \ramp_wave[3]~reg0feeder (
// Equation(s):
// \ramp_wave[3]~reg0feeder_combout  = \DDS1|ramp_wave [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_wave [3]),
	.cin(gnd),
	.combout(\ramp_wave[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramp_wave[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \ramp_wave[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N1
dffeas \ramp_wave[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ramp_wave[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramp_wave[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramp_wave[3]~reg0 .is_wysiwyg = "true";
defparam \ramp_wave[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N20
cycloneive_lcell_comb \DDS1|ramp_pipe1[4]~feeder (
// Equation(s):
// \DDS1|ramp_pipe1[4]~feeder_combout  = \DDS1|phase_accumulator|oQ [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|phase_accumulator|oQ [17]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe1[4]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N21
dffeas \DDS1|ramp_pipe1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe1[4] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N8
cycloneive_lcell_comb \DDS1|ramp_pipe2[4]~feeder (
// Equation(s):
// \DDS1|ramp_pipe2[4]~feeder_combout  = \DDS1|ramp_pipe1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe1 [4]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe2[4]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N9
dffeas \DDS1|ramp_pipe2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe2[4] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y70_N17
dffeas \DDS1|ramp_wave[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DDS1|ramp_pipe2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_wave [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_wave[4] .is_wysiwyg = "true";
defparam \DDS1|ramp_wave[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N0
cycloneive_lcell_comb \ramp_wave[4]~reg0feeder (
// Equation(s):
// \ramp_wave[4]~reg0feeder_combout  = \DDS1|ramp_wave [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_wave [4]),
	.cin(gnd),
	.combout(\ramp_wave[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramp_wave[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \ramp_wave[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N1
dffeas \ramp_wave[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ramp_wave[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramp_wave[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramp_wave[4]~reg0 .is_wysiwyg = "true";
defparam \ramp_wave[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N22
cycloneive_lcell_comb \DDS1|ramp_pipe1[5]~feeder (
// Equation(s):
// \DDS1|ramp_pipe1[5]~feeder_combout  = \DDS1|phase_accumulator|oQ [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|phase_accumulator|oQ [18]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe1[5]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N23
dffeas \DDS1|ramp_pipe1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe1[5] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y70_N11
dffeas \DDS1|ramp_pipe2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DDS1|ramp_pipe1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe2[5] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N18
cycloneive_lcell_comb \DDS1|ramp_wave[5]~feeder (
// Equation(s):
// \DDS1|ramp_wave[5]~feeder_combout  = \DDS1|ramp_pipe2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe2 [5]),
	.cin(gnd),
	.combout(\DDS1|ramp_wave[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_wave[5]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_wave[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N19
dffeas \DDS1|ramp_wave[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_wave[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_wave [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_wave[5] .is_wysiwyg = "true";
defparam \DDS1|ramp_wave[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N6
cycloneive_lcell_comb \ramp_wave[5]~reg0feeder (
// Equation(s):
// \ramp_wave[5]~reg0feeder_combout  = \DDS1|ramp_wave [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_wave [5]),
	.cin(gnd),
	.combout(\ramp_wave[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramp_wave[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \ramp_wave[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N7
dffeas \ramp_wave[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ramp_wave[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramp_wave[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramp_wave[5]~reg0 .is_wysiwyg = "true";
defparam \ramp_wave[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N12
cycloneive_lcell_comb \DDS1|ramp_pipe1[6]~feeder (
// Equation(s):
// \DDS1|ramp_pipe1[6]~feeder_combout  = \DDS1|phase_accumulator|oQ [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|phase_accumulator|oQ [19]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe1[6]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N13
dffeas \DDS1|ramp_pipe1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe1[6] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N24
cycloneive_lcell_comb \DDS1|ramp_pipe2[6]~feeder (
// Equation(s):
// \DDS1|ramp_pipe2[6]~feeder_combout  = \DDS1|ramp_pipe1 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe1 [6]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe2[6]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N25
dffeas \DDS1|ramp_pipe2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe2[6] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N28
cycloneive_lcell_comb \DDS1|ramp_wave[6]~feeder (
// Equation(s):
// \DDS1|ramp_wave[6]~feeder_combout  = \DDS1|ramp_pipe2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe2 [6]),
	.cin(gnd),
	.combout(\DDS1|ramp_wave[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_wave[6]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_wave[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N29
dffeas \DDS1|ramp_wave[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_wave[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_wave [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_wave[6] .is_wysiwyg = "true";
defparam \DDS1|ramp_wave[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N4
cycloneive_lcell_comb \ramp_wave[6]~reg0feeder (
// Equation(s):
// \ramp_wave[6]~reg0feeder_combout  = \DDS1|ramp_wave [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_wave [6]),
	.cin(gnd),
	.combout(\ramp_wave[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramp_wave[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \ramp_wave[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N5
dffeas \ramp_wave[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ramp_wave[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramp_wave[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramp_wave[6]~reg0 .is_wysiwyg = "true";
defparam \ramp_wave[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N10
cycloneive_lcell_comb \DDS1|ramp_pipe1[7]~feeder (
// Equation(s):
// \DDS1|ramp_pipe1[7]~feeder_combout  = \DDS1|phase_accumulator|oQ [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|phase_accumulator|oQ [20]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe1[7]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y70_N11
dffeas \DDS1|ramp_pipe1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe1[7] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N12
cycloneive_lcell_comb \DDS1|ramp_pipe2[7]~feeder (
// Equation(s):
// \DDS1|ramp_pipe2[7]~feeder_combout  = \DDS1|ramp_pipe1 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe1 [7]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe2[7]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y70_N13
dffeas \DDS1|ramp_pipe2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe2[7] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N18
cycloneive_lcell_comb \DDS1|ramp_wave[7]~feeder (
// Equation(s):
// \DDS1|ramp_wave[7]~feeder_combout  = \DDS1|ramp_pipe2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe2 [7]),
	.cin(gnd),
	.combout(\DDS1|ramp_wave[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_wave[7]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_wave[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y70_N19
dffeas \DDS1|ramp_wave[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_wave[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_wave [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_wave[7] .is_wysiwyg = "true";
defparam \DDS1|ramp_wave[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N24
cycloneive_lcell_comb \ramp_wave[7]~reg0feeder (
// Equation(s):
// \ramp_wave[7]~reg0feeder_combout  = \DDS1|ramp_wave [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_wave [7]),
	.cin(gnd),
	.combout(\ramp_wave[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramp_wave[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \ramp_wave[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y70_N25
dffeas \ramp_wave[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ramp_wave[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramp_wave[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramp_wave[7]~reg0 .is_wysiwyg = "true";
defparam \ramp_wave[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y71_N4
cycloneive_lcell_comb \DDS1|ramp_pipe1[8]~feeder (
// Equation(s):
// \DDS1|ramp_pipe1[8]~feeder_combout  = \DDS1|phase_accumulator|oQ [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|phase_accumulator|oQ [21]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe1[8]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y71_N5
dffeas \DDS1|ramp_pipe1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe1[8] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y71_N3
dffeas \DDS1|ramp_pipe2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DDS1|ramp_pipe1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe2[8] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N14
cycloneive_lcell_comb \DDS1|ramp_wave[8]~feeder (
// Equation(s):
// \DDS1|ramp_wave[8]~feeder_combout  = \DDS1|ramp_pipe2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe2 [8]),
	.cin(gnd),
	.combout(\DDS1|ramp_wave[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_wave[8]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_wave[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y71_N15
dffeas \DDS1|ramp_wave[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_wave[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_wave [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_wave[8] .is_wysiwyg = "true";
defparam \DDS1|ramp_wave[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y71_N6
cycloneive_lcell_comb \ramp_wave[8]~reg0feeder (
// Equation(s):
// \ramp_wave[8]~reg0feeder_combout  = \DDS1|ramp_wave [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_wave [8]),
	.cin(gnd),
	.combout(\ramp_wave[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramp_wave[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \ramp_wave[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y71_N7
dffeas \ramp_wave[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ramp_wave[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramp_wave[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramp_wave[8]~reg0 .is_wysiwyg = "true";
defparam \ramp_wave[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N24
cycloneive_lcell_comb \DDS1|ramp_pipe1[9]~feeder (
// Equation(s):
// \DDS1|ramp_pipe1[9]~feeder_combout  = \DDS1|phase_accumulator|oQ [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|phase_accumulator|oQ [22]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe1[9]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y70_N25
dffeas \DDS1|ramp_pipe1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe1[9] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N20
cycloneive_lcell_comb \DDS1|ramp_pipe2[9]~feeder (
// Equation(s):
// \DDS1|ramp_pipe2[9]~feeder_combout  = \DDS1|ramp_pipe1 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe1 [9]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe2[9]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y70_N21
dffeas \DDS1|ramp_pipe2[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe2[9] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N16
cycloneive_lcell_comb \DDS1|ramp_wave[9]~feeder (
// Equation(s):
// \DDS1|ramp_wave[9]~feeder_combout  = \DDS1|ramp_pipe2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe2 [9]),
	.cin(gnd),
	.combout(\DDS1|ramp_wave[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_wave[9]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_wave[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y70_N17
dffeas \DDS1|ramp_wave[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_wave[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_wave [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_wave[9] .is_wysiwyg = "true";
defparam \DDS1|ramp_wave[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N0
cycloneive_lcell_comb \ramp_wave[9]~reg0feeder (
// Equation(s):
// \ramp_wave[9]~reg0feeder_combout  = \DDS1|ramp_wave [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_wave [9]),
	.cin(gnd),
	.combout(\ramp_wave[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramp_wave[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \ramp_wave[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y70_N1
dffeas \ramp_wave[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ramp_wave[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramp_wave[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramp_wave[9]~reg0 .is_wysiwyg = "true";
defparam \ramp_wave[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N2
cycloneive_lcell_comb \DDS1|ramp_pipe1[10]~feeder (
// Equation(s):
// \DDS1|ramp_pipe1[10]~feeder_combout  = \DDS1|phase_accumulator|oQ [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|phase_accumulator|oQ [23]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe1[10]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N3
dffeas \DDS1|ramp_pipe1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe1[10] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N26
cycloneive_lcell_comb \DDS1|ramp_pipe2[10]~feeder (
// Equation(s):
// \DDS1|ramp_pipe2[10]~feeder_combout  = \DDS1|ramp_pipe1 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe1 [10]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe2[10]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N27
dffeas \DDS1|ramp_pipe2[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe2[10] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y70_N15
dffeas \DDS1|ramp_wave[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DDS1|ramp_pipe2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_wave [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_wave[10] .is_wysiwyg = "true";
defparam \DDS1|ramp_wave[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y70_N31
dffeas \ramp_wave[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DDS1|ramp_wave [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramp_wave[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramp_wave[10]~reg0 .is_wysiwyg = "true";
defparam \ramp_wave[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N10
cycloneive_lcell_comb \DDS1|ramp_pipe1[11]~feeder (
// Equation(s):
// \DDS1|ramp_pipe1[11]~feeder_combout  = \DDS1|phase_accumulator|oQ [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|phase_accumulator|oQ [24]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe1[11]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y70_N11
dffeas \DDS1|ramp_pipe1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe1[11] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N22
cycloneive_lcell_comb \DDS1|ramp_pipe2[11]~feeder (
// Equation(s):
// \DDS1|ramp_pipe2[11]~feeder_combout  = \DDS1|ramp_pipe1 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe1 [11]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe2[11]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y70_N23
dffeas \DDS1|ramp_pipe2[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe2[11] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y70_N19
dffeas \DDS1|ramp_wave[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DDS1|ramp_pipe2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_wave [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_wave[11] .is_wysiwyg = "true";
defparam \DDS1|ramp_wave[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N2
cycloneive_lcell_comb \ramp_wave[11]~reg0feeder (
// Equation(s):
// \ramp_wave[11]~reg0feeder_combout  = \DDS1|ramp_wave [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_wave [11]),
	.cin(gnd),
	.combout(\ramp_wave[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramp_wave[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \ramp_wave[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y70_N3
dffeas \ramp_wave[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ramp_wave[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramp_wave[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramp_wave[11]~reg0 .is_wysiwyg = "true";
defparam \ramp_wave[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N6
cycloneive_lcell_comb \DDS1|ramp_pipe1[12]~feeder (
// Equation(s):
// \DDS1|ramp_pipe1[12]~feeder_combout  = \DDS1|phase_accumulator|oQ [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|phase_accumulator|oQ [25]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe1[12]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y70_N7
dffeas \DDS1|ramp_pipe1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe1[12] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N4
cycloneive_lcell_comb \DDS1|ramp_pipe2[12]~feeder (
// Equation(s):
// \DDS1|ramp_pipe2[12]~feeder_combout  = \DDS1|ramp_pipe1 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|ramp_pipe1 [12]),
	.cin(gnd),
	.combout(\DDS1|ramp_pipe2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|ramp_pipe2[12]~feeder .lut_mask = 16'hFF00;
defparam \DDS1|ramp_pipe2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y70_N5
dffeas \DDS1|ramp_pipe2[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|ramp_pipe2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_pipe2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_pipe2[12] .is_wysiwyg = "true";
defparam \DDS1|ramp_pipe2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y70_N23
dffeas \DDS1|ramp_wave[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DDS1|ramp_pipe2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|ramp_wave [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|ramp_wave[12] .is_wysiwyg = "true";
defparam \DDS1|ramp_wave[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y70_N29
dffeas \ramp_wave[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DDS1|ramp_wave [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramp_wave[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramp_wave[12]~reg0 .is_wysiwyg = "true";
defparam \ramp_wave[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N22
cycloneive_lcell_comb \ramp_wave[13]~reg0feeder (
// Equation(s):
// \ramp_wave[13]~reg0feeder_combout  = \DDS1|ramp_wave [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|ramp_wave [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ramp_wave[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramp_wave[13]~reg0feeder .lut_mask = 16'hF0F0;
defparam \ramp_wave[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N23
dffeas \ramp_wave[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ramp_wave[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramp_wave[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramp_wave[13]~reg0 .is_wysiwyg = "true";
defparam \ramp_wave[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N30
cycloneive_lcell_comb \DDS1|pre_pro|ADDR_ROM[0]~0 (
// Equation(s):
// \DDS1|pre_pro|ADDR_ROM[0]~0_combout  = \DDS1|phase_accumulator|oQ [25] $ (\DDS1|phase_accumulator|oQ [12])

	.dataa(\DDS1|phase_accumulator|oQ [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|phase_accumulator|oQ [12]),
	.cin(gnd),
	.combout(\DDS1|pre_pro|ADDR_ROM[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|pre_pro|ADDR_ROM[0]~0 .lut_mask = 16'h55AA;
defparam \DDS1|pre_pro|ADDR_ROM[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y71_N31
dffeas \DDS1|addr_rom_pipe[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|pre_pro|ADDR_ROM[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|addr_rom_pipe [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|addr_rom_pipe[0] .is_wysiwyg = "true";
defparam \DDS1|addr_rom_pipe[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y71_N8
cycloneive_lcell_comb \DDS1|pre_pro|ADDR_ROM[1]~1 (
// Equation(s):
// \DDS1|pre_pro|ADDR_ROM[1]~1_combout  = \DDS1|phase_accumulator|oQ [25] $ (\DDS1|phase_accumulator|oQ [13])

	.dataa(\DDS1|phase_accumulator|oQ [25]),
	.datab(gnd),
	.datac(\DDS1|phase_accumulator|oQ [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DDS1|pre_pro|ADDR_ROM[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|pre_pro|ADDR_ROM[1]~1 .lut_mask = 16'h5A5A;
defparam \DDS1|pre_pro|ADDR_ROM[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y71_N9
dffeas \DDS1|addr_rom_pipe[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|pre_pro|ADDR_ROM[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|addr_rom_pipe [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|addr_rom_pipe[1] .is_wysiwyg = "true";
defparam \DDS1|addr_rom_pipe[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N0
cycloneive_lcell_comb \DDS1|pre_pro|ADDR_ROM[2]~2 (
// Equation(s):
// \DDS1|pre_pro|ADDR_ROM[2]~2_combout  = \DDS1|phase_accumulator|oQ [14] $ (\DDS1|phase_accumulator|oQ [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|phase_accumulator|oQ [14]),
	.datad(\DDS1|phase_accumulator|oQ [25]),
	.cin(gnd),
	.combout(\DDS1|pre_pro|ADDR_ROM[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|pre_pro|ADDR_ROM[2]~2 .lut_mask = 16'h0FF0;
defparam \DDS1|pre_pro|ADDR_ROM[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y70_N1
dffeas \DDS1|addr_rom_pipe[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|pre_pro|ADDR_ROM[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|addr_rom_pipe [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|addr_rom_pipe[2] .is_wysiwyg = "true";
defparam \DDS1|addr_rom_pipe[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N30
cycloneive_lcell_comb \DDS1|pre_pro|ADDR_ROM[3]~3 (
// Equation(s):
// \DDS1|pre_pro|ADDR_ROM[3]~3_combout  = \DDS1|phase_accumulator|oQ [15] $ (\DDS1|phase_accumulator|oQ [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|phase_accumulator|oQ [15]),
	.datad(\DDS1|phase_accumulator|oQ [25]),
	.cin(gnd),
	.combout(\DDS1|pre_pro|ADDR_ROM[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|pre_pro|ADDR_ROM[3]~3 .lut_mask = 16'h0FF0;
defparam \DDS1|pre_pro|ADDR_ROM[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y70_N31
dffeas \DDS1|addr_rom_pipe[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|pre_pro|ADDR_ROM[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|addr_rom_pipe [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|addr_rom_pipe[3] .is_wysiwyg = "true";
defparam \DDS1|addr_rom_pipe[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N2
cycloneive_lcell_comb \DDS1|pre_pro|ADDR_ROM[4]~4 (
// Equation(s):
// \DDS1|pre_pro|ADDR_ROM[4]~4_combout  = \DDS1|phase_accumulator|oQ [25] $ (\DDS1|phase_accumulator|oQ [16])

	.dataa(\DDS1|phase_accumulator|oQ [25]),
	.datab(gnd),
	.datac(\DDS1|phase_accumulator|oQ [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DDS1|pre_pro|ADDR_ROM[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|pre_pro|ADDR_ROM[4]~4 .lut_mask = 16'h5A5A;
defparam \DDS1|pre_pro|ADDR_ROM[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N3
dffeas \DDS1|addr_rom_pipe[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|pre_pro|ADDR_ROM[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|addr_rom_pipe [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|addr_rom_pipe[4] .is_wysiwyg = "true";
defparam \DDS1|addr_rom_pipe[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N24
cycloneive_lcell_comb \DDS1|pre_pro|ADDR_ROM[5]~5 (
// Equation(s):
// \DDS1|pre_pro|ADDR_ROM[5]~5_combout  = \DDS1|phase_accumulator|oQ [25] $ (\DDS1|phase_accumulator|oQ [17])

	.dataa(\DDS1|phase_accumulator|oQ [25]),
	.datab(gnd),
	.datac(\DDS1|phase_accumulator|oQ [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DDS1|pre_pro|ADDR_ROM[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|pre_pro|ADDR_ROM[5]~5 .lut_mask = 16'h5A5A;
defparam \DDS1|pre_pro|ADDR_ROM[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N25
dffeas \DDS1|addr_rom_pipe[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|pre_pro|ADDR_ROM[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|addr_rom_pipe [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|addr_rom_pipe[5] .is_wysiwyg = "true";
defparam \DDS1|addr_rom_pipe[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N30
cycloneive_lcell_comb \DDS1|pre_pro|ADDR_ROM[6]~6 (
// Equation(s):
// \DDS1|pre_pro|ADDR_ROM[6]~6_combout  = \DDS1|phase_accumulator|oQ [25] $ (\DDS1|phase_accumulator|oQ [18])

	.dataa(\DDS1|phase_accumulator|oQ [25]),
	.datab(gnd),
	.datac(\DDS1|phase_accumulator|oQ [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DDS1|pre_pro|ADDR_ROM[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|pre_pro|ADDR_ROM[6]~6 .lut_mask = 16'h5A5A;
defparam \DDS1|pre_pro|ADDR_ROM[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N31
dffeas \DDS1|addr_rom_pipe[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|pre_pro|ADDR_ROM[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|addr_rom_pipe [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|addr_rom_pipe[6] .is_wysiwyg = "true";
defparam \DDS1|addr_rom_pipe[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N8
cycloneive_lcell_comb \DDS1|pre_pro|ADDR_ROM[7]~7 (
// Equation(s):
// \DDS1|pre_pro|ADDR_ROM[7]~7_combout  = \DDS1|phase_accumulator|oQ [25] $ (\DDS1|phase_accumulator|oQ [19])

	.dataa(\DDS1|phase_accumulator|oQ [25]),
	.datab(gnd),
	.datac(\DDS1|phase_accumulator|oQ [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DDS1|pre_pro|ADDR_ROM[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|pre_pro|ADDR_ROM[7]~7 .lut_mask = 16'h5A5A;
defparam \DDS1|pre_pro|ADDR_ROM[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N9
dffeas \DDS1|addr_rom_pipe[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|pre_pro|ADDR_ROM[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|addr_rom_pipe [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|addr_rom_pipe[7] .is_wysiwyg = "true";
defparam \DDS1|addr_rom_pipe[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N10
cycloneive_lcell_comb \DDS1|pre_pro|ADDR_ROM[8]~8 (
// Equation(s):
// \DDS1|pre_pro|ADDR_ROM[8]~8_combout  = \DDS1|phase_accumulator|oQ [25] $ (\DDS1|phase_accumulator|oQ [20])

	.dataa(\DDS1|phase_accumulator|oQ [25]),
	.datab(gnd),
	.datac(\DDS1|phase_accumulator|oQ [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DDS1|pre_pro|ADDR_ROM[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|pre_pro|ADDR_ROM[8]~8 .lut_mask = 16'h5A5A;
defparam \DDS1|pre_pro|ADDR_ROM[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N11
dffeas \DDS1|addr_rom_pipe[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|pre_pro|ADDR_ROM[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|addr_rom_pipe [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|addr_rom_pipe[8] .is_wysiwyg = "true";
defparam \DDS1|addr_rom_pipe[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N20
cycloneive_lcell_comb \DDS1|pre_pro|ADDR_ROM[9]~9 (
// Equation(s):
// \DDS1|pre_pro|ADDR_ROM[9]~9_combout  = \DDS1|phase_accumulator|oQ [25] $ (\DDS1|phase_accumulator|oQ [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|phase_accumulator|oQ [25]),
	.datad(\DDS1|phase_accumulator|oQ [21]),
	.cin(gnd),
	.combout(\DDS1|pre_pro|ADDR_ROM[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|pre_pro|ADDR_ROM[9]~9 .lut_mask = 16'h0FF0;
defparam \DDS1|pre_pro|ADDR_ROM[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N21
dffeas \DDS1|addr_rom_pipe[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|pre_pro|ADDR_ROM[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|addr_rom_pipe [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|addr_rom_pipe[9] .is_wysiwyg = "true";
defparam \DDS1|addr_rom_pipe[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N28
cycloneive_lcell_comb \DDS1|pre_pro|ADDR_ROM[10]~10 (
// Equation(s):
// \DDS1|pre_pro|ADDR_ROM[10]~10_combout  = \DDS1|phase_accumulator|oQ [25] $ (\DDS1|phase_accumulator|oQ [22])

	.dataa(gnd),
	.datab(\DDS1|phase_accumulator|oQ [25]),
	.datac(gnd),
	.datad(\DDS1|phase_accumulator|oQ [22]),
	.cin(gnd),
	.combout(\DDS1|pre_pro|ADDR_ROM[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|pre_pro|ADDR_ROM[10]~10 .lut_mask = 16'h33CC;
defparam \DDS1|pre_pro|ADDR_ROM[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y70_N29
dffeas \DDS1|addr_rom_pipe[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|pre_pro|ADDR_ROM[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|addr_rom_pipe [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|addr_rom_pipe[10] .is_wysiwyg = "true";
defparam \DDS1|addr_rom_pipe[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N22
cycloneive_lcell_comb \DDS1|pre_pro|ADDR_ROM[11]~11 (
// Equation(s):
// \DDS1|pre_pro|ADDR_ROM[11]~11_combout  = \DDS1|phase_accumulator|oQ [25] $ (\DDS1|phase_accumulator|oQ [23])

	.dataa(\DDS1|phase_accumulator|oQ [25]),
	.datab(gnd),
	.datac(\DDS1|phase_accumulator|oQ [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DDS1|pre_pro|ADDR_ROM[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|pre_pro|ADDR_ROM[11]~11 .lut_mask = 16'h5A5A;
defparam \DDS1|pre_pro|ADDR_ROM[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N23
dffeas \DDS1|addr_rom_pipe[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|pre_pro|ADDR_ROM[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|addr_rom_pipe [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|addr_rom_pipe[11] .is_wysiwyg = "true";
defparam \DDS1|addr_rom_pipe[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N30
cycloneive_lcell_comb \DDS1|pre_pro|ADDR_ROM[12]~12 (
// Equation(s):
// \DDS1|pre_pro|ADDR_ROM[12]~12_combout  = \DDS1|phase_accumulator|oQ [25] $ (\DDS1|phase_accumulator|oQ [24])

	.dataa(gnd),
	.datab(\DDS1|phase_accumulator|oQ [25]),
	.datac(gnd),
	.datad(\DDS1|phase_accumulator|oQ [24]),
	.cin(gnd),
	.combout(\DDS1|pre_pro|ADDR_ROM[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|pre_pro|ADDR_ROM[12]~12 .lut_mask = 16'h33CC;
defparam \DDS1|pre_pro|ADDR_ROM[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y70_N31
dffeas \DDS1|addr_rom_pipe[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|pre_pro|ADDR_ROM[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|addr_rom_pipe [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|addr_rom_pipe[12] .is_wysiwyg = "true";
defparam \DDS1|addr_rom_pipe[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y69_N0
cycloneive_ram_block \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DDS1|addr_rom_pipe [12],\DDS1|addr_rom_pipe [11],\DDS1|addr_rom_pipe [10],\DDS1|addr_rom_pipe [9],\DDS1|addr_rom_pipe [8],\DDS1|addr_rom_pipe [7],\DDS1|addr_rom_pipe [6],\DDS1|addr_rom_pipe [5],\DDS1|addr_rom_pipe [4],\DDS1|addr_rom_pipe [3],\DDS1|addr_rom_pipe [2],\DDS1|addr_rom_pipe [1],
\DDS1|addr_rom_pipe [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/DDS_TimeQuest.ram0_rom_mem_12893b0a.hdl.mif";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "DDS_test:DDS1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_nl71:auto_generated|ALTSYNCRAM";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 14;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFF000007FFFE0000FFFE0003FFE000FFF000FFE003FF801FF801FF007FC01FE01FF00FE01FE03F807F01FC0FE03F01F81FC0FC0FC0FC1F81F03E07C0F83E07C1F07C1F07C3E0F87C1E0F0783C1E1F0F0F878783C3C3C3C3C3C38787870F0E1E3C3878F1E3C78F1E3C70E1C78E3C70E38F1C70E38E3871C71C71C71C71C638E38E71C738E31C738C718E71CE318E718C739CE318C6318C6318C6339CE6319CE63398CE63398CE673399CCE6733199CCC66633339998CCCCC666666733333333333333333333333336666666CCCCC99993332666CCC99933666CC99B3664C99B366CD9B364C99366C9B364D9366C9B;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h26D9364D926C93649B64DB249B649B6C926DB64924DB6DB249249249B6DB6DA4924924925B6DB4924B6DA496DB492DA496D25B496D25B49692D25A4B4B69692D2D2D2D2D2D2D2D2D2D2D69694B4A5A52D694B5A52D6B4A5296B5AD6B5AD6B5AD4A5295AD4A52B5295A95AD4AD4AD4A95A95AB52A54AD5AB56AD5AB54A952AD52AD52AD52A956AB55AAD56AB552AB552AA556AAD552AAD552AAD554AAA5554AAA95556AAAB55556AAAAB555556AAAAAA555555552AAAAAAAAAAA5555555555555555555555555555555554AAAAAAAAAAA955555554AAAAAA9555556AAAA955556AAAB5555AAAA5554AAAD556AAA555AAA555AAA554AA955AAB552AB552A954AAD;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h56A954AA55AA552AD52AD5AA55AB54A952A54A952A54A952B56A54AD4A95A95AB52B5295A95A95AD4AD6A52B5A94A56B5AD4A5294A5294A5294A5294B5AD694A5AD694B5AD29694B5A52D29696B4B4A5A5A52D2D2D2D2D2D2D2D2D2D2D2D25A5A5B4B49696D2DA5B4B696D2DA4B692D25B496D24B692DB496DA496DA496DA492DB4924B6DA4924B6DB692492496DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6C9249249B6DB64924DB6D9249B6C924DB64936D926DB24DB24DB24DB24DB24D926D936C9B64D926C9B64D9364DB26C9B26C9B26CD9364D9366C9B364D9B26CD9326CD93264D9B366CD93264C993264CD9B366CC993366CC99B3664CD9933666CC99B336;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h64CC999332664CCD99B332666CCCD99933326664CCCD99993333266666CCCCCD9999993333332666666666CCCCCCCCCCCC999999999999999999999999999999999999999999CCCCCCCCCCCCCE666666667333333319999998CCCCCE6666633333199998CCCCE666733339999CCCC66663333999CCCC6663333999CCCE667331998CCC66733199CCCE66333998CCE6733199CCE6633199CCE6633198CCE673399CCE673399CCE673399CCE673399CC6633198CE673198CC673398CC673398CC673398CC673198CE67319CCE63398CC67319CCE63398CC67319CC673398CE63398CE67319CC67319CC67319CCE63398CE63398CE63398CE63398CE63398CE6339;
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N30
cycloneive_lcell_comb \DDS1|post_pro|Add0~0 (
// Equation(s):
// \DDS1|post_pro|Add0~0_combout  = \DDS1|ramp_pipe2 [13] $ (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|ramp_pipe2 [13]),
	.datad(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\DDS1|post_pro|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|post_pro|Add0~0 .lut_mask = 16'h0FF0;
defparam \DDS1|post_pro|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N0
cycloneive_lcell_comb \DDS1|sin_wave[0]~14 (
// Equation(s):
// \DDS1|sin_wave[0]~14_combout  = (\DDS1|post_pro|Add0~0_combout  & (\DDS1|ramp_pipe2 [13] $ (VCC))) # (!\DDS1|post_pro|Add0~0_combout  & (\DDS1|ramp_pipe2 [13] & VCC))
// \DDS1|sin_wave[0]~15  = CARRY((\DDS1|post_pro|Add0~0_combout  & \DDS1|ramp_pipe2 [13]))

	.dataa(\DDS1|post_pro|Add0~0_combout ),
	.datab(\DDS1|ramp_pipe2 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DDS1|sin_wave[0]~14_combout ),
	.cout(\DDS1|sin_wave[0]~15 ));
// synopsys translate_off
defparam \DDS1|sin_wave[0]~14 .lut_mask = 16'h6688;
defparam \DDS1|sin_wave[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N1
dffeas \DDS1|sin_wave[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|sin_wave[0]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|sin_wave [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|sin_wave[0] .is_wysiwyg = "true";
defparam \DDS1|sin_wave[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N28
cycloneive_lcell_comb \sin_wave[0]~reg0feeder (
// Equation(s):
// \sin_wave[0]~reg0feeder_combout  = \DDS1|sin_wave [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DDS1|sin_wave [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sin_wave[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sin_wave[0]~reg0feeder .lut_mask = 16'hF0F0;
defparam \sin_wave[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N29
dffeas \sin_wave[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sin_wave[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_wave[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sin_wave[0]~reg0 .is_wysiwyg = "true";
defparam \sin_wave[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y72_N0
cycloneive_ram_block \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DDS1|addr_rom_pipe [12],\DDS1|addr_rom_pipe [11],\DDS1|addr_rom_pipe [10],\DDS1|addr_rom_pipe [9],\DDS1|addr_rom_pipe [8],\DDS1|addr_rom_pipe [7],\DDS1|addr_rom_pipe [6],\DDS1|addr_rom_pipe [5],\DDS1|addr_rom_pipe [4],\DDS1|addr_rom_pipe [3],\DDS1|addr_rom_pipe [2],\DDS1|addr_rom_pipe [1],
\DDS1|addr_rom_pipe [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .init_file = "db/DDS_TimeQuest.ram0_rom_mem_12893b0a.hdl.mif";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "DDS_test:DDS1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_nl71:auto_generated|ALTSYNCRAM";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 14;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFF00000003FFFFFF000000FFFFFC00001FFFFE00007FFFE0001FFFF0001FFFC0007FFE000FFFC001FFE000FFF000FFE001FFC007FF003FF801FF801FF803FF007FE00FF803FE01FF00FF807FC03FC03FC03FC07F807F00FE03FC07F01FC07F01FC07F01F80FC07F03F01F80FC0FC07E07E07E07E07E07C0FC0F81F83F03E07C0F81F07E0FC1F07E0F83E0FC1F07C1F07C1F07C3E0F83E1F07C3E0F07C3E0F0783C1E0F0783C1E1F0F8783C3C1E1F0F0F07878787C3C3C3C3C3C3C3C3C3C3C3C3C78787870F0F0E1E1C3C3878F0F1E1C3878F0E1C3878F1E3C78F1E3C78F1E3870E3C78E1C78F1C;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h38E1C78E1C70E3871C78E3C71C78E38F1C71C78E38E38E3C71C71C71C71C71C71C71C71C638E38E38C71C718E38E31C718E39C718E39C718E31C638C738E71CE31CE31CE31CE31CE31CE718E738C639CE718C639CE738C6318C6318C6318C6318C6319CE739CC6319CE6318CE7318CE6319CC63398CE63398CE63398CE63319CCE63319CCE673399CCE673399CCC66333998CCE66333199CCCE6673339998CCCE6667333399998CCCCC66666733333399999999CCCCCCCCCCCC6666666666666666666666666666666666CCCCCCCCCCCD999999993333332666664CCCCD9999B33326666CCCC99993336664CCC999333666CCC99933266CCD99B32664CD99336;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h64CD993366CC99B3664C993366CD993264C993264C993264D9B366C99326CD93264D9B26CD9326C99364C9B26CD9364D9366C9B26C9B26C9B26C9B26D9364D936C9B26D9364DB26D93649B24DB26D936C93649B649B649B649B649B649B64936C926D924DB64936D924DB64936DB249B6D9249B6DB24926DB6C924936DB6C924926DB6DB6C924924924DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6D2492492496DB6DB6D2492496DB6DA4924B6DB692496DB692496DB6924B6DA492DB6924B6D2496DA496DB492DB492DB496DA496DA4B6D25B692DB496DA4B6925B496D25B496DA4B692DA4B696D25B496D25A4B692D25B49692DA5B4B692D25A4;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'hB696D2DA5B4B69692D25A4B4B69692D25A5B4B4969692D2DA5A5B4B4B4969696D2D2D25A5A5A4B4B4B4B4B6969696969692D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6969696969696B4B4B4B4B5A5A5A5A52D2D2D2969694B4B4B5A5A5AD2D2D69694B4B5A5A52D2D69694B4B5A5AD2D69694B4A5A52D29694B4A5A52D29694B5A5AD29694B4A5AD2D694B5A5AD296B4B5A52D694B4A5AD296B4A5AD296B4A5AD296B4A5AD296B4A5AD296B4A5AD294B5A52D694A5AD296B5A52D694A5AD296B5A52D6B4A5AD694B5AD296B5A5296B4A52D694A5AD694A5AD294B5AD294B5A5296B5A5296B5A5296B4A52D6B4A52D6B4A52D6B4A52D6B4A52D6B4A52;
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N2
cycloneive_lcell_comb \DDS1|sin_wave[1]~16 (
// Equation(s):
// \DDS1|sin_wave[1]~16_combout  = (\DDS1|sin_wave[0]~15  & (\DDS1|ramp_pipe2 [13] $ ((!\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1~portadataout )))) # (!\DDS1|sin_wave[0]~15  & ((\DDS1|ramp_pipe2 [13] $ 
// (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1~portadataout )) # (GND)))
// \DDS1|sin_wave[1]~17  = CARRY((\DDS1|ramp_pipe2 [13] $ (!\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1~portadataout )) # (!\DDS1|sin_wave[0]~15 ))

	.dataa(\DDS1|ramp_pipe2 [13]),
	.datab(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|sin_wave[0]~15 ),
	.combout(\DDS1|sin_wave[1]~16_combout ),
	.cout(\DDS1|sin_wave[1]~17 ));
// synopsys translate_off
defparam \DDS1|sin_wave[1]~16 .lut_mask = 16'h969F;
defparam \DDS1|sin_wave[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y69_N3
dffeas \DDS1|sin_wave[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|sin_wave[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|sin_wave [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|sin_wave[1] .is_wysiwyg = "true";
defparam \DDS1|sin_wave[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N0
cycloneive_lcell_comb \sin_wave[1]~reg0feeder (
// Equation(s):
// \sin_wave[1]~reg0feeder_combout  = \DDS1|sin_wave [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|sin_wave [1]),
	.cin(gnd),
	.combout(\sin_wave[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sin_wave[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \sin_wave[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N1
dffeas \sin_wave[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sin_wave[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_wave[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sin_wave[1]~reg0 .is_wysiwyg = "true";
defparam \sin_wave[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y70_N0
cycloneive_ram_block \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DDS1|addr_rom_pipe [12],\DDS1|addr_rom_pipe [11],\DDS1|addr_rom_pipe [10],\DDS1|addr_rom_pipe [9],\DDS1|addr_rom_pipe [8],\DDS1|addr_rom_pipe [7],\DDS1|addr_rom_pipe [6],\DDS1|addr_rom_pipe [5],\DDS1|addr_rom_pipe [4],\DDS1|addr_rom_pipe [3],\DDS1|addr_rom_pipe [2],\DDS1|addr_rom_pipe [1],
\DDS1|addr_rom_pipe [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .init_file = "db/DDS_TimeQuest.ram0_rom_mem_12893b0a.hdl.mif";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "DDS_test:DDS1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_nl71:auto_generated|ALTSYNCRAM";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 14;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFF00000000001FFFFFFFFF800000001FFFFFFFE00000007FFFFFF0000001FFFFFF000000FFFFFE000007FFFFC00001FFFFE00003FFFF80000FFFFC0001FFFF00007FFFC0003FFFC0007FFF8000FFFC0007FFE0007FFE0007FFE000FFF8003FFE000FFF0007FF8007FF8007FF800FFF001FFC003FF800FFE007FF001FF800FFC00FFE007FE007FE007FC00FFC01FF803FF007FC00FF803FE00FF803FE01FF007FC03FE01FF00FF807F807FC03FC03FC03FC03FC03FC03F807F807F00FF01FE03FC07F00FE01FC07F00FE03F80FE03F80FE03F80FE03F80FC07F01F80FE0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h3F01F80FE07F03F81F80FC07E07F03F01F81F80FC0FC0FC07E07E07E07E07E07E07E07E07C0FC0FC0F81F81F03F03E07E0FC1F81F03E07E0FC1F83F07C0F81F03E0FC1F03E0FC1F03E0F81F07C0F83E0F81F07C1F07C0F83E0F83E0F83E0F83E0F83E1F07C1F07C1E0F83E0F07C1F0F83E1F07C3E0F07C3E0F07C3E0F07C3E1F0F83C1E0F0783C1E0F0783C1E0F0783C3E1F0F0783C3E1E0F0F8783C3E1E0F0F078783C3C1E1E0F0F0F878787C3C3C3E1E1E1E1F0F0F0F0F0F07878787878787878787878787878787878F0F0F0F0F0F1E1E1E1E1C3C3C3C787878F0F0E1E1E3C3C387870F0F1E1E3C387870F0E1E3C3878F0F1E1C3C78F0E1E3C3878F1E1C38;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h78F1E1C3870F1E3C7870E1C3870E1E3C78F1E3C78F1E3C78E1C3870E1C38F1E3C78E1C38F1E3C70E1C78F1C38F1E3871E3870E3C70E3C70E3C70E3C71E3871E38F1C38E1C78E3C71E3871C38E3C71E38F1C78E3871C78E3871C78E3871C78E38F1C71E38E3871C71E38E3871C71C38E38E1C71C71C38E38E38F1C71C71C70E38E38E38E38F1C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C718E38E38E38E38E71C71C71C738E38E38E71C71C718E38E38C71C71CE38E38C71C718E38E71C71CE38E31C718E38E71C738E39C71CE38E71C738E39C718E39C718E38C71CE38C718E39C718E39C738E31C638E71CE39C738E31C638;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'hC718E31C638C718E31C638C738E71CE39C638C718E71CE31C639C738C718E718E31CE39C639C738C738C738E718E718E71CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE718E718E718E738C738C739C639C639CE31CE318E718C738C639C631CE318E718C739C639CE318E718C739C631CE718E738C639CE318E738C639CE318E739C631CE718C739CE318E739C631CE738C639CE718C739CE318C739CE318C739CE318C739CE318C739CE318C739CE318C639CE718C631CE739C6318E739CE318C639CE738C6318E739CE318C639CE738C6318E739CE718C631CE739CE318C639CE739C6318C639CE738C6318C739CE738C6318C739CE738C6318C739C;
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N4
cycloneive_lcell_comb \DDS1|sin_wave[2]~18 (
// Equation(s):
// \DDS1|sin_wave[2]~18_combout  = (\DDS1|sin_wave[1]~17  & ((\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2~portadataout  $ (\DDS1|ramp_pipe2 [13])))) # (!\DDS1|sin_wave[1]~17  & (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2~portadataout  $ 
// (\DDS1|ramp_pipe2 [13] $ (VCC))))
// \DDS1|sin_wave[2]~19  = CARRY((!\DDS1|sin_wave[1]~17  & (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2~portadataout  $ (\DDS1|ramp_pipe2 [13]))))

	.dataa(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\DDS1|ramp_pipe2 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|sin_wave[1]~17 ),
	.combout(\DDS1|sin_wave[2]~18_combout ),
	.cout(\DDS1|sin_wave[2]~19 ));
// synopsys translate_off
defparam \DDS1|sin_wave[2]~18 .lut_mask = 16'h6906;
defparam \DDS1|sin_wave[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y69_N5
dffeas \DDS1|sin_wave[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|sin_wave[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|sin_wave [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|sin_wave[2] .is_wysiwyg = "true";
defparam \DDS1|sin_wave[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N26
cycloneive_lcell_comb \sin_wave[2]~reg0feeder (
// Equation(s):
// \sin_wave[2]~reg0feeder_combout  = \DDS1|sin_wave [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|sin_wave [2]),
	.cin(gnd),
	.combout(\sin_wave[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sin_wave[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \sin_wave[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N27
dffeas \sin_wave[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sin_wave[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_wave[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sin_wave[2]~reg0 .is_wysiwyg = "true";
defparam \sin_wave[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y68_N0
cycloneive_ram_block \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DDS1|addr_rom_pipe [12],\DDS1|addr_rom_pipe [11],\DDS1|addr_rom_pipe [10],\DDS1|addr_rom_pipe [9],\DDS1|addr_rom_pipe [8],\DDS1|addr_rom_pipe [7],\DDS1|addr_rom_pipe [6],\DDS1|addr_rom_pipe [5],\DDS1|addr_rom_pipe [4],\DDS1|addr_rom_pipe [3],\DDS1|addr_rom_pipe [2],\DDS1|addr_rom_pipe [1],
\DDS1|addr_rom_pipe [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .init_file = "db/DDS_TimeQuest.ram0_rom_mem_12893b0a.hdl.mif";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "DDS_test:DDS1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_nl71:auto_generated|ALTSYNCRAM";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 14;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFE000000000000FFFFFFFFFFF80000000001FFFFFFFFFC000000000FFFFFFFFE000000007FFFFFFFC00000007FFFFFFF00000007FFFFFF80000007FFFFFF0000003FFFFFF0000007FFFFF8000007FFFFF000001FFFFFC00000FFFFF800001FFFFF00000FFFFF800007FFFF80000FFFFE00003FFFF80000FFFFC0000FFFFC0001FFFF80003FFFE0000FFFF80007FFFC0003FFFC0003FFFC0003FFF80007FFF0001FFFC0007FFF0001FFF8000FFFC000FFFC000FFFC000FFFC000FFF8001FFF000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h3FFE000FFF8003FFE000FFF8007FFC001FFE000FFF000FFF8007FF8007FF8007FF8007FF800FFF000FFE001FFC003FF800FFE001FFC007FF001FFC007FF001FFC00FFE003FF001FFC00FFE007FF003FF001FF801FF800FFC00FFC00FFC00FFC00FFC01FF801FF801FF003FF007FE00FFC01FF803FF007FC00FF803FF007FC01FF003FE00FF803FE00FF803FE00FF803FC01FF007FC03FE00FF007FC03FE00FF007F803FC01FE00FF00FF807F803FC03FE01FE01FF00FF00FF007F807F807F807F807F807F807F807F807F00FF00FF00FE01FE01FE03FC03F807F80FF00FE01FC03FC07F80FF01FE03FC07F80FF01FC03F80FF01FE03F80FF01FC03F80FE01FC0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h7F01FE03F80FE03F807F01FC07F01FC07F01FC07F01FC07F01FC07F01FC0FE03F80FE03F01FC07F01F80FE03F01FC07E03F80FC07F03F80FC07F03F81FC07E03F01FC0FE07F03F81FC07E03F03F81FC0FE07F03F81F80FC07E07F03F81F80FC0FE07E03F03F81F81FC0FC07E07E03F03F01F81F81FC0FC0FC0FE07E07E07F03F03F03F03F01F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F03F03F03F03F07E07E07E07C0FC0FC0F81F81F81F03F03F07E07E0FC0FC0F81F81F03F07E07E0FC0FC1F81F03F07E07C0FC1F81F03F07E07C0FC1F81F03E07E0FC0F81F03F07E0FC1F81F03E07C0FC1F83F07E0FC1F83F03E07C0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'hF81F03E07C0F81F03E07C0F83F07E0FC1F83F07E0F81F03E07C1F83F07E0F81F03E0FC1F83E07C0F83F07C0F81F07E0F81F03E0FC1F03E0FC1F03E0FC1F03E0FC1F03E0FC1F07E0F81F07E0F83F07C0F83E07C1F83E0FC1F03E0F81F07C0F83E07C1F03E0F81F07C1F83E0FC1F07E0F83E07C1F07E0F83F07C1F03E0F83F07C1F03E0F83E07C1F07E0F83E0FC1F07C1F83E0F83F07C1F07E0F83E0FC1F07C1F03E0F83E0FC1F07C1F03E0F83E0FC1F07C1F03E0F83E0F81F07C1F07C1F83E0F83E0FC1F07C1F07C0F83E0F83E0FC1F07C1F07C0F83E0F83E0F81F07C1F07C1F03E0F83E0F83E07C1F07C1F07C0F83E0F83E0F83F07C1F07C1F07C0F83E0F83E0;
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N6
cycloneive_lcell_comb \DDS1|sin_wave[3]~20 (
// Equation(s):
// \DDS1|sin_wave[3]~20_combout  = (\DDS1|sin_wave[2]~19  & (\DDS1|ramp_pipe2 [13] $ ((!\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3~portadataout )))) # (!\DDS1|sin_wave[2]~19  & ((\DDS1|ramp_pipe2 [13] $ 
// (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3~portadataout )) # (GND)))
// \DDS1|sin_wave[3]~21  = CARRY((\DDS1|ramp_pipe2 [13] $ (!\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3~portadataout )) # (!\DDS1|sin_wave[2]~19 ))

	.dataa(\DDS1|ramp_pipe2 [13]),
	.datab(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|sin_wave[2]~19 ),
	.combout(\DDS1|sin_wave[3]~20_combout ),
	.cout(\DDS1|sin_wave[3]~21 ));
// synopsys translate_off
defparam \DDS1|sin_wave[3]~20 .lut_mask = 16'h969F;
defparam \DDS1|sin_wave[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y69_N7
dffeas \DDS1|sin_wave[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|sin_wave[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|sin_wave [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|sin_wave[3] .is_wysiwyg = "true";
defparam \DDS1|sin_wave[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N6
cycloneive_lcell_comb \sin_wave[3]~reg0feeder (
// Equation(s):
// \sin_wave[3]~reg0feeder_combout  = \DDS1|sin_wave [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|sin_wave [3]),
	.cin(gnd),
	.combout(\sin_wave[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sin_wave[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \sin_wave[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N7
dffeas \sin_wave[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sin_wave[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_wave[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sin_wave[3]~reg0 .is_wysiwyg = "true";
defparam \sin_wave[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y67_N0
cycloneive_ram_block \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DDS1|addr_rom_pipe [12],\DDS1|addr_rom_pipe [11],\DDS1|addr_rom_pipe [10],\DDS1|addr_rom_pipe [9],\DDS1|addr_rom_pipe [8],\DDS1|addr_rom_pipe [7],\DDS1|addr_rom_pipe [6],\DDS1|addr_rom_pipe [5],\DDS1|addr_rom_pipe [4],\DDS1|addr_rom_pipe [3],\DDS1|addr_rom_pipe [2],\DDS1|addr_rom_pipe [1],
\DDS1|addr_rom_pipe [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .init_file = "db/DDS_TimeQuest.ram0_rom_mem_12893b0a.hdl.mif";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "DDS_test:DDS1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_nl71:auto_generated|ALTSYNCRAM";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 14;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFF80000000000003FFFFFFFFFFFF8000000000007FFFFFFFFFFE00000000000FFFFFFFFFFE0000000000FFFFFFFFFF8000000000FFFFFFFFFC000000000FFFFFFFFF000000001FFFFFFFFC00000000FFFFFFFF800000003FFFFFFFC00000003FFFFFFF80000001FFFFFFF80000001FFFFFFF0000000FFFFFFF0000000FFFFFFF0000001FFFFFF;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'hC000000FFFFFFC000000FFFFFF8000001FFFFFF000000FFFFFF8000007FFFFF8000007FFFFF000000FFFFFE000003FFFFF000001FFFFF800001FFFFF800001FFFFF000003FFFFE00000FFFFF800003FFFFE00001FFFFF00000FFFFF00000FFFFF00001FFFFE00001FFFFC00007FFFF00001FFFFC00007FFFF00003FFFF80001FFFFC0000FFFFC0000FFFFC0000FFFFC0001FFFF80003FFFF00007FFFC0000FFFF80003FFFE0000FFFF00007FFFC0003FFFE0001FFFF0000FFFF80007FFF80007FFF80007FFF80007FFF8000FFFF0000FFFE0001FFFC0003FFF8000FFFF0001FFFC0007FFF0001FFFC0007FFF0001FFFC000FFFE0003FFF0001FFFC000FFFE000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h7FFE0003FFF0003FFF8001FFF8001FFF8001FFF8001FFF8001FFF8001FFF0003FFF0003FFE0007FFE000FFFC001FFF8003FFF0007FFC000FFF8003FFE0007FFC001FFF0007FFC001FFF8003FFC001FFF0007FFC001FFF0007FF8003FFE000FFF0007FFC003FFE001FFF0007FF8003FFC001FFE001FFF000FFF0007FF8007FFC003FFC003FFE001FFE001FFE001FFE001FFE001FFE001FFE001FFE001FFE001FFE001FFE001FFC003FFC003FF8007FF8007FF000FFF001FFE001FFC003FF8007FF000FFF001FFE003FF8007FF000FFE001FFC007FF800FFE001FFC007FF800FFE001FFC007FF000FFE003FF800FFE001FFC007FF001FFC007FF001FFC003FF800;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFE003FF800FFE003FF800FFC007FF001FFC007FF001FFC007FE003FF800FFE003FF001FFC007FF003FF800FFE007FF001FFC00FFE003FF001FFC00FFE003FF001FFC00FFE007FF001FF800FFC007FF003FF801FFC00FFE003FF001FF800FFC007FE003FF001FF801FFC00FFE007FF003FF801FF800FFC007FE003FF003FF801FFC00FFC007FE007FF003FF001FF801FFC00FFC007FE007FF003FF001FF801FFC00FFC00FFE007FE003FF003FF001FF801FFC00FFC00FFE007FE007FE003FF003FF001FF801FF800FFC00FFC00FFE007FE007FF003FF003FF001FF801FF801FFC00FFC00FFC007FE007FE007FF003FF003FF003FF801FF801FF800FFC00FFC00;
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N8
cycloneive_lcell_comb \DDS1|sin_wave[4]~22 (
// Equation(s):
// \DDS1|sin_wave[4]~22_combout  = (\DDS1|sin_wave[3]~21  & ((\DDS1|ramp_pipe2 [13] $ (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4~portadataout )))) # (!\DDS1|sin_wave[3]~21  & (\DDS1|ramp_pipe2 [13] $ 
// (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4~portadataout  $ (VCC))))
// \DDS1|sin_wave[4]~23  = CARRY((!\DDS1|sin_wave[3]~21  & (\DDS1|ramp_pipe2 [13] $ (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\DDS1|ramp_pipe2 [13]),
	.datab(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|sin_wave[3]~21 ),
	.combout(\DDS1|sin_wave[4]~22_combout ),
	.cout(\DDS1|sin_wave[4]~23 ));
// synopsys translate_off
defparam \DDS1|sin_wave[4]~22 .lut_mask = 16'h6906;
defparam \DDS1|sin_wave[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y69_N9
dffeas \DDS1|sin_wave[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|sin_wave[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|sin_wave [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|sin_wave[4] .is_wysiwyg = "true";
defparam \DDS1|sin_wave[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N24
cycloneive_lcell_comb \sin_wave[4]~reg0feeder (
// Equation(s):
// \sin_wave[4]~reg0feeder_combout  = \DDS1|sin_wave [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|sin_wave [4]),
	.cin(gnd),
	.combout(\sin_wave[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sin_wave[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \sin_wave[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N25
dffeas \sin_wave[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sin_wave[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_wave[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sin_wave[4]~reg0 .is_wysiwyg = "true";
defparam \sin_wave[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y66_N0
cycloneive_ram_block \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DDS1|addr_rom_pipe [12],\DDS1|addr_rom_pipe [11],\DDS1|addr_rom_pipe [10],\DDS1|addr_rom_pipe [9],\DDS1|addr_rom_pipe [8],\DDS1|addr_rom_pipe [7],\DDS1|addr_rom_pipe [6],\DDS1|addr_rom_pipe [5],\DDS1|addr_rom_pipe [4],\DDS1|addr_rom_pipe [3],\DDS1|addr_rom_pipe [2],\DDS1|addr_rom_pipe [1],
\DDS1|addr_rom_pipe [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .init_file = "db/DDS_TimeQuest.ram0_rom_mem_12893b0a.hdl.mif";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "DDS_test:DDS1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_nl71:auto_generated|ALTSYNCRAM";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 14;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFE000000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h0000000FFFFFFFFFFFFF0000000000001FFFFFFFFFFFF0000000000007FFFFFFFFFFF800000000000FFFFFFFFFFFC00000000001FFFFFFFFFFE00000000001FFFFFFFFFFC0000000000FFFFFFFFFFC0000000001FFFFFFFFFF0000000000FFFFFFFFFE0000000001FFFFFFFFF8000000001FFFFFFFFF8000000003FFFFFFFFE000000000FFFFFFFFF000000000FFFFFFFFE000000003FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFF800000003FFFFFFFE00000000FFFFFFFF800000007FFFFFFF800000007FFFFFFF00000000FFFFFFFE00000003FFFFFFF00000001FFFFFFF80000001FFFFFFF80000001FFFFFFF00000003FFFFFFE0000000FFFFFFF;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h80000003FFFFFFC0000001FFFFFFE0000001FFFFFFE0000001FFFFFFE0000003FFFFFFC0000007FFFFFF0000001FFFFFFC0000007FFFFFF0000003FFFFFF8000001FFFFFF8000001FFFFFFC000001FFFFFF8000001FFFFFF8000003FFFFFF0000007FFFFFC000001FFFFFF8000003FFFFFE000001FFFFFF0000007FFFFF8000003FFFFFC000001FFFFFE000001FFFFFE000001FFFFFE000001FFFFFE000001FFFFFE000001FFFFFC000003FFFFF8000007FFFFF000001FFFFFE000003FFFFF800000FFFFFE000003FFFFF800000FFFFFE000007FFFFF000001FFFFF800000FFFFFE000007FFFFF000003FFFFF000001FFFFF800001FFFFF800001FFFFFC00000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFC00000FFFFFC00000FFFFF800001FFFFF800001FFFFF800003FFFFF000003FFFFE000007FFFFC00000FFFFF800001FFFFF000003FFFFE00000FFFFFC00001FFFFF000007FFFFE00000FFFFF800003FFFFE00000FFFFFC00001FFFFF000007FFFFC00001FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFC00001FFFFF000007FFFF800003FFFFE00001FFFFF000007FFFF800003FFFFE00001FFFFF00000FFFFF800003FFFFC00001FFFFE00000FFFFF000007FFFF800003FFFFC00001FFFFE00000FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFE00000FFFFF000007FFFF800007FFFFC00003FFFFC00001FFFFE00000FFFFF00000;
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N10
cycloneive_lcell_comb \DDS1|sin_wave[5]~24 (
// Equation(s):
// \DDS1|sin_wave[5]~24_combout  = (\DDS1|sin_wave[4]~23  & (\DDS1|ramp_pipe2 [13] $ ((!\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5~portadataout )))) # (!\DDS1|sin_wave[4]~23  & ((\DDS1|ramp_pipe2 [13] $ 
// (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5~portadataout )) # (GND)))
// \DDS1|sin_wave[5]~25  = CARRY((\DDS1|ramp_pipe2 [13] $ (!\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5~portadataout )) # (!\DDS1|sin_wave[4]~23 ))

	.dataa(\DDS1|ramp_pipe2 [13]),
	.datab(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|sin_wave[4]~23 ),
	.combout(\DDS1|sin_wave[5]~24_combout ),
	.cout(\DDS1|sin_wave[5]~25 ));
// synopsys translate_off
defparam \DDS1|sin_wave[5]~24 .lut_mask = 16'h969F;
defparam \DDS1|sin_wave[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y69_N11
dffeas \DDS1|sin_wave[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|sin_wave[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|sin_wave [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|sin_wave[5] .is_wysiwyg = "true";
defparam \DDS1|sin_wave[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N24
cycloneive_lcell_comb \sin_wave[5]~reg0feeder (
// Equation(s):
// \sin_wave[5]~reg0feeder_combout  = \DDS1|sin_wave [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|sin_wave [5]),
	.cin(gnd),
	.combout(\sin_wave[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sin_wave[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \sin_wave[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N25
dffeas \sin_wave[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sin_wave[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_wave[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sin_wave[5]~reg0 .is_wysiwyg = "true";
defparam \sin_wave[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y71_N0
cycloneive_ram_block \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DDS1|addr_rom_pipe [12],\DDS1|addr_rom_pipe [11],\DDS1|addr_rom_pipe [10],\DDS1|addr_rom_pipe [9],\DDS1|addr_rom_pipe [8],\DDS1|addr_rom_pipe [7],\DDS1|addr_rom_pipe [6],\DDS1|addr_rom_pipe [5],\DDS1|addr_rom_pipe [4],\DDS1|addr_rom_pipe [3],\DDS1|addr_rom_pipe [2],\DDS1|addr_rom_pipe [1],
\DDS1|addr_rom_pipe [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .init_file = "db/DDS_TimeQuest.ram0_rom_mem_12893b0a.hdl.mif";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "DDS_test:DDS1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_nl71:auto_generated|ALTSYNCRAM";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 14;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h0000000FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFF0000000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000003FFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFF80000000000001FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFC0000000000007FFFFFFFFFFFE0000000000003FFFFFFFFFFFE0000000000007FFFFFFFFFFFC000000000001FFFFFFFFFFFE000000000001FFFFFFFFFFFE000000000001FFFFFFFFFFFE000000000003FFFFFFFFFFF800000000001FFFFFFFFFFFC00000000000FFFFFFFFFFFC00000000000FFFFFFFFFFF800000000001FFFFFFFFFFF000000000007FFFFFFFFFFC00000000001FFFFFFFFFFE00000000001FFFFFFFFFFF;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000FFFFFFFFFFF00000000001FFFFFFFFFFE00000000003FFFFFFFFFFC00000000007FFFFFFFFFF00000000001FFFFFFFFFFC0000000000FFFFFFFFFFE00000000007FFFFFFFFFF00000000003FFFFFFFFFF00000000001FFFFFFFFFF80000000001FFFFFFFFFF00000000003FFFFFFFFFF00000000003FFFFFFFFFE00000000007FFFFFFFFFC0000000001FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFF0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000007FFFFFFFFFC0000000001FFFFFFFFFF0000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N12
cycloneive_lcell_comb \DDS1|sin_wave[6]~26 (
// Equation(s):
// \DDS1|sin_wave[6]~26_combout  = (\DDS1|sin_wave[5]~25  & ((\DDS1|ramp_pipe2 [13] $ (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6~portadataout )))) # (!\DDS1|sin_wave[5]~25  & (\DDS1|ramp_pipe2 [13] $ 
// (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6~portadataout  $ (VCC))))
// \DDS1|sin_wave[6]~27  = CARRY((!\DDS1|sin_wave[5]~25  & (\DDS1|ramp_pipe2 [13] $ (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\DDS1|ramp_pipe2 [13]),
	.datab(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|sin_wave[5]~25 ),
	.combout(\DDS1|sin_wave[6]~26_combout ),
	.cout(\DDS1|sin_wave[6]~27 ));
// synopsys translate_off
defparam \DDS1|sin_wave[6]~26 .lut_mask = 16'h6906;
defparam \DDS1|sin_wave[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y69_N13
dffeas \DDS1|sin_wave[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|sin_wave[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|sin_wave [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|sin_wave[6] .is_wysiwyg = "true";
defparam \DDS1|sin_wave[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N10
cycloneive_lcell_comb \sin_wave[6]~reg0feeder (
// Equation(s):
// \sin_wave[6]~reg0feeder_combout  = \DDS1|sin_wave [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|sin_wave [6]),
	.cin(gnd),
	.combout(\sin_wave[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sin_wave[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \sin_wave[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N11
dffeas \sin_wave[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sin_wave[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_wave[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sin_wave[6]~reg0 .is_wysiwyg = "true";
defparam \sin_wave[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y69_N0
cycloneive_ram_block \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DDS1|addr_rom_pipe [12],\DDS1|addr_rom_pipe [11],\DDS1|addr_rom_pipe [10],\DDS1|addr_rom_pipe [9],\DDS1|addr_rom_pipe [8],\DDS1|addr_rom_pipe [7],\DDS1|addr_rom_pipe [6],\DDS1|addr_rom_pipe [5],\DDS1|addr_rom_pipe [4],\DDS1|addr_rom_pipe [3],\DDS1|addr_rom_pipe [2],\DDS1|addr_rom_pipe [1],
\DDS1|addr_rom_pipe [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .init_file = "db/DDS_TimeQuest.ram0_rom_mem_12893b0a.hdl.mif";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "DDS_test:DDS1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_nl71:auto_generated|ALTSYNCRAM";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 14;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFF000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFC0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFE00000000000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFE00000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N14
cycloneive_lcell_comb \DDS1|sin_wave[7]~28 (
// Equation(s):
// \DDS1|sin_wave[7]~28_combout  = (\DDS1|sin_wave[6]~27  & (\DDS1|ramp_pipe2 [13] $ ((!\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7~portadataout )))) # (!\DDS1|sin_wave[6]~27  & ((\DDS1|ramp_pipe2 [13] $ 
// (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7~portadataout )) # (GND)))
// \DDS1|sin_wave[7]~29  = CARRY((\DDS1|ramp_pipe2 [13] $ (!\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7~portadataout )) # (!\DDS1|sin_wave[6]~27 ))

	.dataa(\DDS1|ramp_pipe2 [13]),
	.datab(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|sin_wave[6]~27 ),
	.combout(\DDS1|sin_wave[7]~28_combout ),
	.cout(\DDS1|sin_wave[7]~29 ));
// synopsys translate_off
defparam \DDS1|sin_wave[7]~28 .lut_mask = 16'h969F;
defparam \DDS1|sin_wave[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y69_N15
dffeas \DDS1|sin_wave[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|sin_wave[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|sin_wave [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|sin_wave[7] .is_wysiwyg = "true";
defparam \DDS1|sin_wave[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N2
cycloneive_lcell_comb \sin_wave[7]~reg0feeder (
// Equation(s):
// \sin_wave[7]~reg0feeder_combout  = \DDS1|sin_wave [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|sin_wave [7]),
	.cin(gnd),
	.combout(\sin_wave[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sin_wave[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \sin_wave[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N3
dffeas \sin_wave[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sin_wave[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_wave[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sin_wave[7]~reg0 .is_wysiwyg = "true";
defparam \sin_wave[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y65_N0
cycloneive_ram_block \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DDS1|addr_rom_pipe [12],\DDS1|addr_rom_pipe [11],\DDS1|addr_rom_pipe [10],\DDS1|addr_rom_pipe [9],\DDS1|addr_rom_pipe [8],\DDS1|addr_rom_pipe [7],\DDS1|addr_rom_pipe [6],\DDS1|addr_rom_pipe [5],\DDS1|addr_rom_pipe [4],\DDS1|addr_rom_pipe [3],\DDS1|addr_rom_pipe [2],\DDS1|addr_rom_pipe [1],
\DDS1|addr_rom_pipe [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .init_file = "db/DDS_TimeQuest.ram0_rom_mem_12893b0a.hdl.mif";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "DDS_test:DDS1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_nl71:auto_generated|ALTSYNCRAM";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 14;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N16
cycloneive_lcell_comb \DDS1|sin_wave[8]~30 (
// Equation(s):
// \DDS1|sin_wave[8]~30_combout  = (\DDS1|sin_wave[7]~29  & ((\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8~portadataout  $ (\DDS1|ramp_pipe2 [13])))) # (!\DDS1|sin_wave[7]~29  & (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8~portadataout  $ 
// (\DDS1|ramp_pipe2 [13] $ (VCC))))
// \DDS1|sin_wave[8]~31  = CARRY((!\DDS1|sin_wave[7]~29  & (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8~portadataout  $ (\DDS1|ramp_pipe2 [13]))))

	.dataa(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datab(\DDS1|ramp_pipe2 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|sin_wave[7]~29 ),
	.combout(\DDS1|sin_wave[8]~30_combout ),
	.cout(\DDS1|sin_wave[8]~31 ));
// synopsys translate_off
defparam \DDS1|sin_wave[8]~30 .lut_mask = 16'h6906;
defparam \DDS1|sin_wave[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y69_N17
dffeas \DDS1|sin_wave[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|sin_wave[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|sin_wave [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|sin_wave[8] .is_wysiwyg = "true";
defparam \DDS1|sin_wave[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N12
cycloneive_lcell_comb \sin_wave[8]~reg0feeder (
// Equation(s):
// \sin_wave[8]~reg0feeder_combout  = \DDS1|sin_wave [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|sin_wave [8]),
	.cin(gnd),
	.combout(\sin_wave[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sin_wave[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \sin_wave[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N13
dffeas \sin_wave[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sin_wave[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_wave[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sin_wave[8]~reg0 .is_wysiwyg = "true";
defparam \sin_wave[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y71_N0
cycloneive_ram_block \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DDS1|addr_rom_pipe [12],\DDS1|addr_rom_pipe [11],\DDS1|addr_rom_pipe [10],\DDS1|addr_rom_pipe [9],\DDS1|addr_rom_pipe [8],\DDS1|addr_rom_pipe [7],\DDS1|addr_rom_pipe [6],\DDS1|addr_rom_pipe [5],\DDS1|addr_rom_pipe [4],\DDS1|addr_rom_pipe [3],\DDS1|addr_rom_pipe [2],\DDS1|addr_rom_pipe [1],
\DDS1|addr_rom_pipe [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .init_file = "db/DDS_TimeQuest.ram0_rom_mem_12893b0a.hdl.mif";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "DDS_test:DDS1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_nl71:auto_generated|ALTSYNCRAM";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 14;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N18
cycloneive_lcell_comb \DDS1|sin_wave[9]~32 (
// Equation(s):
// \DDS1|sin_wave[9]~32_combout  = (\DDS1|sin_wave[8]~31  & (\DDS1|ramp_pipe2 [13] $ ((!\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9~portadataout )))) # (!\DDS1|sin_wave[8]~31  & ((\DDS1|ramp_pipe2 [13] $ 
// (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9~portadataout )) # (GND)))
// \DDS1|sin_wave[9]~33  = CARRY((\DDS1|ramp_pipe2 [13] $ (!\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9~portadataout )) # (!\DDS1|sin_wave[8]~31 ))

	.dataa(\DDS1|ramp_pipe2 [13]),
	.datab(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|sin_wave[8]~31 ),
	.combout(\DDS1|sin_wave[9]~32_combout ),
	.cout(\DDS1|sin_wave[9]~33 ));
// synopsys translate_off
defparam \DDS1|sin_wave[9]~32 .lut_mask = 16'h969F;
defparam \DDS1|sin_wave[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y69_N19
dffeas \DDS1|sin_wave[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|sin_wave[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|sin_wave [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|sin_wave[9] .is_wysiwyg = "true";
defparam \DDS1|sin_wave[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N10
cycloneive_lcell_comb \sin_wave[9]~reg0feeder (
// Equation(s):
// \sin_wave[9]~reg0feeder_combout  = \DDS1|sin_wave [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|sin_wave [9]),
	.cin(gnd),
	.combout(\sin_wave[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sin_wave[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \sin_wave[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N11
dffeas \sin_wave[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sin_wave[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_wave[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sin_wave[9]~reg0 .is_wysiwyg = "true";
defparam \sin_wave[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y70_N0
cycloneive_ram_block \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DDS1|addr_rom_pipe [12],\DDS1|addr_rom_pipe [11],\DDS1|addr_rom_pipe [10],\DDS1|addr_rom_pipe [9],\DDS1|addr_rom_pipe [8],\DDS1|addr_rom_pipe [7],\DDS1|addr_rom_pipe [6],\DDS1|addr_rom_pipe [5],\DDS1|addr_rom_pipe [4],\DDS1|addr_rom_pipe [3],\DDS1|addr_rom_pipe [2],\DDS1|addr_rom_pipe [1],
\DDS1|addr_rom_pipe [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .init_file = "db/DDS_TimeQuest.ram0_rom_mem_12893b0a.hdl.mif";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "DDS_test:DDS1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_nl71:auto_generated|ALTSYNCRAM";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 14;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N20
cycloneive_lcell_comb \DDS1|sin_wave[10]~34 (
// Equation(s):
// \DDS1|sin_wave[10]~34_combout  = (\DDS1|sin_wave[9]~33  & ((\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10~portadataout  $ (\DDS1|ramp_pipe2 [13])))) # (!\DDS1|sin_wave[9]~33  & (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10~portadataout  $ 
// (\DDS1|ramp_pipe2 [13] $ (VCC))))
// \DDS1|sin_wave[10]~35  = CARRY((!\DDS1|sin_wave[9]~33  & (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10~portadataout  $ (\DDS1|ramp_pipe2 [13]))))

	.dataa(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datab(\DDS1|ramp_pipe2 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|sin_wave[9]~33 ),
	.combout(\DDS1|sin_wave[10]~34_combout ),
	.cout(\DDS1|sin_wave[10]~35 ));
// synopsys translate_off
defparam \DDS1|sin_wave[10]~34 .lut_mask = 16'h6906;
defparam \DDS1|sin_wave[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y69_N21
dffeas \DDS1|sin_wave[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|sin_wave[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|sin_wave [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|sin_wave[10] .is_wysiwyg = "true";
defparam \DDS1|sin_wave[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N20
cycloneive_lcell_comb \sin_wave[10]~reg0feeder (
// Equation(s):
// \sin_wave[10]~reg0feeder_combout  = \DDS1|sin_wave [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|sin_wave [10]),
	.cin(gnd),
	.combout(\sin_wave[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sin_wave[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \sin_wave[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N21
dffeas \sin_wave[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sin_wave[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_wave[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sin_wave[10]~reg0 .is_wysiwyg = "true";
defparam \sin_wave[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y68_N0
cycloneive_ram_block \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DDS1|addr_rom_pipe [12],\DDS1|addr_rom_pipe [11],\DDS1|addr_rom_pipe [10],\DDS1|addr_rom_pipe [9],\DDS1|addr_rom_pipe [8],\DDS1|addr_rom_pipe [7],\DDS1|addr_rom_pipe [6],\DDS1|addr_rom_pipe [5],\DDS1|addr_rom_pipe [4],\DDS1|addr_rom_pipe [3],\DDS1|addr_rom_pipe [2],\DDS1|addr_rom_pipe [1],
\DDS1|addr_rom_pipe [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .init_file = "db/DDS_TimeQuest.ram0_rom_mem_12893b0a.hdl.mif";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "DDS_test:DDS1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_nl71:auto_generated|ALTSYNCRAM";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 14;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N22
cycloneive_lcell_comb \DDS1|sin_wave[11]~36 (
// Equation(s):
// \DDS1|sin_wave[11]~36_combout  = (\DDS1|sin_wave[10]~35  & (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11~portadataout  $ ((!\DDS1|ramp_pipe2 [13])))) # (!\DDS1|sin_wave[10]~35  & ((\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11~portadataout  
// $ (\DDS1|ramp_pipe2 [13])) # (GND)))
// \DDS1|sin_wave[11]~37  = CARRY((\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11~portadataout  $ (!\DDS1|ramp_pipe2 [13])) # (!\DDS1|sin_wave[10]~35 ))

	.dataa(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datab(\DDS1|ramp_pipe2 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|sin_wave[10]~35 ),
	.combout(\DDS1|sin_wave[11]~36_combout ),
	.cout(\DDS1|sin_wave[11]~37 ));
// synopsys translate_off
defparam \DDS1|sin_wave[11]~36 .lut_mask = 16'h969F;
defparam \DDS1|sin_wave[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y69_N23
dffeas \DDS1|sin_wave[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|sin_wave[11]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|sin_wave [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|sin_wave[11] .is_wysiwyg = "true";
defparam \DDS1|sin_wave[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N12
cycloneive_lcell_comb \sin_wave[11]~reg0feeder (
// Equation(s):
// \sin_wave[11]~reg0feeder_combout  = \DDS1|sin_wave [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|sin_wave [11]),
	.cin(gnd),
	.combout(\sin_wave[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sin_wave[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \sin_wave[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N13
dffeas \sin_wave[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sin_wave[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_wave[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sin_wave[11]~reg0 .is_wysiwyg = "true";
defparam \sin_wave[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y67_N0
cycloneive_ram_block \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DDS1|addr_rom_pipe [12],\DDS1|addr_rom_pipe [11],\DDS1|addr_rom_pipe [10],\DDS1|addr_rom_pipe [9],\DDS1|addr_rom_pipe [8],\DDS1|addr_rom_pipe [7],\DDS1|addr_rom_pipe [6],\DDS1|addr_rom_pipe [5],\DDS1|addr_rom_pipe [4],\DDS1|addr_rom_pipe [3],\DDS1|addr_rom_pipe [2],\DDS1|addr_rom_pipe [1],
\DDS1|addr_rom_pipe [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .init_file = "db/DDS_TimeQuest.ram0_rom_mem_12893b0a.hdl.mif";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "DDS_test:DDS1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_nl71:auto_generated|ALTSYNCRAM";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 14;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N24
cycloneive_lcell_comb \DDS1|sin_wave[12]~38 (
// Equation(s):
// \DDS1|sin_wave[12]~38_combout  = (\DDS1|sin_wave[11]~37  & ((\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12~portadataout  $ (\DDS1|ramp_pipe2 [13])))) # (!\DDS1|sin_wave[11]~37  & (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12~portadataout  $ 
// (\DDS1|ramp_pipe2 [13] $ (VCC))))
// \DDS1|sin_wave[12]~39  = CARRY((!\DDS1|sin_wave[11]~37  & (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12~portadataout  $ (\DDS1|ramp_pipe2 [13]))))

	.dataa(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\DDS1|ramp_pipe2 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS1|sin_wave[11]~37 ),
	.combout(\DDS1|sin_wave[12]~38_combout ),
	.cout(\DDS1|sin_wave[12]~39 ));
// synopsys translate_off
defparam \DDS1|sin_wave[12]~38 .lut_mask = 16'h6906;
defparam \DDS1|sin_wave[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y69_N25
dffeas \DDS1|sin_wave[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|sin_wave[12]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|sin_wave [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|sin_wave[12] .is_wysiwyg = "true";
defparam \DDS1|sin_wave[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N24
cycloneive_lcell_comb \sin_wave[12]~reg0feeder (
// Equation(s):
// \sin_wave[12]~reg0feeder_combout  = \DDS1|sin_wave [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|sin_wave [12]),
	.cin(gnd),
	.combout(\sin_wave[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sin_wave[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \sin_wave[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N25
dffeas \sin_wave[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sin_wave[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_wave[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sin_wave[12]~reg0 .is_wysiwyg = "true";
defparam \sin_wave[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DDS1|addr_rom_pipe [12],\DDS1|addr_rom_pipe [11],\DDS1|addr_rom_pipe [10],\DDS1|addr_rom_pipe [9],\DDS1|addr_rom_pipe [8],\DDS1|addr_rom_pipe [7],\DDS1|addr_rom_pipe [6],\DDS1|addr_rom_pipe [5],\DDS1|addr_rom_pipe [4],\DDS1|addr_rom_pipe [3],\DDS1|addr_rom_pipe [2],\DDS1|addr_rom_pipe [1],
\DDS1|addr_rom_pipe [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .init_file = "db/DDS_TimeQuest.ram0_rom_mem_12893b0a.hdl.mif";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "DDS_test:DDS1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_nl71:auto_generated|ALTSYNCRAM";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 14;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N26
cycloneive_lcell_comb \DDS1|sin_wave[13]~40 (
// Equation(s):
// \DDS1|sin_wave[13]~40_combout  = \DDS1|ramp_pipe2 [13] $ (\DDS1|sin_wave[12]~39  $ (\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13~portadataout ))

	.dataa(gnd),
	.datab(\DDS1|ramp_pipe2 [13]),
	.datac(gnd),
	.datad(\DDS1|rom_sin|rom_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.cin(\DDS1|sin_wave[12]~39 ),
	.combout(\DDS1|sin_wave[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|sin_wave[13]~40 .lut_mask = 16'hC33C;
defparam \DDS1|sin_wave[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y69_N27
dffeas \DDS1|sin_wave[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|sin_wave[13]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|sin_wave [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|sin_wave[13] .is_wysiwyg = "true";
defparam \DDS1|sin_wave[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N14
cycloneive_lcell_comb \sin_wave[13]~reg0feeder (
// Equation(s):
// \sin_wave[13]~reg0feeder_combout  = \DDS1|sin_wave [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|sin_wave [13]),
	.cin(gnd),
	.combout(\sin_wave[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sin_wave[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \sin_wave[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N15
dffeas \sin_wave[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sin_wave[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_wave[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sin_wave[13]~reg0 .is_wysiwyg = "true";
defparam \sin_wave[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N15
cycloneive_io_ibuf \val_in~input (
	.i(val_in),
	.ibar(gnd),
	.o(\val_in~input_o ));
// synopsys translate_off
defparam \val_in~input .bus_hold = "false";
defparam \val_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N2
cycloneive_lcell_comb \val_in_reg~feeder (
// Equation(s):
// \val_in_reg~feeder_combout  = \val_in~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\val_in~input_o ),
	.cin(gnd),
	.combout(\val_in_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \val_in_reg~feeder .lut_mask = 16'hFF00;
defparam \val_in_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y1_N3
dffeas val_in_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\val_in_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\val_in_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam val_in_reg.is_wysiwyg = "true";
defparam val_in_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N12
cycloneive_lcell_comb \DDS1|val_pipe1~feeder (
// Equation(s):
// \DDS1|val_pipe1~feeder_combout  = \val_in_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\val_in_reg~q ),
	.cin(gnd),
	.combout(\DDS1|val_pipe1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|val_pipe1~feeder .lut_mask = 16'hFF00;
defparam \DDS1|val_pipe1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y1_N13
dffeas \DDS1|val_pipe1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|val_pipe1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|val_pipe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|val_pipe1 .is_wysiwyg = "true";
defparam \DDS1|val_pipe1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N18
cycloneive_lcell_comb \DDS1|val_pipe2~feeder (
// Equation(s):
// \DDS1|val_pipe2~feeder_combout  = \DDS1|val_pipe1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|val_pipe1~q ),
	.cin(gnd),
	.combout(\DDS1|val_pipe2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|val_pipe2~feeder .lut_mask = 16'hFF00;
defparam \DDS1|val_pipe2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y1_N19
dffeas \DDS1|val_pipe2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|val_pipe2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|val_pipe2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|val_pipe2 .is_wysiwyg = "true";
defparam \DDS1|val_pipe2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N28
cycloneive_lcell_comb \DDS1|val_pipe3~feeder (
// Equation(s):
// \DDS1|val_pipe3~feeder_combout  = \DDS1|val_pipe2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|val_pipe2~q ),
	.cin(gnd),
	.combout(\DDS1|val_pipe3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|val_pipe3~feeder .lut_mask = 16'hFF00;
defparam \DDS1|val_pipe3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y1_N29
dffeas \DDS1|val_pipe3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|val_pipe3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|val_pipe3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|val_pipe3 .is_wysiwyg = "true";
defparam \DDS1|val_pipe3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N10
cycloneive_lcell_comb \DDS1|val_pipe4~feeder (
// Equation(s):
// \DDS1|val_pipe4~feeder_combout  = \DDS1|val_pipe3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|val_pipe3~q ),
	.cin(gnd),
	.combout(\DDS1|val_pipe4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DDS1|val_pipe4~feeder .lut_mask = 16'hFF00;
defparam \DDS1|val_pipe4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y1_N11
dffeas \DDS1|val_pipe4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DDS1|val_pipe4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DDS1|val_pipe4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DDS1|val_pipe4 .is_wysiwyg = "true";
defparam \DDS1|val_pipe4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N4
cycloneive_lcell_comb \val_out~reg0feeder (
// Equation(s):
// \val_out~reg0feeder_combout  = \DDS1|val_pipe4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DDS1|val_pipe4~q ),
	.cin(gnd),
	.combout(\val_out~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \val_out~reg0feeder .lut_mask = 16'hFF00;
defparam \val_out~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y1_N5
dffeas \val_out~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\val_out~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\val_out~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \val_out~reg0 .is_wysiwyg = "true";
defparam \val_out~reg0 .power_up = "low";
// synopsys translate_on

assign sqr_wave[0] = \sqr_wave[0]~output_o ;

assign sqr_wave[1] = \sqr_wave[1]~output_o ;

assign sqr_wave[2] = \sqr_wave[2]~output_o ;

assign sqr_wave[3] = \sqr_wave[3]~output_o ;

assign sqr_wave[4] = \sqr_wave[4]~output_o ;

assign sqr_wave[5] = \sqr_wave[5]~output_o ;

assign sqr_wave[6] = \sqr_wave[6]~output_o ;

assign sqr_wave[7] = \sqr_wave[7]~output_o ;

assign sqr_wave[8] = \sqr_wave[8]~output_o ;

assign sqr_wave[9] = \sqr_wave[9]~output_o ;

assign sqr_wave[10] = \sqr_wave[10]~output_o ;

assign sqr_wave[11] = \sqr_wave[11]~output_o ;

assign sqr_wave[12] = \sqr_wave[12]~output_o ;

assign sqr_wave[13] = \sqr_wave[13]~output_o ;

assign ramp_wave[0] = \ramp_wave[0]~output_o ;

assign ramp_wave[1] = \ramp_wave[1]~output_o ;

assign ramp_wave[2] = \ramp_wave[2]~output_o ;

assign ramp_wave[3] = \ramp_wave[3]~output_o ;

assign ramp_wave[4] = \ramp_wave[4]~output_o ;

assign ramp_wave[5] = \ramp_wave[5]~output_o ;

assign ramp_wave[6] = \ramp_wave[6]~output_o ;

assign ramp_wave[7] = \ramp_wave[7]~output_o ;

assign ramp_wave[8] = \ramp_wave[8]~output_o ;

assign ramp_wave[9] = \ramp_wave[9]~output_o ;

assign ramp_wave[10] = \ramp_wave[10]~output_o ;

assign ramp_wave[11] = \ramp_wave[11]~output_o ;

assign ramp_wave[12] = \ramp_wave[12]~output_o ;

assign ramp_wave[13] = \ramp_wave[13]~output_o ;

assign sin_wave[0] = \sin_wave[0]~output_o ;

assign sin_wave[1] = \sin_wave[1]~output_o ;

assign sin_wave[2] = \sin_wave[2]~output_o ;

assign sin_wave[3] = \sin_wave[3]~output_o ;

assign sin_wave[4] = \sin_wave[4]~output_o ;

assign sin_wave[5] = \sin_wave[5]~output_o ;

assign sin_wave[6] = \sin_wave[6]~output_o ;

assign sin_wave[7] = \sin_wave[7]~output_o ;

assign sin_wave[8] = \sin_wave[8]~output_o ;

assign sin_wave[9] = \sin_wave[9]~output_o ;

assign sin_wave[10] = \sin_wave[10]~output_o ;

assign sin_wave[11] = \sin_wave[11]~output_o ;

assign sin_wave[12] = \sin_wave[12]~output_o ;

assign sin_wave[13] = \sin_wave[13]~output_o ;

assign val_out = \val_out~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
