QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 16:43:12 on Oct 19,2023
vcom -2008 -work internal/ModelSimContainer/work internal/testpy/tb.vhd proj/src/TopLevel/andg2.vhd proj/src/TopLevel/ZeroExtender.vhd proj/src/TopLevel/ADDU.vhd proj/src/TopLevel/SUB_tb.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/OrG.vhd proj/src/TopLevel/AndG_tb.vhd proj/src/TopLevel/MIPS_types.vhd proj/src/TopLevel/SLL2_32bits.vhd proj/src/TopLevel/Adder_32bits.vhd proj/src/TopLevel/SUB.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/LUI_tb.vhd proj/src/TopLevel/ALU.vhd proj/src/TopLevel/mux32x1.vhd proj/src/TopLevel/NorG.vhd proj/src/TopLevel/LUI.vhd proj/src/TopLevel/ControlUnit_tb.vhd proj/src/TopLevel/mux2t1_N.vhd proj/src/TopLevel/mux2t1.vhd proj/src/TopLevel/mux16t1_32bit.vhd proj/src/TopLevel/ALU_tb.vhd proj/src/TopLevel/ControlUnit.vhd proj/src/TopLevel/XorG.vhd proj/src/TopLevel/Add4.vhd proj/src/TopLevel/mux16t1_32bit_tb.vhd proj/src/TopLevel/ADD.vhd proj/src/TopLevel/SLT_tb.vhd proj/src/TopLevel/ADDU_tb.vhd proj/src/TopLevel/Barrel_Shifter_tb.vhd proj/src/TopLevel/Reg_N.vhd proj/src/TopLevel/RegFile.vhd proj/src/TopLevel/SignExtender.vhd proj/src/TopLevel/Barrel_Shifter.vhd proj/src/TopLevel/mux16t1.vhd proj/src/TopLevel/SLT.vhd proj/src/TopLevel/invg.vhd proj/src/TopLevel/AndG.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/TopLevel/decoder5x32.vhd proj/src/TopLevel/SUBU.vhd proj/src/TopLevel/SUBU_tb.vhd proj/src/TopLevel/bus_array.vhd proj/src/TopLevel/ADD_tb.vhd proj/src/TopLevel/ControlUnit/ControlUnit.vhd proj/src/TopLevel/ControlUnit/ControlUnit_tb.vhd proj/src/TopLevel/Extenders/SignExtender.vhd proj/src/TopLevel/Extenders/ZeroExtender.vhd proj/src/TopLevel/ALU/OrG.vhd proj/src/TopLevel/ALU/SUBU.vhd proj/src/TopLevel/ALU/SUB_tb.vhd proj/src/TopLevel/ALU/LUI_tb.vhd proj/src/TopLevel/ALU/AndG.vhd proj/src/TopLevel/ALU/ADDU_tb.vhd proj/src/TopLevel/ALU/SUB.vhd proj/src/TopLevel/ALU/ALU.vhd proj/src/TopLevel/ALU/mux16t1.vhd proj/src/TopLevel/ALU/Barrel_Shifter.vhd proj/src/TopLevel/ALU/mux16t1_32bit_tb.vhd proj/src/TopLevel/ALU/mux16t1_32bit.vhd proj/src/TopLevel/ALU/SUBU_tb.vhd proj/src/TopLevel/ALU/LUI.vhd proj/src/TopLevel/ALU/XorG.vhd proj/src/TopLevel/ALU/AndG_tb.vhd proj/src/TopLevel/ALU/ADD.vhd proj/src/TopLevel/ALU/ALU_tb.vhd proj/src/TopLevel/ALU/SLT_tb.vhd proj/src/TopLevel/ALU/NorG.vhd proj/src/TopLevel/ALU/SLT.vhd proj/src/TopLevel/ALU/ADDU.vhd proj/src/TopLevel/ALU/ADD_tb.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity ZeroExtender
-- Compiling architecture behavioral of ZeroExtender
** Warning: proj/src/TopLevel/ZeroExtender.vhd(11): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
-- Loading package std_logic_arith
-- Compiling entity ADDU
-- Compiling architecture dataflow of ADDU
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity SUB_tb
-- Compiling architecture testbench of SUB_tb
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Compiling entity OrG
-- Compiling architecture dataflow of OrG
-- Compiling entity AndG_tb
-- Compiling architecture testbench of AndG_tb
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Compiling entity SLL2_32bits
-- Compiling architecture dataflow of SLL2_32bits
-- Compiling entity Adder_32bits
-- Compiling architecture dataflow of Adder_32bits
-- Compiling entity SUB
-- Compiling architecture dataflow of SUB
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity LUI_tb
-- Compiling architecture testbench of LUI_tb
-- Compiling entity ALU
-- Compiling architecture structural of ALU
-- Loading package MIPS_types
-- Compiling entity mux32x1
-- Compiling architecture dataflow of mux32x1
-- Compiling entity NorG
-- Compiling architecture dataflow of NorG
-- Compiling entity LUI
-- Compiling architecture dataflow of LUI
-- Compiling entity ControlUnit_tb
-- Compiling architecture testbench of ControlUnit_tb
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity mux2t1
-- Compiling architecture structure of mux2t1
-- Compiling entity mux16t1_32bit
-- Compiling architecture dataflow of mux16t1_32bit
-- Compiling entity ALU_tb
-- Compiling architecture testbench of ALU_tb
-- Compiling entity ControlUnit
-- Compiling architecture behavioral of ControlUnit
-- Compiling entity XorG
-- Compiling architecture dataflow of XorG
-- Compiling entity Add4
-- Compiling architecture dataflow of Add4
-- Compiling entity mux16t1_32bit_tb
-- Compiling architecture testbench of mux16t1_32bit_tb
-- Compiling entity ADD
-- Compiling architecture dataflow of ADD
-- Compiling entity SLT_tb
-- Compiling architecture testbench of SLT_tb
-- Compiling entity ADDU_tb
-- Compiling architecture testbench of ADDU_tb
-- Compiling entity Barrel_Shifter_TB
-- Compiling architecture sim of Barrel_Shifter_TB
-- Compiling entity Reg_N
-- Compiling architecture structural of Reg_N
** Error: (vcom-11) Could not find work.bus_array.
** Error (suppressible): proj/src/TopLevel/RegFile.vhd(3): (vcom-1195) Cannot find expanded name "work.bus_array".
** Error: proj/src/TopLevel/RegFile.vhd(3): Unknown expanded name.
** Note: proj/src/TopLevel/RegFile.vhd(5): VHDL Compiler exiting
End time: 16:43:12 on Oct 19,2023, Elapsed time: 0:00:00
Errors: 3, Warnings: 1
