m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/simulation/modelsim
vadd_round_key
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1727477801
!i10b 1
!s100 EFX?NL`GAdj9<<YiOORm<3
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IEH6;cCJhC_ek=Wh>4Qofm1
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1727298737
8C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/add_round_key.sv
FC:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/add_round_key.sv
!i122 1
L0 1 17
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1727477801.000000
!s107 C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/add_round_key.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage|C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/add_round_key.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage
Z9 tCvgOpt 0
vtb_add_round_key
R1
!s110 1727477802
!i10b 1
!s100 D4ZCoX5=K@^ACCHSVJF@V2
R3
I6;aaERT`PQL_c@;@9R`5k3
R4
S1
R0
w1727406357
8C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_add_round_key.sv
FC:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_add_round_key.sv
!i122 3
L0 1 47
R5
r1
!s85 0
31
!s108 1727477802.000000
!s107 C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_add_round_key.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches|C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_add_round_key.sv|
!i113 1
R7
!s92 -sv -work work +incdir+C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches
R9
vxor_32bit
R1
R2
!i10b 1
!s100 7[hQFXll2gD@;IMoCP;0A2
R3
IXXT<f4AO]7omERUK_a`S?1
R4
S1
R0
w1727298450
8C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/xor_32bit.sv
FC:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/xor_32bit.sv
!i122 0
L0 1 11
R5
r1
!s85 0
31
R6
!s107 C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/xor_32bit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage|C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/xor_32bit.sv|
!i113 1
R7
R8
R9
