// Seed: 1548171135
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input uwire id_0,
    input wire  id_1,
    input wand  id_2
);
  wire id_4;
  uwire id_5 = id_1 * id_2 - id_0;
  logic [7:0] id_6 = id_6;
  assign id_6[1] = id_4;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
module module_3 (
    output uwire id_0,
    output tri0 id_1,
    input wire id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wand id_5,
    input uwire id_6,
    input uwire id_7,
    input tri id_8,
    input tri1 id_9
);
endmodule
module module_4 (
    input tri0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input supply1 id_3
);
  assign id_2 = 1'b0;
  module_3 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.type_12 = 0;
endmodule
