\hypertarget{struct_l_p_c___l_c_d___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}
\label{struct_l_p_c___l_c_d___t}\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}


L\+CD Controller register block structure.  




{\ttfamily \#include $<$lcd\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_ad6a543c03e5f15efbde1aadd082d1857}{T\+I\+MH}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a9a5144cc60b76ed64885655d40326bbb}{T\+I\+MV}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a9037a11797290aef4ac48048c07e2e89}{P\+OL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a69fb257295a9a84932b30501743003c2}{LE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_aa81e6a99ad0ba1e40cf9fe99d20a97e3}{U\+P\+B\+A\+SE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a08137395313747cdc86061a6b242a4ca}{L\+P\+B\+A\+SE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a15fc8d35f045f329b80c544bef35ff64}{C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_af1cda4ad5dfe8311da11f696c33a10c8}{I\+N\+T\+M\+SK}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a804f5e13d75df9427c10ac711349a2e9}{I\+N\+T\+R\+AW}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a0bbac120700e7e8084acf696d17068ab}{I\+N\+T\+S\+T\+AT}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a56433c4c135f086513ce8a38d2ccf9a7}{I\+N\+T\+C\+LR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_abcd5b712b08e138c16317ca4292dc66a}{U\+P\+C\+U\+RR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a0ce5ebd5ae89cd703debd78996090332}{L\+P\+C\+U\+RR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_afe2af632cea587115bb9320bbed7294a}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}115\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_ae68b7ee8bf7bbe3927b79cbf7849b4c3}{P\+AL} \mbox{[}256\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_ae1f240929d622b86f99da0f6eaa11084}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}256\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a8eaeffc060f29f737bc99ef752d5bfd6}{C\+R\+S\+R\+\_\+\+I\+MG} \mbox{[}256\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_afdd0ebdbe9055dd1c42d61043772c26d}{C\+R\+S\+R\+\_\+\+C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_ab2f4fb1ee13cf47013ae3c45f23b95b8}{C\+R\+S\+R\+\_\+\+C\+FG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a4acff3d59c7a09e4b8ce002b7c1d56c9}{C\+R\+S\+R\+\_\+\+P\+A\+L0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_aca2b888a5b0941d9ef4f577cf3afe39b}{C\+R\+S\+R\+\_\+\+P\+A\+L1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a7d9acf06c82a82ca29a1fe68e13e7023}{C\+R\+S\+R\+\_\+\+XY}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a5d2648ef26085c34f0898113ef0361a5}{C\+R\+S\+R\+\_\+\+C\+L\+IP}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a9c89d8514e7f2732c6cb573cd4602af2}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_ae78f57d6d6b02fe9759d20be63a18093}{C\+R\+S\+R\+\_\+\+I\+N\+T\+M\+SK}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a7012f2efd7683bb749ff1a094d2317ff}{C\+R\+S\+R\+\_\+\+I\+N\+T\+C\+LR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a874b3ea8395c0fc025398db46000936f}{C\+R\+S\+R\+\_\+\+I\+N\+T\+R\+AW}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a3d40adb157e838d22ac5ab6b70705199}{C\+R\+S\+R\+\_\+\+I\+N\+T\+S\+T\+AT}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
L\+CD Controller register block structure. 

Definición en la línea 47 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+C\+FG@{C\+R\+S\+R\+\_\+\+C\+FG}}
\index{C\+R\+S\+R\+\_\+\+C\+FG@{C\+R\+S\+R\+\_\+\+C\+FG}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+R\+S\+R\+\_\+\+C\+FG}{CRSR_CFG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+S\+R\+\_\+\+C\+FG}\hypertarget{struct_l_p_c___l_c_d___t_ab2f4fb1ee13cf47013ae3c45f23b95b8}{}\label{struct_l_p_c___l_c_d___t_ab2f4fb1ee13cf47013ae3c45f23b95b8}
Cursor Configuration register 

Definición en la línea 66 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+C\+L\+IP@{C\+R\+S\+R\+\_\+\+C\+L\+IP}}
\index{C\+R\+S\+R\+\_\+\+C\+L\+IP@{C\+R\+S\+R\+\_\+\+C\+L\+IP}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+R\+S\+R\+\_\+\+C\+L\+IP}{CRSR_CLIP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+S\+R\+\_\+\+C\+L\+IP}\hypertarget{struct_l_p_c___l_c_d___t_a5d2648ef26085c34f0898113ef0361a5}{}\label{struct_l_p_c___l_c_d___t_a5d2648ef26085c34f0898113ef0361a5}
Cursor Clip Position register 

Definición en la línea 70 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+C\+T\+RL@{C\+R\+S\+R\+\_\+\+C\+T\+RL}}
\index{C\+R\+S\+R\+\_\+\+C\+T\+RL@{C\+R\+S\+R\+\_\+\+C\+T\+RL}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+R\+S\+R\+\_\+\+C\+T\+RL}{CRSR_CTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+S\+R\+\_\+\+C\+T\+RL}\hypertarget{struct_l_p_c___l_c_d___t_afdd0ebdbe9055dd1c42d61043772c26d}{}\label{struct_l_p_c___l_c_d___t_afdd0ebdbe9055dd1c42d61043772c26d}
Cursor Control register 

Definición en la línea 65 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+I\+MG@{C\+R\+S\+R\+\_\+\+I\+MG}}
\index{C\+R\+S\+R\+\_\+\+I\+MG@{C\+R\+S\+R\+\_\+\+I\+MG}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+R\+S\+R\+\_\+\+I\+MG}{CRSR_IMG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+S\+R\+\_\+\+I\+MG\mbox{[}256\mbox{]}}\hypertarget{struct_l_p_c___l_c_d___t_a8eaeffc060f29f737bc99ef752d5bfd6}{}\label{struct_l_p_c___l_c_d___t_a8eaeffc060f29f737bc99ef752d5bfd6}
Cursor Image registers 

Definición en la línea 64 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+I\+N\+T\+C\+LR@{C\+R\+S\+R\+\_\+\+I\+N\+T\+C\+LR}}
\index{C\+R\+S\+R\+\_\+\+I\+N\+T\+C\+LR@{C\+R\+S\+R\+\_\+\+I\+N\+T\+C\+LR}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+R\+S\+R\+\_\+\+I\+N\+T\+C\+LR}{CRSR_INTCLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t C\+R\+S\+R\+\_\+\+I\+N\+T\+C\+LR}\hypertarget{struct_l_p_c___l_c_d___t_a7012f2efd7683bb749ff1a094d2317ff}{}\label{struct_l_p_c___l_c_d___t_a7012f2efd7683bb749ff1a094d2317ff}
Cursor Interrupt Clear register 

Definición en la línea 73 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+I\+N\+T\+M\+SK@{C\+R\+S\+R\+\_\+\+I\+N\+T\+M\+SK}}
\index{C\+R\+S\+R\+\_\+\+I\+N\+T\+M\+SK@{C\+R\+S\+R\+\_\+\+I\+N\+T\+M\+SK}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+R\+S\+R\+\_\+\+I\+N\+T\+M\+SK}{CRSR_INTMSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+S\+R\+\_\+\+I\+N\+T\+M\+SK}\hypertarget{struct_l_p_c___l_c_d___t_ae78f57d6d6b02fe9759d20be63a18093}{}\label{struct_l_p_c___l_c_d___t_ae78f57d6d6b02fe9759d20be63a18093}
Cursor Interrupt Mask register 

Definición en la línea 72 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+I\+N\+T\+R\+AW@{C\+R\+S\+R\+\_\+\+I\+N\+T\+R\+AW}}
\index{C\+R\+S\+R\+\_\+\+I\+N\+T\+R\+AW@{C\+R\+S\+R\+\_\+\+I\+N\+T\+R\+AW}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+R\+S\+R\+\_\+\+I\+N\+T\+R\+AW}{CRSR_INTRAW}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t C\+R\+S\+R\+\_\+\+I\+N\+T\+R\+AW}\hypertarget{struct_l_p_c___l_c_d___t_a874b3ea8395c0fc025398db46000936f}{}\label{struct_l_p_c___l_c_d___t_a874b3ea8395c0fc025398db46000936f}
Cursor Raw Interrupt Status register 

Definición en la línea 74 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+I\+N\+T\+S\+T\+AT@{C\+R\+S\+R\+\_\+\+I\+N\+T\+S\+T\+AT}}
\index{C\+R\+S\+R\+\_\+\+I\+N\+T\+S\+T\+AT@{C\+R\+S\+R\+\_\+\+I\+N\+T\+S\+T\+AT}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+R\+S\+R\+\_\+\+I\+N\+T\+S\+T\+AT}{CRSR_INTSTAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t C\+R\+S\+R\+\_\+\+I\+N\+T\+S\+T\+AT}\hypertarget{struct_l_p_c___l_c_d___t_a3d40adb157e838d22ac5ab6b70705199}{}\label{struct_l_p_c___l_c_d___t_a3d40adb157e838d22ac5ab6b70705199}
Cursor Masked Interrupt Status register 

Definición en la línea 75 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+P\+A\+L0@{C\+R\+S\+R\+\_\+\+P\+A\+L0}}
\index{C\+R\+S\+R\+\_\+\+P\+A\+L0@{C\+R\+S\+R\+\_\+\+P\+A\+L0}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+R\+S\+R\+\_\+\+P\+A\+L0}{CRSR_PAL0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+S\+R\+\_\+\+P\+A\+L0}\hypertarget{struct_l_p_c___l_c_d___t_a4acff3d59c7a09e4b8ce002b7c1d56c9}{}\label{struct_l_p_c___l_c_d___t_a4acff3d59c7a09e4b8ce002b7c1d56c9}
Cursor Palette register 0 

Definición en la línea 67 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+P\+A\+L1@{C\+R\+S\+R\+\_\+\+P\+A\+L1}}
\index{C\+R\+S\+R\+\_\+\+P\+A\+L1@{C\+R\+S\+R\+\_\+\+P\+A\+L1}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+R\+S\+R\+\_\+\+P\+A\+L1}{CRSR_PAL1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+S\+R\+\_\+\+P\+A\+L1}\hypertarget{struct_l_p_c___l_c_d___t_aca2b888a5b0941d9ef4f577cf3afe39b}{}\label{struct_l_p_c___l_c_d___t_aca2b888a5b0941d9ef4f577cf3afe39b}
Cursor Palette register 1 

Definición en la línea 68 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+XY@{C\+R\+S\+R\+\_\+\+XY}}
\index{C\+R\+S\+R\+\_\+\+XY@{C\+R\+S\+R\+\_\+\+XY}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+R\+S\+R\+\_\+\+XY}{CRSR_XY}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+S\+R\+\_\+\+XY}\hypertarget{struct_l_p_c___l_c_d___t_a7d9acf06c82a82ca29a1fe68e13e7023}{}\label{struct_l_p_c___l_c_d___t_a7d9acf06c82a82ca29a1fe68e13e7023}
Cursor XY Position register 

Definición en la línea 69 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+T\+RL}{CTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+T\+RL}\hypertarget{struct_l_p_c___l_c_d___t_a15fc8d35f045f329b80c544bef35ff64}{}\label{struct_l_p_c___l_c_d___t_a15fc8d35f045f329b80c544bef35ff64}
L\+CD Control register 

Definición en la línea 54 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!I\+N\+T\+C\+LR@{I\+N\+T\+C\+LR}}
\index{I\+N\+T\+C\+LR@{I\+N\+T\+C\+LR}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+C\+LR}{INTCLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t I\+N\+T\+C\+LR}\hypertarget{struct_l_p_c___l_c_d___t_a56433c4c135f086513ce8a38d2ccf9a7}{}\label{struct_l_p_c___l_c_d___t_a56433c4c135f086513ce8a38d2ccf9a7}
Interrupt Clear register 

Definición en la línea 58 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!I\+N\+T\+M\+SK@{I\+N\+T\+M\+SK}}
\index{I\+N\+T\+M\+SK@{I\+N\+T\+M\+SK}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+M\+SK}{INTMSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+N\+T\+M\+SK}\hypertarget{struct_l_p_c___l_c_d___t_af1cda4ad5dfe8311da11f696c33a10c8}{}\label{struct_l_p_c___l_c_d___t_af1cda4ad5dfe8311da11f696c33a10c8}
Interrupt Mask register 

Definición en la línea 55 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!I\+N\+T\+R\+AW@{I\+N\+T\+R\+AW}}
\index{I\+N\+T\+R\+AW@{I\+N\+T\+R\+AW}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+R\+AW}{INTRAW}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+N\+T\+R\+AW}\hypertarget{struct_l_p_c___l_c_d___t_a804f5e13d75df9427c10ac711349a2e9}{}\label{struct_l_p_c___l_c_d___t_a804f5e13d75df9427c10ac711349a2e9}
Raw Interrupt Status register 

Definición en la línea 56 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!I\+N\+T\+S\+T\+AT@{I\+N\+T\+S\+T\+AT}}
\index{I\+N\+T\+S\+T\+AT@{I\+N\+T\+S\+T\+AT}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+S\+T\+AT}{INTSTAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+N\+T\+S\+T\+AT}\hypertarget{struct_l_p_c___l_c_d___t_a0bbac120700e7e8084acf696d17068ab}{}\label{struct_l_p_c___l_c_d___t_a0bbac120700e7e8084acf696d17068ab}
Masked Interrupt Status register 

Definición en la línea 57 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!LE@{LE}}
\index{LE@{LE}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{LE}{LE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t LE}\hypertarget{struct_l_p_c___l_c_d___t_a69fb257295a9a84932b30501743003c2}{}\label{struct_l_p_c___l_c_d___t_a69fb257295a9a84932b30501743003c2}
Line End Control register 

Definición en la línea 51 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!L\+P\+B\+A\+SE@{L\+P\+B\+A\+SE}}
\index{L\+P\+B\+A\+SE@{L\+P\+B\+A\+SE}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{L\+P\+B\+A\+SE}{LPBASE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+B\+A\+SE}\hypertarget{struct_l_p_c___l_c_d___t_a08137395313747cdc86061a6b242a4ca}{}\label{struct_l_p_c___l_c_d___t_a08137395313747cdc86061a6b242a4ca}
Lower Panel Frame Base Address register 

Definición en la línea 53 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!L\+P\+C\+U\+RR@{L\+P\+C\+U\+RR}}
\index{L\+P\+C\+U\+RR@{L\+P\+C\+U\+RR}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{L\+P\+C\+U\+RR}{LPCURR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+U\+RR}\hypertarget{struct_l_p_c___l_c_d___t_a0ce5ebd5ae89cd703debd78996090332}{}\label{struct_l_p_c___l_c_d___t_a0ce5ebd5ae89cd703debd78996090332}
Lower Panel Current Address Value register 

Definición en la línea 60 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!P\+AL@{P\+AL}}
\index{P\+AL@{P\+AL}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+AL}{PAL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t P\+AL\mbox{[}256\mbox{]}}\hypertarget{struct_l_p_c___l_c_d___t_ae68b7ee8bf7bbe3927b79cbf7849b4c3}{}\label{struct_l_p_c___l_c_d___t_ae68b7ee8bf7bbe3927b79cbf7849b4c3}
256x16-\/bit Color Palette registers 

Definición en la línea 62 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!P\+OL@{P\+OL}}
\index{P\+OL@{P\+OL}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+OL}{POL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+OL}\hypertarget{struct_l_p_c___l_c_d___t_a9037a11797290aef4ac48048c07e2e89}{}\label{struct_l_p_c___l_c_d___t_a9037a11797290aef4ac48048c07e2e89}
Clock and Signal Polarity Control register 

Definición en la línea 50 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}115\mbox{]}}\hypertarget{struct_l_p_c___l_c_d___t_afe2af632cea587115bb9320bbed7294a}{}\label{struct_l_p_c___l_c_d___t_afe2af632cea587115bb9320bbed7294a}


Definición en la línea 61 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}256\mbox{]}}\hypertarget{struct_l_p_c___l_c_d___t_ae1f240929d622b86f99da0f6eaa11084}{}\label{struct_l_p_c___l_c_d___t_ae1f240929d622b86f99da0f6eaa11084}


Definición en la línea 63 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2\mbox{[}2\mbox{]}}\hypertarget{struct_l_p_c___l_c_d___t_a9c89d8514e7f2732c6cb573cd4602af2}{}\label{struct_l_p_c___l_c_d___t_a9c89d8514e7f2732c6cb573cd4602af2}


Definición en la línea 71 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!T\+I\+MH@{T\+I\+MH}}
\index{T\+I\+MH@{T\+I\+MH}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+I\+MH}{TIMH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+MH}\hypertarget{struct_l_p_c___l_c_d___t_ad6a543c03e5f15efbde1aadd082d1857}{}\label{struct_l_p_c___l_c_d___t_ad6a543c03e5f15efbde1aadd082d1857}
$<$ L\+CD Structure Horizontal Timing Control register 

Definición en la línea 48 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!T\+I\+MV@{T\+I\+MV}}
\index{T\+I\+MV@{T\+I\+MV}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+I\+MV}{TIMV}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+MV}\hypertarget{struct_l_p_c___l_c_d___t_a9a5144cc60b76ed64885655d40326bbb}{}\label{struct_l_p_c___l_c_d___t_a9a5144cc60b76ed64885655d40326bbb}
Vertical Timing Control register 

Definición en la línea 49 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!U\+P\+B\+A\+SE@{U\+P\+B\+A\+SE}}
\index{U\+P\+B\+A\+SE@{U\+P\+B\+A\+SE}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{U\+P\+B\+A\+SE}{UPBASE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+P\+B\+A\+SE}\hypertarget{struct_l_p_c___l_c_d___t_aa81e6a99ad0ba1e40cf9fe99d20a97e3}{}\label{struct_l_p_c___l_c_d___t_aa81e6a99ad0ba1e40cf9fe99d20a97e3}
Upper Panel Frame Base Address register 

Definición en la línea 52 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!U\+P\+C\+U\+RR@{U\+P\+C\+U\+RR}}
\index{U\+P\+C\+U\+RR@{U\+P\+C\+U\+RR}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection[{\texorpdfstring{U\+P\+C\+U\+RR}{UPCURR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t U\+P\+C\+U\+RR}\hypertarget{struct_l_p_c___l_c_d___t_abcd5b712b08e138c16317ca4292dc66a}{}\label{struct_l_p_c___l_c_d___t_abcd5b712b08e138c16317ca4292dc66a}
Upper Panel Current Address Value register 

Definición en la línea 59 del archivo lcd\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{lcd__18xx__43xx_8h}{lcd\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
