
dss_0708.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000a6  00800100  00001c3e  00001cd2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c3e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000052e  008001a6  008001a6  00001d78  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001d78  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001da8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002d0  00000000  00000000  00001de8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000030d2  00000000  00000000  000020b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b98  00000000  00000000  0000518a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001fa7  00000000  00000000  00005d22  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008b8  00000000  00000000  00007ccc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000909  00000000  00000000  00008584  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002dac  00000000  00000000  00008e8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002d0  00000000  00000000  0000bc39  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	7d c5       	rjmp	.+2810   	; 0xafc <__ctors_end>
       2:	00 00       	nop
       4:	99 c5       	rjmp	.+2866   	; 0xb38 <__bad_interrupt>
       6:	00 00       	nop
       8:	97 c5       	rjmp	.+2862   	; 0xb38 <__bad_interrupt>
       a:	00 00       	nop
       c:	95 c5       	rjmp	.+2858   	; 0xb38 <__bad_interrupt>
       e:	00 00       	nop
      10:	93 c5       	rjmp	.+2854   	; 0xb38 <__bad_interrupt>
      12:	00 00       	nop
      14:	91 c5       	rjmp	.+2850   	; 0xb38 <__bad_interrupt>
      16:	00 00       	nop
      18:	8f c5       	rjmp	.+2846   	; 0xb38 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	8d c5       	rjmp	.+2842   	; 0xb38 <__bad_interrupt>
      1e:	00 00       	nop
      20:	8b c5       	rjmp	.+2838   	; 0xb38 <__bad_interrupt>
      22:	00 00       	nop
      24:	0c 94 d0 0a 	jmp	0x15a0	; 0x15a0 <__vector_9>
      28:	87 c5       	rjmp	.+2830   	; 0xb38 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	85 c5       	rjmp	.+2826   	; 0xb38 <__bad_interrupt>
      2e:	00 00       	nop
      30:	83 c5       	rjmp	.+2822   	; 0xb38 <__bad_interrupt>
      32:	00 00       	nop
      34:	81 c5       	rjmp	.+2818   	; 0xb38 <__bad_interrupt>
      36:	00 00       	nop
      38:	7f c5       	rjmp	.+2814   	; 0xb38 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	7d c5       	rjmp	.+2810   	; 0xb38 <__bad_interrupt>
      3e:	00 00       	nop
      40:	7b c5       	rjmp	.+2806   	; 0xb38 <__bad_interrupt>
      42:	00 00       	nop
      44:	79 c5       	rjmp	.+2802   	; 0xb38 <__bad_interrupt>
      46:	00 00       	nop
      48:	77 c5       	rjmp	.+2798   	; 0xb38 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	75 c5       	rjmp	.+2794   	; 0xb38 <__bad_interrupt>
      4e:	00 00       	nop
      50:	0c 94 f2 0a 	jmp	0x15e4	; 0x15e4 <__vector_20>
      54:	71 c5       	rjmp	.+2786   	; 0xb38 <__bad_interrupt>
      56:	00 00       	nop
      58:	0c 94 43 0b 	jmp	0x1686	; 0x1686 <__vector_22>
      5c:	6d c5       	rjmp	.+2778   	; 0xb38 <__bad_interrupt>
      5e:	00 00       	nop
      60:	6b c5       	rjmp	.+2774   	; 0xb38 <__bad_interrupt>
      62:	00 00       	nop
      64:	69 c5       	rjmp	.+2770   	; 0xb38 <__bad_interrupt>
      66:	00 00       	nop
      68:	67 c5       	rjmp	.+2766   	; 0xb38 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	65 c5       	rjmp	.+2762   	; 0xb38 <__bad_interrupt>
      6e:	00 00       	nop
      70:	0c 94 92 0b 	jmp	0x1724	; 0x1724 <__vector_28>
      74:	61 c5       	rjmp	.+2754   	; 0xb38 <__bad_interrupt>
      76:	00 00       	nop
      78:	0c 94 e7 0b 	jmp	0x17ce	; 0x17ce <__vector_30>
      7c:	5d c5       	rjmp	.+2746   	; 0xb38 <__bad_interrupt>
      7e:	00 00       	nop
      80:	5b c5       	rjmp	.+2742   	; 0xb38 <__bad_interrupt>
      82:	00 00       	nop
      84:	59 c5       	rjmp	.+2738   	; 0xb38 <__bad_interrupt>
      86:	00 00       	nop
      88:	57 c5       	rjmp	.+2734   	; 0xb38 <__bad_interrupt>
	...

0000008c <__trampolines_end>:
      8c:	20 20       	and	r2, r0
      8e:	20 74       	andi	r18, 0x40	; 64
      90:	68 65       	ori	r22, 0x58	; 88
      92:	20 66       	ori	r18, 0x60	; 96
      94:	72 65       	ori	r23, 0x52	; 82
      96:	71 75       	andi	r23, 0x51	; 81
      98:	65 6e       	ori	r22, 0xE5	; 229
      9a:	63 65       	ori	r22, 0x53	; 83
      9c:	2e 2e       	mov	r2, r30
      9e:	2e 00       	.word	0x002e	; ????

000000a0 <__c.2356>:
      a0:	20 20 20 20 77 61 69 74 69 6e 67 20 66 6f 72 20         waiting for 
	...

000000b1 <__c.2337>:
      b1:	4c 69 20 58 75 65 6a 69 6e 67 0d 0a 00              Li Xuejing...

000000be <__c.2335>:
      be:	57 61 6e 67 20 53 68 69 68 61 6e 67 0d 0a 00        Wang Shihang...

000000cd <__c.2333>:
      cd:	4d 65 6d 62 65 72 73 3a 0d 0a 00                    Members:...

000000d8 <__c.2331>:
      d8:	44 44 53 2d 53 69 67 6e 61 6c 67 65 6e 65 72 61     DDS-Signalgenera
      e8:	74 6f 72 0d 0a 00                                   tor...

000000ee <__c.2329>:
      ee:	50 72 6f 6a 65 63 74 20 30 34 3a 0d 0a 00           Project 04:...

000000fc <raster>:
      fc:	ff 01 01 01 01 01 01 01 01 03 01 01 01 01 01 01     ................
     10c:	01 01 01 03 01 01 01 01 01 01 01 01 01 03 01 01     ................
     11c:	01 01 01 01 01 01 01 03 01 01 01 01 01 01 01 01     ................
     12c:	01 ab 01 01 01 01 01 01 01 01 01 03 01 01 01 01     ................
     13c:	01 01 01 01 01 03 01 01 01 01 01 01 01 01 01 03     ................
     14c:	01 01 01 01 01 01 01 01 01 03 01 01 01 01 01 01     ................
     15c:	01 01 01 01 ff 00 00 f0 f8 8c 8c f8 f0 00 00 fc     ................
     16c:	fc 00 00 fc fc 00 00 04 fc fc 44 c4 fc 38 00 00     ..........D..8..
     17c:	ff 08 00 00 00 00 00 00 00 08 00 00 00 00 00 00     ................
     18c:	00 00 00 08 00 00 00 00 00 00 00 00 00 08 00 00     ................
     19c:	00 00 00 00 00 00 00 08 00 00 00 00 00 00 00 00     ................
     1ac:	08 aa 08 00 00 00 00 00 00 00 00 08 00 00 00 00     ................
     1bc:	00 00 00 00 00 08 00 00 00 00 00 00 00 00 00 08     ................
	...
     1d4:	00 08 00 00 00 00 00 00 00 00 00 08 ff 00 00 c7     ................
     1e4:	27 20 c0 07 07 00 00 01 03 06 06 03 01 00 00 04     ' ..............
     1f4:	07 07 00 00 07 07 00 00 ff 20 00 00 00 00 00 00     ......... ......
     204:	00 20 00 00 00 00 00 00 00 00 00 20 00 00 00 00     . ......... ....
     214:	00 00 00 00 00 20 00 00 00 00 00 00 00 00 00 20     ..... ......... 
	...
     22c:	20 aa 20 00 00 00 00 00 00 00 00 20 00 00 00 00      . ........ ....
     23c:	00 00 00 00 00 20 00 00 00 00 00 00 00 00 00 20     ..... ......... 
	...
     254:	00 20 00 00 00 00 00 00 00 00 00 20 ff 00 00 19     . ......... ....
     264:	22 22 1c 00 1e 21 21 21 00 1e 21 21 1e 00 ff 21     ""...!!!..!!...!
     274:	21 1e 00 1e 29 29 2e 00 ff 80 00 80 00 80 00 80     !...))..........
     284:	00 c0 00 80 00 80 00 80 00 80 00 c0 00 80 00 80     ................
     294:	00 80 00 80 00 c0 00 80 00 80 00 80 00 80 00 c0     ................
     2a4:	00 80 00 80 00 80 00 80 00 aa 00 80 00 80 00 80     ................
     2b4:	00 80 00 c0 00 80 00 80 00 80 00 80 00 c0 00 80     ................
     2c4:	00 80 00 80 00 80 00 c0 00 80 00 80 00 80 00 80     ................
     2d4:	00 c0 00 80 00 80 00 80 00 80 00 80 ff 00 00 00     ................
     2e4:	f0 50 10 00 f0 50 a0 00 f0 50 10 00 e0 10 10 e0     .P...P...P......
	...
     2fc:	ff 00 00 00 00 00 00 00 00 01 00 00 00 00 00 00     ................
     30c:	00 00 00 01 00 00 00 00 00 00 00 00 00 01 00 00     ................
     31c:	00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00     ................
     32c:	00 aa 00 00 00 00 00 00 00 00 00 01 00 00 00 00     ................
     33c:	00 00 00 00 00 01 00 00 00 00 00 00 00 00 00 01     ................
	...
     354:	00 01 00 00 00 00 00 00 00 00 00 00 ff 00 00 00     ................
     364:	01 00 00 00 01 00 01 00 01 01 01 00 00 01 01 01     ................
	...
     37c:	ff 02 00 00 00 00 00 00 00 02 00 00 00 00 00 00     ................
     38c:	00 00 00 02 00 00 00 00 00 00 00 00 00 02 00 00     ................
     39c:	00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 00     ................
     3ac:	02 aa 02 00 00 00 00 00 00 00 00 02 00 00 00 00     ................
     3bc:	00 00 00 00 00 02 00 00 00 00 00 00 00 00 00 02     ................
	...
     3d4:	00 02 00 00 00 00 00 00 00 00 00 02 ff 00 00 00     ................
	...
     3fc:	ff 08 00 00 00 00 00 00 00 08 00 00 00 00 00 00     ................
     40c:	00 00 00 08 00 00 00 00 00 00 00 00 00 08 00 00     ................
     41c:	00 00 00 00 00 00 00 08 00 00 00 00 00 00 00 00     ................
     42c:	08 aa 08 00 00 00 00 00 00 00 00 08 00 00 00 00     ................
     43c:	00 00 00 00 00 08 00 00 00 00 00 00 00 00 00 08     ................
	...
     454:	00 08 00 00 00 00 00 00 00 00 00 08 ff 00 00 00     ................
	...
     470:	f8 20 d8 00 f8 20 f8 00 90 d0 b0 00 ff 80 80 80     . ... ..........
     480:	80 80 80 80 80 a0 80 80 80 80 80 80 80 80 80 a0     ................
     490:	80 80 80 80 80 80 80 80 80 a0 80 80 80 80 80 80     ................
     4a0:	80 80 80 a0 80 80 80 80 80 80 80 80 80 aa 80 80     ................
     4b0:	80 80 80 80 80 80 80 a0 80 80 80 80 80 80 80 80     ................
     4c0:	80 a0 80 80 80 80 80 80 80 80 80 a0 80 80 80 80     ................
     4d0:	80 80 80 80 80 a0 80 80 80 80 80 80 80 80 80 80     ................
     4e0:	ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...

000004fc <font>:
     4fc:	00 00 00 00 00 00 00 3e 45 51 45 3e 00 3e 6b 6f     .......>EQE>.>ko
     50c:	6b 3e 00 1c 3e 7c 3e 1c 00 18 3c 7e 3c 18 00 30     k>..>|>...<~<..0
     51c:	36 7f 36 30 00 18 5c 7e 5c 18 00 00 00 00 00 00     6.60..\~\.......
	...
     53c:	00 00 00 30 48 4a 36 0e 00 06 29 79 29 06 00 00     ...0HJ6...)y)...
     54c:	00 00 00 00 00 60 7e 0a 35 3f 00 2a 1c 36 1c 2a     .....`~.5?.*.6.*
     55c:	00 00 7f 3e 1c 08 00 08 1c 3e 7f 00 00 14 36 7f     ...>.....>....6.
     56c:	36 14 00 00 5f 00 5f 00 00 06 09 7f 01 7f 00 22     6..._._........"
     57c:	4d 55 59 22 00 60 60 60 60 00 00 14 b6 ff b6 14     MUY".````.......
     58c:	00 04 06 7f 06 04 00 10 30 7f 30 10 00 08 08 3e     ........0.0....>
     59c:	1c 08 00 08 1c 3e 08 08 00 78 40 40 40 40 00 08     .....>...x@@@@..
     5ac:	3e 08 3e 08 00 30 3c 3f 3c 30 00 03 0f 3f 0f 03     >.>..0<?<0...?..
	...
     5c4:	06 5f 06 00 00 07 03 00 07 03 00 24 7e 24 7e 24     ._.........$~$~$
     5d4:	00 24 2b 6a 12 00 00 63 13 08 64 63 00 36 49 56     .$+j...c..dc.6IV
     5e4:	20 50 00 00 07 03 00 00 00 00 3e 41 00 00 00 00      P........>A....
     5f4:	41 3e 00 00 00 08 3e 1c 3e 08 00 08 08 3e 08 08     A>....>.>....>..
     604:	00 00 e0 60 00 00 00 08 08 08 08 08 00 00 60 60     ...`..........``
     614:	00 00 00 20 10 08 04 02 00 3e 51 49 45 3e 00 00     ... .....>QIE>..
     624:	42 7f 40 00 00 62 51 49 49 46 00 22 49 49 49 36     B.@..bQIIF."III6
     634:	00 18 14 12 7f 10 00 2f 49 49 49 31 00 3c 4a 49     ......./III1.<JI
     644:	49 30 00 01 71 09 05 03 00 36 49 49 49 36 00 06     I0..q....6III6..
     654:	49 49 29 1e 00 00 6c 6c 00 00 00 00 ec 6c 00 00     II)...ll.....l..
     664:	00 08 14 22 41 00 00 24 24 24 24 24 00 00 41 22     ..."A..$$$$$..A"
     674:	14 08 00 02 01 59 09 06 00 3e 41 5d 55 1e 00 7e     .....Y...>A]U..~
     684:	11 11 11 7e 00 7f 49 49 49 36 00 3e 41 41 41 22     ...~..III6.>AAA"
     694:	00 7f 41 41 41 3e 00 7f 49 49 49 41 00 7f 09 09     ..AAA>..IIIA....
     6a4:	09 01 00 3e 41 49 49 7a 00 7f 08 08 08 7f 00 00     ...>AIIz........
     6b4:	41 7f 41 00 00 30 40 40 40 3f 00 7f 08 14 22 41     A.A..0@@@?...."A
     6c4:	00 7f 40 40 40 40 00 7f 02 04 02 7f 00 7f 02 04     ..@@@@..........
     6d4:	08 7f 00 3e 41 41 41 3e 00 7f 09 09 09 06 00 3e     ...>AAA>.......>
     6e4:	41 51 21 5e 00 7f 09 09 19 66 00 26 49 49 49 32     AQ!^.....f.&III2
     6f4:	00 01 01 7f 01 01 00 3f 40 40 40 3f 00 1f 20 40     .......?@@@?.. @
     704:	20 1f 00 3f 40 3c 40 3f 00 63 14 08 14 63 00 07      ..?@<@?.c...c..
     714:	08 70 08 07 00 71 49 45 43 00 00 00 7f 41 41 00     .p...qIEC....AA.
     724:	00 02 04 08 10 20 00 00 41 41 7f 00 00 04 02 01     ..... ..AA......
     734:	02 04 80 80 80 80 80 80 00 00 03 07 00 00 00 20     ............... 
     744:	54 54 54 78 00 7f 44 44 44 38 00 38 44 44 44 28     TTTx..DDD8.8DDD(
     754:	00 38 44 44 44 7f 00 38 54 54 54 08 00 08 7e 09     .8DDD..8TTT...~.
     764:	09 00 00 18 a4 a4 a4 7c 00 7f 04 04 78 00 00 00     .......|....x...
     774:	00 7d 40 00 00 40 80 84 7d 00 00 7f 10 28 44 00     .}@..@..}....(D.
     784:	00 00 00 7f 40 00 00 7c 04 18 04 78 00 7c 04 04     ....@..|...x.|..
     794:	78 00 00 38 44 44 44 38 00 fc 44 44 44 38 00 38     x..8DDD8..DDD8.8
     7a4:	44 44 44 fc 00 44 78 44 04 08 00 08 54 54 54 20     DDD..DxD....TTT 
     7b4:	00 04 3e 44 24 00 00 3c 40 20 7c 00 00 1c 20 40     ..>D$..<@ |... @
     7c4:	20 1c 00 3c 60 30 60 3c 00 6c 10 10 6c 00 00 9c      ..<`0`<.l..l...
     7d4:	a0 60 3c 00 00 64 54 54 4c 00 00 08 3e 41 41 00     .`<..dTTL...>AA.
     7e4:	00 00 00 77 00 00 00 00 41 41 3e 08 00 02 01 02     ...w....AA>.....
     7f4:	01 00 00 3c 26 23 26 3c 00 1e a1 e1 21 12 00 3d     ...<&#&<....!..=
     804:	40 20 7d 00 00 38 54 54 55 09 00 20 55 55 55 78     @ }..8TTU.. UUUx
     814:	00 20 55 54 55 78 00 20 55 55 54 78 00 20 57 55     . UTUx. UUTx. WU
     824:	57 78 00 1c a2 e2 22 14 00 38 55 55 55 08 00 38     Wx...."..8UUU..8
     834:	55 54 55 08 00 38 55 55 54 08 00 00 01 7c 41 00     UTU..8UUT....|A.
     844:	00 00 01 7d 41 00 00 00 01 7c 40 00 00 70 29 24     ...}A....|@..p)$
     854:	29 70 00 78 2f 25 2f 78 00 7c 54 54 55 45 00 34     )p.x/%/x.|TTUE.4
     864:	54 7c 54 58 00 7e 09 7f 49 49 00 38 45 45 39 00     T|TX.~..II.8EE9.
     874:	00 38 45 44 39 00 00 39 45 44 38 00 00 3c 41 21     .8ED9..9ED8..<A!
     884:	7d 00 00 3d 41 20 7c 00 00 9c a1 60 3d 00 00 3d     }..=A |....`=..=
     894:	42 42 3d 00 00 3c 41 40 3d 00 80 70 68 58 38 04     BB=..<A@=..phX8.
     8a4:	00 48 3e 49 49 62 00 7e 61 5d 43 3f 00 22 14 08     .H>IIb.~a]C?."..
     8b4:	14 22 00 40 88 7e 09 02 00 20 54 55 55 78 00 00     .".@.~... TUUx..
     8c4:	00 7d 41 00 00 38 44 45 39 00 00 3c 40 21 7d 00     .}A..8DE9..<@!}.
     8d4:	00 7a 09 0a 71 00 00 7a 11 22 79 00 00 08 55 55     .z..q..z."y...UU
     8e4:	55 5e 00 4e 51 51 4e 00 00 30 48 4d 40 20 3e 41     U^.NQQN..0HM@ >A
     8f4:	5d 4b 55 3e 04 04 04 04 04 1c 00 17 08 4c 6a 50     ]KU>.........LjP
     904:	00 17 08 34 2a 78 00 00 30 7d 30 00 00 08 14 00     ...4*x..0}0.....
     914:	08 14 00 14 08 00 14 08 44 11 44 11 44 11 aa 55     ........D.D.D..U
     924:	aa 55 aa 55 bb ee bb ee bb ee 00 00 00 ff 00 00     .U.U............
     934:	08 08 08 ff 00 00 00 70 28 25 29 70 00 70 29 25     .......p(%)p.p)%
     944:	29 70 00 70 29 25 28 70 3e 41 5d 55 41 3e 0a fb     )p.p)%(p>A]UA>..
     954:	00 ff 00 00 00 ff 00 ff 00 00 0a fa 02 fe 00 00     ................
     964:	0a 0b 08 0f 00 00 00 18 24 66 24 00 00 29 2a 7c     ........$f$..)*|
     974:	2a 29 08 08 08 f8 00 00 00 00 00 0f 08 08 08 08     *)..............
     984:	08 0f 08 08 08 08 08 f8 08 08 00 00 00 ff 08 08     ................
     994:	08 08 08 08 08 08 08 08 08 ff 08 08 00 20 56 55     ............. VU
     9a4:	56 79 00 70 2a 25 2a 71 00 0f 08 0b 0a 0a 00 fe     Vy.p*%*q........
     9b4:	02 fa 0a 0a 0a 0b 08 0b 0a 0a 0a fa 02 fa 0a 0a     ................
     9c4:	00 ff 00 fb 0a 0a 0a 0a 0a 0a 0a 0a 0a fb 00 fb     ................
     9d4:	0a 0a 00 5d 22 22 22 5d 00 22 55 59 30 00 00 08     ...]"""]."UY0...
     9e4:	7f 49 41 3e 00 7c 55 55 55 44 00 7c 55 54 55 44     .IA>.|UUUD.|UTUD
     9f4:	00 7c 55 55 54 44 00 00 00 07 00 00 00 00 44 7d     .|UUTD........D}
     a04:	45 00 00 00 45 7d 45 00 00 00 45 7c 45 00 08 08     E...E}E...E|E...
     a14:	08 0f 00 00 00 00 00 f8 08 08 ff ff ff ff ff ff     ................
     a24:	f0 f0 f0 f0 f0 f0 00 00 00 77 00 00 00 00 45 7d     .........w....E}
     a34:	44 00 0f 0f 0f 0f 0f 0f 00 3c 42 43 3d 00 00 fe     D........<BC=...
     a44:	4a 4a 34 00 00 3c 43 43 3d 00 00 3d 43 42 3c 00     JJ4..<CC=..=CB<.
     a54:	00 32 49 4a 31 00 00 3a 45 46 39 00 00 fc 20 20     .2IJ1..:EF9...  
     a64:	1c 00 00 fe aa 28 10 00 00 ff a5 24 18 00 00 3c     .....(.....$...<
     a74:	40 41 3d 00 00 3c 41 41 3d 00 00 3d 41 40 3c 00     @A=..<AA=..=A@<.
     a84:	00 9c a0 61 3d 00 00 04 08 71 09 04 00 00 02 02     ...a=....q......
     a94:	02 00 00 00 07 03 00 00 00 00 08 08 08 00 00 00     ................
     aa4:	24 2e 24 00 00 24 24 24 24 24 05 17 0a 34 2a 78     $.$..$$$$$...4*x
     ab4:	00 06 09 7f 01 7f 00 22 4d 55 59 22 00 08 08 2a     ......."MUY"...*
     ac4:	08 08 00 00 08 18 18 00 00 06 09 09 06 00 00 00     ................
     ad4:	08 00 08 00 00 00 08 00 00 00 00 02 0f 00 00 00     ................
     ae4:	00 09 0f 05 00 00 00 09 0d 0a 00 00 00 3c 3c 3c     .............<<<
     af4:	3c 00 00 00 00 00 00 00                             <.......

00000afc <__ctors_end>:
     afc:	11 24       	eor	r1, r1
     afe:	1f be       	out	0x3f, r1	; 63
     b00:	cf ef       	ldi	r28, 0xFF	; 255
     b02:	d0 e4       	ldi	r29, 0x40	; 64
     b04:	de bf       	out	0x3e, r29	; 62
     b06:	cd bf       	out	0x3d, r28	; 61

00000b08 <__do_copy_data>:
     b08:	11 e0       	ldi	r17, 0x01	; 1
     b0a:	a0 e0       	ldi	r26, 0x00	; 0
     b0c:	b1 e0       	ldi	r27, 0x01	; 1
     b0e:	ee e3       	ldi	r30, 0x3E	; 62
     b10:	fc e1       	ldi	r31, 0x1C	; 28
     b12:	00 e0       	ldi	r16, 0x00	; 0
     b14:	0b bf       	out	0x3b, r16	; 59
     b16:	02 c0       	rjmp	.+4      	; 0xb1c <__do_copy_data+0x14>
     b18:	07 90       	elpm	r0, Z+
     b1a:	0d 92       	st	X+, r0
     b1c:	a6 3a       	cpi	r26, 0xA6	; 166
     b1e:	b1 07       	cpc	r27, r17
     b20:	d9 f7       	brne	.-10     	; 0xb18 <__do_copy_data+0x10>

00000b22 <__do_clear_bss>:
     b22:	26 e0       	ldi	r18, 0x06	; 6
     b24:	a6 ea       	ldi	r26, 0xA6	; 166
     b26:	b1 e0       	ldi	r27, 0x01	; 1
     b28:	01 c0       	rjmp	.+2      	; 0xb2c <.do_clear_bss_start>

00000b2a <.do_clear_bss_loop>:
     b2a:	1d 92       	st	X+, r1

00000b2c <.do_clear_bss_start>:
     b2c:	a4 3d       	cpi	r26, 0xD4	; 212
     b2e:	b2 07       	cpc	r27, r18
     b30:	e1 f7       	brne	.-8      	; 0xb2a <.do_clear_bss_loop>
     b32:	46 d3       	rcall	.+1676   	; 0x11c0 <main>
     b34:	0c 94 1d 0e 	jmp	0x1c3a	; 0x1c3a <_exit>

00000b38 <__bad_interrupt>:
     b38:	63 ca       	rjmp	.-2874   	; 0x0 <__vectors>

00000b3a <start>:
	PORTD &= ~(1<<FQUP);
}

void fillDataLcdBuffer (uint8_t address, uint8_t data)
{
	dataLcdBuffer[address] = data;
     b3a:	85 e1       	ldi	r24, 0x15	; 21
     b3c:	9e d4       	rcall	.+2364   	; 0x147a <Backlight_LED>
     b3e:	8e ee       	ldi	r24, 0xEE	; 238
     b40:	90 e0       	ldi	r25, 0x00	; 0
     b42:	50 d4       	rcall	.+2208   	; 0x13e4 <LCD_PutString_P>
     b44:	88 ed       	ldi	r24, 0xD8	; 216
     b46:	90 e0       	ldi	r25, 0x00	; 0
     b48:	4d d4       	rcall	.+2202   	; 0x13e4 <LCD_PutString_P>
     b4a:	8d ec       	ldi	r24, 0xCD	; 205
     b4c:	90 e0       	ldi	r25, 0x00	; 0
     b4e:	4a d4       	rcall	.+2196   	; 0x13e4 <LCD_PutString_P>
     b50:	8e eb       	ldi	r24, 0xBE	; 190
     b52:	90 e0       	ldi	r25, 0x00	; 0
     b54:	47 d4       	rcall	.+2190   	; 0x13e4 <LCD_PutString_P>
     b56:	81 eb       	ldi	r24, 0xB1	; 177
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	44 d4       	rcall	.+2184   	; 0x13e4 <LCD_PutString_P>
     b5c:	42 d3       	rcall	.+1668   	; 0x11e2 <LCD_Update>
     b5e:	67 e0       	ldi	r22, 0x07	; 7
     b60:	84 e1       	ldi	r24, 0x14	; 20
     b62:	51 d4       	rcall	.+2210   	; 0x1406 <LCD_GotoXY>
     b64:	80 e1       	ldi	r24, 0x10	; 16
     b66:	e6 d3       	rcall	.+1996   	; 0x1334 <LCD_PutChar>
     b68:	3c d3       	rcall	.+1656   	; 0x11e2 <LCD_Update>
     b6a:	03 99       	sbic	0x00, 3	; 0
     b6c:	fe cf       	rjmp	.-4      	; 0xb6a <start+0x30>
     b6e:	03 9b       	sbis	0x00, 3	; 0
     b70:	fe cf       	rjmp	.-4      	; 0xb6e <start+0x34>
     b72:	2f ef       	ldi	r18, 0xFF	; 255
     b74:	89 ef       	ldi	r24, 0xF9	; 249
     b76:	90 e0       	ldi	r25, 0x00	; 0
     b78:	21 50       	subi	r18, 0x01	; 1
     b7a:	80 40       	sbci	r24, 0x00	; 0
     b7c:	90 40       	sbci	r25, 0x00	; 0
     b7e:	e1 f7       	brne	.-8      	; 0xb78 <start+0x3e>
     b80:	00 c0       	rjmp	.+0      	; 0xb82 <start+0x48>
     b82:	00 00       	nop
     b84:	03 99       	sbic	0x00, 3	; 0
     b86:	fe cf       	rjmp	.-4      	; 0xb84 <start+0x4a>
     b88:	08 95       	ret

00000b8a <adc_init>:
     b8a:	81 e6       	ldi	r24, 0x61	; 97
     b8c:	80 93 7c 00 	sts	0x007C, r24
     b90:	ea e7       	ldi	r30, 0x7A	; 122
     b92:	f0 e0       	ldi	r31, 0x00	; 0
     b94:	80 81       	ld	r24, Z
     b96:	82 6c       	ori	r24, 0xC2	; 194
     b98:	80 83       	st	Z, r24
     b9a:	08 95       	ret

00000b9c <AD9850_setup>:
     b9c:	84 b1       	in	r24, 0x04	; 4
     b9e:	86 60       	ori	r24, 0x06	; 6
     ba0:	84 b9       	out	0x04, r24	; 4
     ba2:	85 b1       	in	r24, 0x05	; 5
     ba4:	89 7f       	andi	r24, 0xF9	; 249
     ba6:	85 b9       	out	0x05, r24	; 5
     ba8:	8a b1       	in	r24, 0x0a	; 10
     baa:	80 6c       	ori	r24, 0xC0	; 192
     bac:	8a b9       	out	0x0a, r24	; 10
     bae:	8b b1       	in	r24, 0x0b	; 11
     bb0:	8f 73       	andi	r24, 0x3F	; 63
     bb2:	8b b9       	out	0x0b, r24	; 11
     bb4:	08 95       	ret

00000bb6 <AD9850_reset>:
     bb6:	2a 98       	cbi	0x05, 2	; 5
     bb8:	5e 98       	cbi	0x0b, 6	; 11
     bba:	5f 98       	cbi	0x0b, 7	; 11
     bbc:	8a e1       	ldi	r24, 0x1A	; 26
     bbe:	8a 95       	dec	r24
     bc0:	f1 f7       	brne	.-4      	; 0xbbe <AD9850_reset+0x8>
     bc2:	00 c0       	rjmp	.+0      	; 0xbc4 <AD9850_reset+0xe>
     bc4:	5f 9a       	sbi	0x0b, 7	; 11
     bc6:	8a e1       	ldi	r24, 0x1A	; 26
     bc8:	8a 95       	dec	r24
     bca:	f1 f7       	brne	.-4      	; 0xbc8 <AD9850_reset+0x12>
     bcc:	00 c0       	rjmp	.+0      	; 0xbce <AD9850_reset+0x18>
     bce:	5f 98       	cbi	0x0b, 7	; 11
     bd0:	8a e1       	ldi	r24, 0x1A	; 26
     bd2:	8a 95       	dec	r24
     bd4:	f1 f7       	brne	.-4      	; 0xbd2 <AD9850_reset+0x1c>
     bd6:	00 c0       	rjmp	.+0      	; 0xbd8 <AD9850_reset+0x22>
     bd8:	2a 98       	cbi	0x05, 2	; 5
     bda:	8a e1       	ldi	r24, 0x1A	; 26
     bdc:	8a 95       	dec	r24
     bde:	f1 f7       	brne	.-4      	; 0xbdc <AD9850_reset+0x26>
     be0:	00 c0       	rjmp	.+0      	; 0xbe2 <AD9850_reset+0x2c>
     be2:	2a 9a       	sbi	0x05, 2	; 5
     be4:	8a e1       	ldi	r24, 0x1A	; 26
     be6:	8a 95       	dec	r24
     be8:	f1 f7       	brne	.-4      	; 0xbe6 <AD9850_reset+0x30>
     bea:	00 c0       	rjmp	.+0      	; 0xbec <AD9850_reset+0x36>
     bec:	2a 98       	cbi	0x05, 2	; 5
     bee:	8a e1       	ldi	r24, 0x1A	; 26
     bf0:	8a 95       	dec	r24
     bf2:	f1 f7       	brne	.-4      	; 0xbf0 <AD9850_reset+0x3a>
     bf4:	00 c0       	rjmp	.+0      	; 0xbf6 <AD9850_reset+0x40>
     bf6:	29 98       	cbi	0x05, 1	; 5
     bf8:	5e 98       	cbi	0x0b, 6	; 11
     bfa:	8a e1       	ldi	r24, 0x1A	; 26
     bfc:	8a 95       	dec	r24
     bfe:	f1 f7       	brne	.-4      	; 0xbfc <AD9850_reset+0x46>
     c00:	00 c0       	rjmp	.+0      	; 0xc02 <AD9850_reset+0x4c>
     c02:	5e 9a       	sbi	0x0b, 6	; 11
     c04:	8a e1       	ldi	r24, 0x1A	; 26
     c06:	8a 95       	dec	r24
     c08:	f1 f7       	brne	.-4      	; 0xc06 <AD9850_reset+0x50>
     c0a:	00 c0       	rjmp	.+0      	; 0xc0c <AD9850_reset+0x56>
     c0c:	5e 98       	cbi	0x0b, 6	; 11
     c0e:	8a e1       	ldi	r24, 0x1A	; 26
     c10:	8a 95       	dec	r24
     c12:	f1 f7       	brne	.-4      	; 0xc10 <AD9850_reset+0x5a>
     c14:	00 c0       	rjmp	.+0      	; 0xc16 <AD9850_reset+0x60>
     c16:	08 95       	ret

00000c18 <AD9850_Setfrequency>:
     c18:	20 e0       	ldi	r18, 0x00	; 0
     c1a:	34 e2       	ldi	r19, 0x24	; 36
     c1c:	44 e7       	ldi	r20, 0x74	; 116
     c1e:	59 e4       	ldi	r21, 0x49	; 73
     c20:	45 d6       	rcall	.+3210   	; 0x18ac <__divsf3>
     c22:	2f e6       	ldi	r18, 0x6F	; 111
     c24:	32 e1       	ldi	r19, 0x12	; 18
     c26:	43 e0       	ldi	r20, 0x03	; 3
     c28:	5c e4       	ldi	r21, 0x4C	; 76
     c2a:	62 d7       	rcall	.+3780   	; 0x1af0 <__mulsf3>
     c2c:	a7 d6       	rcall	.+3406   	; 0x197c <__fixunssfsi>
     c2e:	5e 98       	cbi	0x0b, 6	; 11
     c30:	28 e0       	ldi	r18, 0x08	; 8
     c32:	30 e0       	ldi	r19, 0x00	; 0
     c34:	60 ff       	sbrs	r22, 0
     c36:	02 c0       	rjmp	.+4      	; 0xc3c <AD9850_Setfrequency+0x24>
     c38:	29 9a       	sbi	0x05, 1	; 5
     c3a:	01 c0       	rjmp	.+2      	; 0xc3e <AD9850_Setfrequency+0x26>
     c3c:	29 98       	cbi	0x05, 1	; 5
     c3e:	2a 9a       	sbi	0x05, 2	; 5
     c40:	2a 98       	cbi	0x05, 2	; 5
     c42:	66 95       	lsr	r22
     c44:	21 50       	subi	r18, 0x01	; 1
     c46:	31 09       	sbc	r19, r1
     c48:	a9 f7       	brne	.-22     	; 0xc34 <AD9850_Setfrequency+0x1c>
     c4a:	28 e0       	ldi	r18, 0x08	; 8
     c4c:	30 e0       	ldi	r19, 0x00	; 0
     c4e:	70 ff       	sbrs	r23, 0
     c50:	02 c0       	rjmp	.+4      	; 0xc56 <AD9850_Setfrequency+0x3e>
     c52:	29 9a       	sbi	0x05, 1	; 5
     c54:	01 c0       	rjmp	.+2      	; 0xc58 <AD9850_Setfrequency+0x40>
     c56:	29 98       	cbi	0x05, 1	; 5
     c58:	2a 9a       	sbi	0x05, 2	; 5
     c5a:	2a 98       	cbi	0x05, 2	; 5
     c5c:	76 95       	lsr	r23
     c5e:	21 50       	subi	r18, 0x01	; 1
     c60:	31 09       	sbc	r19, r1
     c62:	a9 f7       	brne	.-22     	; 0xc4e <AD9850_Setfrequency+0x36>
     c64:	28 e0       	ldi	r18, 0x08	; 8
     c66:	30 e0       	ldi	r19, 0x00	; 0
     c68:	80 ff       	sbrs	r24, 0
     c6a:	02 c0       	rjmp	.+4      	; 0xc70 <AD9850_Setfrequency+0x58>
     c6c:	29 9a       	sbi	0x05, 1	; 5
     c6e:	01 c0       	rjmp	.+2      	; 0xc72 <AD9850_Setfrequency+0x5a>
     c70:	29 98       	cbi	0x05, 1	; 5
     c72:	2a 9a       	sbi	0x05, 2	; 5
     c74:	2a 98       	cbi	0x05, 2	; 5
     c76:	86 95       	lsr	r24
     c78:	86 95       	lsr	r24
     c7a:	21 50       	subi	r18, 0x01	; 1
     c7c:	31 09       	sbc	r19, r1
     c7e:	a1 f7       	brne	.-24     	; 0xc68 <AD9850_Setfrequency+0x50>
     c80:	28 e0       	ldi	r18, 0x08	; 8
     c82:	30 e0       	ldi	r19, 0x00	; 0
     c84:	90 ff       	sbrs	r25, 0
     c86:	02 c0       	rjmp	.+4      	; 0xc8c <AD9850_Setfrequency+0x74>
     c88:	29 9a       	sbi	0x05, 1	; 5
     c8a:	01 c0       	rjmp	.+2      	; 0xc8e <AD9850_Setfrequency+0x76>
     c8c:	29 98       	cbi	0x05, 1	; 5
     c8e:	2a 9a       	sbi	0x05, 2	; 5
     c90:	2a 98       	cbi	0x05, 2	; 5
     c92:	96 95       	lsr	r25
     c94:	21 50       	subi	r18, 0x01	; 1
     c96:	31 09       	sbc	r19, r1
     c98:	a9 f7       	brne	.-22     	; 0xc84 <AD9850_Setfrequency+0x6c>
     c9a:	88 e0       	ldi	r24, 0x08	; 8
     c9c:	90 e0       	ldi	r25, 0x00	; 0
     c9e:	29 98       	cbi	0x05, 1	; 5
     ca0:	2a 9a       	sbi	0x05, 2	; 5
     ca2:	2a 98       	cbi	0x05, 2	; 5
     ca4:	01 97       	sbiw	r24, 0x01	; 1
     ca6:	d9 f7       	brne	.-10     	; 0xc9e <AD9850_Setfrequency+0x86>
     ca8:	5e 9a       	sbi	0x0b, 6	; 11
     caa:	8a e1       	ldi	r24, 0x1A	; 26
     cac:	8a 95       	dec	r24
     cae:	f1 f7       	brne	.-4      	; 0xcac <AD9850_Setfrequency+0x94>
     cb0:	00 c0       	rjmp	.+0      	; 0xcb2 <AD9850_Setfrequency+0x9a>
     cb2:	5e 98       	cbi	0x0b, 6	; 11
     cb4:	08 95       	ret

00000cb6 <create_raster>:
void create_raster()
{
	uint16_t raster_offset = 0;
	uint8_t fb_x = 0;
	uint8_t fb_y = 0;
	LCD_Clear();
     cb6:	e0 d2       	rcall	.+1472   	; 0x1278 <LCD_Clear>
     cb8:	80 e0       	ldi	r24, 0x00	; 0
     cba:	90 e0       	ldi	r25, 0x00	; 0
     cbc:	0d c0       	rjmp	.+26     	; 0xcd8 <create_raster+0x22>
	for (fb_y = 0; fb_y < 8; fb_y++)
		for (fb_x = 0; fb_x < 128; fb_x++)
			lcd_framebuffer[fb_y][fb_x] = pgm_read_byte(&raster[raster_offset++]);
     cbe:	cf 01       	movw	r24, r30
     cc0:	01 96       	adiw	r24, 0x01	; 1
     cc2:	e4 50       	subi	r30, 0x04	; 4
     cc4:	ff 4f       	sbci	r31, 0xFF	; 255
     cc6:	e4 91       	lpm	r30, Z
     cc8:	ed 93       	st	X+, r30
     cca:	fc 01       	movw	r30, r24
	uint16_t raster_offset = 0;
	uint8_t fb_x = 0;
	uint8_t fb_y = 0;
	LCD_Clear();
	for (fb_y = 0; fb_y < 8; fb_y++)
		for (fb_x = 0; fb_x < 128; fb_x++)
     ccc:	82 17       	cp	r24, r18
     cce:	93 07       	cpc	r25, r19
     cd0:	b1 f7       	brne	.-20     	; 0xcbe <create_raster+0x8>
{
	uint16_t raster_offset = 0;
	uint8_t fb_x = 0;
	uint8_t fb_y = 0;
	LCD_Clear();
	for (fb_y = 0; fb_y < 8; fb_y++)
     cd2:	21 15       	cp	r18, r1
     cd4:	34 40       	sbci	r19, 0x04	; 4
     cd6:	41 f0       	breq	.+16     	; 0xce8 <create_raster+0x32>
     cd8:	dc 01       	movw	r26, r24
     cda:	ac 5c       	subi	r26, 0xCC	; 204
     cdc:	bd 4f       	sbci	r27, 0xFD	; 253
     cde:	9c 01       	movw	r18, r24
     ce0:	20 58       	subi	r18, 0x80	; 128
     ce2:	3f 4f       	sbci	r19, 0xFF	; 255
{
	dataLcdBuffer[address] = data;
}

void create_raster()
{
     ce4:	fc 01       	movw	r30, r24
     ce6:	eb cf       	rjmp	.-42     	; 0xcbe <create_raster+0x8>
	uint8_t fb_y = 0;
	LCD_Clear();
	for (fb_y = 0; fb_y < 8; fb_y++)
		for (fb_x = 0; fb_x < 128; fb_x++)
			lcd_framebuffer[fb_y][fb_x] = pgm_read_byte(&raster[raster_offset++]);
	lcd_frameupdate = 0xff;
     ce8:	8f ef       	ldi	r24, 0xFF	; 255
     cea:	80 93 1a 02 	sts	0x021A, r24
	LCD_Update();
     cee:	79 c2       	rjmp	.+1266   	; 0x11e2 <LCD_Update>
     cf0:	08 95       	ret

00000cf2 <frequence_display>:
}

void frequence_display()
{
     cf2:	cf 93       	push	r28
     cf4:	df 93       	push	r29
     cf6:	cd b7       	in	r28, 0x3d	; 61
     cf8:	de b7       	in	r29, 0x3e	; 62
     cfa:	a0 97       	sbiw	r28, 0x20	; 32
     cfc:	0f b6       	in	r0, 0x3f	; 63
     cfe:	f8 94       	cli
     d00:	de bf       	out	0x3e, r29	; 62
     d02:	0f be       	out	0x3f, r0	; 63
     d04:	cd bf       	out	0x3d, r28	; 61
	char getfrequency_buffer[32];
	LCD_GotoXY(17,5);
     d06:	65 e0       	ldi	r22, 0x05	; 5
     d08:	81 e1       	ldi	r24, 0x11	; 17
     d0a:	7d d3       	rcall	.+1786   	; 0x1406 <LCD_GotoXY>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     d0c:	4a e0       	ldi	r20, 0x0A	; 10
     d0e:	be 01       	movw	r22, r28
     d10:	6f 5f       	subi	r22, 0xFF	; 255
     d12:	7f 4f       	sbci	r23, 0xFF	; 255
     d14:	80 91 00 01 	lds	r24, 0x0100
     d18:	90 91 01 01 	lds	r25, 0x0101
     d1c:	5b d7       	rcall	.+3766   	; 0x1bd4 <__itoa_ncheck>
	// display the labels on LCD
	itoa(((uint32_t)AD_freq), getfrequency_buffer, 10);
	//sprintf(getfrequency_buffer,"%0i; %0i; %0i; %0i",data_frame_in[0],data_frame_in[1],data_frame_in[2],data_frame_in[3]);
	LCD_PutString(getfrequency_buffer);
     d1e:	ce 01       	movw	r24, r28
     d20:	01 96       	adiw	r24, 0x01	; 1
     d22:	52 d3       	rcall	.+1700   	; 0x13c8 <LCD_PutString>
	LCD_GotoXY(20,7);
     d24:	67 e0       	ldi	r22, 0x07	; 7
     d26:	84 e1       	ldi	r24, 0x14	; 20
     d28:	6e d3       	rcall	.+1756   	; 0x1406 <LCD_GotoXY>
	LCD_PutChar(0x10);
     d2a:	80 e1       	ldi	r24, 0x10	; 16
     d2c:	03 d3       	rcall	.+1542   	; 0x1334 <LCD_PutChar>
	LCD_Update();
     d2e:	59 d2       	rcall	.+1202   	; 0x11e2 <LCD_Update>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d30:	8f e3       	ldi	r24, 0x3F	; 63
     d32:	9c e9       	ldi	r25, 0x9C	; 156
     d34:	01 97       	sbiw	r24, 0x01	; 1
     d36:	f1 f7       	brne	.-4      	; 0xd34 <frequence_display+0x42>
     d38:	00 c0       	rjmp	.+0      	; 0xd3a <frequence_display+0x48>
     d3a:	00 00       	nop
	_delay_ms(10);
}
     d3c:	a0 96       	adiw	r28, 0x20	; 32
     d3e:	0f b6       	in	r0, 0x3f	; 63
     d40:	f8 94       	cli
     d42:	de bf       	out	0x3e, r29	; 62
     d44:	0f be       	out	0x3f, r0	; 63
     d46:	cd bf       	out	0x3d, r28	; 61
     d48:	df 91       	pop	r29
     d4a:	cf 91       	pop	r28
     d4c:	08 95       	ret

00000d4e <create_wave>:

void create_wave()
{
     d4e:	ef 92       	push	r14
     d50:	ff 92       	push	r15
     d52:	0f 93       	push	r16
     d54:	1f 93       	push	r17
     d56:	cf 93       	push	r28
     d58:	df 93       	push	r29
	LCD_Clear();
     d5a:	8e d2       	rcall	.+1308   	; 0x1278 <LCD_Clear>
	Backlight_LED(BL_GREEN_ON);
     d5c:	84 e0       	ldi	r24, 0x04	; 4
     d5e:	8d d3       	rcall	.+1818   	; 0x147a <Backlight_LED>
	create_raster();
     d60:	aa df       	rcall	.-172    	; 0xcb6 <create_raster>
	frequence_display();
     d62:	c7 df       	rcall	.-114    	; 0xcf2 <frequence_display>
     d64:	0f 2e       	mov	r0, r31
     d66:	fa ea       	ldi	r31, 0xAA	; 170
     d68:	ef 2e       	mov	r14, r31
     d6a:	f1 e0       	ldi	r31, 0x01	; 1
     d6c:	ff 2e       	mov	r15, r31
     d6e:	f0 2d       	mov	r31, r0
     d70:	0e e0       	ldi	r16, 0x0E	; 14
     d72:	12 e0       	ldi	r17, 0x02	; 2
     d74:	e7 01       	movw	r28, r14
     d76:	8c 2f       	mov	r24, r28
     d78:	8e 19       	sub	r24, r14
	uint8_t i;
	for(i=0;i<100;i++)
	{
		LCD_DrawPixel(i,dataLcdBuffer[i],1);
     d7a:	69 91       	ld	r22, Y+
     d7c:	41 e0       	ldi	r20, 0x01	; 1
     d7e:	92 d2       	rcall	.+1316   	; 0x12a4 <LCD_DrawPixel>
		LCD_Update();
     d80:	30 d2       	rcall	.+1120   	; 0x11e2 <LCD_Update>
	LCD_Clear();
	Backlight_LED(BL_GREEN_ON);
	create_raster();
	frequence_display();
	uint8_t i;
	for(i=0;i<100;i++)
     d82:	c0 17       	cp	r28, r16
     d84:	d1 07       	cpc	r29, r17
     d86:	b9 f7       	brne	.-18     	; 0xd76 <create_wave+0x28>
	{
		LCD_DrawPixel(i,dataLcdBuffer[i],1);
		LCD_Update();
	}
}
     d88:	df 91       	pop	r29
     d8a:	cf 91       	pop	r28
     d8c:	1f 91       	pop	r17
     d8e:	0f 91       	pop	r16
     d90:	ff 90       	pop	r15
     d92:	ef 90       	pop	r14
     d94:	08 95       	ret

00000d96 <signal_display>:

void signal_display()
{
     d96:	8f 92       	push	r8
     d98:	9f 92       	push	r9
     d9a:	af 92       	push	r10
     d9c:	bf 92       	push	r11
     d9e:	cf 92       	push	r12
     da0:	df 92       	push	r13
     da2:	ef 92       	push	r14
     da4:	ff 92       	push	r15
     da6:	0f 93       	push	r16
     da8:	1f 93       	push	r17
     daa:	cf 93       	push	r28
     dac:	df 93       	push	r29
     dae:	2f ef       	ldi	r18, 0xFF	; 255
     db0:	83 ec       	ldi	r24, 0xC3	; 195
     db2:	99 e0       	ldi	r25, 0x09	; 9
     db4:	21 50       	subi	r18, 0x01	; 1
     db6:	80 40       	sbci	r24, 0x00	; 0
     db8:	90 40       	sbci	r25, 0x00	; 0
     dba:	e1 f7       	brne	.-8      	; 0xdb4 <signal_display+0x1e>
     dbc:	00 c0       	rjmp	.+0      	; 0xdbe <signal_display+0x28>
     dbe:	00 00       	nop
	//-----------------read signal from ADC-----------------------------------
	uint16_t i,k;
	//uint32_t endOfPeriod=0;
	uint8_t freqComplete=0;
	_delay_ms(200);
	create_wave();
     dc0:	c6 df       	rcall	.-116    	; 0xd4e <create_wave>
					  
		

		findZero = 0;
		upLimit = 0;
		lowLimit = 255;
     dc2:	99 24       	eor	r9, r9
     dc4:	9a 94       	dec	r9
		//endOfPeriod = 0;
		freqComplete = 0;
		complete = FALSE;

		for (i=2; i<15000; i++)
     dc6:	68 94       	set
     dc8:	aa 24       	eor	r10, r10
     dca:	a1 f8       	bld	r10, 1
     dcc:	b1 2c       	mov	r11, r1
		{
			ADCSRA |= (1 << ADSC); // Enable ADC
     dce:	ca e7       	ldi	r28, 0x7A	; 122
     dd0:	d0 e0       	ldi	r29, 0x00	; 0
			loop_until_bit_is_set(ADCSRA, ADIF); // wait until conversion complete.
			ADCvalue = ADCH;
     dd2:	09 e7       	ldi	r16, 0x79	; 121
     dd4:	10 e0       	ldi	r17, 0x00	; 0

			if (upLimit < ADCvalue)  // Find the higher voltage level of the input waveform.
				upLimit = ADCvalue;

			if (lowLimit > ADCvalue) // Find the lower voltage level of the input waveform.
				lowLimit = ADCvalue;
     dd6:	0f 2e       	mov	r0, r31
     dd8:	f2 e3       	ldi	r31, 0x32	; 50
     dda:	ef 2e       	mov	r14, r31
     ddc:	f2 e0       	ldi	r31, 0x02	; 2
     dde:	ff 2e       	mov	r15, r31
     de0:	f0 2d       	mov	r31, r0
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
				freqComplete = 2;

			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 2))
				freqComplete = 3; //we found the end of the first period.
     de2:	0f 2e       	mov	r0, r31
     de4:	f3 e0       	ldi	r31, 0x03	; 3
     de6:	cf 2e       	mov	r12, r31
     de8:	f0 2d       	mov	r31, r0
	_delay_ms(200);
	create_wave();

	for(;;)
	{
		if((~PINA&(1<<PINA5))&& (timeDiv <= 120))
     dea:	05 99       	sbic	0x00, 5	; 0
     dec:	0c c0       	rjmp	.+24     	; 0xe06 <signal_display+0x70>
     dee:	80 91 14 02 	lds	r24, 0x0214
     df2:	90 91 15 02 	lds	r25, 0x0215
     df6:	89 37       	cpi	r24, 0x79	; 121
     df8:	91 05       	cpc	r25, r1
     dfa:	28 f4       	brcc	.+10     	; 0xe06 <signal_display+0x70>
			timeDiv += 1;
     dfc:	01 96       	adiw	r24, 0x01	; 1
     dfe:	90 93 15 02 	sts	0x0215, r25
     e02:	80 93 14 02 	sts	0x0214, r24
			
		if((~PINA&(1<<PINA4)) && (timeDiv >= 1))
     e06:	04 99       	sbic	0x00, 4	; 0
     e08:	0b c0       	rjmp	.+22     	; 0xe20 <signal_display+0x8a>
     e0a:	80 91 14 02 	lds	r24, 0x0214
     e0e:	90 91 15 02 	lds	r25, 0x0215
     e12:	00 97       	sbiw	r24, 0x00	; 0
     e14:	29 f0       	breq	.+10     	; 0xe20 <signal_display+0x8a>
			timeDiv -= 1;
     e16:	01 97       	sbiw	r24, 0x01	; 1
     e18:	90 93 15 02 	sts	0x0215, r25
     e1c:	80 93 14 02 	sts	0x0214, r24
			
		if((~PINA&(1<<PINA7)) && (Ypos2 <= 60))
     e20:	07 99       	sbic	0x00, 7	; 0
     e22:	07 c0       	rjmp	.+14     	; 0xe32 <signal_display+0x9c>
     e24:	80 91 04 01 	lds	r24, 0x0104
     e28:	8d 33       	cpi	r24, 0x3D	; 61
     e2a:	1c f4       	brge	.+6      	; 0xe32 <signal_display+0x9c>
			Ypos2--;
     e2c:	81 50       	subi	r24, 0x01	; 1
     e2e:	80 93 04 01 	sts	0x0104, r24
			
		if((~PINA&(1<<PINA6)) && (Ypos2 >= -60))
     e32:	06 99       	sbic	0x00, 6	; 0
     e34:	07 c0       	rjmp	.+14     	; 0xe44 <signal_display+0xae>
     e36:	80 91 04 01 	lds	r24, 0x0104
     e3a:	84 3c       	cpi	r24, 0xC4	; 196
     e3c:	1c f0       	brlt	.+6      	; 0xe44 <signal_display+0xae>
			Ypos2++;
     e3e:	8f 5f       	subi	r24, 0xFF	; 255
     e40:	80 93 04 01 	sts	0x0104, r24
			
		if (~PINA&(1<<PINA3))			//when Joystick Button is pressed, freeze the display. Press Joystick button again get the frequence from serial port again;
     e44:	03 99       	sbic	0x00, 3	; 0
     e46:	0c c0       	rjmp	.+24     	; 0xe60 <signal_display+0xca>
     e48:	af ef       	ldi	r26, 0xFF	; 255
     e4a:	b3 ec       	ldi	r27, 0xC3	; 195
     e4c:	29 e0       	ldi	r18, 0x09	; 9
     e4e:	a1 50       	subi	r26, 0x01	; 1
     e50:	b0 40       	sbci	r27, 0x00	; 0
     e52:	20 40       	sbci	r18, 0x00	; 0
     e54:	e1 f7       	brne	.-8      	; 0xe4e <signal_display+0xb8>
     e56:	00 c0       	rjmp	.+0      	; 0xe58 <signal_display+0xc2>
     e58:	00 00       	nop
		{
			_delay_ms(200);
			while(1)
			{
				if(~PINA&(1<<PINA3))
     e5a:	03 99       	sbic	0x00, 3	; 0
     e5c:	fe cf       	rjmp	.-4      	; 0xe5a <signal_display+0xc4>
     e5e:	3f c1       	rjmp	.+638    	; 0x10de <signal_display+0x348>
			break;
		}
					  
		

		findZero = 0;
     e60:	10 92 12 02 	sts	0x0212, r1
		upLimit = 0;
     e64:	10 92 11 02 	sts	0x0211, r1
		lowLimit = 255;
     e68:	90 92 05 01 	sts	0x0105, r9
		//endOfPeriod = 0;
		freqComplete = 0;
		complete = FALSE;
     e6c:	81 e0       	ldi	r24, 0x01	; 1
     e6e:	80 93 0f 02 	sts	0x020F, r24

		findZero = 0;
		upLimit = 0;
		lowLimit = 255;
		//endOfPeriod = 0;
		freqComplete = 0;
     e72:	e0 e0       	ldi	r30, 0x00	; 0
		complete = FALSE;

		for (i=2; i<15000; i++)
     e74:	4a 2d       	mov	r20, r10
     e76:	5b 2d       	mov	r21, r11
			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
				freqComplete = 1;
			
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
				freqComplete = 2;
     e78:	68 94       	set
     e7a:	dd 24       	eor	r13, r13
     e7c:	d1 f8       	bld	r13, 1
			ADCSRA |= (1 << ADSC); // Enable ADC
			loop_until_bit_is_set(ADCSRA, ADIF); // wait until conversion complete.
			ADCvalue = ADCH;

			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
				freqComplete = 1;
     e7e:	f1 e0       	ldi	r31, 0x01	; 1
		freqComplete = 0;
		complete = FALSE;

		for (i=2; i<15000; i++)
		{
			ADCSRA |= (1 << ADSC); // Enable ADC
     e80:	88 81       	ld	r24, Y
     e82:	80 64       	ori	r24, 0x40	; 64
     e84:	88 83       	st	Y, r24
			loop_until_bit_is_set(ADCSRA, ADIF); // wait until conversion complete.
     e86:	88 81       	ld	r24, Y
     e88:	84 ff       	sbrs	r24, 4
     e8a:	fd cf       	rjmp	.-6      	; 0xe86 <signal_display+0xf0>
			ADCvalue = ADCH;
     e8c:	d8 01       	movw	r26, r16
     e8e:	8c 90       	ld	r8, X
     e90:	88 2d       	mov	r24, r8
     e92:	90 e0       	ldi	r25, 0x00	; 0
     e94:	90 93 33 02 	sts	0x0233, r25
     e98:	80 93 32 02 	sts	0x0232, r24

			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
     e9c:	20 91 13 02 	lds	r18, 0x0213
     ea0:	30 e0       	ldi	r19, 0x00	; 0
     ea2:	28 17       	cp	r18, r24
     ea4:	39 07       	cpc	r19, r25
     ea6:	08 f0       	brcs	.+2      	; 0xeaa <signal_display+0x114>
     ea8:	f0 c0       	rjmp	.+480    	; 0x108a <signal_display+0x2f4>
     eaa:	60 91 10 02 	lds	r22, 0x0210
     eae:	70 e0       	ldi	r23, 0x00	; 0
     eb0:	68 17       	cp	r22, r24
     eb2:	79 07       	cpc	r23, r25
     eb4:	c0 f4       	brcc	.+48     	; 0xee6 <signal_display+0x150>
     eb6:	e1 11       	cpse	r30, r1
     eb8:	ed c0       	rjmp	.+474    	; 0x1094 <signal_display+0x2fe>
				freqComplete = 1;
			
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
     eba:	82 17       	cp	r24, r18
     ebc:	93 07       	cpc	r25, r19
     ebe:	48 f0       	brcs	.+18     	; 0xed2 <signal_display+0x13c>
			ADCSRA |= (1 << ADSC); // Enable ADC
			loop_until_bit_is_set(ADCSRA, ADIF); // wait until conversion complete.
			ADCvalue = ADCH;

			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
				freqComplete = 1;
     ec0:	ef 2f       	mov	r30, r31
     ec2:	11 c0       	rjmp	.+34     	; 0xee6 <signal_display+0x150>
			
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
     ec4:	60 91 10 02 	lds	r22, 0x0210
     ec8:	70 e0       	ldi	r23, 0x00	; 0
     eca:	68 17       	cp	r22, r24
     ecc:	79 07       	cpc	r23, r25
     ece:	b0 f4       	brcc	.+44     	; 0xefc <signal_display+0x166>
     ed0:	01 c0       	rjmp	.+2      	; 0xed4 <signal_display+0x13e>
			ADCSRA |= (1 << ADSC); // Enable ADC
			loop_until_bit_is_set(ADCSRA, ADIF); // wait until conversion complete.
			ADCvalue = ADCH;

			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
				freqComplete = 1;
     ed2:	ef 2f       	mov	r30, r31
			
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
     ed4:	e1 30       	cpi	r30, 0x01	; 1
     ed6:	09 f0       	breq	.+2      	; 0xeda <signal_display+0x144>
     ed8:	e1 c0       	rjmp	.+450    	; 0x109c <signal_display+0x306>
				freqComplete = 2;

			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 2))
     eda:	28 17       	cp	r18, r24
     edc:	39 07       	cpc	r19, r25
     ede:	68 f4       	brcc	.+26     	; 0xefa <signal_display+0x164>
			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
				freqComplete = 1;
			
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
				freqComplete = 2;
     ee0:	ed 2d       	mov	r30, r13
     ee2:	01 c0       	rjmp	.+2      	; 0xee6 <signal_display+0x150>
     ee4:	ed 2d       	mov	r30, r13

			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 2))
     ee6:	20 91 10 02 	lds	r18, 0x0210
     eea:	30 e0       	ldi	r19, 0x00	; 0
     eec:	28 17       	cp	r18, r24
     eee:	39 07       	cpc	r19, r25
     ef0:	28 f4       	brcc	.+10     	; 0xefc <signal_display+0x166>
     ef2:	e2 30       	cpi	r30, 0x02	; 2
     ef4:	19 f4       	brne	.+6      	; 0xefc <signal_display+0x166>
				freqComplete = 3; //we found the end of the first period.
     ef6:	ec 2d       	mov	r30, r12
     ef8:	01 c0       	rjmp	.+2      	; 0xefc <signal_display+0x166>
			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
				freqComplete = 1;
			
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
				freqComplete = 2;
     efa:	ed 2d       	mov	r30, r13

			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 2))
				freqComplete = 3; //we found the end of the first period.
			

			prevADCvalue = ADCvalue; // Get a backup of the current ADC value.
     efc:	80 92 10 02 	sts	0x0210, r8

			for(k=timeDiv;k>0;k--) 
     f00:	20 91 14 02 	lds	r18, 0x0214
     f04:	30 91 15 02 	lds	r19, 0x0215
     f08:	21 15       	cp	r18, r1
     f0a:	31 05       	cpc	r19, r1
     f0c:	81 f0       	breq	.+32     	; 0xf2e <signal_display+0x198>
			{
				ADCSRA |= (1 << ADSC);   // Enable ADC
     f0e:	88 81       	ld	r24, Y
     f10:	80 64       	ori	r24, 0x40	; 64
     f12:	88 83       	st	Y, r24
				loop_until_bit_is_set(ADCSRA, ADIF); // wait until conversion complete.
     f14:	88 81       	ld	r24, Y
     f16:	84 ff       	sbrs	r24, 4
     f18:	fd cf       	rjmp	.-6      	; 0xf14 <signal_display+0x17e>
				ADCvalue = ADCH;
     f1a:	d8 01       	movw	r26, r16
     f1c:	8c 91       	ld	r24, X
     f1e:	90 e0       	ldi	r25, 0x00	; 0
     f20:	90 93 33 02 	sts	0x0233, r25
     f24:	80 93 32 02 	sts	0x0232, r24
				freqComplete = 3; //we found the end of the first period.
			

			prevADCvalue = ADCvalue; // Get a backup of the current ADC value.

			for(k=timeDiv;k>0;k--) 
     f28:	21 50       	subi	r18, 0x01	; 1
     f2a:	31 09       	sbc	r19, r1
     f2c:	81 f7       	brne	.-32     	; 0xf0e <signal_display+0x178>
				ADCSRA |= (1 << ADSC);   // Enable ADC
				loop_until_bit_is_set(ADCSRA, ADIF); // wait until conversion complete.
				ADCvalue = ADCH;
			}

			if (upLimit < ADCvalue)  // Find the higher voltage level of the input waveform.
     f2e:	20 91 32 02 	lds	r18, 0x0232
     f32:	30 91 33 02 	lds	r19, 0x0233
     f36:	80 91 11 02 	lds	r24, 0x0211
     f3a:	90 e0       	ldi	r25, 0x00	; 0
     f3c:	82 17       	cp	r24, r18
     f3e:	93 07       	cpc	r25, r19
     f40:	10 f4       	brcc	.+4      	; 0xf46 <signal_display+0x1b0>
				upLimit = ADCvalue;
     f42:	20 93 11 02 	sts	0x0211, r18

			if (lowLimit > ADCvalue) // Find the lower voltage level of the input waveform.
     f46:	80 91 05 01 	lds	r24, 0x0105
     f4a:	90 e0       	ldi	r25, 0x00	; 0
     f4c:	28 17       	cp	r18, r24
     f4e:	39 07       	cpc	r19, r25
     f50:	20 f4       	brcc	.+8      	; 0xf5a <signal_display+0x1c4>
				lowLimit = ADCvalue;
     f52:	d7 01       	movw	r26, r14
     f54:	8c 91       	ld	r24, X
     f56:	80 93 05 01 	sts	0x0105, r24
				ADCvalue += 2;
			}
			else
				ADCvalue = 2;
*/
			ADCvalue += 3;
     f5a:	2d 5f       	subi	r18, 0xFD	; 253
     f5c:	3f 4f       	sbci	r19, 0xFF	; 255
			ADCvalue /= 3;
     f5e:	ab ea       	ldi	r26, 0xAB	; 171
     f60:	ba ea       	ldi	r27, 0xAA	; 170
     f62:	29 d6       	rcall	.+3154   	; 0x1bb6 <__umulhisi3>
     f64:	96 95       	lsr	r25
     f66:	87 95       	ror	r24
			ADCvalue += 2;
     f68:	02 96       	adiw	r24, 0x02	; 2
     f6a:	90 93 33 02 	sts	0x0233, r25
     f6e:	80 93 32 02 	sts	0x0232, r24
			
			position = ADCvalue + Ypos2 ; 
     f72:	90 91 04 01 	lds	r25, 0x0104
     f76:	89 0f       	add	r24, r25
     f78:	80 93 0e 02 	sts	0x020E, r24
			if ((position <= 63) && (position >= 0) && (i<100) && (freqComplete >= 1))
     f7c:	80 34       	cpi	r24, 0x40	; 64
     f7e:	58 f4       	brcc	.+22     	; 0xf96 <signal_display+0x200>
     f80:	44 36       	cpi	r20, 0x64	; 100
     f82:	51 05       	cpc	r21, r1
     f84:	80 f4       	brcc	.+32     	; 0xfa6 <signal_display+0x210>
     f86:	ee 23       	and	r30, r30
     f88:	49 f0       	breq	.+18     	; 0xf9c <signal_display+0x206>
     f8a:	da 01       	movw	r26, r20
     f8c:	bb 27       	eor	r27, r27
	PORTD &= ~(1<<FQUP);
}

void fillDataLcdBuffer (uint8_t address, uint8_t data)
{
	dataLcdBuffer[address] = data;
     f8e:	a6 55       	subi	r26, 0x56	; 86
     f90:	be 4f       	sbci	r27, 0xFE	; 254
     f92:	8c 93       	st	X, r24
     f94:	0d c0       	rjmp	.+26     	; 0xfb0 <signal_display+0x21a>
			position = ADCvalue + Ypos2 ; 
			if ((position <= 63) && (position >= 0) && (i<100) && (freqComplete >= 1))
				fillDataLcdBuffer(i,position);
			else
			{
				if(i<100)
     f96:	44 36       	cpi	r20, 0x64	; 100
     f98:	51 05       	cpc	r21, r1
     f9a:	28 f4       	brcc	.+10     	; 0xfa6 <signal_display+0x210>
     f9c:	da 01       	movw	r26, r20
     f9e:	bb 27       	eor	r27, r27
	PORTD &= ~(1<<FQUP);
}

void fillDataLcdBuffer (uint8_t address, uint8_t data)
{
	dataLcdBuffer[address] = data;
     fa0:	a6 55       	subi	r26, 0x56	; 86
     fa2:	be 4f       	sbci	r27, 0xFE	; 254
     fa4:	1c 92       	st	X, r1
			else
			{
				if(i<100)
					fillDataLcdBuffer(i,0);

				if((i>100)&&(freqComplete==3))
     fa6:	45 36       	cpi	r20, 0x65	; 101
     fa8:	51 05       	cpc	r21, r1
     faa:	10 f0       	brcs	.+4      	; 0xfb0 <signal_display+0x21a>
     fac:	e3 30       	cpi	r30, 0x03	; 3
     fae:	39 f0       	breq	.+14     	; 0xfbe <signal_display+0x228>
		lowLimit = 255;
		//endOfPeriod = 0;
		freqComplete = 0;
		complete = FALSE;

		for (i=2; i<15000; i++)
     fb0:	4f 5f       	subi	r20, 0xFF	; 255
     fb2:	5f 4f       	sbci	r21, 0xFF	; 255
     fb4:	48 39       	cpi	r20, 0x98	; 152
     fb6:	ba e3       	ldi	r27, 0x3A	; 58
     fb8:	5b 07       	cpc	r21, r27
     fba:	09 f0       	breq	.+2      	; 0xfbe <signal_display+0x228>
     fbc:	61 cf       	rjmp	.-318    	; 0xe80 <signal_display+0xea>

				if((i>100)&&(freqComplete==3))
					break;
			}
		}
		if(upLimit != lowLimit)
     fbe:	20 91 11 02 	lds	r18, 0x0211
     fc2:	80 91 05 01 	lds	r24, 0x0105
     fc6:	28 17       	cp	r18, r24
     fc8:	41 f0       	breq	.+16     	; 0xfda <signal_display+0x244>
			trigger = ((upLimit + lowLimit)/2);
     fca:	90 e0       	ldi	r25, 0x00	; 0
     fcc:	82 0f       	add	r24, r18
     fce:	91 1d       	adc	r25, r1
     fd0:	95 95       	asr	r25
     fd2:	87 95       	ror	r24
     fd4:	80 93 13 02 	sts	0x0213, r24
     fd8:	02 c0       	rjmp	.+4      	; 0xfde <signal_display+0x248>
		else
			trigger = upLimit;
     fda:	20 93 13 02 	sts	0x0213, r18

//--------------------display the signal----------------------------
		create_wave();
     fde:	b7 de       	rcall	.-658    	; 0xd4e <create_wave>
//-------------------------------------------------------------------

		dataCounter = 0;
     fe0:	10 92 17 02 	sts	0x0217, r1
     fe4:	10 92 16 02 	sts	0x0216, r1
		complete = FALSE;
     fe8:	81 e0       	ldi	r24, 0x01	; 1
     fea:	80 93 0f 02 	sts	0x020F, r24
		freqComplete = 0;
     fee:	60 e0       	ldi	r22, 0x00	; 0
			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
				freqComplete = 1;
	
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
				freqComplete = 2;
     ff0:	e2 e0       	ldi	r30, 0x02	; 2
			loop_until_bit_is_set(ADCSRA, ADIF);
			ADCvalue = ADCH;

			//Find the start of the period of the measured waveform. 
			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
				freqComplete = 1;
     ff2:	71 e0       	ldi	r23, 0x01	; 1
		complete = FALSE;
		freqComplete = 0;

		do
		{
			prevADCvalue = ADCvalue;
     ff4:	d7 01       	movw	r26, r14
     ff6:	8c 91       	ld	r24, X
     ff8:	80 93 10 02 	sts	0x0210, r24
			
			ADCSRA |= (1 << ADSC);    // Enable ADC
     ffc:	88 81       	ld	r24, Y
     ffe:	80 64       	ori	r24, 0x40	; 64
    1000:	88 83       	st	Y, r24
			loop_until_bit_is_set(ADCSRA, ADIF);
    1002:	88 81       	ld	r24, Y
    1004:	84 ff       	sbrs	r24, 4
    1006:	fd cf       	rjmp	.-6      	; 0x1002 <signal_display+0x26c>
			ADCvalue = ADCH;
    1008:	d8 01       	movw	r26, r16
    100a:	8c 91       	ld	r24, X
    100c:	90 e0       	ldi	r25, 0x00	; 0
    100e:	90 93 33 02 	sts	0x0233, r25
    1012:	80 93 32 02 	sts	0x0232, r24

			//Find the start of the period of the measured waveform. 
			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
    1016:	20 91 13 02 	lds	r18, 0x0213
    101a:	30 e0       	ldi	r19, 0x00	; 0
    101c:	28 17       	cp	r18, r24
    101e:	39 07       	cpc	r19, r25
    1020:	08 f0       	brcs	.+2      	; 0x1024 <signal_display+0x28e>
    1022:	41 c0       	rjmp	.+130    	; 0x10a6 <signal_display+0x310>
    1024:	40 91 10 02 	lds	r20, 0x0210
    1028:	50 e0       	ldi	r21, 0x00	; 0
    102a:	48 17       	cp	r20, r24
    102c:	59 07       	cpc	r21, r25
    102e:	08 f0       	brcs	.+2      	; 0x1032 <signal_display+0x29c>
    1030:	51 c0       	rjmp	.+162    	; 0x10d4 <signal_display+0x33e>
    1032:	61 11       	cpse	r22, r1
    1034:	3c c0       	rjmp	.+120    	; 0x10ae <signal_display+0x318>
				freqComplete = 1;
	
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
    1036:	82 17       	cp	r24, r18
    1038:	93 07       	cpc	r25, r19
    103a:	48 f0       	brcs	.+18     	; 0x104e <signal_display+0x2b8>
			loop_until_bit_is_set(ADCSRA, ADIF);
			ADCvalue = ADCH;

			//Find the start of the period of the measured waveform. 
			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
				freqComplete = 1;
    103c:	67 2f       	mov	r22, r23
    103e:	4a c0       	rjmp	.+148    	; 0x10d4 <signal_display+0x33e>
	
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
    1040:	40 91 10 02 	lds	r20, 0x0210
    1044:	50 e0       	ldi	r21, 0x00	; 0
    1046:	48 17       	cp	r20, r24
    1048:	59 07       	cpc	r21, r25
    104a:	50 f4       	brcc	.+20     	; 0x1060 <signal_display+0x2ca>
    104c:	01 c0       	rjmp	.+2      	; 0x1050 <signal_display+0x2ba>
			loop_until_bit_is_set(ADCSRA, ADIF);
			ADCvalue = ADCH;

			//Find the start of the period of the measured waveform. 
			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
				freqComplete = 1;
    104e:	67 2f       	mov	r22, r23
	
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
    1050:	61 30       	cpi	r22, 0x01	; 1
    1052:	89 f5       	brne	.+98     	; 0x10b6 <signal_display+0x320>
    1054:	34 c0       	rjmp	.+104    	; 0x10be <signal_display+0x328>
				freqComplete = 2;

			//The next step is to find the start of the next period...
			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 2))
    1056:	62 30       	cpi	r22, 0x02	; 2
    1058:	19 f4       	brne	.+6      	; 0x1060 <signal_display+0x2ca>
			{
				freqComplete = 3; 
				complete = TRUE;
    105a:	10 92 0f 02 	sts	0x020F, r1
				freqComplete = 2;

			//The next step is to find the start of the next period...
			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 2))
			{
				freqComplete = 3; 
    105e:	6c 2d       	mov	r22, r12
				complete = TRUE;
			}
			if(dataCounter > 3000)
    1060:	80 91 16 02 	lds	r24, 0x0216
    1064:	90 91 17 02 	lds	r25, 0x0217
    1068:	89 3b       	cpi	r24, 0xB9	; 185
    106a:	bb e0       	ldi	r27, 0x0B	; 11
    106c:	9b 07       	cpc	r25, r27
    106e:	10 f0       	brcs	.+4      	; 0x1074 <signal_display+0x2de>
				complete = TRUE;
    1070:	10 92 0f 02 	sts	0x020F, r1
			dataCounter++;
    1074:	01 96       	adiw	r24, 0x01	; 1
    1076:	90 93 17 02 	sts	0x0217, r25
    107a:	80 93 16 02 	sts	0x0216, r24
		}while(complete == FALSE);
    107e:	80 91 0f 02 	lds	r24, 0x020F
    1082:	81 30       	cpi	r24, 0x01	; 1
    1084:	09 f4       	brne	.+2      	; 0x1088 <signal_display+0x2f2>
    1086:	b6 cf       	rjmp	.-148    	; 0xff4 <signal_display+0x25e>
    1088:	b0 ce       	rjmp	.-672    	; 0xdea <signal_display+0x54>

			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
				freqComplete = 1;
			
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
    108a:	82 17       	cp	r24, r18
    108c:	93 07       	cpc	r25, r19
    108e:	08 f4       	brcc	.+2      	; 0x1092 <signal_display+0x2fc>
    1090:	19 cf       	rjmp	.-462    	; 0xec4 <signal_display+0x12e>
    1092:	34 cf       	rjmp	.-408    	; 0xefc <signal_display+0x166>
    1094:	82 17       	cp	r24, r18
    1096:	93 07       	cpc	r25, r19
    1098:	b8 f0       	brcs	.+46     	; 0x10c8 <signal_display+0x332>
    109a:	25 cf       	rjmp	.-438    	; 0xee6 <signal_display+0x150>
				freqComplete = 2;

			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 2))
    109c:	28 17       	cp	r18, r24
    109e:	39 07       	cpc	r19, r25
    10a0:	08 f4       	brcc	.+2      	; 0x10a4 <signal_display+0x30e>
    10a2:	27 cf       	rjmp	.-434    	; 0xef2 <signal_display+0x15c>
    10a4:	2b cf       	rjmp	.-426    	; 0xefc <signal_display+0x166>
			//Find the start of the period of the measured waveform. 
			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
				freqComplete = 1;
	
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
    10a6:	82 17       	cp	r24, r18
    10a8:	93 07       	cpc	r25, r19
    10aa:	50 f2       	brcs	.-108    	; 0x1040 <signal_display+0x2aa>
    10ac:	d9 cf       	rjmp	.-78     	; 0x1060 <signal_display+0x2ca>
    10ae:	82 17       	cp	r24, r18
    10b0:	93 07       	cpc	r25, r19
    10b2:	68 f0       	brcs	.+26     	; 0x10ce <signal_display+0x338>
    10b4:	0f c0       	rjmp	.+30     	; 0x10d4 <signal_display+0x33e>
				freqComplete = 2;

			//The next step is to find the start of the next period...
			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 2))
    10b6:	28 17       	cp	r18, r24
    10b8:	39 07       	cpc	r19, r25
    10ba:	68 f2       	brcs	.-102    	; 0x1056 <signal_display+0x2c0>
    10bc:	d1 cf       	rjmp	.-94     	; 0x1060 <signal_display+0x2ca>
    10be:	28 17       	cp	r18, r24
    10c0:	39 07       	cpc	r19, r25
    10c2:	58 f2       	brcs	.-106    	; 0x105a <signal_display+0x2c4>
			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
				freqComplete = 1;
	
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
				freqComplete = 2;
    10c4:	6e 2f       	mov	r22, r30
    10c6:	cc cf       	rjmp	.-104    	; 0x1060 <signal_display+0x2ca>

			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
				freqComplete = 1;
			
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
    10c8:	e1 30       	cpi	r30, 0x01	; 1
    10ca:	41 f7       	brne	.-48     	; 0x109c <signal_display+0x306>
    10cc:	0b cf       	rjmp	.-490    	; 0xee4 <signal_display+0x14e>
			//Find the start of the period of the measured waveform. 
			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 0))
				freqComplete = 1;
	
			//If you have found the start of the period, find the rise of the waveform.
			if((ADCvalue < trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 1))
    10ce:	61 30       	cpi	r22, 0x01	; 1
    10d0:	91 f7       	brne	.-28     	; 0x10b6 <signal_display+0x320>
    10d2:	c3 cf       	rjmp	.-122    	; 0x105a <signal_display+0x2c4>
				freqComplete = 2;

			//The next step is to find the start of the next period...
			if((ADCvalue > trigger) && (prevADCvalue < ADCvalue) && (freqComplete == 2))
    10d4:	48 17       	cp	r20, r24
    10d6:	59 07       	cpc	r21, r25
    10d8:	08 f4       	brcc	.+2      	; 0x10dc <signal_display+0x346>
    10da:	bd cf       	rjmp	.-134    	; 0x1056 <signal_display+0x2c0>
    10dc:	c1 cf       	rjmp	.-126    	; 0x1060 <signal_display+0x2ca>
				complete = TRUE;
			dataCounter++;
		}while(complete == FALSE);
	}
	//(*get_frequence_p)();
}
    10de:	df 91       	pop	r29
    10e0:	cf 91       	pop	r28
    10e2:	1f 91       	pop	r17
    10e4:	0f 91       	pop	r16
    10e6:	ff 90       	pop	r15
    10e8:	ef 90       	pop	r14
    10ea:	df 90       	pop	r13
    10ec:	cf 90       	pop	r12
    10ee:	bf 90       	pop	r11
    10f0:	af 90       	pop	r10
    10f2:	9f 90       	pop	r9
    10f4:	8f 90       	pop	r8
    10f6:	08 95       	ret

000010f8 <get_frequence>:
    10f8:	2f ef       	ldi	r18, 0xFF	; 255
    10fa:	83 ec       	ldi	r24, 0xC3	; 195
    10fc:	99 e0       	ldi	r25, 0x09	; 9
    10fe:	21 50       	subi	r18, 0x01	; 1
    1100:	80 40       	sbci	r24, 0x00	; 0
    1102:	90 40       	sbci	r25, 0x00	; 0
    1104:	e1 f7       	brne	.-8      	; 0x10fe <get_frequence+0x6>
    1106:	00 c0       	rjmp	.+0      	; 0x1108 <get_frequence+0x10>
    1108:	00 00       	nop
}

void get_frequence()
{
	_delay_ms(200);
	LCD_Clear();
    110a:	b6 d0       	rcall	.+364    	; 0x1278 <LCD_Clear>
	LCD_GotoXY(0,2);
    110c:	62 e0       	ldi	r22, 0x02	; 2
    110e:	80 e0       	ldi	r24, 0x00	; 0
    1110:	7a d1       	rcall	.+756    	; 0x1406 <LCD_GotoXY>
	LCD_PutString_P(PSTR("    waiting for "));
    1112:	80 ea       	ldi	r24, 0xA0	; 160
    1114:	90 e0       	ldi	r25, 0x00	; 0
    1116:	66 d1       	rcall	.+716    	; 0x13e4 <LCD_PutString_P>
	LCD_GotoXY(0,4);
    1118:	64 e0       	ldi	r22, 0x04	; 4
    111a:	80 e0       	ldi	r24, 0x00	; 0
    111c:	74 d1       	rcall	.+744    	; 0x1406 <LCD_GotoXY>
	LCD_PutString_P(PSTR("   the frequence..."));
    111e:	8c e8       	ldi	r24, 0x8C	; 140
    1120:	90 e0       	ldi	r25, 0x00	; 0
    1122:	60 d1       	rcall	.+704    	; 0x13e4 <LCD_PutString_P>
	LCD_GotoXY(20,7);
    1124:	67 e0       	ldi	r22, 0x07	; 7
    1126:	84 e1       	ldi	r24, 0x14	; 20
    1128:	6e d1       	rcall	.+732    	; 0x1406 <LCD_GotoXY>
	LCD_PutChar(0x10);
    112a:	80 e1       	ldi	r24, 0x10	; 16
    112c:	03 d1       	rcall	.+518    	; 0x1334 <LCD_PutChar>
	LCD_Update();
    112e:	59 d0       	rcall	.+178    	; 0x11e2 <LCD_Update>
	
    sei();
    1130:	78 94       	sei
    while(1)
    {
		_delay_ms(200);	
        if(data_ok == 1)
        {	
			data1 = (uint16_t)(data_frame_in[0] << 8);
    1132:	c4 e3       	ldi	r28, 0x34	; 52
    1134:	d6 e0       	ldi	r29, 0x06	; 6
    1136:	2f ef       	ldi	r18, 0xFF	; 255
    1138:	83 ec       	ldi	r24, 0xC3	; 195
    113a:	99 e0       	ldi	r25, 0x09	; 9
    113c:	21 50       	subi	r18, 0x01	; 1
    113e:	80 40       	sbci	r24, 0x00	; 0
    1140:	90 40       	sbci	r25, 0x00	; 0
    1142:	e1 f7       	brne	.-8      	; 0x113c <get_frequence+0x44>
    1144:	00 c0       	rjmp	.+0      	; 0x1146 <get_frequence+0x4e>
    1146:	00 00       	nop
	
    sei();
    while(1)
    {
		_delay_ms(200);	
        if(data_ok == 1)
    1148:	80 91 2a 02 	lds	r24, 0x022A
    114c:	81 30       	cpi	r24, 0x01	; 1
    114e:	99 f7       	brne	.-26     	; 0x1136 <get_frequence+0x3e>
        {	
			data1 = (uint16_t)(data_frame_in[0] << 8);
    1150:	88 81       	ld	r24, Y
			data1 += (uint16_t)(data_frame_in[1]);
    1152:	29 81       	ldd	r18, Y+1	; 0x01
    while(1)
    {
		_delay_ms(200);	
        if(data_ok == 1)
        {	
			data1 = (uint16_t)(data_frame_in[0] << 8);
    1154:	90 e0       	ldi	r25, 0x00	; 0
    1156:	98 2f       	mov	r25, r24
    1158:	88 27       	eor	r24, r24
			data1 += (uint16_t)(data_frame_in[1]);
    115a:	82 0f       	add	r24, r18
    115c:	91 1d       	adc	r25, r1
    115e:	90 93 a9 01 	sts	0x01A9, r25
    1162:	80 93 a8 01 	sts	0x01A8, r24
			data2 = (uint16_t)(data_frame_in[2] << 8);
    1166:	2a 81       	ldd	r18, Y+2	; 0x02
			data2 += (uint16_t) data_frame_in[3]; // 32bit Variable mit daten drin
    1168:	4b 81       	ldd	r20, Y+3	; 0x03
		_delay_ms(200);	
        if(data_ok == 1)
        {	
			data1 = (uint16_t)(data_frame_in[0] << 8);
			data1 += (uint16_t)(data_frame_in[1]);
			data2 = (uint16_t)(data_frame_in[2] << 8);
    116a:	30 e0       	ldi	r19, 0x00	; 0
    116c:	32 2f       	mov	r19, r18
    116e:	22 27       	eor	r18, r18
			data2 += (uint16_t) data_frame_in[3]; // 32bit Variable mit daten drin
    1170:	24 0f       	add	r18, r20
    1172:	31 1d       	adc	r19, r1
    1174:	30 93 a7 01 	sts	0x01A7, r19
    1178:	20 93 a6 01 	sts	0x01A6, r18

			AD_freq = data1;
    117c:	a0 e0       	ldi	r26, 0x00	; 0
    117e:	b0 e0       	ldi	r27, 0x00	; 0
			AD_freq <<= 16;
    1180:	dc 01       	movw	r26, r24
    1182:	99 27       	eor	r25, r25
    1184:	88 27       	eor	r24, r24
			AD_freq += data2;
    1186:	82 0f       	add	r24, r18
    1188:	93 1f       	adc	r25, r19
    118a:	a1 1d       	adc	r26, r1
    118c:	b1 1d       	adc	r27, r1
    118e:	80 93 00 01 	sts	0x0100, r24
    1192:	90 93 01 01 	sts	0x0101, r25
    1196:	a0 93 02 01 	sts	0x0102, r26
    119a:	b0 93 03 01 	sts	0x0103, r27
			
			uart1_tx_frame(3);
    119e:	83 e0       	ldi	r24, 0x03	; 3
    11a0:	90 e0       	ldi	r25, 0x00	; 0
    11a2:	7e d3       	rcall	.+1788   	; 0x18a0 <uart1_tx_frame>
			data_ok = 0;
    11a4:	10 92 2a 02 	sts	0x022A, r1
			
			AD9850_Setfrequency(AD_freq);
    11a8:	60 91 00 01 	lds	r22, 0x0100
    11ac:	70 91 01 01 	lds	r23, 0x0101
    11b0:	80 91 02 01 	lds	r24, 0x0102
    11b4:	90 91 03 01 	lds	r25, 0x0103
    11b8:	0d d4       	rcall	.+2074   	; 0x19d4 <__floatunsisf>
    11ba:	2e dd       	rcall	.-1444   	; 0xc18 <AD9850_Setfrequency>
			signal_display();	
    11bc:	ec dd       	rcall	.-1064   	; 0xd96 <signal_display>
    11be:	bb cf       	rjmp	.-138    	; 0x1136 <get_frequence+0x3e>

000011c0 <main>:
};

int main(void)
{
	// set PA3-PA7 as input and activated internal Pull-Up
	DDRA &= ~((1<<PINA3)|(1<<PINA4)|(1<<PINA5)|(1<<PINA6)|(1<<PINA7));		// Required for DMM Board 2013
    11c0:	81 b1       	in	r24, 0x01	; 1
    11c2:	87 70       	andi	r24, 0x07	; 7
    11c4:	81 b9       	out	0x01, r24	; 1
	PORTA |= ((1<<PINA3)|(1<<PINA4)|(1<<PINA5)|(1<<PINA6)|(1<<PINA7));		// Required for DMM Board 2013
    11c6:	82 b1       	in	r24, 0x02	; 2
    11c8:	88 6f       	ori	r24, 0xF8	; 248
    11ca:	82 b9       	out	0x02, r24	; 2

	LCD_Init();
    11cc:	32 d1       	rcall	.+612    	; 0x1432 <LCD_Init>
    uart_init1();
    11ce:	4e d3       	rcall	.+1692   	; 0x186c <uart_init1>
	adc_init();
    11d0:	dc dc       	rcall	.-1608   	; 0xb8a <adc_init>
	
	AD9850_setup();
    11d2:	e4 dc       	rcall	.-1592   	; 0xb9c <AD9850_setup>
	AD9850_reset();
    11d4:	f0 dc       	rcall	.-1568   	; 0xbb6 <AD9850_reset>
	
	start ();
    11d6:	b1 dc       	rcall	.-1694   	; 0xb3a <start>
	
	get_frequence();
    11d8:	8f df       	rcall	.-226    	; 0x10f8 <get_frequence>

000011da <dataflash_init>:
void
dataflash_init (void)
{
  // AT45DB081 doesn't actually need an intialization,
  // only the ChipSelect should be configured as an output.
  DDRB |= (1 << PB4);
    11da:	24 9a       	sbi	0x04, 4	; 4
  DATAFLASH_Chip_Unselect;
    11dc:	2c 9a       	sbi	0x05, 4	; 5
  SPI_MasterInit();
    11de:	59 c1       	rjmp	.+690    	; 0x1492 <SPI_MasterInit>
    11e0:	08 95       	ret

000011e2 <LCD_Update>:
  unsigned char x;
  
  for (x = 0; x < 128; x++)
    lcd_framebuffer[line][x] = 0x00;
  
  lcd_frameupdate |= (1 << line);
    11e2:	bf 92       	push	r11
    11e4:	cf 92       	push	r12
    11e6:	df 92       	push	r13
    11e8:	ef 92       	push	r14
    11ea:	ff 92       	push	r15
    11ec:	0f 93       	push	r16
    11ee:	1f 93       	push	r17
    11f0:	cf 93       	push	r28
    11f2:	df 93       	push	r29
    11f4:	bf b6       	in	r11, 0x3f	; 63
    11f6:	f8 94       	cli
    11f8:	04 e3       	ldi	r16, 0x34	; 52
    11fa:	16 e0       	ldi	r17, 0x06	; 6
    11fc:	0f 2e       	mov	r0, r31
    11fe:	f4 e3       	ldi	r31, 0x34	; 52
    1200:	cf 2e       	mov	r12, r31
    1202:	f2 e0       	ldi	r31, 0x02	; 2
    1204:	df 2e       	mov	r13, r31
    1206:	f0 2d       	mov	r31, r0
    1208:	0f 2e       	mov	r0, r31
    120a:	f7 e0       	ldi	r31, 0x07	; 7
    120c:	ef 2e       	mov	r14, r31
    120e:	f1 2c       	mov	r15, r1
    1210:	f0 2d       	mov	r31, r0
    1212:	80 91 1a 02 	lds	r24, 0x021A
    1216:	90 e0       	ldi	r25, 0x00	; 0
    1218:	0e 2c       	mov	r0, r14
    121a:	02 c0       	rjmp	.+4      	; 0x1220 <LCD_Update+0x3e>
    121c:	95 95       	asr	r25
    121e:	87 95       	ror	r24
    1220:	0a 94       	dec	r0
    1222:	e2 f7       	brpl	.-8      	; 0x121c <LCD_Update+0x3a>
    1224:	80 ff       	sbrs	r24, 0
    1226:	13 c0       	rjmp	.+38     	; 0x124e <LCD_Update+0x6c>
    1228:	46 98       	cbi	0x08, 6	; 8
    122a:	47 98       	cbi	0x08, 7	; 8
    122c:	8e 2d       	mov	r24, r14
    122e:	80 6b       	ori	r24, 0xB0	; 176
    1230:	42 d1       	rcall	.+644    	; 0x14b6 <SPI_MasterTransfer>
    1232:	80 e1       	ldi	r24, 0x10	; 16
    1234:	40 d1       	rcall	.+640    	; 0x14b6 <SPI_MasterTransfer>
    1236:	80 e0       	ldi	r24, 0x00	; 0
    1238:	3e d1       	rcall	.+636    	; 0x14b6 <SPI_MasterTransfer>
    123a:	47 9a       	sbi	0x08, 7	; 8
    123c:	e8 01       	movw	r28, r16
    123e:	c0 58       	subi	r28, 0x80	; 128
    1240:	d1 09       	sbc	r29, r1
    1242:	89 91       	ld	r24, Y+
    1244:	38 d1       	rcall	.+624    	; 0x14b6 <SPI_MasterTransfer>
    1246:	c0 17       	cp	r28, r16
    1248:	d1 07       	cpc	r29, r17
    124a:	d9 f7       	brne	.-10     	; 0x1242 <LCD_Update+0x60>
    124c:	46 9a       	sbi	0x08, 6	; 8
    124e:	81 e0       	ldi	r24, 0x01	; 1
    1250:	e8 1a       	sub	r14, r24
    1252:	f1 08       	sbc	r15, r1
    1254:	00 58       	subi	r16, 0x80	; 128
    1256:	11 09       	sbc	r17, r1
    1258:	0c 15       	cp	r16, r12
    125a:	1d 05       	cpc	r17, r13
    125c:	d1 f6       	brne	.-76     	; 0x1212 <LCD_Update+0x30>
    125e:	10 92 1a 02 	sts	0x021A, r1
    1262:	bf be       	out	0x3f, r11	; 63
    1264:	df 91       	pop	r29
    1266:	cf 91       	pop	r28
    1268:	1f 91       	pop	r17
    126a:	0f 91       	pop	r16
    126c:	ff 90       	pop	r15
    126e:	ef 90       	pop	r14
    1270:	df 90       	pop	r13
    1272:	cf 90       	pop	r12
    1274:	bf 90       	pop	r11
    1276:	08 95       	ret

00001278 <LCD_Clear>:
    1278:	e4 e3       	ldi	r30, 0x34	; 52
    127a:	f2 e0       	ldi	r31, 0x02	; 2
    127c:	24 e3       	ldi	r18, 0x34	; 52
    127e:	36 e0       	ldi	r19, 0x06	; 6
    1280:	08 c0       	rjmp	.+16     	; 0x1292 <LCD_Clear+0x1a>
    1282:	11 92       	st	Z+, r1
    1284:	e8 17       	cp	r30, r24
    1286:	f9 07       	cpc	r31, r25
    1288:	e1 f7       	brne	.-8      	; 0x1282 <LCD_Clear+0xa>
    128a:	fc 01       	movw	r30, r24
    128c:	82 17       	cp	r24, r18
    128e:	93 07       	cpc	r25, r19
    1290:	21 f0       	breq	.+8      	; 0x129a <LCD_Clear+0x22>
    1292:	cf 01       	movw	r24, r30
    1294:	80 58       	subi	r24, 0x80	; 128
    1296:	9f 4f       	sbci	r25, 0xFF	; 255
    1298:	f4 cf       	rjmp	.-24     	; 0x1282 <LCD_Clear+0xa>
    129a:	8f ef       	ldi	r24, 0xFF	; 255
    129c:	80 93 1a 02 	sts	0x021A, r24
    12a0:	a0 cf       	rjmp	.-192    	; 0x11e2 <LCD_Update>
    12a2:	08 95       	ret

000012a4 <LCD_DrawPixel>:
    12a4:	88 23       	and	r24, r24
    12a6:	0c f4       	brge	.+2      	; 0x12aa <LCD_DrawPixel+0x6>
    12a8:	44 c0       	rjmp	.+136    	; 0x1332 <LCD_DrawPixel+0x8e>
    12aa:	60 34       	cpi	r22, 0x40	; 64
    12ac:	08 f0       	brcs	.+2      	; 0x12b0 <LCD_DrawPixel+0xc>
    12ae:	41 c0       	rjmp	.+130    	; 0x1332 <LCD_DrawPixel+0x8e>
    12b0:	56 2f       	mov	r21, r22
    12b2:	56 95       	lsr	r21
    12b4:	56 95       	lsr	r21
    12b6:	56 95       	lsr	r21
    12b8:	67 70       	andi	r22, 0x07	; 7
    12ba:	21 e0       	ldi	r18, 0x01	; 1
    12bc:	30 e0       	ldi	r19, 0x00	; 0
    12be:	02 c0       	rjmp	.+4      	; 0x12c4 <LCD_DrawPixel+0x20>
    12c0:	22 0f       	add	r18, r18
    12c2:	33 1f       	adc	r19, r19
    12c4:	6a 95       	dec	r22
    12c6:	e2 f7       	brpl	.-8      	; 0x12c0 <LCD_DrawPixel+0x1c>
    12c8:	44 23       	and	r20, r20
    12ca:	19 f0       	breq	.+6      	; 0x12d2 <LCD_DrawPixel+0x2e>
    12cc:	42 30       	cpi	r20, 0x02	; 2
    12ce:	71 f0       	breq	.+28     	; 0x12ec <LCD_DrawPixel+0x48>
    12d0:	19 c0       	rjmp	.+50     	; 0x1304 <LCD_DrawPixel+0x60>
    12d2:	90 e8       	ldi	r25, 0x80	; 128
    12d4:	59 9f       	mul	r21, r25
    12d6:	f0 01       	movw	r30, r0
    12d8:	11 24       	eor	r1, r1
    12da:	e8 0f       	add	r30, r24
    12dc:	f1 1d       	adc	r31, r1
    12de:	ec 5c       	subi	r30, 0xCC	; 204
    12e0:	fd 4f       	sbci	r31, 0xFD	; 253
    12e2:	20 95       	com	r18
    12e4:	80 81       	ld	r24, Z
    12e6:	28 23       	and	r18, r24
    12e8:	20 83       	st	Z, r18
    12ea:	17 c0       	rjmp	.+46     	; 0x131a <LCD_DrawPixel+0x76>
    12ec:	90 e8       	ldi	r25, 0x80	; 128
    12ee:	59 9f       	mul	r21, r25
    12f0:	f0 01       	movw	r30, r0
    12f2:	11 24       	eor	r1, r1
    12f4:	e8 0f       	add	r30, r24
    12f6:	f1 1d       	adc	r31, r1
    12f8:	ec 5c       	subi	r30, 0xCC	; 204
    12fa:	fd 4f       	sbci	r31, 0xFD	; 253
    12fc:	80 81       	ld	r24, Z
    12fe:	28 27       	eor	r18, r24
    1300:	20 83       	st	Z, r18
    1302:	0b c0       	rjmp	.+22     	; 0x131a <LCD_DrawPixel+0x76>
    1304:	90 e8       	ldi	r25, 0x80	; 128
    1306:	59 9f       	mul	r21, r25
    1308:	f0 01       	movw	r30, r0
    130a:	11 24       	eor	r1, r1
    130c:	e8 0f       	add	r30, r24
    130e:	f1 1d       	adc	r31, r1
    1310:	ec 5c       	subi	r30, 0xCC	; 204
    1312:	fd 4f       	sbci	r31, 0xFD	; 253
    1314:	80 81       	ld	r24, Z
    1316:	28 2b       	or	r18, r24
    1318:	20 83       	st	Z, r18
    131a:	81 e0       	ldi	r24, 0x01	; 1
    131c:	90 e0       	ldi	r25, 0x00	; 0
    131e:	02 c0       	rjmp	.+4      	; 0x1324 <LCD_DrawPixel+0x80>
    1320:	88 0f       	add	r24, r24
    1322:	99 1f       	adc	r25, r25
    1324:	5a 95       	dec	r21
    1326:	e2 f7       	brpl	.-8      	; 0x1320 <LCD_DrawPixel+0x7c>
    1328:	90 91 1a 02 	lds	r25, 0x021A
    132c:	89 2b       	or	r24, r25
    132e:	80 93 1a 02 	sts	0x021A, r24
    1332:	08 95       	ret

00001334 <LCD_PutChar>:
    1334:	8a 30       	cpi	r24, 0x0A	; 10
    1336:	29 f0       	breq	.+10     	; 0x1342 <LCD_PutChar+0xe>
    1338:	8d 30       	cpi	r24, 0x0D	; 13
    133a:	61 f4       	brne	.+24     	; 0x1354 <LCD_PutChar+0x20>
    133c:	10 92 19 02 	sts	0x0219, r1
    1340:	08 95       	ret
    1342:	80 91 18 02 	lds	r24, 0x0218
    1346:	87 30       	cpi	r24, 0x07	; 7
    1348:	08 f0       	brcs	.+2      	; 0x134c <LCD_PutChar+0x18>
    134a:	3d c0       	rjmp	.+122    	; 0x13c6 <LCD_PutChar+0x92>
    134c:	8f 5f       	subi	r24, 0xFF	; 255
    134e:	80 93 18 02 	sts	0x0218, r24
    1352:	08 95       	ret
    1354:	90 e0       	ldi	r25, 0x00	; 0
    1356:	fc 01       	movw	r30, r24
    1358:	ee 0f       	add	r30, r30
    135a:	ff 1f       	adc	r31, r31
    135c:	e8 0f       	add	r30, r24
    135e:	f9 1f       	adc	r31, r25
    1360:	ee 0f       	add	r30, r30
    1362:	ff 1f       	adc	r31, r31
    1364:	e4 50       	subi	r30, 0x04	; 4
    1366:	fb 4f       	sbci	r31, 0xFB	; 251
    1368:	80 91 19 02 	lds	r24, 0x0219
    136c:	90 e0       	ldi	r25, 0x00	; 0
    136e:	dc 01       	movw	r26, r24
    1370:	aa 0f       	add	r26, r26
    1372:	bb 1f       	adc	r27, r27
    1374:	a8 0f       	add	r26, r24
    1376:	b9 1f       	adc	r27, r25
    1378:	aa 0f       	add	r26, r26
    137a:	bb 1f       	adc	r27, r27
    137c:	80 91 18 02 	lds	r24, 0x0218
    1380:	90 e8       	ldi	r25, 0x80	; 128
    1382:	89 9f       	mul	r24, r25
    1384:	a0 0d       	add	r26, r0
    1386:	b1 1d       	adc	r27, r1
    1388:	11 24       	eor	r1, r1
    138a:	ac 5c       	subi	r26, 0xCC	; 204
    138c:	bd 4f       	sbci	r27, 0xFD	; 253
    138e:	80 e0       	ldi	r24, 0x00	; 0
    1390:	94 91       	lpm	r25, Z
    1392:	9d 93       	st	X+, r25
    1394:	8f 5f       	subi	r24, 0xFF	; 255
    1396:	31 96       	adiw	r30, 0x01	; 1
    1398:	86 30       	cpi	r24, 0x06	; 6
    139a:	d1 f7       	brne	.-12     	; 0x1390 <LCD_PutChar+0x5c>
    139c:	81 e0       	ldi	r24, 0x01	; 1
    139e:	90 e0       	ldi	r25, 0x00	; 0
    13a0:	00 90 18 02 	lds	r0, 0x0218
    13a4:	02 c0       	rjmp	.+4      	; 0x13aa <LCD_PutChar+0x76>
    13a6:	88 0f       	add	r24, r24
    13a8:	99 1f       	adc	r25, r25
    13aa:	0a 94       	dec	r0
    13ac:	e2 f7       	brpl	.-8      	; 0x13a6 <LCD_PutChar+0x72>
    13ae:	90 91 1a 02 	lds	r25, 0x021A
    13b2:	89 2b       	or	r24, r25
    13b4:	80 93 1a 02 	sts	0x021A, r24
    13b8:	80 91 19 02 	lds	r24, 0x0219
    13bc:	84 31       	cpi	r24, 0x14	; 20
    13be:	18 f4       	brcc	.+6      	; 0x13c6 <LCD_PutChar+0x92>
    13c0:	8f 5f       	subi	r24, 0xFF	; 255
    13c2:	80 93 19 02 	sts	0x0219, r24
    13c6:	08 95       	ret

000013c8 <LCD_PutString>:
    13c8:	cf 93       	push	r28
    13ca:	df 93       	push	r29
    13cc:	ec 01       	movw	r28, r24
    13ce:	88 81       	ld	r24, Y
    13d0:	88 23       	and	r24, r24
    13d2:	29 f0       	breq	.+10     	; 0x13de <LCD_PutString+0x16>
    13d4:	89 91       	ld	r24, Y+
    13d6:	ae df       	rcall	.-164    	; 0x1334 <LCD_PutChar>
    13d8:	88 81       	ld	r24, Y
    13da:	81 11       	cpse	r24, r1
    13dc:	fb cf       	rjmp	.-10     	; 0x13d4 <LCD_PutString+0xc>
    13de:	df 91       	pop	r29
    13e0:	cf 91       	pop	r28
    13e2:	08 95       	ret

000013e4 <LCD_PutString_P>:
    13e4:	cf 93       	push	r28
    13e6:	df 93       	push	r29
    13e8:	fc 01       	movw	r30, r24
    13ea:	84 91       	lpm	r24, Z
    13ec:	ef 01       	movw	r28, r30
    13ee:	21 96       	adiw	r28, 0x01	; 1
    13f0:	88 23       	and	r24, r24
    13f2:	31 f0       	breq	.+12     	; 0x1400 <LCD_PutString_P+0x1c>
    13f4:	9f df       	rcall	.-194    	; 0x1334 <LCD_PutChar>
    13f6:	fe 01       	movw	r30, r28
    13f8:	84 91       	lpm	r24, Z
    13fa:	21 96       	adiw	r28, 0x01	; 1
    13fc:	81 11       	cpse	r24, r1
    13fe:	fa cf       	rjmp	.-12     	; 0x13f4 <LCD_PutString_P+0x10>
    1400:	df 91       	pop	r29
    1402:	cf 91       	pop	r28
    1404:	08 95       	ret

00001406 <LCD_GotoXY>:
    1406:	80 93 19 02 	sts	0x0219, r24
    140a:	60 93 18 02 	sts	0x0218, r22
    140e:	08 95       	ret

00001410 <Backlight_Off>:
}

void
Backlight_Off (void)
{
  TWI_Start();
    1410:	6b d0       	rcall	.+214    	; 0x14e8 <TWI_Start>
  TWI_Address_RW(0xc4);
    1412:	84 ec       	ldi	r24, 0xC4	; 196
    1414:	84 d0       	rcall	.+264    	; 0x151e <TWI_Address_RW>
  TWI_Write(0x11);
    1416:	81 e1       	ldi	r24, 0x11	; 17
    1418:	9f d0       	rcall	.+318    	; 0x1558 <TWI_Write>
  TWI_Write(0x00);
    141a:	80 e0       	ldi	r24, 0x00	; 0
    141c:	9d d0       	rcall	.+314    	; 0x1558 <TWI_Write>
  TWI_Write(0x00);
    141e:	80 e0       	ldi	r24, 0x00	; 0
    1420:	9b d0       	rcall	.+310    	; 0x1558 <TWI_Write>
  TWI_Write(0x00);
    1422:	80 e0       	ldi	r24, 0x00	; 0
    1424:	99 d0       	rcall	.+306    	; 0x1558 <TWI_Write>
  TWI_Write(0x00);
    1426:	80 e0       	ldi	r24, 0x00	; 0
    1428:	97 d0       	rcall	.+302    	; 0x1558 <TWI_Write>
  TWI_Write(0x00);
    142a:	80 e0       	ldi	r24, 0x00	; 0
    142c:	95 d0       	rcall	.+298    	; 0x1558 <TWI_Write>
  TWI_Stop();
    142e:	b1 c0       	rjmp	.+354    	; 0x1592 <TWI_Stop>
    1430:	08 95       	ret

00001432 <LCD_Init>:
  SPI_MasterTransfer(data);
}

void
LCD_Init (void)
{
    1432:	cf 93       	push	r28
  SPI_MasterInit();
    1434:	2e d0       	rcall	.+92     	; 0x1492 <SPI_MasterInit>

  /* Set Register Select and Chip Select as Output */
  DDRC |= (1<<PC7)|(1<<PC6);
    1436:	87 b1       	in	r24, 0x07	; 7
    1438:	80 6c       	ori	r24, 0xC0	; 192
    143a:	87 b9       	out	0x07, r24	; 7
  
  /* Backup Status Register and disable Interrupts */
  uint8_t sreg = SREG;
    143c:	cf b7       	in	r28, 0x3f	; 63
  cli();
    143e:	f8 94       	cli
  
  /* Starting Init Command Sequence */
  LCD_Command_Mode;
    1440:	47 98       	cbi	0x08, 7	; 8
  LCD_Chip_Select;
    1442:	46 98       	cbi	0x08, 6	; 8
uint8_t lcd_texty = 0;

void
LCD_Send (uint8_t data)
{
  SPI_MasterTransfer(data);
    1444:	82 ee       	ldi	r24, 0xE2	; 226
    1446:	37 d0       	rcall	.+110    	; 0x14b6 <SPI_MasterTransfer>
    1448:	83 ea       	ldi	r24, 0xA3	; 163
    144a:	35 d0       	rcall	.+106    	; 0x14b6 <SPI_MasterTransfer>
    144c:	81 e8       	ldi	r24, 0x81	; 129
    144e:	33 d0       	rcall	.+102    	; 0x14b6 <SPI_MasterTransfer>
    1450:	88 e0       	ldi	r24, 0x08	; 8
    1452:	31 d0       	rcall	.+98     	; 0x14b6 <SPI_MasterTransfer>
    1454:	80 ea       	ldi	r24, 0xA0	; 160
    1456:	2f d0       	rcall	.+94     	; 0x14b6 <SPI_MasterTransfer>
    1458:	88 ec       	ldi	r24, 0xC8	; 200
    145a:	2d d0       	rcall	.+90     	; 0x14b6 <SPI_MasterTransfer>
    145c:	85 e2       	ldi	r24, 0x25	; 37
    145e:	2b d0       	rcall	.+86     	; 0x14b6 <SPI_MasterTransfer>
    1460:	8f e2       	ldi	r24, 0x2F	; 47
    1462:	29 d0       	rcall	.+82     	; 0x14b6 <SPI_MasterTransfer>
    1464:	8f ea       	ldi	r24, 0xAF	; 175
    1466:	27 d0       	rcall	.+78     	; 0x14b6 <SPI_MasterTransfer>
  LCD_Send(LCD_COMMON_OUTPUT_MODE_REVERSE);
  LCD_Send(LCD_V5_VOLTAGE_REGULATOR | 0x05);
  LCD_Send(LCD_POWER_CONTROLLER_SET | 0x07);
  LCD_Send(LCD_DISPLAY_ON);
  
  LCD_Chip_Unselect;
    1468:	46 9a       	sbi	0x08, 6	; 8
  LCD_Data_Mode;
    146a:	47 9a       	sbi	0x08, 7	; 8
  
  LCD_Clear();
    146c:	05 df       	rcall	.-502    	; 0x1278 <LCD_Clear>
  
  /* Restore Status Register */
  SREG = sreg;
    146e:	cf bf       	out	0x3f, r28	; 63
  
  // Initialize TWI for Backlight Control
  TWI_Init();
    1470:	27 d0       	rcall	.+78     	; 0x14c0 <TWI_Init>
  Backlight_Off();
    1472:	ce df       	rcall	.-100    	; 0x1410 <Backlight_Off>
  
  // Initialize Dataflash
  dataflash_init();
    1474:	b2 de       	rcall	.-668    	; 0x11da <dataflash_init>
}
    1476:	cf 91       	pop	r28
    1478:	08 95       	ret

0000147a <Backlight_LED>:
  TWI_Stop();
}

void
Backlight_LED (uint8_t led_selector)
{
    147a:	cf 93       	push	r28
    147c:	c8 2f       	mov	r28, r24
  TWI_Start();
    147e:	34 d0       	rcall	.+104    	; 0x14e8 <TWI_Start>
  TWI_Address_RW(0xc4);
    1480:	84 ec       	ldi	r24, 0xC4	; 196
    1482:	4d d0       	rcall	.+154    	; 0x151e <TWI_Address_RW>
  TWI_Write(0x15);
    1484:	85 e1       	ldi	r24, 0x15	; 21
    1486:	68 d0       	rcall	.+208    	; 0x1558 <TWI_Write>
  TWI_Write(led_selector);
    1488:	8c 2f       	mov	r24, r28
    148a:	66 d0       	rcall	.+204    	; 0x1558 <TWI_Write>
  TWI_Stop();
    148c:	82 d0       	rcall	.+260    	; 0x1592 <TWI_Stop>
}
    148e:	cf 91       	pop	r28
    1490:	08 95       	ret

00001492 <SPI_MasterInit>:

void
SPI_MasterInit (void)
{
  /* Check if already initialized */
  if (!(SPI_flag & 1))
    1492:	80 91 1b 02 	lds	r24, 0x021B
    1496:	80 fd       	sbrc	r24, 0
    1498:	0d c0       	rjmp	.+26     	; 0x14b4 <SPI_MasterInit+0x22>
    {
      /* Set MOSI and SCK output */
      DDRB |= (1<<PB5)|(1<<PB7);
    149a:	84 b1       	in	r24, 0x04	; 4
    149c:	80 6a       	ori	r24, 0xA0	; 160
    149e:	84 b9       	out	0x04, r24	; 4
      
      /* Enable SPI, Master */
      SPCR = (1<<SPE)|(1<<MSTR);
    14a0:	80 e5       	ldi	r24, 0x50	; 80
    14a2:	8c bd       	out	0x2c, r24	; 44
      
      /* Set Double SPI Speed Bit, SPI clock will be fck/2 */
      SPSR = (1<<SPI2X);
    14a4:	81 e0       	ldi	r24, 0x01	; 1
    14a6:	8d bd       	out	0x2d, r24	; 45
      
      /* Set SPI Init Flag */
      SPI_flag = 1;
    14a8:	81 e0       	ldi	r24, 0x01	; 1
    14aa:	90 e0       	ldi	r25, 0x00	; 0
    14ac:	90 93 1c 02 	sts	0x021C, r25
    14b0:	80 93 1b 02 	sts	0x021B, r24
    14b4:	08 95       	ret

000014b6 <SPI_MasterTransfer>:

void
SPI_MasterTransfer (unsigned char c)
{
  /* Start transmission */
  SPDR = c;
    14b6:	8e bd       	out	0x2e, r24	; 46
  
  /* Wait for transmission complete */
  while (!(SPSR & (1<<SPIF)));
    14b8:	0d b4       	in	r0, 0x2d	; 45
    14ba:	07 fe       	sbrs	r0, 7
    14bc:	fd cf       	rjmp	.-6      	; 0x14b8 <SPI_MasterTransfer+0x2>
}
    14be:	08 95       	ret

000014c0 <TWI_Init>:

void
TWI_Init (void)
{
  // Port Setup
  DDRC &= ~((1 << PC0)|(1 << PC1));
    14c0:	87 b1       	in	r24, 0x07	; 7
    14c2:	8c 7f       	andi	r24, 0xFC	; 252
    14c4:	87 b9       	out	0x07, r24	; 7
  PORTC |= (1 << PC0)|(1 << PC1);
    14c6:	88 b1       	in	r24, 0x08	; 8
    14c8:	83 60       	ori	r24, 0x03	; 3
    14ca:	88 b9       	out	0x08, r24	; 8
  
  // Setup TWI Speed to 400kHZ (TWPS = 1)
  TWBR = 3;
    14cc:	83 e0       	ldi	r24, 0x03	; 3
    14ce:	80 93 b8 00 	sts	0x00B8, r24
  
  // Using TIMER2 to detect timeout
  TCCR2B = (7 << CS20);
    14d2:	87 e0       	ldi	r24, 0x07	; 7
    14d4:	80 93 b1 00 	sts	0x00B1, r24
  TIMSK2 = (1 << OCIE2A);
    14d8:	82 e0       	ldi	r24, 0x02	; 2
    14da:	80 93 70 00 	sts	0x0070, r24
  
  OCR2A = 125;
    14de:	8d e7       	ldi	r24, 0x7D	; 125
    14e0:	80 93 b3 00 	sts	0x00B3, r24
  
  // Interrupts REQUIRED!
  sei();
    14e4:	78 94       	sei
    14e6:	08 95       	ret

000014e8 <TWI_Start>:
}

int16_t
TWI_Start (void)
{
  twi_timeout = 10;
    14e8:	8a e0       	ldi	r24, 0x0A	; 10
    14ea:	80 93 1d 02 	sts	0x021D, r24
  
  TWCR = (1 << TWINT)|(1 << TWSTA)|(1 << TWEN);
    14ee:	84 ea       	ldi	r24, 0xA4	; 164
    14f0:	80 93 bc 00 	sts	0x00BC, r24
  while ((twi_timeout) && (!(TWCR & (1 << TWINT))));
    14f4:	ec eb       	ldi	r30, 0xBC	; 188
    14f6:	f0 e0       	ldi	r31, 0x00	; 0
    14f8:	80 91 1d 02 	lds	r24, 0x021D
    14fc:	88 23       	and	r24, r24
    14fe:	19 f0       	breq	.+6      	; 0x1506 <TWI_Start+0x1e>
    1500:	80 81       	ld	r24, Z
    1502:	88 23       	and	r24, r24
    1504:	cc f7       	brge	.-14     	; 0x14f8 <TWI_Start+0x10>
  
  if (twi_timeout)
    1506:	80 91 1d 02 	lds	r24, 0x021D
    150a:	88 23       	and	r24, r24
    150c:	29 f0       	breq	.+10     	; 0x1518 <TWI_Start+0x30>
    return (int16_t) (TWSR & 0xf8);
    150e:	80 91 b9 00 	lds	r24, 0x00B9
    1512:	88 7f       	andi	r24, 0xF8	; 248
    1514:	90 e0       	ldi	r25, 0x00	; 0
    1516:	08 95       	ret
  else
    return -1;
    1518:	8f ef       	ldi	r24, 0xFF	; 255
    151a:	9f ef       	ldi	r25, 0xFF	; 255
}
    151c:	08 95       	ret

0000151e <TWI_Address_RW>:

int16_t
TWI_Address_RW (uint8_t address)
{
  twi_timeout = 10;
    151e:	9a e0       	ldi	r25, 0x0A	; 10
    1520:	90 93 1d 02 	sts	0x021D, r25
  
  TWDR = address;
    1524:	80 93 bb 00 	sts	0x00BB, r24
  TWCR = (1 << TWINT)|(1 << TWEN);
    1528:	84 e8       	ldi	r24, 0x84	; 132
    152a:	80 93 bc 00 	sts	0x00BC, r24
  while ((twi_timeout) && (!(TWCR & (1 << TWINT))));
    152e:	ec eb       	ldi	r30, 0xBC	; 188
    1530:	f0 e0       	ldi	r31, 0x00	; 0
    1532:	80 91 1d 02 	lds	r24, 0x021D
    1536:	88 23       	and	r24, r24
    1538:	19 f0       	breq	.+6      	; 0x1540 <TWI_Address_RW+0x22>
    153a:	80 81       	ld	r24, Z
    153c:	88 23       	and	r24, r24
    153e:	cc f7       	brge	.-14     	; 0x1532 <TWI_Address_RW+0x14>
  
  if (twi_timeout)
    1540:	80 91 1d 02 	lds	r24, 0x021D
    1544:	88 23       	and	r24, r24
    1546:	29 f0       	breq	.+10     	; 0x1552 <TWI_Address_RW+0x34>
    return (int16_t) (TWSR & 0xf8);
    1548:	80 91 b9 00 	lds	r24, 0x00B9
    154c:	88 7f       	andi	r24, 0xF8	; 248
    154e:	90 e0       	ldi	r25, 0x00	; 0
    1550:	08 95       	ret
  else
    return -1;
    1552:	8f ef       	ldi	r24, 0xFF	; 255
    1554:	9f ef       	ldi	r25, 0xFF	; 255
}
    1556:	08 95       	ret

00001558 <TWI_Write>:

int16_t
TWI_Write (uint8_t data)
{
  twi_timeout = 10;
    1558:	9a e0       	ldi	r25, 0x0A	; 10
    155a:	90 93 1d 02 	sts	0x021D, r25
  
  TWDR = data;
    155e:	80 93 bb 00 	sts	0x00BB, r24
  TWCR = (1 << TWINT)|(1 << TWEN);
    1562:	84 e8       	ldi	r24, 0x84	; 132
    1564:	80 93 bc 00 	sts	0x00BC, r24
  while ((twi_timeout) && (!(TWCR & (1 << TWINT))));
    1568:	ec eb       	ldi	r30, 0xBC	; 188
    156a:	f0 e0       	ldi	r31, 0x00	; 0
    156c:	80 91 1d 02 	lds	r24, 0x021D
    1570:	88 23       	and	r24, r24
    1572:	19 f0       	breq	.+6      	; 0x157a <TWI_Write+0x22>
    1574:	80 81       	ld	r24, Z
    1576:	88 23       	and	r24, r24
    1578:	cc f7       	brge	.-14     	; 0x156c <TWI_Write+0x14>
  
  if (twi_timeout)
    157a:	80 91 1d 02 	lds	r24, 0x021D
    157e:	88 23       	and	r24, r24
    1580:	29 f0       	breq	.+10     	; 0x158c <TWI_Write+0x34>
    return (int16_t) (TWSR & 0xf8);
    1582:	80 91 b9 00 	lds	r24, 0x00B9
    1586:	88 7f       	andi	r24, 0xF8	; 248
    1588:	90 e0       	ldi	r25, 0x00	; 0
    158a:	08 95       	ret
  else
    return -1;
    158c:	8f ef       	ldi	r24, 0xFF	; 255
    158e:	9f ef       	ldi	r25, 0xFF	; 255
}
    1590:	08 95       	ret

00001592 <TWI_Stop>:

void
TWI_Stop (void)
{
  twi_timeout = 10;
    1592:	8a e0       	ldi	r24, 0x0A	; 10
    1594:	80 93 1d 02 	sts	0x021D, r24
  
  TWCR = (1 << TWINT)|(1 << TWEN)|(1 << TWSTO);
    1598:	84 e9       	ldi	r24, 0x94	; 148
    159a:	80 93 bc 00 	sts	0x00BC, r24
    159e:	08 95       	ret

000015a0 <__vector_9>:
}

// ISR will be called every 8ms to decrease twi_timeout if > 0
ISR (TIMER2_COMPA_vect)
{
    15a0:	1f 92       	push	r1
    15a2:	0f 92       	push	r0
    15a4:	0f b6       	in	r0, 0x3f	; 63
    15a6:	0f 92       	push	r0
    15a8:	11 24       	eor	r1, r1
    15aa:	0b b6       	in	r0, 0x3b	; 59
    15ac:	0f 92       	push	r0
    15ae:	8f 93       	push	r24
    15b0:	ef 93       	push	r30
    15b2:	ff 93       	push	r31
  OCR2A += 125;
    15b4:	e3 eb       	ldi	r30, 0xB3	; 179
    15b6:	f0 e0       	ldi	r31, 0x00	; 0
    15b8:	80 81       	ld	r24, Z
    15ba:	83 58       	subi	r24, 0x83	; 131
    15bc:	80 83       	st	Z, r24

  if (twi_timeout)
    15be:	80 91 1d 02 	lds	r24, 0x021D
    15c2:	88 23       	and	r24, r24
    15c4:	29 f0       	breq	.+10     	; 0x15d0 <__vector_9+0x30>
    twi_timeout--;
    15c6:	80 91 1d 02 	lds	r24, 0x021D
    15ca:	81 50       	subi	r24, 0x01	; 1
    15cc:	80 93 1d 02 	sts	0x021D, r24
}
    15d0:	ff 91       	pop	r31
    15d2:	ef 91       	pop	r30
    15d4:	8f 91       	pop	r24
    15d6:	0f 90       	pop	r0
    15d8:	0b be       	out	0x3b, r0	; 59
    15da:	0f 90       	pop	r0
    15dc:	0f be       	out	0x3f, r0	; 63
    15de:	0f 90       	pop	r0
    15e0:	1f 90       	pop	r1
    15e2:	18 95       	reti

000015e4 <__vector_20>:
uint8_t uart0_tx_frame()
{
	uart_tx_byte(PREAMBLE);
	uart_tx_byte(device_address);
	return 1;
}
    15e4:	1f 92       	push	r1
    15e6:	0f 92       	push	r0
    15e8:	0f b6       	in	r0, 0x3f	; 63
    15ea:	0f 92       	push	r0
    15ec:	11 24       	eor	r1, r1
    15ee:	0b b6       	in	r0, 0x3b	; 59
    15f0:	0f 92       	push	r0
    15f2:	2f 93       	push	r18
    15f4:	8f 93       	push	r24
    15f6:	9f 93       	push	r25
    15f8:	ef 93       	push	r30
    15fa:	ff 93       	push	r31
    15fc:	90 91 c6 00 	lds	r25, 0x00C6
    1600:	9d 30       	cpi	r25, 0x0D	; 13
    1602:	19 f1       	breq	.+70     	; 0x164a <__vector_20+0x66>
    1604:	80 91 29 02 	lds	r24, 0x0229
    1608:	81 30       	cpi	r24, 0x01	; 1
    160a:	19 f4       	brne	.+6      	; 0x1612 <__vector_20+0x2e>
    160c:	90 93 28 02 	sts	0x0228, r25
    1610:	18 c0       	rjmp	.+48     	; 0x1642 <__vector_20+0x5e>
    1612:	2e ef       	ldi	r18, 0xFE	; 254
    1614:	28 0f       	add	r18, r24
    1616:	20 3a       	cpi	r18, 0xA0	; 160
    1618:	80 f4       	brcc	.+32     	; 0x163a <__vector_20+0x56>
    161a:	20 91 28 02 	lds	r18, 0x0228
    161e:	23 30       	cpi	r18, 0x03	; 3
    1620:	61 f4       	brne	.+24     	; 0x163a <__vector_20+0x56>
    1622:	e8 2f       	mov	r30, r24
    1624:	f0 e0       	ldi	r31, 0x00	; 0
    1626:	ee 5c       	subi	r30, 0xCE	; 206
    1628:	f9 4f       	sbci	r31, 0xF9	; 249
    162a:	90 83       	st	Z, r25
    162c:	90 81       	ld	r25, Z
    162e:	20 91 27 02 	lds	r18, 0x0227
    1632:	92 27       	eor	r25, r18
    1634:	90 93 27 02 	sts	0x0227, r25
    1638:	04 c0       	rjmp	.+8      	; 0x1642 <__vector_20+0x5e>
    163a:	82 3a       	cpi	r24, 0xA2	; 162
    163c:	11 f4       	brne	.+4      	; 0x1642 <__vector_20+0x5e>
    163e:	90 93 26 02 	sts	0x0226, r25
    1642:	8f 5f       	subi	r24, 0xFF	; 255
    1644:	80 93 29 02 	sts	0x0229, r24
    1648:	12 c0       	rjmp	.+36     	; 0x166e <__vector_20+0x8a>
    164a:	90 91 27 02 	lds	r25, 0x0227
    164e:	80 91 26 02 	lds	r24, 0x0226
    1652:	98 13       	cpse	r25, r24
    1654:	03 c0       	rjmp	.+6      	; 0x165c <__vector_20+0x78>
    1656:	81 e0       	ldi	r24, 0x01	; 1
    1658:	80 93 2a 02 	sts	0x022A, r24
    165c:	10 92 29 02 	sts	0x0229, r1
    1660:	10 92 28 02 	sts	0x0228, r1
    1664:	8b eb       	ldi	r24, 0xBB	; 187
    1666:	80 93 26 02 	sts	0x0226, r24
    166a:	10 92 27 02 	sts	0x0227, r1
    166e:	ff 91       	pop	r31
    1670:	ef 91       	pop	r30
    1672:	9f 91       	pop	r25
    1674:	8f 91       	pop	r24
    1676:	2f 91       	pop	r18
    1678:	0f 90       	pop	r0
    167a:	0b be       	out	0x3b, r0	; 59
    167c:	0f 90       	pop	r0
    167e:	0f be       	out	0x3f, r0	; 63
    1680:	0f 90       	pop	r0
    1682:	1f 90       	pop	r1
    1684:	18 95       	reti

00001686 <__vector_22>:
    1686:	1f 92       	push	r1
    1688:	0f 92       	push	r0
    168a:	0f b6       	in	r0, 0x3f	; 63
    168c:	0f 92       	push	r0
    168e:	11 24       	eor	r1, r1
    1690:	0b b6       	in	r0, 0x3b	; 59
    1692:	0f 92       	push	r0
    1694:	2f 93       	push	r18
    1696:	8f 93       	push	r24
    1698:	9f 93       	push	r25
    169a:	ef 93       	push	r30
    169c:	ff 93       	push	r31
    169e:	e0 91 25 02 	lds	r30, 0x0225
    16a2:	e0 3a       	cpi	r30, 0xA0	; 160
    16a4:	b0 f4       	brcc	.+44     	; 0x16d2 <__vector_22+0x4c>
    16a6:	f0 e0       	ldi	r31, 0x00	; 0
    16a8:	ea 5f       	subi	r30, 0xFA	; 250
    16aa:	fe 4f       	sbci	r31, 0xFE	; 254
    16ac:	80 81       	ld	r24, Z
    16ae:	80 93 c6 00 	sts	0x00C6, r24
    16b2:	80 91 25 02 	lds	r24, 0x0225
    16b6:	e8 2f       	mov	r30, r24
    16b8:	f0 e0       	ldi	r31, 0x00	; 0
    16ba:	ea 5f       	subi	r30, 0xFA	; 250
    16bc:	fe 4f       	sbci	r31, 0xFE	; 254
    16be:	90 81       	ld	r25, Z
    16c0:	20 91 24 02 	lds	r18, 0x0224
    16c4:	92 27       	eor	r25, r18
    16c6:	90 93 24 02 	sts	0x0224, r25
    16ca:	8f 5f       	subi	r24, 0xFF	; 255
    16cc:	80 93 25 02 	sts	0x0225, r24
    16d0:	1d c0       	rjmp	.+58     	; 0x170c <__vector_22+0x86>
    16d2:	e0 3a       	cpi	r30, 0xA0	; 160
    16d4:	51 f4       	brne	.+20     	; 0x16ea <__vector_22+0x64>
    16d6:	80 91 24 02 	lds	r24, 0x0224
    16da:	80 93 c6 00 	sts	0x00C6, r24
    16de:	80 91 25 02 	lds	r24, 0x0225
    16e2:	8f 5f       	subi	r24, 0xFF	; 255
    16e4:	80 93 25 02 	sts	0x0225, r24
    16e8:	11 c0       	rjmp	.+34     	; 0x170c <__vector_22+0x86>
    16ea:	e1 3a       	cpi	r30, 0xA1	; 161
    16ec:	49 f4       	brne	.+18     	; 0x1700 <__vector_22+0x7a>
    16ee:	8d e0       	ldi	r24, 0x0D	; 13
    16f0:	80 93 c6 00 	sts	0x00C6, r24
    16f4:	80 91 25 02 	lds	r24, 0x0225
    16f8:	8f 5f       	subi	r24, 0xFF	; 255
    16fa:	80 93 25 02 	sts	0x0225, r24
    16fe:	06 c0       	rjmp	.+12     	; 0x170c <__vector_22+0x86>
    1700:	10 92 24 02 	sts	0x0224, r1
    1704:	10 92 25 02 	sts	0x0225, r1
    1708:	10 92 2a 02 	sts	0x022A, r1
    170c:	ff 91       	pop	r31
    170e:	ef 91       	pop	r30
    1710:	9f 91       	pop	r25
    1712:	8f 91       	pop	r24
    1714:	2f 91       	pop	r18
    1716:	0f 90       	pop	r0
    1718:	0b be       	out	0x3b, r0	; 59
    171a:	0f 90       	pop	r0
    171c:	0f be       	out	0x3f, r0	; 63
    171e:	0f 90       	pop	r0
    1720:	1f 90       	pop	r1
    1722:	18 95       	reti

00001724 <__vector_28>:
    1724:	1f 92       	push	r1
    1726:	0f 92       	push	r0
    1728:	0f b6       	in	r0, 0x3f	; 63
    172a:	0f 92       	push	r0
    172c:	11 24       	eor	r1, r1
    172e:	0b b6       	in	r0, 0x3b	; 59
    1730:	0f 92       	push	r0
    1732:	2f 93       	push	r18
    1734:	8f 93       	push	r24
    1736:	9f 93       	push	r25
    1738:	ef 93       	push	r30
    173a:	ff 93       	push	r31
    173c:	90 91 ce 00 	lds	r25, 0x00CE
    1740:	9d 30       	cpi	r25, 0x0D	; 13
    1742:	19 f1       	breq	.+70     	; 0x178a <__vector_28+0x66>
    1744:	80 91 23 02 	lds	r24, 0x0223
    1748:	81 30       	cpi	r24, 0x01	; 1
    174a:	19 f4       	brne	.+6      	; 0x1752 <__vector_28+0x2e>
    174c:	90 93 22 02 	sts	0x0222, r25
    1750:	18 c0       	rjmp	.+48     	; 0x1782 <__vector_28+0x5e>
    1752:	2e ef       	ldi	r18, 0xFE	; 254
    1754:	28 0f       	add	r18, r24
    1756:	20 3a       	cpi	r18, 0xA0	; 160
    1758:	80 f4       	brcc	.+32     	; 0x177a <__vector_28+0x56>
    175a:	20 91 22 02 	lds	r18, 0x0222
    175e:	23 30       	cpi	r18, 0x03	; 3
    1760:	61 f4       	brne	.+24     	; 0x177a <__vector_28+0x56>
    1762:	e8 2f       	mov	r30, r24
    1764:	f0 e0       	ldi	r31, 0x00	; 0
    1766:	ee 5c       	subi	r30, 0xCE	; 206
    1768:	f9 4f       	sbci	r31, 0xF9	; 249
    176a:	90 83       	st	Z, r25
    176c:	90 81       	ld	r25, Z
    176e:	20 91 21 02 	lds	r18, 0x0221
    1772:	92 27       	eor	r25, r18
    1774:	90 93 21 02 	sts	0x0221, r25
    1778:	04 c0       	rjmp	.+8      	; 0x1782 <__vector_28+0x5e>
    177a:	82 3a       	cpi	r24, 0xA2	; 162
    177c:	11 f4       	brne	.+4      	; 0x1782 <__vector_28+0x5e>
    177e:	90 93 20 02 	sts	0x0220, r25
    1782:	8f 5f       	subi	r24, 0xFF	; 255
    1784:	80 93 23 02 	sts	0x0223, r24
    1788:	16 c0       	rjmp	.+44     	; 0x17b6 <__vector_28+0x92>
    178a:	90 91 21 02 	lds	r25, 0x0221
    178e:	80 91 20 02 	lds	r24, 0x0220
    1792:	98 13       	cpse	r25, r24
    1794:	07 c0       	rjmp	.+14     	; 0x17a4 <__vector_28+0x80>
    1796:	80 91 22 02 	lds	r24, 0x0222
    179a:	83 30       	cpi	r24, 0x03	; 3
    179c:	19 f4       	brne	.+6      	; 0x17a4 <__vector_28+0x80>
    179e:	81 e0       	ldi	r24, 0x01	; 1
    17a0:	80 93 2a 02 	sts	0x022A, r24
    17a4:	10 92 23 02 	sts	0x0223, r1
    17a8:	10 92 22 02 	sts	0x0222, r1
    17ac:	8b eb       	ldi	r24, 0xBB	; 187
    17ae:	80 93 20 02 	sts	0x0220, r24
    17b2:	10 92 21 02 	sts	0x0221, r1
    17b6:	ff 91       	pop	r31
    17b8:	ef 91       	pop	r30
    17ba:	9f 91       	pop	r25
    17bc:	8f 91       	pop	r24
    17be:	2f 91       	pop	r18
    17c0:	0f 90       	pop	r0
    17c2:	0b be       	out	0x3b, r0	; 59
    17c4:	0f 90       	pop	r0
    17c6:	0f be       	out	0x3f, r0	; 63
    17c8:	0f 90       	pop	r0
    17ca:	1f 90       	pop	r1
    17cc:	18 95       	reti

000017ce <__vector_30>:
    17ce:	1f 92       	push	r1
    17d0:	0f 92       	push	r0
    17d2:	0f b6       	in	r0, 0x3f	; 63
    17d4:	0f 92       	push	r0
    17d6:	11 24       	eor	r1, r1
    17d8:	0b b6       	in	r0, 0x3b	; 59
    17da:	0f 92       	push	r0
    17dc:	2f 93       	push	r18
    17de:	8f 93       	push	r24
    17e0:	9f 93       	push	r25
    17e2:	ef 93       	push	r30
    17e4:	ff 93       	push	r31
    17e6:	e0 91 1f 02 	lds	r30, 0x021F
    17ea:	e0 3a       	cpi	r30, 0xA0	; 160
    17ec:	b0 f4       	brcc	.+44     	; 0x181a <__vector_30+0x4c>
    17ee:	f0 e0       	ldi	r31, 0x00	; 0
    17f0:	ea 5f       	subi	r30, 0xFA	; 250
    17f2:	fe 4f       	sbci	r31, 0xFE	; 254
    17f4:	80 81       	ld	r24, Z
    17f6:	80 93 ce 00 	sts	0x00CE, r24
    17fa:	80 91 1f 02 	lds	r24, 0x021F
    17fe:	e8 2f       	mov	r30, r24
    1800:	f0 e0       	ldi	r31, 0x00	; 0
    1802:	ea 5f       	subi	r30, 0xFA	; 250
    1804:	fe 4f       	sbci	r31, 0xFE	; 254
    1806:	90 81       	ld	r25, Z
    1808:	20 91 1e 02 	lds	r18, 0x021E
    180c:	92 27       	eor	r25, r18
    180e:	90 93 1e 02 	sts	0x021E, r25
    1812:	8f 5f       	subi	r24, 0xFF	; 255
    1814:	80 93 1f 02 	sts	0x021F, r24
    1818:	1d c0       	rjmp	.+58     	; 0x1854 <__vector_30+0x86>
    181a:	e0 3a       	cpi	r30, 0xA0	; 160
    181c:	51 f4       	brne	.+20     	; 0x1832 <__vector_30+0x64>
    181e:	80 91 1e 02 	lds	r24, 0x021E
    1822:	80 93 ce 00 	sts	0x00CE, r24
    1826:	80 91 1f 02 	lds	r24, 0x021F
    182a:	8f 5f       	subi	r24, 0xFF	; 255
    182c:	80 93 1f 02 	sts	0x021F, r24
    1830:	11 c0       	rjmp	.+34     	; 0x1854 <__vector_30+0x86>
    1832:	e1 3a       	cpi	r30, 0xA1	; 161
    1834:	49 f4       	brne	.+18     	; 0x1848 <__vector_30+0x7a>
    1836:	8d e0       	ldi	r24, 0x0D	; 13
    1838:	80 93 ce 00 	sts	0x00CE, r24
    183c:	80 91 1f 02 	lds	r24, 0x021F
    1840:	8f 5f       	subi	r24, 0xFF	; 255
    1842:	80 93 1f 02 	sts	0x021F, r24
    1846:	06 c0       	rjmp	.+12     	; 0x1854 <__vector_30+0x86>
    1848:	10 92 1e 02 	sts	0x021E, r1
    184c:	10 92 1f 02 	sts	0x021F, r1
    1850:	10 92 2a 02 	sts	0x022A, r1
    1854:	ff 91       	pop	r31
    1856:	ef 91       	pop	r30
    1858:	9f 91       	pop	r25
    185a:	8f 91       	pop	r24
    185c:	2f 91       	pop	r18
    185e:	0f 90       	pop	r0
    1860:	0b be       	out	0x3b, r0	; 59
    1862:	0f 90       	pop	r0
    1864:	0f be       	out	0x3f, r0	; 63
    1866:	0f 90       	pop	r0
    1868:	1f 90       	pop	r1
    186a:	18 95       	reti

0000186c <uart_init1>:
    186c:	e8 ec       	ldi	r30, 0xC8	; 200
    186e:	f0 e0       	ldi	r31, 0x00	; 0
    1870:	80 81       	ld	r24, Z
    1872:	80 83       	st	Z, r24
    1874:	88 ed       	ldi	r24, 0xD8	; 216
    1876:	80 93 c9 00 	sts	0x00C9, r24
    187a:	86 e0       	ldi	r24, 0x06	; 6
    187c:	80 93 ca 00 	sts	0x00CA, r24
    1880:	10 92 cd 00 	sts	0x00CD, r1
    1884:	81 e0       	ldi	r24, 0x01	; 1
    1886:	80 93 cc 00 	sts	0x00CC, r24
    188a:	08 95       	ret

0000188c <uart1_tx_byte>:
	}
}

void uart1_tx_byte(unsigned char c)
{
	while (!(UCSR1A & (1<<UDRE1)))  /* warten bis Senden moeglich */
    188c:	e8 ec       	ldi	r30, 0xC8	; 200
    188e:	f0 e0       	ldi	r31, 0x00	; 0
    1890:	90 81       	ld	r25, Z
    1892:	95 ff       	sbrs	r25, 5
    1894:	fd cf       	rjmp	.-6      	; 0x1890 <uart1_tx_byte+0x4>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1896:	f8 94       	cli
	{
	}
	ATOMIC_BLOCK(ATOMIC_FORCEON)
	{
		UDR1 = c;
    1898:	80 93 ce 00 	sts	0x00CE, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    189c:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    189e:	08 95       	ret

000018a0 <uart1_tx_frame>:
}


uint8_t uart1_tx_frame()
{
	uart1_tx_byte(PREAMBLE);
    18a0:	8a ea       	ldi	r24, 0xAA	; 170
    18a2:	f4 df       	rcall	.-24     	; 0x188c <uart1_tx_byte>
	uart1_tx_byte(device_address);
    18a4:	83 e0       	ldi	r24, 0x03	; 3
    18a6:	f2 df       	rcall	.-28     	; 0x188c <uart1_tx_byte>
	return 1;
}
    18a8:	81 e0       	ldi	r24, 0x01	; 1
    18aa:	08 95       	ret

000018ac <__divsf3>:
    18ac:	0c d0       	rcall	.+24     	; 0x18c6 <__divsf3x>
    18ae:	e6 c0       	rjmp	.+460    	; 0x1a7c <__fp_round>
    18b0:	de d0       	rcall	.+444    	; 0x1a6e <__fp_pscB>
    18b2:	40 f0       	brcs	.+16     	; 0x18c4 <__divsf3+0x18>
    18b4:	d5 d0       	rcall	.+426    	; 0x1a60 <__fp_pscA>
    18b6:	30 f0       	brcs	.+12     	; 0x18c4 <__divsf3+0x18>
    18b8:	21 f4       	brne	.+8      	; 0x18c2 <__divsf3+0x16>
    18ba:	5f 3f       	cpi	r21, 0xFF	; 255
    18bc:	19 f0       	breq	.+6      	; 0x18c4 <__divsf3+0x18>
    18be:	c7 c0       	rjmp	.+398    	; 0x1a4e <__fp_inf>
    18c0:	51 11       	cpse	r21, r1
    18c2:	10 c1       	rjmp	.+544    	; 0x1ae4 <__fp_szero>
    18c4:	ca c0       	rjmp	.+404    	; 0x1a5a <__fp_nan>

000018c6 <__divsf3x>:
    18c6:	eb d0       	rcall	.+470    	; 0x1a9e <__fp_split3>
    18c8:	98 f3       	brcs	.-26     	; 0x18b0 <__divsf3+0x4>

000018ca <__divsf3_pse>:
    18ca:	99 23       	and	r25, r25
    18cc:	c9 f3       	breq	.-14     	; 0x18c0 <__divsf3+0x14>
    18ce:	55 23       	and	r21, r21
    18d0:	b1 f3       	breq	.-20     	; 0x18be <__divsf3+0x12>
    18d2:	95 1b       	sub	r25, r21
    18d4:	55 0b       	sbc	r21, r21
    18d6:	bb 27       	eor	r27, r27
    18d8:	aa 27       	eor	r26, r26
    18da:	62 17       	cp	r22, r18
    18dc:	73 07       	cpc	r23, r19
    18de:	84 07       	cpc	r24, r20
    18e0:	38 f0       	brcs	.+14     	; 0x18f0 <__divsf3_pse+0x26>
    18e2:	9f 5f       	subi	r25, 0xFF	; 255
    18e4:	5f 4f       	sbci	r21, 0xFF	; 255
    18e6:	22 0f       	add	r18, r18
    18e8:	33 1f       	adc	r19, r19
    18ea:	44 1f       	adc	r20, r20
    18ec:	aa 1f       	adc	r26, r26
    18ee:	a9 f3       	breq	.-22     	; 0x18da <__divsf3_pse+0x10>
    18f0:	33 d0       	rcall	.+102    	; 0x1958 <__divsf3_pse+0x8e>
    18f2:	0e 2e       	mov	r0, r30
    18f4:	3a f0       	brmi	.+14     	; 0x1904 <__divsf3_pse+0x3a>
    18f6:	e0 e8       	ldi	r30, 0x80	; 128
    18f8:	30 d0       	rcall	.+96     	; 0x195a <__divsf3_pse+0x90>
    18fa:	91 50       	subi	r25, 0x01	; 1
    18fc:	50 40       	sbci	r21, 0x00	; 0
    18fe:	e6 95       	lsr	r30
    1900:	00 1c       	adc	r0, r0
    1902:	ca f7       	brpl	.-14     	; 0x18f6 <__divsf3_pse+0x2c>
    1904:	29 d0       	rcall	.+82     	; 0x1958 <__divsf3_pse+0x8e>
    1906:	fe 2f       	mov	r31, r30
    1908:	27 d0       	rcall	.+78     	; 0x1958 <__divsf3_pse+0x8e>
    190a:	66 0f       	add	r22, r22
    190c:	77 1f       	adc	r23, r23
    190e:	88 1f       	adc	r24, r24
    1910:	bb 1f       	adc	r27, r27
    1912:	26 17       	cp	r18, r22
    1914:	37 07       	cpc	r19, r23
    1916:	48 07       	cpc	r20, r24
    1918:	ab 07       	cpc	r26, r27
    191a:	b0 e8       	ldi	r27, 0x80	; 128
    191c:	09 f0       	breq	.+2      	; 0x1920 <__divsf3_pse+0x56>
    191e:	bb 0b       	sbc	r27, r27
    1920:	80 2d       	mov	r24, r0
    1922:	bf 01       	movw	r22, r30
    1924:	ff 27       	eor	r31, r31
    1926:	93 58       	subi	r25, 0x83	; 131
    1928:	5f 4f       	sbci	r21, 0xFF	; 255
    192a:	2a f0       	brmi	.+10     	; 0x1936 <__divsf3_pse+0x6c>
    192c:	9e 3f       	cpi	r25, 0xFE	; 254
    192e:	51 05       	cpc	r21, r1
    1930:	68 f0       	brcs	.+26     	; 0x194c <__divsf3_pse+0x82>
    1932:	8d c0       	rjmp	.+282    	; 0x1a4e <__fp_inf>
    1934:	d7 c0       	rjmp	.+430    	; 0x1ae4 <__fp_szero>
    1936:	5f 3f       	cpi	r21, 0xFF	; 255
    1938:	ec f3       	brlt	.-6      	; 0x1934 <__divsf3_pse+0x6a>
    193a:	98 3e       	cpi	r25, 0xE8	; 232
    193c:	dc f3       	brlt	.-10     	; 0x1934 <__divsf3_pse+0x6a>
    193e:	86 95       	lsr	r24
    1940:	77 95       	ror	r23
    1942:	67 95       	ror	r22
    1944:	b7 95       	ror	r27
    1946:	f7 95       	ror	r31
    1948:	9f 5f       	subi	r25, 0xFF	; 255
    194a:	c9 f7       	brne	.-14     	; 0x193e <__divsf3_pse+0x74>
    194c:	88 0f       	add	r24, r24
    194e:	91 1d       	adc	r25, r1
    1950:	96 95       	lsr	r25
    1952:	87 95       	ror	r24
    1954:	97 f9       	bld	r25, 7
    1956:	08 95       	ret
    1958:	e1 e0       	ldi	r30, 0x01	; 1
    195a:	66 0f       	add	r22, r22
    195c:	77 1f       	adc	r23, r23
    195e:	88 1f       	adc	r24, r24
    1960:	bb 1f       	adc	r27, r27
    1962:	62 17       	cp	r22, r18
    1964:	73 07       	cpc	r23, r19
    1966:	84 07       	cpc	r24, r20
    1968:	ba 07       	cpc	r27, r26
    196a:	20 f0       	brcs	.+8      	; 0x1974 <__divsf3_pse+0xaa>
    196c:	62 1b       	sub	r22, r18
    196e:	73 0b       	sbc	r23, r19
    1970:	84 0b       	sbc	r24, r20
    1972:	ba 0b       	sbc	r27, r26
    1974:	ee 1f       	adc	r30, r30
    1976:	88 f7       	brcc	.-30     	; 0x195a <__divsf3_pse+0x90>
    1978:	e0 95       	com	r30
    197a:	08 95       	ret

0000197c <__fixunssfsi>:
    197c:	98 d0       	rcall	.+304    	; 0x1aae <__fp_splitA>
    197e:	88 f0       	brcs	.+34     	; 0x19a2 <__fixunssfsi+0x26>
    1980:	9f 57       	subi	r25, 0x7F	; 127
    1982:	90 f0       	brcs	.+36     	; 0x19a8 <__fixunssfsi+0x2c>
    1984:	b9 2f       	mov	r27, r25
    1986:	99 27       	eor	r25, r25
    1988:	b7 51       	subi	r27, 0x17	; 23
    198a:	a0 f0       	brcs	.+40     	; 0x19b4 <__fixunssfsi+0x38>
    198c:	d1 f0       	breq	.+52     	; 0x19c2 <__fixunssfsi+0x46>
    198e:	66 0f       	add	r22, r22
    1990:	77 1f       	adc	r23, r23
    1992:	88 1f       	adc	r24, r24
    1994:	99 1f       	adc	r25, r25
    1996:	1a f0       	brmi	.+6      	; 0x199e <__fixunssfsi+0x22>
    1998:	ba 95       	dec	r27
    199a:	c9 f7       	brne	.-14     	; 0x198e <__fixunssfsi+0x12>
    199c:	12 c0       	rjmp	.+36     	; 0x19c2 <__fixunssfsi+0x46>
    199e:	b1 30       	cpi	r27, 0x01	; 1
    19a0:	81 f0       	breq	.+32     	; 0x19c2 <__fixunssfsi+0x46>
    19a2:	9f d0       	rcall	.+318    	; 0x1ae2 <__fp_zero>
    19a4:	b1 e0       	ldi	r27, 0x01	; 1
    19a6:	08 95       	ret
    19a8:	9c c0       	rjmp	.+312    	; 0x1ae2 <__fp_zero>
    19aa:	67 2f       	mov	r22, r23
    19ac:	78 2f       	mov	r23, r24
    19ae:	88 27       	eor	r24, r24
    19b0:	b8 5f       	subi	r27, 0xF8	; 248
    19b2:	39 f0       	breq	.+14     	; 0x19c2 <__fixunssfsi+0x46>
    19b4:	b9 3f       	cpi	r27, 0xF9	; 249
    19b6:	cc f3       	brlt	.-14     	; 0x19aa <__fixunssfsi+0x2e>
    19b8:	86 95       	lsr	r24
    19ba:	77 95       	ror	r23
    19bc:	67 95       	ror	r22
    19be:	b3 95       	inc	r27
    19c0:	d9 f7       	brne	.-10     	; 0x19b8 <__fixunssfsi+0x3c>
    19c2:	3e f4       	brtc	.+14     	; 0x19d2 <__fixunssfsi+0x56>
    19c4:	90 95       	com	r25
    19c6:	80 95       	com	r24
    19c8:	70 95       	com	r23
    19ca:	61 95       	neg	r22
    19cc:	7f 4f       	sbci	r23, 0xFF	; 255
    19ce:	8f 4f       	sbci	r24, 0xFF	; 255
    19d0:	9f 4f       	sbci	r25, 0xFF	; 255
    19d2:	08 95       	ret

000019d4 <__floatunsisf>:
    19d4:	e8 94       	clt
    19d6:	09 c0       	rjmp	.+18     	; 0x19ea <__floatsisf+0x12>

000019d8 <__floatsisf>:
    19d8:	97 fb       	bst	r25, 7
    19da:	3e f4       	brtc	.+14     	; 0x19ea <__floatsisf+0x12>
    19dc:	90 95       	com	r25
    19de:	80 95       	com	r24
    19e0:	70 95       	com	r23
    19e2:	61 95       	neg	r22
    19e4:	7f 4f       	sbci	r23, 0xFF	; 255
    19e6:	8f 4f       	sbci	r24, 0xFF	; 255
    19e8:	9f 4f       	sbci	r25, 0xFF	; 255
    19ea:	99 23       	and	r25, r25
    19ec:	a9 f0       	breq	.+42     	; 0x1a18 <__floatsisf+0x40>
    19ee:	f9 2f       	mov	r31, r25
    19f0:	96 e9       	ldi	r25, 0x96	; 150
    19f2:	bb 27       	eor	r27, r27
    19f4:	93 95       	inc	r25
    19f6:	f6 95       	lsr	r31
    19f8:	87 95       	ror	r24
    19fa:	77 95       	ror	r23
    19fc:	67 95       	ror	r22
    19fe:	b7 95       	ror	r27
    1a00:	f1 11       	cpse	r31, r1
    1a02:	f8 cf       	rjmp	.-16     	; 0x19f4 <__floatsisf+0x1c>
    1a04:	fa f4       	brpl	.+62     	; 0x1a44 <__floatsisf+0x6c>
    1a06:	bb 0f       	add	r27, r27
    1a08:	11 f4       	brne	.+4      	; 0x1a0e <__floatsisf+0x36>
    1a0a:	60 ff       	sbrs	r22, 0
    1a0c:	1b c0       	rjmp	.+54     	; 0x1a44 <__floatsisf+0x6c>
    1a0e:	6f 5f       	subi	r22, 0xFF	; 255
    1a10:	7f 4f       	sbci	r23, 0xFF	; 255
    1a12:	8f 4f       	sbci	r24, 0xFF	; 255
    1a14:	9f 4f       	sbci	r25, 0xFF	; 255
    1a16:	16 c0       	rjmp	.+44     	; 0x1a44 <__floatsisf+0x6c>
    1a18:	88 23       	and	r24, r24
    1a1a:	11 f0       	breq	.+4      	; 0x1a20 <__floatsisf+0x48>
    1a1c:	96 e9       	ldi	r25, 0x96	; 150
    1a1e:	11 c0       	rjmp	.+34     	; 0x1a42 <__floatsisf+0x6a>
    1a20:	77 23       	and	r23, r23
    1a22:	21 f0       	breq	.+8      	; 0x1a2c <__floatsisf+0x54>
    1a24:	9e e8       	ldi	r25, 0x8E	; 142
    1a26:	87 2f       	mov	r24, r23
    1a28:	76 2f       	mov	r23, r22
    1a2a:	05 c0       	rjmp	.+10     	; 0x1a36 <__floatsisf+0x5e>
    1a2c:	66 23       	and	r22, r22
    1a2e:	71 f0       	breq	.+28     	; 0x1a4c <__floatsisf+0x74>
    1a30:	96 e8       	ldi	r25, 0x86	; 134
    1a32:	86 2f       	mov	r24, r22
    1a34:	70 e0       	ldi	r23, 0x00	; 0
    1a36:	60 e0       	ldi	r22, 0x00	; 0
    1a38:	2a f0       	brmi	.+10     	; 0x1a44 <__floatsisf+0x6c>
    1a3a:	9a 95       	dec	r25
    1a3c:	66 0f       	add	r22, r22
    1a3e:	77 1f       	adc	r23, r23
    1a40:	88 1f       	adc	r24, r24
    1a42:	da f7       	brpl	.-10     	; 0x1a3a <__floatsisf+0x62>
    1a44:	88 0f       	add	r24, r24
    1a46:	96 95       	lsr	r25
    1a48:	87 95       	ror	r24
    1a4a:	97 f9       	bld	r25, 7
    1a4c:	08 95       	ret

00001a4e <__fp_inf>:
    1a4e:	97 f9       	bld	r25, 7
    1a50:	9f 67       	ori	r25, 0x7F	; 127
    1a52:	80 e8       	ldi	r24, 0x80	; 128
    1a54:	70 e0       	ldi	r23, 0x00	; 0
    1a56:	60 e0       	ldi	r22, 0x00	; 0
    1a58:	08 95       	ret

00001a5a <__fp_nan>:
    1a5a:	9f ef       	ldi	r25, 0xFF	; 255
    1a5c:	80 ec       	ldi	r24, 0xC0	; 192
    1a5e:	08 95       	ret

00001a60 <__fp_pscA>:
    1a60:	00 24       	eor	r0, r0
    1a62:	0a 94       	dec	r0
    1a64:	16 16       	cp	r1, r22
    1a66:	17 06       	cpc	r1, r23
    1a68:	18 06       	cpc	r1, r24
    1a6a:	09 06       	cpc	r0, r25
    1a6c:	08 95       	ret

00001a6e <__fp_pscB>:
    1a6e:	00 24       	eor	r0, r0
    1a70:	0a 94       	dec	r0
    1a72:	12 16       	cp	r1, r18
    1a74:	13 06       	cpc	r1, r19
    1a76:	14 06       	cpc	r1, r20
    1a78:	05 06       	cpc	r0, r21
    1a7a:	08 95       	ret

00001a7c <__fp_round>:
    1a7c:	09 2e       	mov	r0, r25
    1a7e:	03 94       	inc	r0
    1a80:	00 0c       	add	r0, r0
    1a82:	11 f4       	brne	.+4      	; 0x1a88 <__fp_round+0xc>
    1a84:	88 23       	and	r24, r24
    1a86:	52 f0       	brmi	.+20     	; 0x1a9c <__fp_round+0x20>
    1a88:	bb 0f       	add	r27, r27
    1a8a:	40 f4       	brcc	.+16     	; 0x1a9c <__fp_round+0x20>
    1a8c:	bf 2b       	or	r27, r31
    1a8e:	11 f4       	brne	.+4      	; 0x1a94 <__fp_round+0x18>
    1a90:	60 ff       	sbrs	r22, 0
    1a92:	04 c0       	rjmp	.+8      	; 0x1a9c <__fp_round+0x20>
    1a94:	6f 5f       	subi	r22, 0xFF	; 255
    1a96:	7f 4f       	sbci	r23, 0xFF	; 255
    1a98:	8f 4f       	sbci	r24, 0xFF	; 255
    1a9a:	9f 4f       	sbci	r25, 0xFF	; 255
    1a9c:	08 95       	ret

00001a9e <__fp_split3>:
    1a9e:	57 fd       	sbrc	r21, 7
    1aa0:	90 58       	subi	r25, 0x80	; 128
    1aa2:	44 0f       	add	r20, r20
    1aa4:	55 1f       	adc	r21, r21
    1aa6:	59 f0       	breq	.+22     	; 0x1abe <__fp_splitA+0x10>
    1aa8:	5f 3f       	cpi	r21, 0xFF	; 255
    1aaa:	71 f0       	breq	.+28     	; 0x1ac8 <__fp_splitA+0x1a>
    1aac:	47 95       	ror	r20

00001aae <__fp_splitA>:
    1aae:	88 0f       	add	r24, r24
    1ab0:	97 fb       	bst	r25, 7
    1ab2:	99 1f       	adc	r25, r25
    1ab4:	61 f0       	breq	.+24     	; 0x1ace <__fp_splitA+0x20>
    1ab6:	9f 3f       	cpi	r25, 0xFF	; 255
    1ab8:	79 f0       	breq	.+30     	; 0x1ad8 <__fp_splitA+0x2a>
    1aba:	87 95       	ror	r24
    1abc:	08 95       	ret
    1abe:	12 16       	cp	r1, r18
    1ac0:	13 06       	cpc	r1, r19
    1ac2:	14 06       	cpc	r1, r20
    1ac4:	55 1f       	adc	r21, r21
    1ac6:	f2 cf       	rjmp	.-28     	; 0x1aac <__fp_split3+0xe>
    1ac8:	46 95       	lsr	r20
    1aca:	f1 df       	rcall	.-30     	; 0x1aae <__fp_splitA>
    1acc:	08 c0       	rjmp	.+16     	; 0x1ade <__fp_splitA+0x30>
    1ace:	16 16       	cp	r1, r22
    1ad0:	17 06       	cpc	r1, r23
    1ad2:	18 06       	cpc	r1, r24
    1ad4:	99 1f       	adc	r25, r25
    1ad6:	f1 cf       	rjmp	.-30     	; 0x1aba <__fp_splitA+0xc>
    1ad8:	86 95       	lsr	r24
    1ada:	71 05       	cpc	r23, r1
    1adc:	61 05       	cpc	r22, r1
    1ade:	08 94       	sec
    1ae0:	08 95       	ret

00001ae2 <__fp_zero>:
    1ae2:	e8 94       	clt

00001ae4 <__fp_szero>:
    1ae4:	bb 27       	eor	r27, r27
    1ae6:	66 27       	eor	r22, r22
    1ae8:	77 27       	eor	r23, r23
    1aea:	cb 01       	movw	r24, r22
    1aec:	97 f9       	bld	r25, 7
    1aee:	08 95       	ret

00001af0 <__mulsf3>:
    1af0:	0b d0       	rcall	.+22     	; 0x1b08 <__mulsf3x>
    1af2:	c4 cf       	rjmp	.-120    	; 0x1a7c <__fp_round>
    1af4:	b5 df       	rcall	.-150    	; 0x1a60 <__fp_pscA>
    1af6:	28 f0       	brcs	.+10     	; 0x1b02 <__mulsf3+0x12>
    1af8:	ba df       	rcall	.-140    	; 0x1a6e <__fp_pscB>
    1afa:	18 f0       	brcs	.+6      	; 0x1b02 <__mulsf3+0x12>
    1afc:	95 23       	and	r25, r21
    1afe:	09 f0       	breq	.+2      	; 0x1b02 <__mulsf3+0x12>
    1b00:	a6 cf       	rjmp	.-180    	; 0x1a4e <__fp_inf>
    1b02:	ab cf       	rjmp	.-170    	; 0x1a5a <__fp_nan>
    1b04:	11 24       	eor	r1, r1
    1b06:	ee cf       	rjmp	.-36     	; 0x1ae4 <__fp_szero>

00001b08 <__mulsf3x>:
    1b08:	ca df       	rcall	.-108    	; 0x1a9e <__fp_split3>
    1b0a:	a0 f3       	brcs	.-24     	; 0x1af4 <__mulsf3+0x4>

00001b0c <__mulsf3_pse>:
    1b0c:	95 9f       	mul	r25, r21
    1b0e:	d1 f3       	breq	.-12     	; 0x1b04 <__mulsf3+0x14>
    1b10:	95 0f       	add	r25, r21
    1b12:	50 e0       	ldi	r21, 0x00	; 0
    1b14:	55 1f       	adc	r21, r21
    1b16:	62 9f       	mul	r22, r18
    1b18:	f0 01       	movw	r30, r0
    1b1a:	72 9f       	mul	r23, r18
    1b1c:	bb 27       	eor	r27, r27
    1b1e:	f0 0d       	add	r31, r0
    1b20:	b1 1d       	adc	r27, r1
    1b22:	63 9f       	mul	r22, r19
    1b24:	aa 27       	eor	r26, r26
    1b26:	f0 0d       	add	r31, r0
    1b28:	b1 1d       	adc	r27, r1
    1b2a:	aa 1f       	adc	r26, r26
    1b2c:	64 9f       	mul	r22, r20
    1b2e:	66 27       	eor	r22, r22
    1b30:	b0 0d       	add	r27, r0
    1b32:	a1 1d       	adc	r26, r1
    1b34:	66 1f       	adc	r22, r22
    1b36:	82 9f       	mul	r24, r18
    1b38:	22 27       	eor	r18, r18
    1b3a:	b0 0d       	add	r27, r0
    1b3c:	a1 1d       	adc	r26, r1
    1b3e:	62 1f       	adc	r22, r18
    1b40:	73 9f       	mul	r23, r19
    1b42:	b0 0d       	add	r27, r0
    1b44:	a1 1d       	adc	r26, r1
    1b46:	62 1f       	adc	r22, r18
    1b48:	83 9f       	mul	r24, r19
    1b4a:	a0 0d       	add	r26, r0
    1b4c:	61 1d       	adc	r22, r1
    1b4e:	22 1f       	adc	r18, r18
    1b50:	74 9f       	mul	r23, r20
    1b52:	33 27       	eor	r19, r19
    1b54:	a0 0d       	add	r26, r0
    1b56:	61 1d       	adc	r22, r1
    1b58:	23 1f       	adc	r18, r19
    1b5a:	84 9f       	mul	r24, r20
    1b5c:	60 0d       	add	r22, r0
    1b5e:	21 1d       	adc	r18, r1
    1b60:	82 2f       	mov	r24, r18
    1b62:	76 2f       	mov	r23, r22
    1b64:	6a 2f       	mov	r22, r26
    1b66:	11 24       	eor	r1, r1
    1b68:	9f 57       	subi	r25, 0x7F	; 127
    1b6a:	50 40       	sbci	r21, 0x00	; 0
    1b6c:	8a f0       	brmi	.+34     	; 0x1b90 <__mulsf3_pse+0x84>
    1b6e:	e1 f0       	breq	.+56     	; 0x1ba8 <__mulsf3_pse+0x9c>
    1b70:	88 23       	and	r24, r24
    1b72:	4a f0       	brmi	.+18     	; 0x1b86 <__mulsf3_pse+0x7a>
    1b74:	ee 0f       	add	r30, r30
    1b76:	ff 1f       	adc	r31, r31
    1b78:	bb 1f       	adc	r27, r27
    1b7a:	66 1f       	adc	r22, r22
    1b7c:	77 1f       	adc	r23, r23
    1b7e:	88 1f       	adc	r24, r24
    1b80:	91 50       	subi	r25, 0x01	; 1
    1b82:	50 40       	sbci	r21, 0x00	; 0
    1b84:	a9 f7       	brne	.-22     	; 0x1b70 <__mulsf3_pse+0x64>
    1b86:	9e 3f       	cpi	r25, 0xFE	; 254
    1b88:	51 05       	cpc	r21, r1
    1b8a:	70 f0       	brcs	.+28     	; 0x1ba8 <__mulsf3_pse+0x9c>
    1b8c:	60 cf       	rjmp	.-320    	; 0x1a4e <__fp_inf>
    1b8e:	aa cf       	rjmp	.-172    	; 0x1ae4 <__fp_szero>
    1b90:	5f 3f       	cpi	r21, 0xFF	; 255
    1b92:	ec f3       	brlt	.-6      	; 0x1b8e <__mulsf3_pse+0x82>
    1b94:	98 3e       	cpi	r25, 0xE8	; 232
    1b96:	dc f3       	brlt	.-10     	; 0x1b8e <__mulsf3_pse+0x82>
    1b98:	86 95       	lsr	r24
    1b9a:	77 95       	ror	r23
    1b9c:	67 95       	ror	r22
    1b9e:	b7 95       	ror	r27
    1ba0:	f7 95       	ror	r31
    1ba2:	e7 95       	ror	r30
    1ba4:	9f 5f       	subi	r25, 0xFF	; 255
    1ba6:	c1 f7       	brne	.-16     	; 0x1b98 <__mulsf3_pse+0x8c>
    1ba8:	fe 2b       	or	r31, r30
    1baa:	88 0f       	add	r24, r24
    1bac:	91 1d       	adc	r25, r1
    1bae:	96 95       	lsr	r25
    1bb0:	87 95       	ror	r24
    1bb2:	97 f9       	bld	r25, 7
    1bb4:	08 95       	ret

00001bb6 <__umulhisi3>:
    1bb6:	a2 9f       	mul	r26, r18
    1bb8:	b0 01       	movw	r22, r0
    1bba:	b3 9f       	mul	r27, r19
    1bbc:	c0 01       	movw	r24, r0
    1bbe:	a3 9f       	mul	r26, r19
    1bc0:	70 0d       	add	r23, r0
    1bc2:	81 1d       	adc	r24, r1
    1bc4:	11 24       	eor	r1, r1
    1bc6:	91 1d       	adc	r25, r1
    1bc8:	b2 9f       	mul	r27, r18
    1bca:	70 0d       	add	r23, r0
    1bcc:	81 1d       	adc	r24, r1
    1bce:	11 24       	eor	r1, r1
    1bd0:	91 1d       	adc	r25, r1
    1bd2:	08 95       	ret

00001bd4 <__itoa_ncheck>:
    1bd4:	bb 27       	eor	r27, r27
    1bd6:	4a 30       	cpi	r20, 0x0A	; 10
    1bd8:	31 f4       	brne	.+12     	; 0x1be6 <__itoa_ncheck+0x12>
    1bda:	99 23       	and	r25, r25
    1bdc:	22 f4       	brpl	.+8      	; 0x1be6 <__itoa_ncheck+0x12>
    1bde:	bd e2       	ldi	r27, 0x2D	; 45
    1be0:	90 95       	com	r25
    1be2:	81 95       	neg	r24
    1be4:	9f 4f       	sbci	r25, 0xFF	; 255
    1be6:	01 c0       	rjmp	.+2      	; 0x1bea <__utoa_common>

00001be8 <__utoa_ncheck>:
    1be8:	bb 27       	eor	r27, r27

00001bea <__utoa_common>:
    1bea:	fb 01       	movw	r30, r22
    1bec:	55 27       	eor	r21, r21
    1bee:	aa 27       	eor	r26, r26
    1bf0:	88 0f       	add	r24, r24
    1bf2:	99 1f       	adc	r25, r25
    1bf4:	aa 1f       	adc	r26, r26
    1bf6:	a4 17       	cp	r26, r20
    1bf8:	10 f0       	brcs	.+4      	; 0x1bfe <__utoa_common+0x14>
    1bfa:	a4 1b       	sub	r26, r20
    1bfc:	83 95       	inc	r24
    1bfe:	50 51       	subi	r21, 0x10	; 16
    1c00:	b9 f7       	brne	.-18     	; 0x1bf0 <__utoa_common+0x6>
    1c02:	a0 5d       	subi	r26, 0xD0	; 208
    1c04:	aa 33       	cpi	r26, 0x3A	; 58
    1c06:	08 f0       	brcs	.+2      	; 0x1c0a <__utoa_common+0x20>
    1c08:	a9 5d       	subi	r26, 0xD9	; 217
    1c0a:	a1 93       	st	Z+, r26
    1c0c:	00 97       	sbiw	r24, 0x00	; 0
    1c0e:	79 f7       	brne	.-34     	; 0x1bee <__utoa_common+0x4>
    1c10:	b1 11       	cpse	r27, r1
    1c12:	b1 93       	st	Z+, r27
    1c14:	11 92       	st	Z+, r1
    1c16:	cb 01       	movw	r24, r22
    1c18:	00 c0       	rjmp	.+0      	; 0x1c1a <strrev>

00001c1a <strrev>:
    1c1a:	dc 01       	movw	r26, r24
    1c1c:	fc 01       	movw	r30, r24
    1c1e:	67 2f       	mov	r22, r23
    1c20:	71 91       	ld	r23, Z+
    1c22:	77 23       	and	r23, r23
    1c24:	e1 f7       	brne	.-8      	; 0x1c1e <strrev+0x4>
    1c26:	32 97       	sbiw	r30, 0x02	; 2
    1c28:	04 c0       	rjmp	.+8      	; 0x1c32 <strrev+0x18>
    1c2a:	7c 91       	ld	r23, X
    1c2c:	6d 93       	st	X+, r22
    1c2e:	70 83       	st	Z, r23
    1c30:	62 91       	ld	r22, -Z
    1c32:	ae 17       	cp	r26, r30
    1c34:	bf 07       	cpc	r27, r31
    1c36:	c8 f3       	brcs	.-14     	; 0x1c2a <strrev+0x10>
    1c38:	08 95       	ret

00001c3a <_exit>:
    1c3a:	f8 94       	cli

00001c3c <__stop_program>:
    1c3c:	ff cf       	rjmp	.-2      	; 0x1c3c <__stop_program>
