{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511478785176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511478785180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 20:13:04 2017 " "Processing started: Thu Nov 23 20:13:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511478785180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478785180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478785180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511478786072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511478786072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arch " "Found design unit 1: ula-arch" {  } { { "ula.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ula.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805490 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorsubtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorsubtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorsubtrator-arch " "Found design unit 1: somadorsubtrator-arch" {  } { { "somadorsubtrator.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somadorsubtrator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805509 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorsubtrator " "Found entity 1: somadorsubtrator" {  } { { "somadorsubtrator.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somadorsubtrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorcompleto-arch " "Found design unit 1: somadorcompleto-arch" {  } { { "somadorcompleto.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somadorcompleto.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805510 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorcompleto " "Found entity 1: somadorcompleto" {  } { { "somadorcompleto.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somadorcompleto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador16-arch " "Found design unit 1: somador16-arch" {  } { { "somador16.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somador16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805514 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador16 " "Found entity 1: somador16" {  } { { "somador16.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somador16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-SomaCompleto " "Found design unit 1: Somador-SomaCompleto" {  } { { "Somador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805515 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-arch " "Found design unit 1: reg16-arch" {  } { { "reg16.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/reg16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805525 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2-arch " "Found design unit 1: reg2-arch" {  } { { "reg2.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/reg2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805527 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2 " "Found entity 1: reg2" {  } { { "reg2.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/reg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessadorBIP3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProcessadorBIP3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arqfinal " "Found design unit 1: processador-arqfinal" {  } { { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805528 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessadorBIP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProcessadorBIP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessadorBIP-Controle " "Found design unit 1: ProcessadorBIP-Controle" {  } { { "ProcessadorBIP.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805529 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorBIP " "Found entity 1: ProcessadorBIP" {  } { { "ProcessadorBIP.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PO-arch " "Found design unit 1: PO-arch" {  } { { "PO.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805531 ""} { "Info" "ISGN_ENTITY_NAME" "1 PO " "Found entity 1: PO" {  } { { "PO.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "PC.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805534 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1-arch " "Found design unit 1: mux3_1-arch" {  } { { "mux3_1.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/mux3_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805536 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Found entity 1: mux3_1" {  } { { "mux3_1.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/mux3_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-arch " "Found design unit 1: mux2_1-arch" {  } { { "mux2_1.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/mux2_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805537 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador-Multiplex " "Found design unit 1: Multiplexador-Multiplex" {  } { { "Multiplexador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Multiplexador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805539 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "Multiplexador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Multiplexador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MeioSomador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MeioSomador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MeioSomador-MSoma " "Found design unit 1: MeioSomador-MSoma" {  } { { "MeioSomador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/MeioSomador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805540 ""} { "Info" "ISGN_ENTITY_NAME" "1 MeioSomador " "Found entity 1: MeioSomador" {  } { { "MeioSomador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/MeioSomador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meiosoma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file meiosoma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 meiosoma-arch " "Found design unit 1: meiosoma-arch" {  } { { "meiosoma.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/meiosoma.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805541 ""} { "Info" "ISGN_ENTITY_NAME" "1 meiosoma " "Found entity 1: meiosoma" {  } { { "meiosoma.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/meiosoma.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMemory-arch " "Found design unit 1: IMemory-arch" {  } { { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805543 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMemory " "Found entity 1: IMemory" {  } { { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensao-arch " "Found design unit 1: extensao-arch" {  } { { "extensao.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/extensao.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805544 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensao " "Found entity 1: extensao" {  } { { "extensao.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/extensao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMemory-arch " "Found design unit 1: DMemory-arch" {  } { { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805545 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMemory " "Found entity 1: DMemory" {  } { { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador-arch " "Found design unit 1: deslocador-arch" {  } { { "deslocador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/deslocador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805562 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador " "Found entity 1: deslocador" {  } { { "deslocador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/deslocador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador-arch " "Found design unit 1: Decodificador-arch" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805567 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-cp " "Found design unit 1: CPU-cp" {  } { { "CPU.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/CPU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805570 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478805570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511478805863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:liga1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:liga1\"" {  } { { "ProcessadorBIP3.vhd" "liga1" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805876 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Addrd CPU.vhd(8) " "VHDL Signal Declaration warning at CPU.vhd(8): used implicit default value for signal \"Addrd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/CPU.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511478805878 "|processador|CPU:liga1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sData CPU.vhd(17) " "VHDL Signal Declaration warning at CPU.vhd(17): used implicit default value for signal \"sData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/CPU.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511478805878 "|processador|CPU:liga1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sData2 CPU.vhd(17) " "Verilog HDL or VHDL warning at CPU.vhd(17): object \"sData2\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/CPU.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511478805878 "|processador|CPU:liga1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessadorBIP CPU:liga1\|ProcessadorBIP:liga1 " "Elaborating entity \"ProcessadorBIP\" for hierarchy \"CPU:liga1\|ProcessadorBIP:liga1\"" {  } { { "CPU.vhd" "liga1" { Text "/home/romulo/intelFPGA_lite/17.0/processador/CPU.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805879 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s2 ProcessadorBIP.vhd(23) " "VHDL Signal Declaration warning at ProcessadorBIP.vhd(23): used implicit default value for signal \"s2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ProcessadorBIP.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511478805881 "|processador|CPU:liga1|ProcessadorBIP:liga1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador CPU:liga1\|ProcessadorBIP:liga1\|Somador:liga1 " "Elaborating entity \"Somador\" for hierarchy \"CPU:liga1\|ProcessadorBIP:liga1\|Somador:liga1\"" {  } { { "ProcessadorBIP.vhd" "liga1" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805881 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cout Somador.vhd(8) " "VHDL Signal Declaration warning at Somador.vhd(8): used implicit default value for signal \"Cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Somador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Somador.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511478805883 "|processador|CPU:liga1|ProcessadorBIP:liga1|Somador:liga1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MeioSomador CPU:liga1\|ProcessadorBIP:liga1\|Somador:liga1\|MeioSomador:Som00 " "Elaborating entity \"MeioSomador\" for hierarchy \"CPU:liga1\|ProcessadorBIP:liga1\|Somador:liga1\|MeioSomador:Som00\"" {  } { { "Somador.vhd" "Som00" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Somador.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador CPU:liga1\|ProcessadorBIP:liga1\|Multiplexador:liga2 " "Elaborating entity \"Multiplexador\" for hierarchy \"CPU:liga1\|ProcessadorBIP:liga1\|Multiplexador:liga2\"" {  } { { "ProcessadorBIP.vhd" "liga2" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:liga1\|ProcessadorBIP:liga1\|PC:liga3 " "Elaborating entity \"PC\" for hierarchy \"CPU:liga1\|ProcessadorBIP:liga1\|PC:liga3\"" {  } { { "ProcessadorBIP.vhd" "liga3" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador CPU:liga1\|ProcessadorBIP:liga1\|Decodificador:liga4 " "Elaborating entity \"Decodificador\" for hierarchy \"CPU:liga1\|ProcessadorBIP:liga1\|Decodificador:liga4\"" {  } { { "ProcessadorBIP.vhd" "liga4" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805896 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z Decodificador.vhd(330) " "VHDL Process Statement warning at Decodificador.vhd(330): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511478805902 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z Decodificador.vhd(355) " "VHDL Process Statement warning at Decodificador.vhd(355): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511478805902 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z Decodificador.vhd(381) " "VHDL Process Statement warning at Decodificador.vhd(381): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511478805902 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N Decodificador.vhd(381) " "VHDL Process Statement warning at Decodificador.vhd(381): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511478805902 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N Decodificador.vhd(406) " "VHDL Process Statement warning at Decodificador.vhd(406): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511478805902 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N Decodificador.vhd(431) " "VHDL Process Statement warning at Decodificador.vhd(431): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511478805902 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z Decodificador.vhd(456) " "VHDL Process Statement warning at Decodificador.vhd(456): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511478805902 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N Decodificador.vhd(456) " "VHDL Process Statement warning at Decodificador.vhd(456): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511478805902 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prox_estado Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"prox_estado\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511478805902 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SelB Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"SelB\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511478805903 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511478805903 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WrStatus Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"WrStatus\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511478805903 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SelA Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"SelA\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511478805903 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WrAcc Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"WrAcc\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511478805903 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WrRam Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"WrRam\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511478805903 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RdRam Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"RdRam\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511478805903 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511478805903 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WrPC Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"WrPC\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511478805903 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WrPC Decodificador.vhd(31) " "Inferred latch for \"WrPC\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805903 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch Decodificador.vhd(31) " "Inferred latch for \"Branch\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805903 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdRam Decodificador.vhd(31) " "Inferred latch for \"RdRam\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805903 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WrRam Decodificador.vhd(31) " "Inferred latch for \"WrRam\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WrAcc Decodificador.vhd(31) " "Inferred latch for \"WrAcc\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelA\[0\] Decodificador.vhd(31) " "Inferred latch for \"SelA\[0\]\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelA\[1\] Decodificador.vhd(31) " "Inferred latch for \"SelA\[1\]\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WrStatus Decodificador.vhd(31) " "Inferred latch for \"WrStatus\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] Decodificador.vhd(31) " "Inferred latch for \"Op\[0\]\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] Decodificador.vhd(31) " "Inferred latch for \"Op\[1\]\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] Decodificador.vhd(31) " "Inferred latch for \"Op\[2\]\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelB Decodificador.vhd(31) " "Inferred latch for \"SelB\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.SRLL Decodificador.vhd(31) " "Inferred latch for \"prox_estado.SRLL\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.SLLL Decodificador.vhd(31) " "Inferred latch for \"prox_estado.SLLL\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.XORI Decodificador.vhd(31) " "Inferred latch for \"prox_estado.XORI\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.XOOR3 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.XOOR3\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.XOOR2 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.XOOR2\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.XOOR1 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.XOOR1\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.XOOR Decodificador.vhd(31) " "Inferred latch for \"prox_estado.XOOR\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ORI Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ORI\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.OOR3 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.OOR3\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.OOR2 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.OOR2\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.OOR1 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.OOR1\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ANND3 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ANND3\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ANND2 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ANND2\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ANND1 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ANND1\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805904 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ANND Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ANND\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.NO Decodificador.vhd(31) " "Inferred latch for \"prox_estado.NO\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.JMP Decodificador.vhd(31) " "Inferred latch for \"prox_estado.JMP\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.BLE Decodificador.vhd(31) " "Inferred latch for \"prox_estado.BLE\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.BLT Decodificador.vhd(31) " "Inferred latch for \"prox_estado.BLT\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.BGE Decodificador.vhd(31) " "Inferred latch for \"prox_estado.BGE\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.BGT Decodificador.vhd(31) " "Inferred latch for \"prox_estado.BGT\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.BNE Decodificador.vhd(31) " "Inferred latch for \"prox_estado.BNE\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.BEQ Decodificador.vhd(31) " "Inferred latch for \"prox_estado.BEQ\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.SUBI1 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.SUBI1\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.SUB2 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.SUB2\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.SUB1 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.SUB1\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.LDI Decodificador.vhd(31) " "Inferred latch for \"prox_estado.LDI\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.LD2 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.LD2\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.LD Decodificador.vhd(31) " "Inferred latch for \"prox_estado.LD\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.STO Decodificador.vhd(31) " "Inferred latch for \"prox_estado.STO\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ESP2 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ESP2\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ESP1 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ESP1\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.EADDI1 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.EADDI1\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ANNDI Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ANNDI\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.EADD3 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.EADD3\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.SUB3 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.SUB3\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.OOR Decodificador.vhd(31) " "Inferred latch for \"prox_estado.OOR\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.SUB4 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.SUB4\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.EADD4 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.EADD4\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.EADD2 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.EADD2\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805905 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.EADD Decodificador.vhd(31) " "Inferred latch for \"prox_estado.EADD\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805906 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.OORI Decodificador.vhd(31) " "Inferred latch for \"prox_estado.OORI\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805906 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.LD3 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.LD3\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805906 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.LD4 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.LD4\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805906 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.HLT Decodificador.vhd(31) " "Inferred latch for \"prox_estado.HLT\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805906 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.inicial Decodificador.vhd(31) " "Inferred latch for \"prox_estado.inicial\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478805906 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PO CPU:liga1\|PO:liga2 " "Elaborating entity \"PO\" for hierarchy \"CPU:liga1\|PO:liga2\"" {  } { { "CPU.vhd" "liga2" { Text "/home/romulo/intelFPGA_lite/17.0/processador/CPU.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensao CPU:liga1\|PO:liga2\|extensao:ext " "Elaborating entity \"extensao\" for hierarchy \"CPU:liga1\|PO:liga2\|extensao:ext\"" {  } { { "PO.vhd" "ext" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 CPU:liga1\|PO:liga2\|mux3_1:mux31 " "Elaborating entity \"mux3_1\" for hierarchy \"CPU:liga1\|PO:liga2\|mux3_1:mux31\"" {  } { { "PO.vhd" "mux31" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 CPU:liga1\|PO:liga2\|mux2_1:mux21 " "Elaborating entity \"mux2_1\" for hierarchy \"CPU:liga1\|PO:liga2\|mux2_1:mux21\"" {  } { { "PO.vhd" "mux21" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 CPU:liga1\|PO:liga2\|reg16:reg_acc " "Elaborating entity \"reg16\" for hierarchy \"CPU:liga1\|PO:liga2\|reg16:reg_acc\"" {  } { { "PO.vhd" "reg_acc" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2 CPU:liga1\|PO:liga2\|reg2:reg_status " "Elaborating entity \"reg2\" for hierarchy \"CPU:liga1\|PO:liga2\|reg2:reg_status\"" {  } { { "PO.vhd" "reg_status" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula CPU:liga1\|PO:liga2\|ula:alu " "Elaborating entity \"ula\" for hierarchy \"CPU:liga1\|PO:liga2\|ula:alu\"" {  } { { "PO.vhd" "alu" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador CPU:liga1\|PO:liga2\|ula:alu\|deslocador:deslc " "Elaborating entity \"deslocador\" for hierarchy \"CPU:liga1\|PO:liga2\|ula:alu\|deslocador:deslc\"" {  } { { "ula.vhd" "deslc" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ula.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorsubtrator CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub " "Elaborating entity \"somadorsubtrator\" for hierarchy \"CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub\"" {  } { { "ula.vhd" "somasub" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ula.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador16 CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub\|somador16:somador " "Elaborating entity \"somador16\" for hierarchy \"CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub\|somador16:somador\"" {  } { { "somadorsubtrator.vhd" "somador" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somadorsubtrator.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorcompleto CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub\|somador16:somador\|somadorcompleto:SC1 " "Elaborating entity \"somadorcompleto\" for hierarchy \"CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub\|somador16:somador\|somadorcompleto:SC1\"" {  } { { "somador16.vhd" "SC1" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somador16.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meiosoma CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub\|somador16:somador\|somadorcompleto:SC1\|meiosoma:MS1 " "Elaborating entity \"meiosoma\" for hierarchy \"CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub\|somador16:somador\|somadorcompleto:SC1\|meiosoma:MS1\"" {  } { { "somadorcompleto.vhd" "MS1" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somadorcompleto.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMemory IMemory:liga2 " "Elaborating entity \"IMemory\" for hierarchy \"IMemory:liga2\"" {  } { { "ProcessadorBIP3.vhd" "liga2" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478805990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ IMemory:liga2\|LPM_RAM_DQ:M " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"IMemory:liga2\|LPM_RAM_DQ:M\"" {  } { { "IMemory.vhd" "M" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478806512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMemory:liga2\|LPM_RAM_DQ:M " "Elaborated megafunction instantiation \"IMemory:liga2\|LPM_RAM_DQ:M\"" {  } { { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478806522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMemory:liga2\|LPM_RAM_DQ:M " "Instantiated megafunction \"IMemory:liga2\|LPM_RAM_DQ:M\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 11 " "Parameter \"LPM_WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 2048 " "Parameter \"LPM_NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE IMemory.mif " "Parameter \"LPM_FILE\" = \"IMemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806523 ""}  } { { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511478806523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478806540 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone V device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone V devices " "Assertion warning: altram does not support Cyclone V device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone V devices" {  } { { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 212 2 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478806542 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram IMemory:liga2\|LPM_RAM_DQ:M " "Elaborated megafunction instantiation \"IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\", which is child of megafunction instantiation \"IMemory:liga2\|LPM_RAM_DQ:M\"" {  } { { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478806542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478806573 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block IMemory:liga2\|LPM_RAM_DQ:M " "Elaborated megafunction instantiation \"IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"IMemory:liga2\|LPM_RAM_DQ:M\"" {  } { { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478806625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d6g1 " "Found entity 1: altsyncram_d6g1" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478806779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478806779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d6g1 IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated " "Elaborating entity \"altsyncram_d6g1\" for hierarchy \"IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478806780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMemory DMemory:liga3 " "Elaborating entity \"DMemory\" for hierarchy \"DMemory:liga3\"" {  } { { "ProcessadorBIP3.vhd" "liga3" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478806810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ DMemory:liga3\|LPM_RAM_DQ:M " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"DMemory:liga3\|LPM_RAM_DQ:M\"" {  } { { "DMemory.vhd" "M" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478806821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DMemory:liga3\|LPM_RAM_DQ:M " "Elaborated megafunction instantiation \"DMemory:liga3\|LPM_RAM_DQ:M\"" {  } { { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478806822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMemory:liga3\|LPM_RAM_DQ:M " "Instantiated megafunction \"DMemory:liga3\|LPM_RAM_DQ:M\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 11 " "Parameter \"LPM_WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 2048 " "Parameter \"LPM_NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE DMemory.mif " "Parameter \"LPM_FILE\" = \"DMemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511478806822 ""}  } { { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511478806822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478806824 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone V device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone V devices " "Assertion warning: altram does not support Cyclone V device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone V devices" {  } { { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 212 2 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478806825 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram DMemory:liga3\|LPM_RAM_DQ:M " "Elaborated megafunction instantiation \"DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\", which is child of megafunction instantiation \"DMemory:liga3\|LPM_RAM_DQ:M\"" {  } { { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478806825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478806833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block DMemory:liga3\|LPM_RAM_DQ:M " "Elaborated megafunction instantiation \"DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"DMemory:liga3\|LPM_RAM_DQ:M\"" {  } { { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478806847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86g1 " "Found entity 1: altsyncram_86g1" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511478806923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478806923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_86g1 DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated " "Elaborating entity \"altsyncram_86g1\" for hierarchy \"DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478806924 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[11\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807487 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[12\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 326 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807487 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[13\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807487 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[14\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807487 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[15\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807487 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1511478807487 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1511478807487 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[0\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[1\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[2\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[3\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[4\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[5\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[6\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[7\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[8\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[9\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[10\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[11\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[12\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 326 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[13\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[14\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[15\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[0\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[1\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[2\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[3\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[4\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[5\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[6\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[7\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[8\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[9\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[10\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478807491 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1511478807491 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1511478807491 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 " "75 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511478808767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511478809192 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511478809192 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478809998 "|processador|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511478809998 "|processador|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511478809998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511478809999 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511478809999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511478809999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1177 " "Peak virtual memory: 1177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511478810025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 20:13:30 2017 " "Processing ended: Thu Nov 23 20:13:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511478810025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511478810025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511478810025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511478810025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1511478813362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511478813363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 20:13:31 2017 " "Processing started: Thu Nov 23 20:13:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511478813363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511478813363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511478813363 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511478814050 ""}
{ "Info" "0" "" "Project  = processador" {  } {  } 0 0 "Project  = processador" 0 0 "Fitter" 0 0 1511478814064 ""}
{ "Info" "0" "" "Revision = processador" {  } {  } 0 0 "Revision = processador" 0 0 "Fitter" 0 0 1511478814064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1511478814335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1511478814335 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processador 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511478814355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511478814516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511478814516 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511478815587 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1511478815734 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511478816581 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1511478816859 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1511478832120 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511478832173 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511478832248 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511478832248 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511478832249 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511478832249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511478832249 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511478832249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511478832249 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1511478832250 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511478832250 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511478832267 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1511478848058 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511478848059 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1511478848060 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1511478848082 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1511478848093 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1511478848093 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1511478848094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511478848133 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1511478848280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511478850134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511478851907 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511478852512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511478852512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511478853665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "/home/romulo/intelFPGA_lite/17.0/processador/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1511478870130 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511478870130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1511478870594 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1511478870594 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511478870594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511478870597 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1511478872760 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511478872838 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511478873558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511478873559 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511478874402 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511478876487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2232 " "Peak virtual memory: 2232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511478877819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 20:14:37 2017 " "Processing ended: Thu Nov 23 20:14:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511478877819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511478877819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511478877819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511478877819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511478881455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511478881458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 20:14:41 2017 " "Processing started: Thu Nov 23 20:14:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511478881458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511478881458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511478881459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1511478882635 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511478895635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1066 " "Peak virtual memory: 1066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511478896686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 20:14:56 2017 " "Processing ended: Thu Nov 23 20:14:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511478896686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511478896686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511478896686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511478896686 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511478897256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511478898632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511478898632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 20:14:58 2017 " "Processing started: Thu Nov 23 20:14:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511478898632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478898632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador -c processador " "Command: quartus_sta processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478898633 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1511478898738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478899630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478899630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478899738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478899738 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478900913 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478900913 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478900914 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478900914 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478900915 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478900915 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1511478900916 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478900923 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511478900923 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478900925 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478900931 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478900932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478900933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478900934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478900934 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511478900938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478901037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478902495 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478902632 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478902633 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478902633 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478902633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478902634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478902635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478902636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478902637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478902638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478902638 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511478902641 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478903062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904040 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904102 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904102 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904102 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904108 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511478904111 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904349 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904349 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904350 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478904354 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478905253 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478905254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1274 " "Peak virtual memory: 1274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511478905281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 20:15:05 2017 " "Processing ended: Thu Nov 23 20:15:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511478905281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511478905281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511478905281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478905281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511478907227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511478907229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 20:15:06 2017 " "Processing started: Thu Nov 23 20:15:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511478907229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1511478907229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1511478907230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1511478908559 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1511478908599 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processador.vho /home/romulo/intelFPGA_lite/17.0/processador/simulation/modelsim/ simulation " "Generated file processador.vho in folder \"/home/romulo/intelFPGA_lite/17.0/processador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511478908862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1241 " "Peak virtual memory: 1241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511478908948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 20:15:08 2017 " "Processing ended: Thu Nov 23 20:15:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511478908948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511478908948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511478908948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1511478908948 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus Prime Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1511478909159 ""}
