Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Admin/Desktop/ALU/sasas.vhd" in Library work.
Architecture behavioral of Entity full_adder_1bit is up to date.
Compiling vhdl file "C:/Users/Admin/Desktop/ALU/dfdf.vhd" in Library work.
Architecture structural of Entity full_adder_8bit is up to date.
Compiling vhdl file "C:/Users/Admin/Desktop/ALU/AND_8bit.vhd" in Library work.
Architecture structural of Entity and_8bit is up to date.
Compiling vhdl file "C:/Users/Admin/Desktop/ALU/OR_8bit.vhd" in Library work.
Architecture structural of Entity or_8bit is up to date.
Compiling vhdl file "C:/Users/Admin/Desktop/ALU/XOR_8bit.vhd" in Library work.
Architecture structural of Entity xor_8bit is up to date.
Compiling vhdl file "C:/Users/Admin/Desktop/ALU/sdsd.vhd" in Library work.
Architecture behavioral of Entity addsub is up to date.
Compiling vhdl file "C:/Users/Admin/Desktop/ALU/fdf.vhd" in Library work.
Architecture behavioral of Entity multiplier_8bit is up to date.
Compiling vhdl file "C:/Users/Admin/Desktop/ALU/Divider.vhd" in Library work.
Entity <division> compiled.
Entity <division> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Admin/Desktop/ALU/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND_8bit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <OR_8bit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <XOR_8bit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <AddSub> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Multiplier_8bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <division> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <full_adder_8bit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder_1bit> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <AND_8bit> in library <work> (Architecture <structural>).
Entity <AND_8bit> analyzed. Unit <AND_8bit> generated.

Analyzing Entity <OR_8bit> in library <work> (Architecture <structural>).
Entity <OR_8bit> analyzed. Unit <OR_8bit> generated.

Analyzing Entity <XOR_8bit> in library <work> (Architecture <structural>).
Entity <XOR_8bit> analyzed. Unit <XOR_8bit> generated.

Analyzing Entity <AddSub> in library <work> (Architecture <behavioral>).
Entity <AddSub> analyzed. Unit <AddSub> generated.

Analyzing Entity <full_adder_8bit> in library <work> (Architecture <structural>).
Entity <full_adder_8bit> analyzed. Unit <full_adder_8bit> generated.

Analyzing Entity <full_adder_1bit> in library <work> (Architecture <behavioral>).
Entity <full_adder_1bit> analyzed. Unit <full_adder_1bit> generated.

Analyzing Entity <Multiplier_8bit> in library <work> (Architecture <behavioral>).
Entity <Multiplier_8bit> analyzed. Unit <Multiplier_8bit> generated.

Analyzing Entity <division> in library <work> (Architecture <behavioral>).
Entity <division> analyzed. Unit <division> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <AND_8bit>.
    Related source file is "C:/Users/Admin/Desktop/ALU/AND_8bit.vhd".
    Found 8-bit register for signal <Y>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <AND_8bit> synthesized.


Synthesizing Unit <OR_8bit>.
    Related source file is "C:/Users/Admin/Desktop/ALU/OR_8bit.vhd".
    Found 8-bit register for signal <Y>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <OR_8bit> synthesized.


Synthesizing Unit <XOR_8bit>.
    Related source file is "C:/Users/Admin/Desktop/ALU/XOR_8bit.vhd".
    Found 8-bit register for signal <Y>.
    Found 1-bit xor2 for signal <$xor0000> created at line 19.
    Found 1-bit xor2 for signal <$xor0001> created at line 19.
    Found 1-bit xor2 for signal <$xor0002> created at line 19.
    Found 1-bit xor2 for signal <$xor0003> created at line 19.
    Found 1-bit xor2 for signal <$xor0004> created at line 19.
    Found 1-bit xor2 for signal <$xor0005> created at line 19.
    Found 1-bit xor2 for signal <$xor0006> created at line 19.
    Found 1-bit xor2 for signal <$xor0007> created at line 19.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <XOR_8bit> synthesized.


Synthesizing Unit <division>.
    Related source file is "C:/Users/Admin/Desktop/ALU/Divider.vhd".
WARNING:Xst:647 - Input <B<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <Y>.
    Found 1-bit register for signal <OverFlow>.
    Found 9-bit register for signal <EAQ>.
    Found 4-bit adder for signal <EAQ_7_4$add0000> created at line 31.
    Found 4-bit adder for signal <EAQ_7_4$add0001> created at line 42.
    Found 4-bit adder for signal <EAQ_7_4$add0002> created at line 42.
    Found 4-bit adder for signal <EAQ_7_4$add0003> created at line 42.
    Found 4-bit adder for signal <EAQ_7_4$add0004> created at line 42.
    Found 5-bit adder for signal <EAQ_8_4$add0000> created at line 27.
    Found 5-bit adder for signal <EAQ_8_4$add0001> created at line 39.
    Found 5-bit adder for signal <EAQ_8_4$add0002> created at line 39.
    Found 5-bit adder for signal <EAQ_8_4$add0003> created at line 39.
    Found 5-bit adder for signal <EAQ_8_4$add0004> created at line 39.
    Found 5-bit adder for signal <EAQ_8_4$addsub0000> created at line 39.
    Found 5-bit adder for signal <EAQ_8_4$addsub0001> created at line 39.
    Found 5-bit adder for signal <EAQ_8_4$addsub0002> created at line 39.
    Found 5-bit adder for signal <EAQ_8_4$addsub0003> created at line 39.
    Found 5-bit adder for signal <EAQ_8_4$addsub0004> created at line 27.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  18 D-type flip-flop(s).
	inferred  15 Adder/Subtractor(s).
Unit <division> synthesized.


Synthesizing Unit <full_adder_1bit>.
    Related source file is "C:/Users/Admin/Desktop/ALU/sasas.vhd".
    Found 1-bit register for signal <Sum>.
    Found 1-bit xor3 for signal <internal_sum>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <full_adder_1bit> synthesized.


Synthesizing Unit <full_adder_8bit>.
    Related source file is "C:/Users/Admin/Desktop/ALU/dfdf.vhd".
Unit <full_adder_8bit> synthesized.


Synthesizing Unit <AddSub>.
    Related source file is "C:/Users/Admin/Desktop/ALU/sdsd.vhd".
    Found 1-bit register for signal <Cout>.
    Found 8-bit register for signal <Y>.
    Found 1-bit xor2 for signal <B_xor_Cin$xor0000> created at line 33.
    Found 1-bit xor2 for signal <B_xor_Cin$xor0001> created at line 33.
    Found 1-bit xor2 for signal <B_xor_Cin$xor0002> created at line 33.
    Found 1-bit xor2 for signal <B_xor_Cin$xor0003> created at line 33.
    Found 1-bit xor2 for signal <B_xor_Cin$xor0004> created at line 33.
    Found 1-bit xor2 for signal <B_xor_Cin$xor0005> created at line 33.
    Found 1-bit xor2 for signal <B_xor_Cin$xor0006> created at line 33.
    Found 1-bit xor2 for signal <B_xor_Cin$xor0007> created at line 33.
    Found 4-bit up counter for signal <counter>.
    Found 4-bit adder for signal <Cout$addsub0000> created at line 51.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <AddSub> synthesized.


Synthesizing Unit <Multiplier_8bit>.
    Related source file is "C:/Users/Admin/Desktop/ALU/fdf.vhd".
    Found 16-bit register for signal <Y>.
    Found 5-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <Multiplier_8bit> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/Admin/Desktop/ALU/ALU.vhd".
WARNING:Xst:646 - Signal <Mult<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <Y>.
    Found 1-bit register for signal <C>.
    Found 8-bit 8-to-1 multiplexer for signal <Y$mux0001> created at line 95.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ALU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 4-bit adder                                           : 6
 5-bit adder                                           : 10
# Counters                                             : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 83
 1-bit register                                        : 76
 16-bit register                                       : 1
 8-bit register                                        : 6
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 80
 1-bit xor2                                            : 16
 1-bit xor3                                            : 64

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <F6/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
INFO:Xst:2261 - The FF/Latch <Y_4> in Unit <F1> is equivalent to the following 3 FFs/Latches, which will be removed : <Y_5> <Y_6> <Y_7> 
WARNING:Xst:1426 - The value init of the FF/Latch FFd2 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <Y_4> (without init value) has a constant value of 0 in block <F1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Sum> of sequential type is unconnected in block <F1>.
WARNING:Xst:2677 - Node <Sum> of sequential type is unconnected in block <F2>.
WARNING:Xst:2677 - Node <Sum> of sequential type is unconnected in block <F3>.
WARNING:Xst:2677 - Node <Sum> of sequential type is unconnected in block <F4>.
WARNING:Xst:2677 - Node <Sum> of sequential type is unconnected in block <F5>.
WARNING:Xst:2677 - Node <Sum> of sequential type is unconnected in block <F6>.
WARNING:Xst:2677 - Node <Sum> of sequential type is unconnected in block <F7>.
WARNING:Xst:2677 - Node <Y_8> of sequential type is unconnected in block <F5>.
WARNING:Xst:2677 - Node <Y_9> of sequential type is unconnected in block <F5>.
WARNING:Xst:2677 - Node <Y_10> of sequential type is unconnected in block <F5>.
WARNING:Xst:2677 - Node <Y_11> of sequential type is unconnected in block <F5>.
WARNING:Xst:2677 - Node <Y_12> of sequential type is unconnected in block <F5>.
WARNING:Xst:2677 - Node <Y_13> of sequential type is unconnected in block <F5>.
WARNING:Xst:2677 - Node <Y_14> of sequential type is unconnected in block <F5>.
WARNING:Xst:2677 - Node <Y_15> of sequential type is unconnected in block <F5>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 15
 4-bit adder                                           : 6
 5-bit adder                                           : 8
 5-bit adder carry in                                  : 1
# Counters                                             : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 140
 Flip-Flops                                            : 140
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 80
 1-bit xor2                                            : 16
 1-bit xor3                                            : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd2 hinder the constant cleaning in the block FSM_0-parent.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <F1/Y_7> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F1/Y_6> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F1/Y_5> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F1/Y_4> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <F2/Y_4> in Unit <ALU> is equivalent to the following FF/Latch, which will be removed : <F3/Y_4> 
INFO:Xst:2261 - The FF/Latch <F2/Y_5> in Unit <ALU> is equivalent to the following FF/Latch, which will be removed : <F3/Y_5> 
INFO:Xst:2261 - The FF/Latch <F2/Y_6> in Unit <ALU> is equivalent to the following FF/Latch, which will be removed : <F3/Y_6> 
INFO:Xst:2261 - The FF/Latch <F2/Y_7> in Unit <ALU> is equivalent to the following FF/Latch, which will be removed : <F3/Y_7> 

Optimizing unit <ALU> ...

Optimizing unit <division> ...

Optimizing unit <full_adder_8bit> ...

Optimizing unit <AddSub> ...

Optimizing unit <Multiplier_8bit> ...
WARNING:Xst:2677 - Node <F5/FA1/F7/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA2/F7/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA2/F6/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA3/F7/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA3/F6/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA3/F5/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA4/F7/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA4/F6/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA4/F5/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA4/F4/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA5/F7/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA5/F6/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA5/F5/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA5/F4/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA5/F3/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA6/F7/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA6/F6/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA6/F5/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA6/F4/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA6/F3/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA6/F2/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA7/F7/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA7/F6/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA7/F5/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA7/F4/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA7/F3/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA7/F2/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/FA7/F1/Sum> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/Y_15> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/Y_14> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/Y_13> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/Y_12> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/Y_11> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/Y_10> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/Y_9> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <F5/Y_8> of sequential type is unconnected in block <ALU>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 4.
INFO:Xst:2260 - The FF/Latch <F3/Y_0> in Unit <ALU> is equivalent to the following FF/Latch : <F4/FA/F0/Sum> 
INFO:Xst:2261 - The FF/Latch <F3/Y_0> in Unit <ALU> is equivalent to the following FF/Latch, which will be removed : <F4/FA/F0/Sum> 

Final Macro Processing ...

Processing Unit <ALU> :
	Found 2-bit shift register for signal <F5/FA5/F0/Sum>.
	Found 3-bit shift register for signal <F5/FA6/F0/Sum>.
	Found 4-bit shift register for signal <F5/FA7/F0/Sum>.
Unit <ALU> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 97
 Flip-Flops                                            : 97
# Shift Registers                                      : 3
 2-bit shift register                                  : 1
 3-bit shift register                                  : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 296
#      GND                         : 1
#      INV                         : 6
#      LUT2                        : 31
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 38
#      LUT3_D                      : 4
#      LUT4                        : 154
#      LUT4_D                      : 8
#      LUT4_L                      : 13
#      MUXF5                       : 38
#      VCC                         : 1
# FlipFlops/Latches                : 100
#      FD                          : 55
#      FDE                         : 17
#      FDR                         : 13
#      FDS                         : 15
# Shift Registers                  : 3
#      SRL16                       : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 16
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                      149  out of   3584     4%  
 Number of Slice Flip Flops:            100  out of   7168     1%  
 Number of 4 input LUTs:                259  out of   7168     3%  
    Number used as logic:               256
    Number used as Shift registers:       3
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    141    18%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 103   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 18.605ns (Maximum Frequency: 53.748MHz)
   Minimum input arrival time before clock: 19.745ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 18.605ns (frequency: 53.748MHz)
  Total number of paths / destination ports: 89411 / 107
-------------------------------------------------------------------------
Delay:               18.605ns (Levels of Logic = 13)
  Source:            F6/EAQ_4 (FF)
  Destination:       F6/EAQ_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: F6/EAQ_4 to F6/EAQ_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             12   0.626   1.009  F6/EAQ_4 (F6/EAQ_4)
     LUT3:I2->O            1   0.479   0.740  F6/EAQ_3_mux00001_SW0_SW0_SW0 (N127)
     LUT4:I2->O            2   0.479   0.915  F6/EAQ_3_mux00001_SW0 (N21)
     LUT4:I1->O           12   0.479   0.973  F6/EAQ_3_mux00001 (F6/N4)
     LUT4:I3->O            3   0.479   0.771  F6/Madd_EAQ_8_4_add0002_Madd_lut<2>1 (F6/Madd_EAQ_8_4_add0002_Madd_lut<2>)
     MUXF5:S->O            4   0.540   0.802  F6/Madd_EAQ_8_4_add0002_Madd_cy<2>1 (F6/Madd_EAQ_8_4_add0002_Madd_cy<2>)
     LUT4:I3->O           10   0.479   0.964  F6/EAQ_2_mux0000160 (F6/N3)
     MUXF5:S->O            2   0.540   0.804  F6/EAQ_5_mux00031 (F6/EAQ_5_mux0003)
     LUT3:I2->O            2   0.479   0.768  F6/Madd_EAQ_8_4_add0003_Madd_cy<2>1 (F6/Madd_EAQ_8_4_add0003_Madd_cy<2>)
     LUT4:I3->O           11   0.479   0.972  F6/EAQ_1_mux0000160 (F6/N2)
     MUXF5:S->O            4   0.540   1.074  F6/Madd_EAQ_8_4_add0004_Madd_cy<2>1_SW2 (N23)
     LUT3_D:I0->O          3   0.479   0.830  F6/Madd_EAQ_8_4_add0004_Madd_cy<3>11_SW0 (N90)
     LUT3_D:I2->O          2   0.479   0.768  F6/Madd_EAQ_8_4_add0004_Madd_cy<3>11 (F6/Madd_EAQ_8_4_add0004_Madd_cy<3>)
     LUT4:I3->O            1   0.479   0.000  F6/EAQ_6_mux00081131 (F6/EAQ_6_mux0008113)
     FDS:D                     0.176          F6/EAQ_6
    ----------------------------------------
    Total                     18.605ns (7.212ns logic, 11.393ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 108289 / 71
-------------------------------------------------------------------------
Offset:              19.745ns (Levels of Logic = 14)
  Source:            B<0> (PAD)
  Destination:       F6/EAQ_5 (FF)
  Destination Clock: clk rising

  Data Path: B<0> to F6/EAQ_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            71   0.715   2.060  B_0_IBUF (B_0_IBUF)
     LUT3:I0->O            1   0.479   0.740  F6/EAQ_3_mux00001_SW0_SW0_SW0 (N127)
     LUT4:I2->O            2   0.479   0.915  F6/EAQ_3_mux00001_SW0 (N21)
     LUT4:I1->O           12   0.479   0.973  F6/EAQ_3_mux00001 (F6/N4)
     LUT4:I3->O            3   0.479   0.771  F6/Madd_EAQ_8_4_add0002_Madd_lut<2>1 (F6/Madd_EAQ_8_4_add0002_Madd_lut<2>)
     MUXF5:S->O            4   0.540   0.802  F6/Madd_EAQ_8_4_add0002_Madd_cy<2>1 (F6/Madd_EAQ_8_4_add0002_Madd_cy<2>)
     LUT4:I3->O           10   0.479   0.964  F6/EAQ_2_mux0000160 (F6/N3)
     MUXF5:S->O            2   0.540   0.804  F6/EAQ_5_mux00031 (F6/EAQ_5_mux0003)
     LUT3:I2->O            2   0.479   0.768  F6/Madd_EAQ_8_4_add0003_Madd_cy<2>1 (F6/Madd_EAQ_8_4_add0003_Madd_cy<2>)
     LUT4:I3->O           11   0.479   0.972  F6/EAQ_1_mux0000160 (F6/N2)
     MUXF5:S->O            4   0.540   1.074  F6/Madd_EAQ_8_4_add0004_Madd_cy<2>1_SW2 (N23)
     LUT3_D:I0->O          3   0.479   0.830  F6/Madd_EAQ_8_4_add0004_Madd_cy<3>11_SW0 (N90)
     LUT3_D:I2->O          2   0.479   0.768  F6/Madd_EAQ_8_4_add0004_Madd_cy<3>11 (F6/Madd_EAQ_8_4_add0004_Madd_cy<3>)
     LUT4:I3->O            1   0.479   0.000  F6/EAQ_6_mux00081131 (F6/EAQ_6_mux0008113)
     FDS:D                     0.176          F6/EAQ_6
    ----------------------------------------
    Total                     19.745ns (7.301ns logic, 12.444ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            C (FF)
  Destination:       C (PAD)
  Source Clock:      clk rising

  Data Path: C to C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.626   0.681  C (C_OBUF)
     OBUF:I->O                 4.909          C_OBUF (C)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.94 secs
 
--> 

Total memory usage is 266336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   60 (   0 filtered)
Number of infos    :    7 (   0 filtered)

