
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105460                       # Number of seconds simulated
sim_ticks                                105459629013                       # Number of ticks simulated
final_tick                               632561691921                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 175704                       # Simulator instruction rate (inst/s)
host_op_rate                                   220490                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2091819                       # Simulator tick rate (ticks/s)
host_mem_usage                               67337180                       # Number of bytes of host memory used
host_seconds                                 50415.27                       # Real time elapsed on the host
sim_insts                                  8858153637                       # Number of instructions simulated
sim_ops                                   11116087327                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1793536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       983680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1266816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2989184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       993920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1779840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1802880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2634880                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14282752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38016                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      6167936                       # Number of bytes written to this memory
system.physmem.bytes_written::total           6167936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14012                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7685                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9897                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        23353                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         7765                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        13905                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        14085                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        20585                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                111584                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           48187                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                48187                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17006849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        42481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9327550                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        48549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12012331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        48549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28344344                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        42481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9424649                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        43694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     16876980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        46122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17095452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        44908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     24984727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135433361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43694                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        42481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        48549                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        48549                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        42481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        43694                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        46122                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        44908                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             360479                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58486229                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58486229                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58486229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17006849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        42481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9327550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        48549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12012331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        48549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28344344                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        42481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9424649                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        43694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     16876980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        46122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17095452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        44908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     24984727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              193919590                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               252900790                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20682985                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16959312                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024518                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8609685                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8092068                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2122902                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91131                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197441112                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117556013                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20682985                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10214970                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25860438                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5738280                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5971490                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12162022                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2009189                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232955387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207094949     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2800486      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3236315      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1782758      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2069179      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1129863      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          768526      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2006827      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12066484      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232955387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081783                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464831                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195860040                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7582725                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25654942                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       194237                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3663437                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3359076                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18911                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143507919                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        93895                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3663437                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196162336                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2758903                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3968070                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25559508                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       843127                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143421683                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          224                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        220849                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       392583                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199311581                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667823081                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667823081                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29019857                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37583                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20955                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2253223                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13684858                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7463447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       196541                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1658108                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143214185                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37664                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135372562                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       186958                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17848945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41217003                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4215                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232955387                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581109                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270335                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175913013     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22942927      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12326479      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8535502      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7458438      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3824195      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       914438      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594344      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       446051      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232955387                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35676     12.20%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        125512     42.91%     55.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       131298     44.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113314534     83.71%     83.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2117965      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12512846      9.24%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7410633      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135372562                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.535279                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             292486                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002161                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504179952                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161102067                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133139002                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135665048                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       341220                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2401176                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          850                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1275                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       162776                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8293                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3663437                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2262304                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       146775                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143251966                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        56776                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13684858                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7463447                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20956                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        103705                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1275                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1174325                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1135653                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2309978                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133386536                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11752316                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1986023                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  117                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19161251                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18665628                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7408935                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.527426                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133141156                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133139002                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79136332                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207275983                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526448                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381792                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687897                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20565225                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036197                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229291950                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535073                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.354210                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179177705     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23236892     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9737700      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5855213      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4051280      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2618139      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1356164      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093689      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2165168      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229291950                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687897                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584353                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283682                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607969                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496074                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2165168                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370379228                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290169769                       # The number of ROB writes
system.switch_cpus0.timesIdled                3022100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19945403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.529008                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.529008                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395412                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395412                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601712188                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184781356                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133938424                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33418                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus1.numCycles               252900788                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22997473                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19148084                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2089279                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8771209                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8412396                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2473020                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97000                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    200025222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126136057                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22997473                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10885416                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26292613                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5817934                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6289387                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12421715                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1997489                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    236316918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.655994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.031775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       210024305     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1612575      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2036941      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3234116      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1353415      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1743981      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         2030484      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          931586      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13349515      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    236316918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090935                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498757                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198847442                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7580642                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26167222                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        12470                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3709140                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3500423                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          556                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154187703                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2676                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3709140                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       199049812                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         643352                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6373573                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25977291                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       563743                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153235154                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          149                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         80916                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       393393                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    214023340                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    712576815                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    712576815                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179115842                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34907498                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37031                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19268                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1985760                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14349524                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7503546                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84100                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1694168                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149621137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37169                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143546280                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       143448                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18130220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36903525                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1335                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    236316918                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.607431                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.328181                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    175498254     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     27731918     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11345646      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6359099      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8607941      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2653128      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2608846      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1401395      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       110691      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    236316918                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         988958     79.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        134860     10.77%     89.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       127950     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120936685     84.25%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1962421      1.37%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17763      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13148419      9.16%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7480992      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143546280                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.567599                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1251768                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008720                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    524804694                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    167789220                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139816442                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144798048                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       106407                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2707756                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          697                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       105764                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           40                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3709140                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         489280                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61816                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149658313                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       117592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14349524                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7503546                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19268                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         53940                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           64                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          697                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1235925                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1177135                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2413060                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141050318                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12936464                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2495962                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20416834                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19950463                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7480370                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.557730                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139816846                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139816442                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83773376                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        225043714                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.552851                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372254                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104205948                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128406157                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21252751                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35834                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2107163                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    232607778                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.552029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372589                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    178264801     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27541557     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9996656      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4982778      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4555385      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1912417      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1895885      0.82%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       902373      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2555926      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    232607778                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104205948                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128406157                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19039550                       # Number of memory references committed
system.switch_cpus1.commit.loads             11641768                       # Number of loads committed
system.switch_cpus1.commit.membars              17876                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18612357                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115607197                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2651591                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2555926                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           379710032                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          303026980                       # The number of ROB writes
system.switch_cpus1.timesIdled                3034200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               16583870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104205948                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128406157                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104205948                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.426932                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.426932                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.412043                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.412043                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       634654724                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195372421                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142597637                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35804                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus2.numCycles               252900790                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20941735                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17135274                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2045423                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8603952                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8235677                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2162634                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93222                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201584841                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             117132880                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20941735                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10398311                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24447187                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5591696                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4324208                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12334387                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2047402                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    233875897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.957999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       209428710     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1143339      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1811660      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2449651      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2521120      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2132813      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1190697      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1770702      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11427205      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    233875897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082806                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463157                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       199535091                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6391291                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24403506                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        26717                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3519290                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3447024                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          371                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     143713010                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1951                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3519290                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       200083932                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1355676                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3782288                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23888319                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1246390                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     143661054                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          153                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        170176                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       543350                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    200472261                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    668335777                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    668335777                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173767316                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26704945                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35596                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18513                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3731697                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13437079                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7286919                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85693                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1770434                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         143484084                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35725                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        136244908                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        18586                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15884720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38055111                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1272                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    233875897                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582552                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273141                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    176190915     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23747179     10.15%     85.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12015667      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9053078      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7112545      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2875343      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1813004      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       943086      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       125080      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    233875897                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          26148     11.58%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         82899     36.73%     48.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       116662     51.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    114586167     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2035834      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17080      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12341692      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7264135      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     136244908                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538729                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             225709                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001657                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    506610008                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    159405097                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134200074                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136470617                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       277592                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2148463                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          572                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       105495                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3519290                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1073342                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       121320                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    143519953                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        57448                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13437079                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7286919                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18516                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        102565                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          572                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1189165                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1150846                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2340011                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    134364131                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11613328                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1880777                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  144                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18877181                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19093595                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7263853                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531292                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134200326                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134200074                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         77038715                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        207584219                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530643                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371120                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101295169                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124642494                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18877483                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34453                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2071274                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    230356607                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.541085                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.389597                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    179202442     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25369175     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9568863      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4564263      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3859358      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2207006      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1920722      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       872214      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2792564      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    230356607                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101295169                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124642494                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18470040                       # Number of memory references committed
system.switch_cpus2.commit.loads             11288616                       # Number of loads committed
system.switch_cpus2.commit.membars              17188                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17973708                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112301320                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2566646                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2792564                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           371083318                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          290559302                       # The number of ROB writes
system.switch_cpus2.timesIdled                3053858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19024893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101295169                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124642494                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101295169                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.496672                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.496672                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400533                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400533                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       604736713                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186941014                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      133237193                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34422                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus3.numCycles               252900790                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19753267                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17823604                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1035831                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7456489                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7065154                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1092507                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        45861                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    209403598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             124320058                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19753267                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      8157661                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24580407                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        3245977                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4593445                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12019658                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1041280                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    240761774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.934283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       216181367     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          877238      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1793505      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          748892      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         4090579      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3632256      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          707310      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1474665      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11255962      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    240761774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078107                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491576                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       208283846                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5725970                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24490772                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        77366                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2183815                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1734524                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          509                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     145780421                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2812                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2183815                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       208491189                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4002602                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1068241                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24371760                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       644160                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     145706069                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          104                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        273210                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       235151                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         2978                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    171060521                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    686333258                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    686333258                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    151871067                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        19189436                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16923                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8540                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1631264                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     34389506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     17401052                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       158236                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       842497                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         145423702                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16974                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        139890019                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        71243                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     11107566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     26579034                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           88                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    240761774                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581031                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.378747                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    191105012     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14829805      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12212573      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5279116      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6687766      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      6491723      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3684282      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       289627      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       181870      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    240761774                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         354306     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2764109     86.42%     97.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        80138      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     87748496     62.73%     62.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1222144      0.87%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8378      0.01%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     33547877     23.98%     87.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     17363124     12.41%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     139890019                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.553142                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            3198553                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022865                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    523811608                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    156551790                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138700601                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     143088572                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       250396                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1307344                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          568                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         3555                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       103397                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        12393                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2183815                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3644453                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       180324                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    145440761                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1318                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     34389506                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     17401052                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8544                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        123376                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           69                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         3555                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       604476                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       610834                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1215310                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138910795                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     33433545                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       979224                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   85                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            50795210                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18200496                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          17361665                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.549270                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138704935                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138700601                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         74898052                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        147538409                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.548439                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507651                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    112726733                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    132472512                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     12982577                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16886                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1058572                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    238577959                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.555259                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.379108                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    190571719     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     17492289      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8218988      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      8130211      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2209839      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      9466421      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       706166      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       515451      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1266875      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    238577959                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    112726733                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     132472512                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              50379809                       # Number of memory references committed
system.switch_cpus3.commit.loads             33082159                       # Number of loads committed
system.switch_cpus3.commit.membars               8430                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17493482                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        117800086                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1283128                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1266875                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           382765835                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          293094205                       # The number of ROB writes
system.switch_cpus3.timesIdled                4596721                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               12139016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          112726733                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            132472512                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    112726733                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.243485                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.243485                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.445735                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.445735                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       686766157                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      161063630                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      173629353                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16860                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus4.numCycles               252900790                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        22994467                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19143833                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2088196                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8780061                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8413569                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2474287                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        96788                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    200014175                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             126127963                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           22994467                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10887856                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             26294087                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5815811                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       6301913                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12420366                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1996444                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    236318842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.656002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.031733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       210024755     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1613364      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2034563      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3234555      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1355832      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1744594      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         2031885      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          932439      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        13346855      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    236318842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090923                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.498725                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       198836869                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7592430                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         26169067                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        12367                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3708107                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3501607                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          561                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     154192291                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2717                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3708107                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       199038185                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         643391                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      6386735                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         25980082                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       562335                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     153243877                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         80859                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       392500                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    214020756                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    712638413                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    712638413                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    179117622                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        34903134                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37069                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19306                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1979508                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     14356805                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7505214                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        84220                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1700312                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         149629595                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        143555556                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       144349                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18133614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     36930277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1370                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    236318842                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.607466                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.328214                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    175495643     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     27735633     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11346495      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      6355484      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8611114      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2653593      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2608715      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1401550      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       110615      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    236318842                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         988840     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        135445     10.82%     89.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       127979     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    120938950     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1962159      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17763      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     13154176      9.16%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7482508      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     143555556                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.567636                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1252264                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008723                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    524826567                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    167801096                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    139821492                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     144807820                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       106214                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2714924                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          685                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       107365                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           48                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3708107                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         489377                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        61701                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    149666805                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       116962                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     14356805                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7505214                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19305                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         53887                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           54                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          685                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1234896                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1175514                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2410410                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    141057783                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     12940051                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2497773                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            20421810                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19950022                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7481759                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.557759                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             139821952                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            139821492                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         83775185                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        225064160                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.552871                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372228                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    104206975                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    128407442                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21259959                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        35834                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2106066                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    232610735                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.552027                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.372566                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    178265160     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     27543639     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9997868      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4982517      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4555683      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1911572      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1895946      0.82%     98.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       902552      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2555798      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    232610735                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    104206975                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     128407442                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              19039730                       # Number of memory references committed
system.switch_cpus4.commit.loads             11641881                       # Number of loads committed
system.switch_cpus4.commit.membars              17876                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          18612559                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        115608360                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2651626                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2555798                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           379721610                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          303042924                       # The number of ROB writes
system.switch_cpus4.timesIdled                3033231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               16581948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          104206975                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            128407442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    104206975                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.426908                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.426908                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.412047                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.412047                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       634689353                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      195371503                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      142592138                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         35804                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus5.numCycles               252900790                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20681650                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16962868                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2025048                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8561590                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8093227                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2121507                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        91205                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    197484886                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             117537435                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20681650                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10214734                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             25864592                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5733463                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5948259                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12162992                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2009853                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    232974804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.968206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       207110212     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         2802250      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         3249111      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         1783498      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2065990      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1128092      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          766456      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1998453      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12070742      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    232974804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081778                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.464757                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       195901242                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7562097                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         25658318                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles       194992                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3658149                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3354166                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        18918                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     143478778                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        94036                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3658149                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       196205441                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        2777783                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      3925281                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         25562069                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       846075                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     143392587                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          236                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        220990                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       394285                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    199306358                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    667686684                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    667686684                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    170355085                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        28951258                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        37404                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        20790                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2266795                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13679503                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7457374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       197224                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1649617                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143180778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        37489                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        135356893                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       183667                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17777195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     41109211                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         4029                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    232974804                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580994                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.270101                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    175926402     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     22952410      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12327066      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8540069      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7456219      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      3817458      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       914832      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       593798      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       446550      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    232974804                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          35519     12.18%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        124454     42.68%     54.86% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       131625     45.14%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    113306547     83.71%     83.71% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2118412      1.57%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16590      0.01%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12509995      9.24%     94.53% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7405349      5.47%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     135356893                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.535217                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             291598                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    504163855                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    160996738                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    133129842                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     135648491                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       342229                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2391646                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          877                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1280                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       154019                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8297                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3658149                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        2279203                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       147024                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143218387                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        57846                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13679503                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7457374                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        20776                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        104270                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1280                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1176925                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1134513                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2311438                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    133374448                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11753640                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1982445                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19157223                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18667588                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7403583                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.527379                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             133131878                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            133129842                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         79141611                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        207246380                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.526411                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.381872                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100037149                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    122733492                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20486102                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        33460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2036668                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    229316655                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.535214                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.354300                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    179180433     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23249657     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9740477      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5855946      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4055299      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2619032      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1357133      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1093535      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2165143      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    229316655                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100037149                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     122733492                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18591208                       # Number of memory references committed
system.switch_cpus5.commit.loads             11287853                       # Number of loads committed
system.switch_cpus5.commit.membars              16694                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17565364                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110649059                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2497003                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2165143                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           370370430                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          290097419                       # The number of ROB writes
system.switch_cpus5.timesIdled                3023010                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               19925986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100037149                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            122733492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100037149                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.528069                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.528069                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.395559                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.395559                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       601667447                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      184788228                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      133917668                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         33428                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus6.numCycles               252900790                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20670161                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16951694                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2025044                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8545203                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8085294                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2121545                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        90972                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    197460157                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             117526407                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20670161                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10206839                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             25861264                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5739657                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5978217                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12163908                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2010527                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    232982753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.968336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       207121489     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2801829      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3245424      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1781349      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2068127      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1126120      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          763384      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         2002148      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12072883      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    232982753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081732                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464713                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       195874416                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7594200                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25656607                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       193284                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3664240                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3353820                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18876                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     143488649                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        94123                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3664240                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       196176430                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2674883                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      4062612                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25560719                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       843863                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     143404285                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          217                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        220437                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       393924                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    199305603                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    667774559                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    667774559                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    170287121                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        29018421                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        37624                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        21000                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2254331                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13687603                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7459344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       196562                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1648975                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         143192086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        37683                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        135345268                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       184044                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17846360                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     41264432                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4237                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    232982753                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580924                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270170                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    175947874     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     22945808      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12321883      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8531467      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7458862      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3822574      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       913159      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       594987      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       446139      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    232982753                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35153     11.94%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        127290     43.25%     55.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       131890     44.81%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    113293335     83.71%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2119116      1.57%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16583      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12509499      9.24%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7406735      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     135345268                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.535171                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             294333                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002175                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    504151666                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    161077399                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    133112426                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     135639601                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       343296                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2404183                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          878                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1272                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       158853                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8290                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3664240                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2181481                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       144176                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    143229896                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        57223                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13687603                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7459344                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        20978                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        101159                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1272                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1175535                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1136538                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2312073                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    133358501                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11750549                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1986767                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  127                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            19155525                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18659417                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7404976                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527315                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             133114300                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            133112426                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         79132407                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        207265506                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526342                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381792                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     99997313                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    122684689                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20546136                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        33445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2036849                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    229318513                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534997                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.354211                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    179206650     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     23239241     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9735544      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5850516      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4053548      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2614954      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1358654      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1093322      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2166084      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    229318513                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     99997313                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     122684689                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18583888                       # Number of memory references committed
system.switch_cpus6.commit.loads             11283406                       # Number of loads committed
system.switch_cpus6.commit.membars              16686                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17558386                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        110605087                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2496024                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2166084                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           370382578                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          290126027                       # The number of ROB writes
system.switch_cpus6.timesIdled                3024675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               19918037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           99997313                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            122684689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     99997313                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.529076                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.529076                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395401                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395401                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       601586179                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      184758686                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      133904338                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         33414                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus7.numCycles               252900790                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20597710                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16843573                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2012959                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8621720                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8135889                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2121141                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        89514                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    200069196                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             116839830                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20597710                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10257030                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24497410                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5833493                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       3376472                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12300624                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2029403                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    231719391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       207221981     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1331840      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2103102      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3347615      1.44%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1377384      0.59%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1546911      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1645628      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1076629      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12068301      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    231719391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081446                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461999                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       198261930                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5198057                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24421619                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        61940                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3775844                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3378901                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          472                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     142696019                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         3033                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3775844                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       198566262                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1660038                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      2677380                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24183191                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       856663                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     142618039                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        17639                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        244943                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       326717                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        26855                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    198014928                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    663423652                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    663423652                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    169239013                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        28775867                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        36414                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        20048                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2617558                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13596918                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7307770                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       220326                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1657152                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         142428200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        36511                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        134883524                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       165864                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17937895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     39786260                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3507                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    231719391                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582099                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273903                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    174844505     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     22825405      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12494221      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8505120      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7950151      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2285888      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1791924      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       604687      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       417490      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    231719391                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          31515     12.46%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         98406     38.91%     51.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       122993     48.63%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    112995498     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2129756      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16364      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12468779      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7273127      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     134883524                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533346                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             252914                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001875                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    501905216                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    160404100                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    132708067                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     135136438                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       405425                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2427059                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          346                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1521                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       207030                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8418                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3775844                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1146388                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       120516                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    142464852                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        57522                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13596918                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7307770                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        20026                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         88858                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1521                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1177976                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1146186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2324162                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    132956536                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11727709                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1926987                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  141                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18999129                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18713280                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7271420                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525726                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             132709031                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            132708067                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         77593511                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        202696884                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524744                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382806                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     99410008                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    121851222                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     20613784                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        33004                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2055693                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    227943547                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534568                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.388093                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    178470052     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     23959869     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9330919      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5023765      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3763399      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2102863      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1296054      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1159023      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2837603      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    227943547                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     99410008                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     121851222                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18270596                       # Number of memory references committed
system.switch_cpus7.commit.loads             11169856                       # Number of loads committed
system.switch_cpus7.commit.membars              16466                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17491175                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        109797100                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2475368                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2837603                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           367570287                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          288706116                       # The number of ROB writes
system.switch_cpus7.timesIdled                3222282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               21181399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           99410008                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            121851222                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     99410008                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.544017                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.544017                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393079                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393079                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       599582027                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      183958405                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      133092255                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         32974                       # number of misc regfile writes
system.l2.replacements                         111600                       # number of replacements
system.l2.tagsinuse                      32763.714555                       # Cycle average of tags in use
system.l2.total_refs                          2731950                       # Total number of references to valid blocks.
system.l2.sampled_refs                         144364                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.924039                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           278.853274                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.346763                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2915.212865                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.319142                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1586.081204                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.492415                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2106.183425                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.915780                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   4912.484554                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      7.302256                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1612.744629                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      6.963704                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2890.428695                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      8.821177                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2934.976694                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      8.809424                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   3727.236864                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1286.938289                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            845.803547                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1033.108483                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1562.778579                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            832.147053                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1341.265658                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1279.057885                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1554.442195                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008510                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000224                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.088965                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000223                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.048403                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000259                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.064276                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000272                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.149917                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000223                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.049217                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.088209                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000269                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.089568                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000269                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.113746                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.039274                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.025812                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.031528                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.047692                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.025395                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.040932                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.039034                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.047438                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999869                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        41886                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28901                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        31370                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        57357                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        28842                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        42106                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        41880                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        51868                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  324221                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           133760                       # number of Writeback hits
system.l2.Writeback_hits::total                133760                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          158                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          216                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1266                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        42042                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29112                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        31528                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        57435                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        29058                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        42262                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        42036                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        52003                       # number of demand (read+write) hits
system.l2.demand_hits::total                   325487                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        42042                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29112                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        31528                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        57435                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        29058                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        42262                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        42036                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        52003                       # number of overall hits
system.l2.overall_hits::total                  325487                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14006                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7685                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9897                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        23352                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         7765                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        13898                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        14082                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        20585                       # number of ReadReq misses
system.l2.ReadReq_misses::total                111567                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  17                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14012                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7685                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9897                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        23353                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         7765                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        13905                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        14085                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        20585                       # number of demand (read+write) misses
system.l2.demand_misses::total                 111584                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14012                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7685                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9897                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        23353                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         7765                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        13905                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        14085                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        20585                       # number of overall misses
system.l2.overall_misses::total                111584                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5543979                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2312194317                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5340733                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1270111234                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6065149                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1626463501                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6088619                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   3808607828                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5362091                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1281139441                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5648239                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   2298705519                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5914576                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2330679700                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5639728                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   3386849798                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     18360354452                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       941031                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       183292                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data      1074815                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       492817                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2691955                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5543979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2313135348                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5340733                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1270111234                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6065149                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1626463501                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6088619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   3808791120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5362091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1281139441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5648239                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   2299780334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5914576                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2331172517                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5639728                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   3386849798                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18363046407                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5543979                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2313135348                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5340733                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1270111234                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6065149                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1626463501                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6088619                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   3808791120                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5362091                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1281139441                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5648239                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   2299780334                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5914576                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2331172517                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5639728                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   3386849798                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18363046407                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        55892                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        36586                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        41267                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        80709                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        36607                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        56004                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        55962                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        72453                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              435788                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       133760                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            133760                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           79                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1283                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        56054                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        36797                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        41425                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        80788                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        36823                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        56167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        56121                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        72588                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               437071                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        56054                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        36797                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        41425                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        80788                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        36823                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        56167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        56121                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        72588                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              437071                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.250590                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.210053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.239828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.289336                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.212118                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.248161                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.251635                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.284115                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.256012                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.012658                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.042945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.013250                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.249973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.208849                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.238914                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.289065                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.210874                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.247565                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.250976                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.283587                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.255299                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.249973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.208849                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.238914                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.289065                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.210874                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.247565                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.250976                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.283587                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.255299                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 153999.416667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165085.985792                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152592.371429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165271.468315                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151628.725000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164339.042235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152215.475000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 163095.573313                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153202.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 164988.981455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 156895.527778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 165398.296086                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 155646.736842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165507.719074                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152425.081081                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164529.987758                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164567.967697                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 156838.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       183292                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data       153545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 164272.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 158350.294118                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 153999.416667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165082.454182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152592.371429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165271.468315                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151628.725000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164339.042235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152215.475000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 163096.438145                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153202.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 164988.981455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 156895.527778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 165392.328946                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 155646.736842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165507.455946                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152425.081081                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164529.987758                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164567.020424                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 153999.416667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165082.454182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152592.371429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165271.468315                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151628.725000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164339.042235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152215.475000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 163096.438145                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153202.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 164988.981455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 156895.527778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 165392.328946                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 155646.736842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165507.455946                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152425.081081                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164529.987758                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164567.020424                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                48187                       # number of writebacks
system.l2.writebacks::total                     48187                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14006                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7685                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9897                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        23352                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         7765                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        13898                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        14082                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        20585                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           111567                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             17                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        23353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         7765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        13905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        14085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        20585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            111584                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        23353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         7765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        13905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        14085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        20585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           111584                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3447455                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1496357775                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3299786                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    822543220                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3735099                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1050044039                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3757030                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2448850580                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3328102                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    828932707                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3551021                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1489156746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3701285                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1510403207                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3482441                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2187918943                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11862509436                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       592484                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       124724                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data       666159                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       317460                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1700827                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3447455                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1496950259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3299786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    822543220                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3735099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1050044039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3757030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2448975304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3328102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    828932707                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3551021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1489822905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3701285                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1510720667                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3482441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2187918943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11864210263                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3447455                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1496950259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3299786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    822543220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3735099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1050044039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3757030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2448975304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3328102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    828932707                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3551021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1489822905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3701285                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1510720667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3482441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2187918943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11864210263                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.250590                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.210053                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.239828                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.289336                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.212118                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.248161                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.251635                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.284115                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.256012                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.012658                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.042945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.013250                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.249973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.208849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.238914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.289065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.210874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.247565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.250976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.283587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.255299                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.249973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.208849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.238914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.289065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.210874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.247565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.250976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.283587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.255299                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95762.638889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106836.910967                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94279.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107032.299284                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93377.475000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106097.205113                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93925.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104866.845666                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95088.628571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 106752.441339                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 98639.472222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 107148.995971                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 97402.236842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107257.719571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94120.027027                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106287.050911                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106326.328000                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 98747.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       124724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 95165.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       105820                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100048.647059                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 95762.638889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106833.446974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94279.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107032.299284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93377.475000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106097.205113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93925.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 104867.695971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95088.628571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 106752.441339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 98639.472222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 107142.963323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 97402.236842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 107257.413348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94120.027027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106287.050911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106325.371586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 95762.638889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106833.446974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94279.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107032.299284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93377.475000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106097.205113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93925.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 104867.695971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95088.628571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 106752.441339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 98639.472222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 107142.963323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 97402.236842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 107257.413348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94120.027027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106287.050911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106325.371586                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               517.405299                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012170069                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1950231.346821                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    35.405299                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.056739                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.829175                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12161977                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12161977                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12161977                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12161977                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12161977                       # number of overall hits
system.cpu0.icache.overall_hits::total       12161977                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.cpu0.icache.overall_misses::total           45                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7379830                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7379830                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7379830                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7379830                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7379830                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7379830                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12162022                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12162022                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12162022                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12162022                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12162022                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12162022                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 163996.222222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 163996.222222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 163996.222222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 163996.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 163996.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 163996.222222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6127474                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6127474                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6127474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6127474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6127474                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6127474                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165607.405405                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165607.405405                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165607.405405                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165607.405405                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165607.405405                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165607.405405                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56054                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172657771                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56310                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3066.200870                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.809260                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.190740                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913317                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086683                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8577975                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8577975                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7261031                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7261031                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17796                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17796                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16709                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16709                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15839006                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15839006                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15839006                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15839006                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191820                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191820                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3849                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3849                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       195669                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        195669                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       195669                       # number of overall misses
system.cpu0.dcache.overall_misses::total       195669                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23001168119                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23001168119                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    481186217                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    481186217                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23482354336                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23482354336                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23482354336                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23482354336                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8769795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8769795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16034675                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16034675                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16034675                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16034675                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021873                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021873                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000530                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000530                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012203                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012203                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012203                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012203                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 119910.166401                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 119910.166401                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 125015.904651                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 125015.904651                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 120010.601250                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 120010.601250                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 120010.601250                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 120010.601250                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        34247                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets        34247                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22471                       # number of writebacks
system.cpu0.dcache.writebacks::total            22471                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135928                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135928                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3687                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3687                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       139615                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       139615                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       139615                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       139615                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        55892                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        55892                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          162                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56054                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56054                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5230743559                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5230743559                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     11288654                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11288654                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5242032213                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5242032213                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5242032213                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5242032213                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006373                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006373                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003496                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003496                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003496                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003496                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93586.623470                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93586.623470                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69683.049383                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69683.049383                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93517.540461                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93517.540461                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93517.540461                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93517.540461                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               491.413348                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014210627                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2061403.713415                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.413348                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.058355                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.787521                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12421669                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12421669                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12421669                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12421669                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12421669                       # number of overall hits
system.cpu1.icache.overall_hits::total       12421669                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.cpu1.icache.overall_misses::total           46                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7313633                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7313633                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7313633                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7313633                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7313633                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7313633                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12421715                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12421715                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12421715                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12421715                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12421715                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12421715                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158992.021739                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158992.021739                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158992.021739                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158992.021739                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158992.021739                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158992.021739                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5976523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5976523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5976523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5976523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5976523                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5976523                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161527.648649                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161527.648649                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161527.648649                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161527.648649                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161527.648649                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161527.648649                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36797                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164338852                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 37053                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4435.237417                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.469461                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.530539                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911990                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088010                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9905506                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9905506                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7359499                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7359499                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18987                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18987                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17902                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17902                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17265005                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17265005                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17265005                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17265005                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        94404                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        94404                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2114                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2114                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        96518                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         96518                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        96518                       # number of overall misses
system.cpu1.dcache.overall_misses::total        96518                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9302105319                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9302105319                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    141180177                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    141180177                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9443285496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9443285496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9443285496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9443285496                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9999910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9999910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7361613                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7361613                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17902                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17902                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17361523                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17361523                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17361523                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17361523                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009440                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009440                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000287                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000287                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005559                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005559                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005559                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005559                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 98535.076046                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98535.076046                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 66783.432829                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66783.432829                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97839.630908                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97839.630908                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97839.630908                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97839.630908                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       141824                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 28364.800000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9094                       # number of writebacks
system.cpu1.dcache.writebacks::total             9094                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        57818                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        57818                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         1903                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1903                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        59721                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        59721                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        59721                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        59721                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36586                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36586                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          211                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          211                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36797                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36797                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36797                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36797                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3246882027                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3246882027                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     15905910                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     15905910                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3262787937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3262787937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3262787937                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3262787937                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002119                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002119                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002119                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002119                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88746.570464                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88746.570464                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 75383.459716                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75383.459716                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88669.944207                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88669.944207                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88669.944207                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88669.944207                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               515.789629                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1011030171                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1955570.930368                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.789629                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065368                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.826586                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12334336                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12334336                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12334336                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12334336                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12334336                       # number of overall hits
system.cpu2.icache.overall_hits::total       12334336                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8077605                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8077605                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8077605                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8077605                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8077605                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8077605                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12334387                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12334387                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12334387                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12334387                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12334387                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12334387                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158384.411765                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158384.411765                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158384.411765                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158384.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158384.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158384.411765                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6734244                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6734244                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6734244                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6734244                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6734244                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6734244                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160339.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160339.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160339.142857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160339.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160339.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160339.142857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41425                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166569900                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41681                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3996.302872                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.359391                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.640609                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911560                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088440                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8491256                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8491256                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7147427                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7147427                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18380                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18380                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17211                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17211                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15638683                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15638683                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15638683                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15638683                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       132845                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       132845                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          937                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          937                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       133782                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        133782                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       133782                       # number of overall misses
system.cpu2.dcache.overall_misses::total       133782                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15063989036                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15063989036                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     80050951                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     80050951                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15144039987                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15144039987                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15144039987                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15144039987                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8624101                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8624101                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7148364                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7148364                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17211                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17211                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15772465                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15772465                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15772465                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15772465                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015404                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015404                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000131                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008482                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008482                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008482                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008482                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 113395.227792                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 113395.227792                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85433.245464                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85433.245464                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 113199.383975                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113199.383975                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 113199.383975                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113199.383975                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9095                       # number of writebacks
system.cpu2.dcache.writebacks::total             9095                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        91578                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        91578                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          779                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          779                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        92357                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        92357                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        92357                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        92357                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41267                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41267                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41425                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41425                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41425                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41425                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3791500223                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3791500223                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10400461                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10400461                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3801900684                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3801900684                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3801900684                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3801900684                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004785                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004785                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002626                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002626                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91877.292340                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91877.292340                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65825.702532                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65825.702532                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91777.928401                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91777.928401                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91777.928401                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91777.928401                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     3                       # number of replacements
system.cpu3.icache.tagsinuse               578.717969                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1041602385                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1783565.727740                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.549137                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   540.168833                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061777                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.865655                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.927433                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12019604                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12019604                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12019604                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12019604                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12019604                       # number of overall hits
system.cpu3.icache.overall_hits::total       12019604                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8526619                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8526619                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8526619                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8526619                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8526619                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8526619                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12019658                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12019658                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12019658                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12019658                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12019658                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12019658                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 157900.351852                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157900.351852                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 157900.351852                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157900.351852                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 157900.351852                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157900.351852                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6625704                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6625704                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6625704                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6625704                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6625704                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6625704                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 161602.536585                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 161602.536585                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 161602.536585                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 161602.536585                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 161602.536585                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 161602.536585                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 80788                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               450399930                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 81044                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5557.474088                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.907586                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.092414                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.437139                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.562861                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     31558531                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       31558531                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     17280283                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      17280283                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8442                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8442                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8430                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8430                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     48838814                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        48838814                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     48838814                       # number of overall hits
system.cpu3.dcache.overall_hits::total       48838814                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       282428                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       282428                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          264                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          264                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       282692                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        282692                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       282692                       # number of overall misses
system.cpu3.dcache.overall_misses::total       282692                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  30951801719                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  30951801719                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     23549929                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     23549929                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  30975351648                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  30975351648                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  30975351648                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  30975351648                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     31840959                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     31840959                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     17280547                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     17280547                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8430                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8430                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     49121506                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     49121506                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     49121506                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     49121506                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008870                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008870                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005755                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005755                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005755                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005755                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 109591.831260                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109591.831260                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 89204.276515                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 89204.276515                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 109572.791759                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 109572.791759                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 109572.791759                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 109572.791759                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25106                       # number of writebacks
system.cpu3.dcache.writebacks::total            25106                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       201719                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       201719                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          185                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          185                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       201904                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       201904                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       201904                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       201904                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        80709                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        80709                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           79                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        80788                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        80788                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        80788                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        80788                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8002966963                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8002966963                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5649300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5649300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8008616263                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8008616263                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8008616263                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8008616263                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001645                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001645                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001645                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001645                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 99158.296634                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 99158.296634                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 71510.126582                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71510.126582                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 99131.260373                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 99131.260373                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 99131.260373                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 99131.260373                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               491.521091                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1014209279                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2061400.973577                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    36.521091                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.058527                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.787694                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12420321                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12420321                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12420321                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12420321                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12420321                       # number of overall hits
system.cpu4.icache.overall_hits::total       12420321                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7272160                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7272160                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7272160                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7272160                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7272160                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7272160                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12420366                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12420366                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12420366                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12420366                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12420366                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12420366                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 161603.555556                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 161603.555556                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 161603.555556                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 161603.555556                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 161603.555556                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 161603.555556                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6044086                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6044086                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6044086                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6044086                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6044086                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6044086                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 163353.675676                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 163353.675676                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 163353.675676                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 163353.675676                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 163353.675676                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 163353.675676                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 36823                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               164342499                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 37079                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4432.225761                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.468625                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.531375                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.911987                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.088013                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9909162                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9909162                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7359461                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7359461                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19016                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19016                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17902                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17902                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17268623                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17268623                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17268623                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17268623                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        94478                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        94478                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2219                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2219                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        96697                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         96697                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        96697                       # number of overall misses
system.cpu4.dcache.overall_misses::total        96697                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   9325735117                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   9325735117                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    146449737                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    146449737                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   9472184854                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   9472184854                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   9472184854                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   9472184854                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     10003640                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     10003640                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7361680                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7361680                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17902                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17902                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     17365320                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     17365320                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     17365320                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     17365320                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009444                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009444                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000301                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000301                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005568                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005568                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005568                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005568                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 98708.007335                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 98708.007335                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 65998.078864                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 65998.078864                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 97957.380829                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 97957.380829                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 97957.380829                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 97957.380829                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       111734                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 18622.333333                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8921                       # number of writebacks
system.cpu4.dcache.writebacks::total             8921                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        57871                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        57871                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         2003                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         2003                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        59874                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        59874                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        59874                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        59874                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        36607                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        36607                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          216                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          216                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        36823                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        36823                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        36823                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        36823                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3253666408                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3253666408                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     16313127                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     16313127                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   3269979535                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3269979535                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   3269979535                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3269979535                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002120                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002120                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 88880.990193                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 88880.990193                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 75523.736111                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 75523.736111                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 88802.637889                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 88802.637889                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 88802.637889                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 88802.637889                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               517.476410                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1012171040                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1950233.217726                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    35.476410                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.056853                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.829289                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12162948                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12162948                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12162948                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12162948                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12162948                       # number of overall hits
system.cpu5.icache.overall_hits::total       12162948                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           44                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           44                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           44                       # number of overall misses
system.cpu5.icache.overall_misses::total           44                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7404963                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7404963                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7404963                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7404963                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7404963                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7404963                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12162992                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12162992                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12162992                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12162992                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12162992                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12162992                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 168294.613636                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 168294.613636                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 168294.613636                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 168294.613636                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 168294.613636                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 168294.613636                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6176869                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6176869                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6176869                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6176869                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6176869                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6176869                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 166942.405405                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 166942.405405                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 166942.405405                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 166942.405405                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 166942.405405                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 166942.405405                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 56167                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               172659702                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 56423                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3060.094323                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.810116                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.189884                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.913321                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.086679                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8577304                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8577304                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7263748                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7263748                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        17676                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        17676                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16714                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16714                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15841052                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15841052                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15841052                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15841052                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       191941                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       191941                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         3805                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         3805                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       195746                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        195746                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       195746                       # number of overall misses
system.cpu5.dcache.overall_misses::total       195746                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  23004426583                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  23004426583                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    473112529                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    473112529                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  23477539112                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  23477539112                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  23477539112                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  23477539112                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8769245                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8769245                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7267553                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7267553                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        17676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        17676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16714                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16714                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     16036798                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     16036798                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     16036798                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     16036798                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021888                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021888                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000524                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000524                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012206                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012206                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012206                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012206                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 119851.551169                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 119851.551169                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 124339.692247                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 124339.692247                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 119938.793702                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 119938.793702                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 119938.793702                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 119938.793702                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        22850                       # number of writebacks
system.cpu5.dcache.writebacks::total            22850                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       135937                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       135937                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         3642                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         3642                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       139579                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       139579                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       139579                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       139579                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        56004                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        56004                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          163                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        56167                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        56167                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        56167                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        56167                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5230202730                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5230202730                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     11451821                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     11451821                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5241654551                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5241654551                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5241654551                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5241654551                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003502                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003502                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003502                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003502                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93389.806621                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 93389.806621                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 70256.570552                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 70256.570552                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 93322.672584                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 93322.672584                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 93322.672584                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 93322.672584                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               519.470445                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1012171952                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1942748.468330                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.470445                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.060049                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.832485                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12163860                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12163860                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12163860                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12163860                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12163860                       # number of overall hits
system.cpu6.icache.overall_hits::total       12163860                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7883625                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7883625                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7883625                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7883625                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7883625                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7883625                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12163908                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12163908                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12163908                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12163908                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12163908                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12163908                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 164242.187500                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 164242.187500                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 164242.187500                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 164242.187500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 164242.187500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 164242.187500                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6518531                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6518531                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6518531                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6518531                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6518531                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6518531                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 167141.820513                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 167141.820513                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 167141.820513                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 167141.820513                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 167141.820513                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 167141.820513                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 56121                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               172654516                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 56377                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3062.499175                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.808766                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.191234                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.913315                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.086685                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8574911                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8574911                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7260889                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7260889                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17749                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17749                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16707                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16707                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15835800                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15835800                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15835800                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15835800                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       191161                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       191161                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         3805                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3805                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       194966                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        194966                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       194966                       # number of overall misses
system.cpu6.dcache.overall_misses::total       194966                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  22951104308                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  22951104308                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    478901257                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    478901257                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  23430005565                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  23430005565                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  23430005565                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  23430005565                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8766072                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8766072                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7264694                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7264694                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16707                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16707                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     16030766                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     16030766                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     16030766                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     16030766                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021807                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021807                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000524                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000524                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012162                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012162                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012162                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012162                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 120061.645984                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 120061.645984                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 125861.039947                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 125861.039947                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 120174.828252                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 120174.828252                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 120174.828252                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 120174.828252                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        22399                       # number of writebacks
system.cpu6.dcache.writebacks::total            22399                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       135199                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       135199                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         3646                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3646                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       138845                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       138845                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       138845                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       138845                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        55962                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        55962                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          159                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        56121                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        56121                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        56121                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        56121                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5247368816                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5247368816                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10802758                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10802758                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5258171574                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5258171574                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5258171574                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5258171574                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006384                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006384                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003501                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003501                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003501                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003501                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93766.641936                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 93766.641936                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 67941.874214                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 67941.874214                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 93693.476132                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 93693.476132                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 93693.476132                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 93693.476132                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               526.675471                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1016758622                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1925679.208333                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    36.675471                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.058775                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.844031                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12300577                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12300577                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12300577                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12300577                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12300577                       # number of overall hits
system.cpu7.icache.overall_hits::total       12300577                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7305064                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7305064                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7305064                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7305064                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7305064                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7305064                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12300624                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12300624                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12300624                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12300624                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12300624                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12300624                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 155426.893617                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 155426.893617                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 155426.893617                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 155426.893617                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 155426.893617                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 155426.893617                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6055731                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6055731                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6055731                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6055731                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6055731                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6055731                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 159361.342105                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 159361.342105                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 159361.342105                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 159361.342105                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 159361.342105                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 159361.342105                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 72588                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               181293022                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 72844                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2488.784553                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.170901                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.829099                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914730                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085270                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8530046                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8530046                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7066611                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7066611                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19813                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19813                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16487                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16487                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15596657                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15596657                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15596657                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15596657                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       184169                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       184169                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          819                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          819                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       184988                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        184988                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       184988                       # number of overall misses
system.cpu7.dcache.overall_misses::total       184988                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  20563139629                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  20563139629                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     69478943                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     69478943                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  20632618572                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  20632618572                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  20632618572                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  20632618572                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8714215                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8714215                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7067430                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7067430                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16487                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16487                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15781645                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15781645                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15781645                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15781645                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021134                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021134                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000116                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011722                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011722                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011722                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011722                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 111653.642193                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 111653.642193                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84833.874237                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84833.874237                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 111534.902653                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 111534.902653                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 111534.902653                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 111534.902653                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        13824                       # number of writebacks
system.cpu7.dcache.writebacks::total            13824                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       111716                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       111716                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          684                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          684                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       112400                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       112400                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       112400                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       112400                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        72453                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        72453                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          135                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        72588                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        72588                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        72588                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        72588                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   7021977467                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   7021977467                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8872732                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8872732                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   7030850199                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   7030850199                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   7030850199                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   7030850199                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008314                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008314                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004600                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004600                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004600                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004600                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 96917.691013                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 96917.691013                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65723.940741                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65723.940741                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 96859.676517                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 96859.676517                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 96859.676517                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 96859.676517                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
