<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Description</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part70.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Soft_IP_User_Guide_UG103_3.html">Contents</a><span> | </span><a href="part72.htm">Next &gt;</a></p><p class="s13" style="padding-top: 14pt;padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark107">&zwnj;</a>Description<a name="bookmark112">&zwnj;</a></p><p style="padding-top: 8pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The Integer Parallel Sum of Squares soft IP core configures multiple parallel integer square (n<span class="s31">2</span>) multipliers with a single summed result. This soft IP core is implemented with the MLP primitive which contains an array of integer multipliers and associated adders. Up to 32 parallel multipliers, ranging from 3 × 3 to 16 × 16 bits can be configured. The multipliers support both signed and unsigned arithmetic. The final output can optionally be accumulated.</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part70.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Soft_IP_User_Guide_UG103_3.html">Contents</a><span> | </span><a href="part72.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
