{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424787301025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424787301028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 24 14:15:00 2015 " "Processing started: Tue Feb 24 14:15:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424787301028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424787301028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424787301028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1424787302202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift0-SYN " "Found design unit 1: lpm_clshift0-SYN" {  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787302994 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787302994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424787302994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift1-SYN " "Found design unit 1: lpm_clshift1-SYN" {  } { { "lpm_clshift1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787303005 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1 " "Found entity 1: lpm_clshift1" {  } { { "lpm_clshift1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787303005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424787303005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787303016 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787303016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424787303016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/multiplier/multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787303034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424787303034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5multiplier " "Found entity 1: 5multiplier" {  } { { "5multiplier.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/multiplier/5multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787303051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424787303051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift2-SYN " "Found design unit 1: lpm_clshift2-SYN" {  } { { "lpm_clshift2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787303062 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift2 " "Found entity 1: lpm_clshift2" {  } { { "lpm_clshift2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787303062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424787303062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift3-SYN " "Found design unit 1: lpm_clshift3-SYN" {  } { { "lpm_clshift3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787303075 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift3 " "Found entity 1: lpm_clshift3" {  } { { "lpm_clshift3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787303075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424787303075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "5multiplier " "Elaborating entity \"5multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1424787303386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift3 lpm_clshift3:inst11 " "Elaborating entity \"lpm_clshift3\" for hierarchy \"lpm_clshift3:inst11\"" {  } { { "5multiplier.bdf" "inst11" { Schematic "H:/FPGA/eie1_fpga_lab/projects/multiplier/5multiplier.bdf" { { 408 1536 1712 520 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787303452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift lpm_clshift3:inst11\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"lpm_clshift3:inst11\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift3.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift3.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787303532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_clshift3:inst11\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"lpm_clshift3:inst11\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift3.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424787303545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_clshift3:inst11\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"lpm_clshift3:inst11\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787303577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787303577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787303577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787303577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 1 " "Parameter \"lpm_widthdist\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787303577 ""}  } { { "lpm_clshift3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift3.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424787303577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_eid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_eid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_eid " "Found entity 1: lpm_clshift_eid" {  } { { "db/lpm_clshift_eid.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/db/lpm_clshift_eid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787303753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424787303753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_eid lpm_clshift3:inst11\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_eid:auto_generated " "Elaborating entity \"lpm_clshift_eid\" for hierarchy \"lpm_clshift3:inst11\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_eid:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787303786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:inst4 " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:inst4\"" {  } { { "5multiplier.bdf" "inst4" { Schematic "H:/FPGA/eie1_fpga_lab/projects/multiplier/5multiplier.bdf" { { 272 1256 1416 368 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787303830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 multiplier:inst4\|lpm_clshift0:inst1 " "Elaborating entity \"lpm_clshift0\" for hierarchy \"multiplier:inst4\|lpm_clshift0:inst1\"" {  } { { "multiplier.bdf" "inst1" { Schematic "H:/FPGA/eie1_fpga_lab/projects/multiplier/multiplier.bdf" { { 184 736 912 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787303939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift multiplier:inst4\|lpm_clshift0:inst1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"multiplier:inst4\|lpm_clshift0:inst1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787303963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier:inst4\|lpm_clshift0:inst1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"multiplier:inst4\|lpm_clshift0:inst1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424787303969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier:inst4\|lpm_clshift0:inst1\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"multiplier:inst4\|lpm_clshift0:inst1\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787303969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787303969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787303969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 1 " "Parameter \"lpm_widthdist\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787303969 ""}  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424787303969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_djb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_djb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_djb " "Found entity 1: lpm_clshift_djb" {  } { { "db/lpm_clshift_djb.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/db/lpm_clshift_djb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787304032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424787304032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_djb multiplier:inst4\|lpm_clshift0:inst1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_djb:auto_generated " "Elaborating entity \"lpm_clshift_djb\" for hierarchy \"multiplier:inst4\|lpm_clshift0:inst1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_djb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX multiplier:inst4\|BUSMUX:inst4 " "Elaborating entity \"BUSMUX\" for hierarchy \"multiplier:inst4\|BUSMUX:inst4\"" {  } { { "multiplier.bdf" "inst4" { Schematic "H:/FPGA/eie1_fpga_lab/projects/multiplier/multiplier.bdf" { { 424 1360 1472 512 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier:inst4\|BUSMUX:inst4 " "Elaborated megafunction instantiation \"multiplier:inst4\|BUSMUX:inst4\"" {  } { { "multiplier.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/multiplier/multiplier.bdf" { { 424 1360 1472 512 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424787304149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier:inst4\|BUSMUX:inst4 " "Instantiated megafunction \"multiplier:inst4\|BUSMUX:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304149 ""}  } { { "multiplier.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/multiplier/multiplier.bdf" { { 424 1360 1472 512 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424787304149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux multiplier:inst4\|BUSMUX:inst4\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"multiplier:inst4\|BUSMUX:inst4\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304241 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier:inst4\|BUSMUX:inst4\|lpm_mux:\$00000 multiplier:inst4\|BUSMUX:inst4 " "Elaborated megafunction instantiation \"multiplier:inst4\|BUSMUX:inst4\|lpm_mux:\$00000\", which is child of megafunction instantiation \"multiplier:inst4\|BUSMUX:inst4\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "multiplier.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/multiplier/multiplier.bdf" { { 424 1360 1472 512 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/db/mux_erc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787304378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424787304378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc multiplier:inst4\|BUSMUX:inst4\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"multiplier:inst4\|BUSMUX:inst4\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift1 multiplier:inst4\|lpm_clshift1:inst2 " "Elaborating entity \"lpm_clshift1\" for hierarchy \"multiplier:inst4\|lpm_clshift1:inst2\"" {  } { { "multiplier.bdf" "inst2" { Schematic "H:/FPGA/eie1_fpga_lab/projects/multiplier/multiplier.bdf" { { 432 688 864 512 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift multiplier:inst4\|lpm_clshift1:inst2\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"multiplier:inst4\|lpm_clshift1:inst2\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift1.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier:inst4\|lpm_clshift1:inst2\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"multiplier:inst4\|lpm_clshift1:inst2\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift1.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424787304527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier:inst4\|lpm_clshift1:inst2\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"multiplier:inst4\|lpm_clshift1:inst2\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 1 " "Parameter \"lpm_widthdist\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304527 ""}  } { { "lpm_clshift1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift1.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424787304527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_skb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_skb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_skb " "Found entity 1: lpm_clshift_skb" {  } { { "db/lpm_clshift_skb.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/db/lpm_clshift_skb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787304586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424787304586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_skb multiplier:inst4\|lpm_clshift1:inst2\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_skb:auto_generated " "Elaborating entity \"lpm_clshift_skb\" for hierarchy \"multiplier:inst4\|lpm_clshift1:inst2\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_skb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 multiplier:inst4\|lpm_add_sub0:inst3 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"multiplier:inst4\|lpm_add_sub0:inst3\"" {  } { { "multiplier.bdf" "inst3" { Schematic "H:/FPGA/eie1_fpga_lab/projects/multiplier/multiplier.bdf" { { 448 1056 1216 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub multiplier:inst4\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"multiplier:inst4\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_add_sub0.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier:inst4\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"multiplier:inst4\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_add_sub0.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424787304812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier:inst4\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"multiplier:inst4\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304813 ""}  } { { "lpm_add_sub0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_add_sub0.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424787304813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uoh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uoh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uoh " "Found entity 1: add_sub_uoh" {  } { { "db/add_sub_uoh.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/db/add_sub_uoh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787304933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424787304933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uoh multiplier:inst4\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uoh:auto_generated " "Elaborating entity \"add_sub_uoh\" for hierarchy \"multiplier:inst4\|lpm_add_sub0:inst3\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uoh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787304959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift2 lpm_clshift2:inst6 " "Elaborating entity \"lpm_clshift2\" for hierarchy \"lpm_clshift2:inst6\"" {  } { { "5multiplier.bdf" "inst6" { Schematic "H:/FPGA/eie1_fpga_lab/projects/multiplier/5multiplier.bdf" { { 128 344 520 240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787306743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift lpm_clshift2:inst6\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"lpm_clshift2:inst6\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift2.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787306778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_clshift2:inst6\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"lpm_clshift2:inst6\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424787306795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_clshift2:inst6\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"lpm_clshift2:inst6\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787306796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787306796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787306796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787306796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 1 " "Parameter \"lpm_widthdist\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787306796 ""}  } { { "lpm_clshift2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424787306796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_2hd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_2hd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_2hd " "Found entity 1: lpm_clshift_2hd" {  } { { "db/lpm_clshift_2hd.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/db/lpm_clshift_2hd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424787306858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424787306858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_2hd lpm_clshift2:inst6\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_2hd:auto_generated " "Elaborating entity \"lpm_clshift_2hd\" for hierarchy \"lpm_clshift2:inst6\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_2hd:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424787306884 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift2.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424787307124 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift2.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424787307132 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift1.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift1.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424787307133 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424787307134 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift1.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift1.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424787307137 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424787307138 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift1.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift1.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424787307139 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424787307140 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift1.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift1.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424787307141 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424787307142 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift1.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift1.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424787307145 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424787307146 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift3.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/multiplier/lpm_clshift3.vhd" 81 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424787307147 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1424787308381 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1424787312216 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424787312216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1424787312496 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1424787312496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1424787312496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1424787312496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424787312718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 24 14:15:12 2015 " "Processing ended: Tue Feb 24 14:15:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424787312718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424787312718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424787312718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424787312718 ""}
