{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "--- One Bit Adder Implementation ---\n",
      "tmp3/1W <-- & -- a/1I, b/1I \n",
      "tmp1/1W <-- ^ -- a/1I, b/1I \n",
      "tmp4/1W <-- & -- a/1I, c/1I \n",
      "tmp2/1W <-- ^ -- tmp1/1W, c/1I \n",
      "tmp5/1W <-- & -- b/1I, c/1I \n",
      "tmp0/1W <-- w -- tmp4/1W \n",
      "sum/1O <-- w -- tmp2/1W \n",
      "temp1/1W <-- w -- tmp3/1W \n",
      "tmp6/1W <-- | -- temp1/1W, tmp0/1W \n",
      "tmp7/1W <-- | -- tmp6/1W, tmp5/1W \n",
      "carry_out/1O <-- w -- tmp7/1W \n",
      "\n",
      "--- One Bit Adder Simulation ---\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <script src=\"https://cdnjs.cloudflare.com/ajax/libs/wavedrom/1.6.2/skins/default.js\" type=\"text/javascript\"></script>\n",
       "\t\t<script src=\"https://cdnjs.cloudflare.com/ajax/libs/wavedrom/1.6.2/wavedrom.min.js\" type=\"text/javascript\"></script>\n",
       "        <script type=\"WaveDrom\">\n",
       "        { signal : [\n",
       "        { name: \"a\",  wave: \"0..\" },\n",
       "{ name: \"b\",  wave: \"0..\" },\n",
       "{ name: \"c\",  wave: \"10.\" },\n",
       "{ name: \"carry_out\",  wave: \"=..\", data: [\"0\"] },\n",
       "{ name: \"sum\",  wave: \"==.\", data: [\"1\", \"0\"] },\n",
       "{ name: \"temp1\",  wave: \"=..\", data: [\"0\"] },\n",
       "        ]}\n",
       "        </script>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<IPython.core.display.Javascript object>\n"
     ]
    },
    {
     "data": {
      "application/javascript": [
       "WaveDrom.ProcessAll()"
      ],
      "text/plain": [
       "<IPython.core.display.Javascript object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The latest value of a was: 0\n"
     ]
    }
   ],
   "source": [
    "\"\"\" Example 1:  A simple combination logic block example.\n",
    "    This example declares a block of hardware with three one-bit inputs,\n",
    "    (a,b,c) and two one-bit outputs (sum, cout).  The logic declared is a\n",
    "    simple one-bit adder and the definition uses some of the most common\n",
    "    parts of PyRTL. The adder is then simulated on random data, the\n",
    "    wave form is printed to the screen, and the resulting trace is\n",
    "    compared to a \"correct\" addition.  If the result is correct then a 0\n",
    "    is returned, else 1.\n",
    "\"\"\"\n",
    "\n",
    "import random\n",
    "import sys\n",
    "sys.path.insert(0, '../../PyRTL')\n",
    "\n",
    "import pyrtl\n",
    "# import PyRTL\n",
    "\n",
    "# The basic idea of PyRTL is to specify the component of a some hardware block\n",
    "# through the declaration of wires and operations on those wires.  The current\n",
    "# working block, an instance of a class devilishly named \"Block\", is implicit\n",
    "# in all of the below code -- it is easiest to start with the way wires work.\n",
    "\n",
    "# --- Step 1: Define Logic -------------------------------------------------\n",
    "\n",
    "# One of the most fundamental types in PyRTL is the \"WireVector\" which is acts\n",
    "# very much like a python list of 1-bit wires.  Unlike a normal list though the\n",
    "# number of bits is explicitly declared.\n",
    "temp1 = pyrtl.WireVector(bitwidth=1, name='temp1')\n",
    "\n",
    "# Both arguments are in fact optional and default to a bitwidth of 1 and a unique\n",
    "# name generated by pyrtl starting with 'tmp'\n",
    "temp2 = pyrtl.WireVector()\n",
    "\n",
    "# Two special types of WireVectors are Input and Output, which are used to specify\n",
    "# an interface to the hardware block.\n",
    "a, b, c = pyrtl.Input(1, 'a'), pyrtl.Input(1, 'b'), pyrtl.Input(1, 'c')\n",
    "sum, carry_out = pyrtl.Output(1, 'sum'), pyrtl.Output(1, 'carry_out')\n",
    "\n",
    "# Okay, let's build a one-bit adder.  To do this we need to use the assignment\n",
    "# operator, which is '<<='.  This takes an already declared wire and \"connects\"\n",
    "# it to some other already declared wire.  Let's start with the sum bit, which is\n",
    "# of course just the xor of the three inputs\n",
    "sum <<= a ^ b ^ c\n",
    "\n",
    "# The carry_out bit would just be \"carry_out <<= a & b | a & c | b & c\" but let's break\n",
    "# than down a bit to see what is really happening.  What if we want to give names\n",
    "# to the partial signals in the middle of that computation.  When you take\n",
    "# \"a & b\" in PyRTL what that really means is \"make an AND gate, connect one input\n",
    "# to 'a' and the other to 'b' and return the result of the gate\".  The result of\n",
    "# that AND gate can then be assigned to temp1 or it can be used like any other\n",
    "# python variable.\n",
    "\n",
    "temp1 <<= a & b  # connect the result of a & b to the pre-allocated wirevector\n",
    "temp2 <<= a & c\n",
    "temp3 = b & c  # temp3 IS the result of b & c (this is the first mention of temp3)\n",
    "carry_out <<= temp1 | temp2 | temp3\n",
    "\n",
    "# You can access the working block through pyrt.working_block(), and for most\n",
    "# things one block is all you will need.  Example 2 discusses this in more detail,\n",
    "# but for now we can just bring the block to see that in fact it looks like the\n",
    "# hardware we described.  The format is a bit weird, but roughly translates to\n",
    "# a list of gates (the 'w' gates are just wires).  The ins and outs of the gates\n",
    "# are printed 'name'/'bitwidth''WireVectorType'\n",
    "\n",
    "print('--- One Bit Adder Implementation ---')\n",
    "print(pyrtl.working_block())\n",
    "print()\n",
    "\n",
    "# --- Step 2: Simulate Design  -----------------------------------------------\n",
    "\n",
    "# Okay, let's get simulate our one-bit adder.  To keep track of the output of\n",
    "# the simulation we need to make a new \"SimulationTrace\" and a \"Simulation\"\n",
    "# that then uses that trace.\n",
    "\n",
    "sim_trace = pyrtl.SimulationTrace()\n",
    "sim = pyrtl.Simulation(tracer=sim_trace)\n",
    "\n",
    "# Now all we need to do is call \"sim.step\" to simulate each clock cycle of our\n",
    "# design.  We just need to pass in some input each cycle which is a dictionary\n",
    "# mapping inputs (the *names* of the inputs, not the actual Input instances)\n",
    "# and a value for that signal each cycle.  In this simple example we\n",
    "# can just specify a random value of 0 or 1 with python's random module.  We\n",
    "# call step 15 times to simulate 15 cycles.\n",
    "\n",
    "for cycle in range(3):\n",
    "    sim.step({\n",
    "        'a': random.choice([0,1]),\n",
    "        'b': random.choice([0,1]),\n",
    "        'c': random.choice([0,1])\n",
    "        })\n",
    "\n",
    "# Now all we need to do is print the trace results to the screen. Here we use\n",
    "# \"render_trace\" with some size information.\n",
    "print('--- One Bit Adder Simulation ---')\n",
    "sim_trace.render_trace(symbol_len=5, segment_size=5)\n",
    "\n",
    "a_value = sim.inspect(a)\n",
    "print(\"The latest value of a was: \" + str(a_value))\n",
    "\n",
    "# --- Verification of Simulated Design ---------------------------------------\n",
    "\n",
    "# Now finally, let's check the trace to make sure that sum and carry_out are actually\n",
    "# the right values when compared to a python's addition operation.  Note that\n",
    "# all the simulation is done at this point and we are just checking the wave form\n",
    "# but there is no reason you could not do this at simulation time if you had a\n",
    "# really long running design.\n",
    "\n",
    "for cycle in range(3):\n",
    "    # Note that we are doing all arithmetic on values NOT wirevectors here.\n",
    "    # We can add the inputs together to get a value for the result\n",
    "    add_result = (sim_trace.trace['a'][cycle] +\n",
    "                  sim_trace.trace['b'][cycle] +\n",
    "                  sim_trace.trace['c'][cycle])\n",
    "    # We can select off the bits and compare\n",
    "    python_sum = add_result & 0x1\n",
    "    python_cout = (add_result >> 1) & 0x1\n",
    "    if (python_sum != sim_trace.trace['sum'][cycle] or\n",
    "       python_cout != sim_trace.trace['carry_out'][cycle]):\n",
    "        print('This Example is Broken!!!')\n",
    "        exit(1)\n",
    "\n",
    "# You made it to the end! \n",
    "\n",
    "exit(0)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "ename": "PyrtlError",
     "evalue": "Input \"c\" has no input value specified",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mPyrtlError\u001b[0m                                Traceback (most recent call last)",
      "\u001b[1;32m<ipython-input-2-47d468339cf2>\u001b[0m in \u001b[0;36m<module>\u001b[1;34m()\u001b[0m\n\u001b[0;32m     87\u001b[0m \u001b[0msim\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mpyrtl\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mSimulation\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mtracer\u001b[0m\u001b[1;33m=\u001b[0m\u001b[0msim_trace\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mmemory_value_map\u001b[0m\u001b[1;33m=\u001b[0m\u001b[0mmemvals\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m     88\u001b[0m \u001b[1;32mfor\u001b[0m \u001b[0mcycle\u001b[0m \u001b[1;32min\u001b[0m \u001b[0mrange\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mlen\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0msimvals\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;34m'we'\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m---> 89\u001b[1;33m     \u001b[0msim\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mstep\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;33m{\u001b[0m\u001b[0mk\u001b[0m\u001b[1;33m:\u001b[0m \u001b[0mint\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mv\u001b[0m\u001b[1;33m[\u001b[0m\u001b[0mcycle\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m)\u001b[0m \u001b[1;32mfor\u001b[0m \u001b[0mk\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mv\u001b[0m \u001b[1;32min\u001b[0m \u001b[0msimvals\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mitems\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m}\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m\u001b[0;32m     90\u001b[0m \u001b[0msim_trace\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mrender_trace\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m     91\u001b[0m \u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;32m~\\Desktop\\UCSB\\Second Year\\ArchLab\\PyRTL\\pyrtl\\simulation.py\u001b[0m in \u001b[0;36mstep\u001b[1;34m(self, provided_inputs)\u001b[0m\n\u001b[0;32m    193\u001b[0m         \u001b[1;32mif\u001b[0m \u001b[0minput_set\u001b[0m \u001b[1;33m!=\u001b[0m \u001b[0msupplied_inputs\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m    194\u001b[0m             \u001b[1;32mfor\u001b[0m \u001b[0mi\u001b[0m \u001b[1;32min\u001b[0m \u001b[0minput_set\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mdifference\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0msupplied_inputs\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m--> 195\u001b[1;33m                 \u001b[1;32mraise\u001b[0m \u001b[0mPyrtlError\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;34m'Input \"%s\" has no input value specified'\u001b[0m \u001b[1;33m%\u001b[0m \u001b[0mi\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mname\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m\u001b[0;32m    196\u001b[0m \u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m    197\u001b[0m         \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mvalue\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mupdate\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mregvalue\u001b[0m\u001b[1;33m)\u001b[0m  \u001b[1;31m# apply register updates from previous step\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;31mPyrtlError\u001b[0m: Input \"c\" has no input value specified"
     ]
    }
   ],
   "source": [
    "import random\n",
    "import sys\n",
    "sys.path.insert(0, '../../PyRTL')\n",
    "\n",
    "import pyrtl\n",
    "from pyrtl import *\n",
    "\n",
    "# --- Part 1: Memories -------------------------------------------------------\n",
    "\n",
    "# Memories is a way to store multiple sets of data for extended periods of\n",
    "# time. Below we will make two instances of the same memory to test using\n",
    "# that the same thing happens to two different memories using the same\n",
    "# inputs\n",
    "\n",
    "mem1 = MemBlock(bitwidth=32, addrwidth=3, name='mem')\n",
    "mem2 = MemBlock(32, 3, 'mem')\n",
    "\n",
    "# One memory will receive the write address from an input, the other, a register\n",
    "waddr = Input(3, 'waddr')\n",
    "count = Register(3, 'count')\n",
    "\n",
    "# In order to make sure that the two memories take the same inputs,\n",
    "# we will use same write data, write enable, and read addr values\n",
    "wdata = Input(32, 'wdata')\n",
    "we = Input(1, 'we')\n",
    "raddr = Input(3, 'raddr')\n",
    "\n",
    "# We will be grabbing data from each of the two memory blocks so we need\n",
    "# two different output wires to see the results\n",
    "\n",
    "rdata1 = Output(32, 'rdata1')\n",
    "rdata2 = Output(32, 'rdata2')\n",
    "\n",
    "# Ports\n",
    "# The way of sending data to and from a memory block is through the\n",
    "# use of a port. There are two types of ports, read ports and write ports.\n",
    "# Each memory can have multiple read and write ports, but it doesn't make\n",
    "# sense for one to have either 0 read ports or 0 write ports. Below, we\n",
    "# will make one read port for each of the two memories\n",
    "\n",
    "rdata1 <<= mem1[raddr]\n",
    "rdata2 <<= mem2[raddr]\n",
    "\n",
    "# Write Enable Bit\n",
    "# For the write ports, we will do something different. Sometimes you don't\n",
    "# want the memories to always accept the data and address on the write port.\n",
    "# The write enable bit allows us to disable the write port as long as the\n",
    "# value is zero, giving us complete control over whether to accept the data.\n",
    "\n",
    "WE = MemBlock.EnabledWrite\n",
    "mem1[waddr] <<= WE(wdata, we)  # Uses input wire\n",
    "mem2[count] <<= WE(wdata, we)  # Uses count register\n",
    "\n",
    "# Now we will finish up the circuit\n",
    "# We will increment count register on each write\n",
    "\n",
    "count.next <<= select(we, falsecase=count, truecase=count + 1)\n",
    "\n",
    "# we will also verify that the two write address are always the same\n",
    "\n",
    "validate = Output(1, 'validate')\n",
    "validate <<= waddr == count\n",
    "\n",
    "# Now it is time to simulate the circuit. first we will set up the values\n",
    "# for all of the inputs.\n",
    "# Write 1 through 8 into the eight registers, then read back out\n",
    "simvals = {\n",
    "    'we':        \"00111111110000000000000000\",\n",
    "    'waddr':     \"00012345670000000000000000\",\n",
    "    'wdata':     \"00123456789990000000000000\",\n",
    "    'raddr':     \"00000000000000000123456777\"\n",
    "}\n",
    "\n",
    "# for simulation purposes, we can give the spots in memory an initial value\n",
    "# note that in the actual circuit, the values are initially undefined\n",
    "# below, we are building the data with which to initialize memory\n",
    "mem1_init = {addr: 9 for addr in range(8)}\n",
    "mem2_init = {addr: 9 for addr in range(8)}\n",
    "\n",
    "# The simulation only recognizes initial values of memories when they are in a\n",
    "# dictionary composing of memory : mem_values pairs.\n",
    "memvals = {mem1: mem1_init, mem2: mem2_init}\n",
    "\n",
    "# now run the simulation like before. Note the adding of the memory\n",
    "# value map.\n",
    "sim_trace = pyrtl.SimulationTrace()\n",
    "sim = pyrtl.Simulation(tracer=sim_trace, memory_value_map=memvals)\n",
    "for cycle in range(len(simvals['we'])):\n",
    "    sim.step({k: int(v[cycle]) for k, v in simvals.items()})\n",
    "sim_trace.render_trace()\n",
    "\n",
    "# cleanup in preparation for the rom example\n",
    "pyrtl.reset_working_block()\n",
    "\n",
    "# --- Part 2: ROMs -----------------------------------------------------------\n",
    "\n",
    "# ROMs are another type of memory. Unlike normal memories, ROMs are read only\n",
    "# and therefore only have read ports. They are used to store predefined data\n",
    "\n",
    "# There are two different ways to define the data stored in the ROMs\n",
    "# either through passing a function or though a list or tuple\n",
    "\n",
    "\n",
    "def rom_data_func(address):\n",
    "    return 31 - 2 * address\n",
    "\n",
    "rom_data_array = [rom_data_func(a) for a in range(16)]\n",
    "\n",
    "# Now we will make the ROM blocks. ROM blocks are similar to memory blocks\n",
    "# but because they are read only, they also need to be passed in a set of\n",
    "# data to be initialized as\n",
    "\n",
    "# FIXME: rework how memassigns work to account for more read ports\n",
    "rom1 = RomBlock(bitwidth=5, addrwidth=4, romdata=rom_data_func, max_read_ports=10)\n",
    "rom2 = RomBlock(5, 4, rom_data_array, max_read_ports=10)\n",
    "\n",
    "rom_add_1, rom_add_2 = Input(4, \"rom_in\"), Input(4, \"rom_in_2\")\n",
    "\n",
    "rom_out_1, rom_out_2 = Output(5, \"rom_out_1\"), Output(5, \"rom_out_2\")\n",
    "rom_out_3, cmp_out = Output(5, \"rom_out_3\"), Output(1, \"cmp_out\")\n",
    "\n",
    "# Because output wirevectors cannot be used as the source for other nets,\n",
    "# in order to use the rom outputs in two different places, we must instead\n",
    "# assign them to a temporary variable.\n",
    "\n",
    "temp1 = rom1[rom_add_1]\n",
    "temp2 = rom2[rom_add_1]\n",
    "\n",
    "rom_out_3 <<= rom2[rom_add_2]\n",
    "\n",
    "# now we will connect the rest of the outputs together\n",
    "\n",
    "rom_out_1 <<= temp1\n",
    "rom_out_2 <<= temp2\n",
    "\n",
    "cmp_out <<= temp1 == temp2\n",
    "\n",
    "# One of the things that is useful to have is repeatability, However, we\n",
    "# also don't want the hassle of typing out a set of values to test. One\n",
    "# solution in this case is to seed random and then pulling out 'random'\n",
    "# numbers from it.\n",
    "\n",
    "random.seed(4839483)\n",
    "\n",
    "# Now we will create a new set of simulation values. In this case, since we\n",
    "# want to use simulation values that are larger than 9 we cannot use the\n",
    "# trick used in previous examples to parse values. The two ways we are doing\n",
    "# it below are both valid ways of making larger values\n",
    "\n",
    "simvals = {\n",
    "    'rom_in': [1, 11, 4, 2, 7, 8, 2, 4, 5, 13, 15, 3, 4, 4, 4, 8, 12, 13, 2, 1],\n",
    "    'rom_in_2': [random.randrange(0, 16) for i in range(20)]\n",
    "}\n",
    "\n",
    "# Now run the simulation like before. Note that for ROMs, we do not\n",
    "# supply a memory value map because ROMs are defined with the values\n",
    "# predefined.\n",
    "\n",
    "sim_trace = pyrtl.SimulationTrace()\n",
    "sim = pyrtl.Simulation(tracer=sim_trace)\n",
    "for cycle in range(len(simvals['rom_in'])):\n",
    "    sim.step({k: v[cycle] for k, v in simvals.items()})\n",
    "sim_trace.render_trace()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
