// Seed: 2372323467
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input wand id_2,
    output supply0 id_3,
    input tri id_4,
    output tri1 id_5,
    output uwire id_6,
    output wire id_7,
    input wire id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri1 id_11,
    output tri0 id_12
);
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri0 id_3
    , id_15,
    input uwire id_4,
    output wor id_5
    , id_16,
    output tri id_6,
    input tri1 id_7,
    inout wire id_8,
    input supply1 id_9,
    output wor id_10,
    output wor id_11,
    input supply1 id_12,
    output tri0 id_13
);
  wire id_17;
  always @(posedge (id_9 - 1));
  module_0(
      id_0, id_11, id_2, id_5, id_1, id_5, id_8, id_11, id_2, id_7, id_9, id_9, id_10
  );
  wire id_18;
endmodule
