# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final.srcs/sources_1/new/10710827_10742651.vhd" \
"../../../../final.srcs/sim_2/imports/Downloads/tb_example23_agg.vhd" \

# Do not sort compile order
nosort
