@W: FA239 :"c:\users\ariadna gracida\documents\arqui2020\2\lcd00\datalcd00.vhdl":44:16:44:20|ROM outchar_1_1[6:5] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\ariadna gracida\documents\arqui2020\2\lcd00\datalcd00.vhdl":44:16:44:20|ROM outchar_1_1[3:0] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\ariadna gracida\documents\arqui2020\2\lcd00\datalcd00.vhdl":44:16:44:20|ROM outchar_1_1[6:5] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\ariadna gracida\documents\arqui2020\2\lcd00\datalcd00.vhdl":44:16:44:20|ROM outchar_1_1[3:0] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:LD00.D00.osc_int"
