{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491928979531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491928979531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 11:42:59 2017 " "Processing started: Tue Apr 11 11:42:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491928979531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491928979531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uarec -c uarec " "Command: quartus_map --read_settings_files=on --write_settings_files=off uarec -c uarec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491928979531 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1491928979763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/cycle_count_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/cycle_count_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cycle_count_16-behave " "Found design unit 1: cycle_count_16-behave" {  } { { "../ModelSimProject/UART_Receiver/cycle_count_16.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/cycle_count_16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928980101 ""} { "Info" "ISGN_ENTITY_NAME" "1 cycle_count_16 " "Found entity 1: cycle_count_16" {  } { { "../ModelSimProject/UART_Receiver/cycle_count_16.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/cycle_count_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928980101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491928980101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/shift_reg_8_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/shift_reg_8_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg_8_en-behave " "Found design unit 1: shift_reg_8_en-behave" {  } { { "../ModelSimProject/UART_Receiver/shift_reg_8_en.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/shift_reg_8_en.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928980101 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_8_en " "Found entity 1: shift_reg_8_en" {  } { { "../ModelSimProject/UART_Receiver/shift_reg_8_en.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/shift_reg_8_en.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928980101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491928980101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/rec_control_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/rec_control_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rec_control_logic-behave " "Found design unit 1: rec_control_logic-behave" {  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928980101 ""} { "Info" "ISGN_ENTITY_NAME" "1 rec_control_logic " "Found entity 1: rec_control_logic" {  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928980101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491928980101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/uarec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/uarec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uarec-behave " "Found design unit 1: uarec-behave" {  } { { "../ModelSimProject/UART_Receiver/uarec.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/uarec.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928980101 ""} { "Info" "ISGN_ENTITY_NAME" "1 uarec " "Found entity 1: uarec" {  } { { "../ModelSimProject/UART_Receiver/uarec.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/uarec.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928980101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491928980101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uarec " "Elaborating entity \"uarec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491928980163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycle_count_16 cycle_count_16:L1 " "Elaborating entity \"cycle_count_16\" for hierarchy \"cycle_count_16:L1\"" {  } { { "../ModelSimProject/UART_Receiver/uarec.vhd" "L1" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/uarec.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491928980216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rec_control_logic rec_control_logic:L2 " "Elaborating entity \"rec_control_logic\" for hierarchy \"rec_control_logic:L2\"" {  } { { "../ModelSimProject/UART_Receiver/uarec.vhd" "L2" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/uarec.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491928980231 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state rec_control_logic.vhd(32) " "VHDL Process Statement warning at rec_control_logic.vhd(32): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491928980247 "|uarec|rec_control_logic:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] rec_control_logic.vhd(32) " "Inferred latch for \"next_state\[0\]\" at rec_control_logic.vhd(32)" {  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491928980247 "|uarec|rec_control_logic:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] rec_control_logic.vhd(32) " "Inferred latch for \"next_state\[1\]\" at rec_control_logic.vhd(32)" {  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491928980247 "|uarec|rec_control_logic:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] rec_control_logic.vhd(32) " "Inferred latch for \"next_state\[2\]\" at rec_control_logic.vhd(32)" {  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491928980247 "|uarec|rec_control_logic:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] rec_control_logic.vhd(32) " "Inferred latch for \"next_state\[3\]\" at rec_control_logic.vhd(32)" {  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491928980247 "|uarec|rec_control_logic:L2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_8_en shift_reg_8_en:L3 " "Elaborating entity \"shift_reg_8_en\" for hierarchy \"shift_reg_8_en:L3\"" {  } { { "../ModelSimProject/UART_Receiver/uarec.vhd" "L3" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/uarec.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491928980263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rec_control_logic:L2\|next_state\[0\] " "Latch rec_control_logic:L2\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rec_control_logic:L2\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal rec_control_logic:L2\|state\[3\]" {  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491928980947 ""}  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491928980947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rec_control_logic:L2\|next_state\[1\] " "Latch rec_control_logic:L2\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rec_control_logic:L2\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal rec_control_logic:L2\|state\[2\]" {  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491928980947 ""}  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491928980947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rec_control_logic:L2\|next_state\[2\] " "Latch rec_control_logic:L2\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rec_control_logic:L2\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal rec_control_logic:L2\|state\[3\]" {  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491928980947 ""}  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491928980947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rec_control_logic:L2\|next_state\[3\] " "Latch rec_control_logic:L2\|next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rec_control_logic:L2\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal rec_control_logic:L2\|state\[2\]" {  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491928980947 ""}  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491928980947 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1491928981101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1491928981548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491928981548 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1491928981701 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1491928981701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1491928981701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1491928981701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491928981732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 11:43:01 2017 " "Processing ended: Tue Apr 11 11:43:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491928981732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491928981732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491928981732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491928981732 ""}
