digraph "CFG for '_Z6Pi_GPUPfS_Pii' function" {
	label="CFG for '_Z6Pi_GPUPfS_Pii' function";

	Node0x644c540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %12 = bitcast i8 addrspace(4)* %11 to i32 addrspace(4)*\l  %13 = load i32, i32 addrspace(4)* %12, align 4, !tbaa !6\l  %14 = mul i32 %5, %10\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %16 = add i32 %14, %15\l  %17 = udiv i32 %13, %10\l  %18 = mul i32 %17, %10\l  %19 = icmp ugt i32 %13, %18\l  %20 = zext i1 %19 to i32\l  %21 = add i32 %17, %20\l  %22 = mul i32 %21, %10\l  %23 = icmp slt i32 %16, %3\l  br i1 %23, label %27, label %24\l|{<s0>T|<s1>F}}"];
	Node0x644c540:s0 -> Node0x644eb00;
	Node0x644c540:s1 -> Node0x644eb90;
	Node0x644eb90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%24:\l24:                                               \l  %25 = phi i32 [ 0, %4 ], [ %40, %27 ]\l  %26 = atomicrmw add i32 addrspace(1)* %2, i32 %25 syncscope(\"agent-one-as\")\l... monotonic, align 4\l  ret void\l}"];
	Node0x644eb00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%27:\l27:                                               \l  %28 = phi i32 [ %41, %27 ], [ %16, %4 ]\l  %29 = phi i32 [ %40, %27 ], [ 0, %4 ]\l  %30 = sext i32 %28 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %0, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !16,\l... !amdgpu.noclobber !5\l  %33 = fmul contract float %32, %32\l  %34 = getelementptr inbounds float, float addrspace(1)* %1, i64 %30\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !16,\l... !amdgpu.noclobber !5\l  %36 = fmul contract float %35, %35\l  %37 = fadd contract float %33, %36\l  %38 = fcmp contract olt float %37, 1.000000e+00\l  %39 = zext i1 %38 to i32\l  %40 = add nuw nsw i32 %29, %39\l  %41 = add nsw i32 %28, %22\l  %42 = icmp slt i32 %41, %3\l  br i1 %42, label %27, label %24, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x644eb00:s0 -> Node0x644eb00;
	Node0x644eb00:s1 -> Node0x644eb90;
}
