#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c1eda0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c1ef30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1c2b230 .functor NOT 1, L_0x1c56570, C4<0>, C4<0>, C4<0>;
L_0x1c562d0 .functor XOR 1, L_0x1c56170, L_0x1c56230, C4<0>, C4<0>;
L_0x1c56460 .functor XOR 1, L_0x1c562d0, L_0x1c56390, C4<0>, C4<0>;
v0x1c52000_0 .net *"_ivl_10", 0 0, L_0x1c56390;  1 drivers
v0x1c52100_0 .net *"_ivl_12", 0 0, L_0x1c56460;  1 drivers
v0x1c521e0_0 .net *"_ivl_2", 0 0, L_0x1c53fb0;  1 drivers
v0x1c522a0_0 .net *"_ivl_4", 0 0, L_0x1c56170;  1 drivers
v0x1c52380_0 .net *"_ivl_6", 0 0, L_0x1c56230;  1 drivers
v0x1c524b0_0 .net *"_ivl_8", 0 0, L_0x1c562d0;  1 drivers
v0x1c52590_0 .net "a", 0 0, v0x1c4eb40_0;  1 drivers
v0x1c52630_0 .net "b", 0 0, v0x1c4ebe0_0;  1 drivers
v0x1c526d0_0 .net "c", 0 0, v0x1c4ec80_0;  1 drivers
v0x1c52770_0 .var "clk", 0 0;
v0x1c52810_0 .net "d", 0 0, v0x1c4edc0_0;  1 drivers
v0x1c528b0_0 .net "q_dut", 0 0, L_0x1c56010;  1 drivers
v0x1c52950_0 .net "q_ref", 0 0, L_0x1c52ff0;  1 drivers
v0x1c529f0_0 .var/2u "stats1", 159 0;
v0x1c52a90_0 .var/2u "strobe", 0 0;
v0x1c52b30_0 .net "tb_match", 0 0, L_0x1c56570;  1 drivers
v0x1c52bf0_0 .net "tb_mismatch", 0 0, L_0x1c2b230;  1 drivers
v0x1c52cb0_0 .net "wavedrom_enable", 0 0, v0x1c4eeb0_0;  1 drivers
v0x1c52d50_0 .net "wavedrom_title", 511 0, v0x1c4ef50_0;  1 drivers
L_0x1c53fb0 .concat [ 1 0 0 0], L_0x1c52ff0;
L_0x1c56170 .concat [ 1 0 0 0], L_0x1c52ff0;
L_0x1c56230 .concat [ 1 0 0 0], L_0x1c56010;
L_0x1c56390 .concat [ 1 0 0 0], L_0x1c52ff0;
L_0x1c56570 .cmp/eeq 1, L_0x1c53fb0, L_0x1c56460;
S_0x1c1f0c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1c1ef30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c0aea0 .functor NOT 1, v0x1c4eb40_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f820 .functor XOR 1, L_0x1c0aea0, v0x1c4ebe0_0, C4<0>, C4<0>;
L_0x1c2b2a0 .functor XOR 1, L_0x1c1f820, v0x1c4ec80_0, C4<0>, C4<0>;
L_0x1c52ff0 .functor XOR 1, L_0x1c2b2a0, v0x1c4edc0_0, C4<0>, C4<0>;
v0x1c2b4a0_0 .net *"_ivl_0", 0 0, L_0x1c0aea0;  1 drivers
v0x1c2b540_0 .net *"_ivl_2", 0 0, L_0x1c1f820;  1 drivers
v0x1c0aff0_0 .net *"_ivl_4", 0 0, L_0x1c2b2a0;  1 drivers
v0x1c0b090_0 .net "a", 0 0, v0x1c4eb40_0;  alias, 1 drivers
v0x1c4df00_0 .net "b", 0 0, v0x1c4ebe0_0;  alias, 1 drivers
v0x1c4e010_0 .net "c", 0 0, v0x1c4ec80_0;  alias, 1 drivers
v0x1c4e0d0_0 .net "d", 0 0, v0x1c4edc0_0;  alias, 1 drivers
v0x1c4e190_0 .net "q", 0 0, L_0x1c52ff0;  alias, 1 drivers
S_0x1c4e2f0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1c1ef30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c4eb40_0 .var "a", 0 0;
v0x1c4ebe0_0 .var "b", 0 0;
v0x1c4ec80_0 .var "c", 0 0;
v0x1c4ed20_0 .net "clk", 0 0, v0x1c52770_0;  1 drivers
v0x1c4edc0_0 .var "d", 0 0;
v0x1c4eeb0_0 .var "wavedrom_enable", 0 0;
v0x1c4ef50_0 .var "wavedrom_title", 511 0;
E_0x1c19d00/0 .event negedge, v0x1c4ed20_0;
E_0x1c19d00/1 .event posedge, v0x1c4ed20_0;
E_0x1c19d00 .event/or E_0x1c19d00/0, E_0x1c19d00/1;
E_0x1c19f50 .event posedge, v0x1c4ed20_0;
E_0x1c039f0 .event negedge, v0x1c4ed20_0;
S_0x1c4e640 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c4e2f0;
 .timescale -12 -12;
v0x1c4e840_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c4e940 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c4e2f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c4f0b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1c1ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c53120 .functor NOT 1, v0x1c4eb40_0, C4<0>, C4<0>, C4<0>;
L_0x1c53190 .functor NOT 1, v0x1c4ebe0_0, C4<0>, C4<0>, C4<0>;
L_0x1c53220 .functor AND 1, L_0x1c53120, L_0x1c53190, C4<1>, C4<1>;
L_0x1c532e0 .functor NOT 1, v0x1c4ec80_0, C4<0>, C4<0>, C4<0>;
L_0x1c53380 .functor AND 1, L_0x1c53220, L_0x1c532e0, C4<1>, C4<1>;
L_0x1c53490 .functor NOT 1, v0x1c4edc0_0, C4<0>, C4<0>, C4<0>;
L_0x1c53540 .functor AND 1, L_0x1c53380, L_0x1c53490, C4<1>, C4<1>;
L_0x1c53650 .functor NOT 1, v0x1c4eb40_0, C4<0>, C4<0>, C4<0>;
L_0x1c53710 .functor AND 1, L_0x1c53650, v0x1c4ebe0_0, C4<1>, C4<1>;
L_0x1c537d0 .functor AND 1, L_0x1c53710, v0x1c4ec80_0, C4<1>, C4<1>;
L_0x1c538f0 .functor NOT 1, v0x1c4edc0_0, C4<0>, C4<0>, C4<0>;
L_0x1c53960 .functor AND 1, L_0x1c537d0, L_0x1c538f0, C4<1>, C4<1>;
L_0x1c53a90 .functor OR 1, L_0x1c53540, L_0x1c53960, C4<0>, C4<0>;
L_0x1c53ba0 .functor NOT 1, v0x1c4eb40_0, C4<0>, C4<0>, C4<0>;
L_0x1c53a20 .functor AND 1, L_0x1c53ba0, v0x1c4ebe0_0, C4<1>, C4<1>;
L_0x1c53ce0 .functor NOT 1, v0x1c4ec80_0, C4<0>, C4<0>, C4<0>;
L_0x1c53de0 .functor AND 1, L_0x1c53a20, L_0x1c53ce0, C4<1>, C4<1>;
L_0x1c53ef0 .functor AND 1, L_0x1c53de0, v0x1c4edc0_0, C4<1>, C4<1>;
L_0x1c54050 .functor OR 1, L_0x1c53a90, L_0x1c53ef0, C4<0>, C4<0>;
L_0x1c54160 .functor NOT 1, v0x1c4ebe0_0, C4<0>, C4<0>, C4<0>;
L_0x1c54390 .functor AND 1, v0x1c4eb40_0, L_0x1c54160, C4<1>, C4<1>;
L_0x1c54560 .functor AND 1, L_0x1c54390, v0x1c4ec80_0, C4<1>, C4<1>;
L_0x1c547f0 .functor AND 1, L_0x1c54560, v0x1c4edc0_0, C4<1>, C4<1>;
L_0x1c549c0 .functor OR 1, L_0x1c54050, L_0x1c547f0, C4<0>, C4<0>;
L_0x1c54ba0 .functor NOT 1, v0x1c4ebe0_0, C4<0>, C4<0>, C4<0>;
L_0x1c54c10 .functor AND 1, v0x1c4eb40_0, L_0x1c54ba0, C4<1>, C4<1>;
L_0x1c54db0 .functor NOT 1, v0x1c4ec80_0, C4<0>, C4<0>, C4<0>;
L_0x1c54e20 .functor AND 1, L_0x1c54c10, L_0x1c54db0, C4<1>, C4<1>;
L_0x1c55020 .functor NOT 1, v0x1c4edc0_0, C4<0>, C4<0>, C4<0>;
L_0x1c55090 .functor AND 1, L_0x1c54e20, L_0x1c55020, C4<1>, C4<1>;
L_0x1c552a0 .functor OR 1, L_0x1c549c0, L_0x1c55090, C4<0>, C4<0>;
L_0x1c553b0 .functor AND 1, v0x1c4eb40_0, v0x1c4ebe0_0, C4<1>, C4<1>;
L_0x1c55530 .functor NOT 1, v0x1c4ec80_0, C4<0>, C4<0>, C4<0>;
L_0x1c555a0 .functor AND 1, L_0x1c553b0, L_0x1c55530, C4<1>, C4<1>;
L_0x1c557d0 .functor NOT 1, v0x1c4edc0_0, C4<0>, C4<0>, C4<0>;
L_0x1c55840 .functor AND 1, L_0x1c555a0, L_0x1c557d0, C4<1>, C4<1>;
L_0x1c55a80 .functor OR 1, L_0x1c552a0, L_0x1c55840, C4<0>, C4<0>;
L_0x1c55b90 .functor AND 1, v0x1c4eb40_0, v0x1c4ebe0_0, C4<1>, C4<1>;
L_0x1c55d40 .functor AND 1, L_0x1c55b90, v0x1c4ec80_0, C4<1>, C4<1>;
L_0x1c55e00 .functor AND 1, L_0x1c55d40, v0x1c4edc0_0, C4<1>, C4<1>;
L_0x1c56010 .functor OR 1, L_0x1c55a80, L_0x1c55e00, C4<0>, C4<0>;
v0x1c4f3a0_0 .net *"_ivl_0", 0 0, L_0x1c53120;  1 drivers
v0x1c4f480_0 .net *"_ivl_10", 0 0, L_0x1c53490;  1 drivers
v0x1c4f560_0 .net *"_ivl_12", 0 0, L_0x1c53540;  1 drivers
v0x1c4f650_0 .net *"_ivl_14", 0 0, L_0x1c53650;  1 drivers
v0x1c4f730_0 .net *"_ivl_16", 0 0, L_0x1c53710;  1 drivers
v0x1c4f860_0 .net *"_ivl_18", 0 0, L_0x1c537d0;  1 drivers
v0x1c4f940_0 .net *"_ivl_2", 0 0, L_0x1c53190;  1 drivers
v0x1c4fa20_0 .net *"_ivl_20", 0 0, L_0x1c538f0;  1 drivers
v0x1c4fb00_0 .net *"_ivl_22", 0 0, L_0x1c53960;  1 drivers
v0x1c4fbe0_0 .net *"_ivl_24", 0 0, L_0x1c53a90;  1 drivers
v0x1c4fcc0_0 .net *"_ivl_26", 0 0, L_0x1c53ba0;  1 drivers
v0x1c4fda0_0 .net *"_ivl_28", 0 0, L_0x1c53a20;  1 drivers
v0x1c4fe80_0 .net *"_ivl_30", 0 0, L_0x1c53ce0;  1 drivers
v0x1c4ff60_0 .net *"_ivl_32", 0 0, L_0x1c53de0;  1 drivers
v0x1c50040_0 .net *"_ivl_34", 0 0, L_0x1c53ef0;  1 drivers
v0x1c50120_0 .net *"_ivl_36", 0 0, L_0x1c54050;  1 drivers
v0x1c50200_0 .net *"_ivl_38", 0 0, L_0x1c54160;  1 drivers
v0x1c502e0_0 .net *"_ivl_4", 0 0, L_0x1c53220;  1 drivers
v0x1c503c0_0 .net *"_ivl_40", 0 0, L_0x1c54390;  1 drivers
v0x1c504a0_0 .net *"_ivl_42", 0 0, L_0x1c54560;  1 drivers
v0x1c50580_0 .net *"_ivl_44", 0 0, L_0x1c547f0;  1 drivers
v0x1c50660_0 .net *"_ivl_46", 0 0, L_0x1c549c0;  1 drivers
v0x1c50740_0 .net *"_ivl_48", 0 0, L_0x1c54ba0;  1 drivers
v0x1c50820_0 .net *"_ivl_50", 0 0, L_0x1c54c10;  1 drivers
v0x1c50900_0 .net *"_ivl_52", 0 0, L_0x1c54db0;  1 drivers
v0x1c509e0_0 .net *"_ivl_54", 0 0, L_0x1c54e20;  1 drivers
v0x1c50ac0_0 .net *"_ivl_56", 0 0, L_0x1c55020;  1 drivers
v0x1c50ba0_0 .net *"_ivl_58", 0 0, L_0x1c55090;  1 drivers
v0x1c50c80_0 .net *"_ivl_6", 0 0, L_0x1c532e0;  1 drivers
v0x1c50d60_0 .net *"_ivl_60", 0 0, L_0x1c552a0;  1 drivers
v0x1c50e40_0 .net *"_ivl_62", 0 0, L_0x1c553b0;  1 drivers
v0x1c50f20_0 .net *"_ivl_64", 0 0, L_0x1c55530;  1 drivers
v0x1c51000_0 .net *"_ivl_66", 0 0, L_0x1c555a0;  1 drivers
v0x1c512f0_0 .net *"_ivl_68", 0 0, L_0x1c557d0;  1 drivers
v0x1c513d0_0 .net *"_ivl_70", 0 0, L_0x1c55840;  1 drivers
v0x1c514b0_0 .net *"_ivl_72", 0 0, L_0x1c55a80;  1 drivers
v0x1c51590_0 .net *"_ivl_74", 0 0, L_0x1c55b90;  1 drivers
v0x1c51670_0 .net *"_ivl_76", 0 0, L_0x1c55d40;  1 drivers
v0x1c51750_0 .net *"_ivl_78", 0 0, L_0x1c55e00;  1 drivers
v0x1c51830_0 .net *"_ivl_8", 0 0, L_0x1c53380;  1 drivers
v0x1c51910_0 .net "a", 0 0, v0x1c4eb40_0;  alias, 1 drivers
v0x1c519b0_0 .net "b", 0 0, v0x1c4ebe0_0;  alias, 1 drivers
v0x1c51aa0_0 .net "c", 0 0, v0x1c4ec80_0;  alias, 1 drivers
v0x1c51b90_0 .net "d", 0 0, v0x1c4edc0_0;  alias, 1 drivers
v0x1c51c80_0 .net "q", 0 0, L_0x1c56010;  alias, 1 drivers
S_0x1c51de0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1c1ef30;
 .timescale -12 -12;
E_0x1c19aa0 .event anyedge, v0x1c52a90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c52a90_0;
    %nor/r;
    %assign/vec4 v0x1c52a90_0, 0;
    %wait E_0x1c19aa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c4e2f0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ebe0_0, 0;
    %assign/vec4 v0x1c4eb40_0, 0;
    %wait E_0x1c039f0;
    %wait E_0x1c19f50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ebe0_0, 0;
    %assign/vec4 v0x1c4eb40_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c19d00;
    %load/vec4 v0x1c4eb40_0;
    %load/vec4 v0x1c4ebe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c4ec80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c4edc0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ebe0_0, 0;
    %assign/vec4 v0x1c4eb40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c4e940;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c19d00;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ebe0_0, 0;
    %assign/vec4 v0x1c4eb40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c1ef30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c52770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c52a90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c1ef30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c52770_0;
    %inv;
    %store/vec4 v0x1c52770_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c1ef30;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c4ed20_0, v0x1c52bf0_0, v0x1c52590_0, v0x1c52630_0, v0x1c526d0_0, v0x1c52810_0, v0x1c52950_0, v0x1c528b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c1ef30;
T_7 ;
    %load/vec4 v0x1c529f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c529f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c529f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c529f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c529f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c529f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c529f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c1ef30;
T_8 ;
    %wait E_0x1c19d00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c529f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c529f0_0, 4, 32;
    %load/vec4 v0x1c52b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c529f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c529f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c529f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c529f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c52950_0;
    %load/vec4 v0x1c52950_0;
    %load/vec4 v0x1c528b0_0;
    %xor;
    %load/vec4 v0x1c52950_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c529f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c529f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c529f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c529f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/circuit2/iter1/response1/top_module.sv";
