# do /tmp/tmp.yAecVTHdRG/do.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Error: (vdel-19) Failed to access library 'rtl_work' at "rtl_work".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vdel-57) Library 'rtl_work' is missing or is not a valid ModelSim library.
# ** Error: /software/altera/13.1/modelsim_ase/linux/vdel failed.
# Error in macro /tmp/tmp.yAecVTHdRG/do.do line 4
# /software/altera/13.1/modelsim_ase/linux/vdel failed.
#     while executing
# "vdel -lib rtl_work -all"
#     invoked from within
# "if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }"
# Break key hit 
