kernel_frequency=250

[connectivity]
nk=k_main:1:k_main
nk=k_bls12_377_inverter:1:k_inverter
nk=k_bls12_377_unified_proc_0:1:k_proc_0
nk=k_bls12_377_unified_proc_1:1:k_proc_1
nk=k_bls12_377_unified_proc_2:1:k_proc_2

# -- [gmem connections] ------------------------------------------------------------------------------------------------
sp=k_main.m_axi_gmem:DDR[1]
# ----------------------------------------------------------------------------------------------------------------------

# -- [k_main to k_proc connections] ------------------------------------------------------------------------------------
sc=k_main.to_proc_0:k_proc_0.from_main
sc=k_main.to_proc_1:k_proc_1.from_main
sc=k_main.to_proc_2:k_proc_2.from_main
# ----------------------------------------------------------------------------------------------------------------------

# -- [k_proc to k_main connections] ------------------------------------------------------------------------------------
sc=k_proc_0.to_main_status:k_main.from_proc_0_status
sc=k_proc_1.to_main_status:k_main.from_proc_1_status
sc=k_proc_2.to_main_status:k_main.from_proc_2_status
sc=k_proc_0.to_main_data:k_main.from_proc_0_data
sc=k_proc_1.to_main_data:k_main.from_proc_1_data
sc=k_proc_2.to_main_data:k_main.from_proc_2_data
# ----------------------------------------------------------------------------------------------------------------------

# -- [k_proc to k_inverter connections] --------------------------------------------------------------------------------
sc=k_proc_0.to_inverter:k_inverter.from_proc_0
sc=k_proc_1.to_inverter:k_inverter.from_proc_1
sc=k_proc_2.to_inverter:k_inverter.from_proc_2
# ----------------------------------------------------------------------------------------------------------------------

# -- [k_inverter to k_proc connections] --------------------------------------------------------------------------------
sc=k_inverter.to_proc_0:k_proc_0.from_inverter
sc=k_inverter.to_proc_1:k_proc_1.from_inverter
sc=k_inverter.to_proc_2:k_proc_2.from_inverter
# ----------------------------------------------------------------------------------------------------------------------

# -- [SLR assignment] --------------------------------------------------------------------------------------------------
slr=k_main:SLR1
slr=k_inverter:SLR1
slr=k_proc_0:SLR0
slr=k_proc_1:SLR2
slr=k_proc_2:SLR3
# ----------------------------------------------------------------------------------------------------------------------

[linkhook]
custom=postSysLink,../../insert_pipes.tcl

[vivado]
synth.jobs=16

# prop=run.impl_1.STEPS.PLACE_DESIGN.TCL.PRE=../../floorplan.tcl

prop=run.impl_1.steps.phys_opt_design.is_enabled=1
prop=run.impl_1.steps.post_route_phys_opt_design.is_enabled=1

prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=ExtraNetDelay_high
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-ultrathreads}
prop=run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS}={-ultrathreads}
