$date
  Tue Oct  5 20:40:58 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module env $end
$upscope $end
$scope module full_adder_1bit_tb $end
$var reg 1 ! a_in_tb $end
$var reg 1 " b_in_tb $end
$var reg 1 # c_in_tb $end
$var reg 1 $ sum_out_tb $end
$var reg 1 % c_out_tb $end
$scope module adder $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c_in $end
$var reg 1 ) sum $end
$var reg 1 * c_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#40000000
1!
1$
1&
1)
#80000000
0!
1"
0&
1'
#120000000
1!
0$
1%
1&
0)
1*
#160000000
0!
0"
1#
1$
0%
0&
0'
1(
1)
0*
#200000000
1!
0$
1%
1&
0)
1*
#240000000
0!
1"
0&
1'
#280000000
1!
1$
1&
1)
#320000000
