###############################################################################################################################################
############################# Running synthesis for any block in the design using synopsys design_compiler ####################################
###############################################################################################################################################

Pre-Synth Check
--> Kindly do "make generate_verilog" and use the files available in the verilog directory for synthesis 
--> Replace "design" with the top module name in scripts/dc.tcl
--> List the dont use cells provided by Foundary (if any) in scripts/dont_use.tcl
--> The constraints for the design can be given at constraints/block.sdc
--> Make sure the Block RAM instances are replaced with its corresponding configurattion of SRAM memory library available from Foundary.
--> Create "rpt" and "output" directory for the run reports and outputs.

Once all set, Fire "dc_shell -f ./scripts/dc.tcl | tee dc.log" on the terminal

Note:This script does not have DFT and MBIST feature inclusion
