Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cache_top_behav xil_defaultlib.tb_cache_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [F:/cache_v3/cache_v3.srcs/sim_1/new/tb_cache_top.v:35]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'i_LRU_set' [F:/cache_v3/cache_v3.srcs/sources_1/new/cache_top.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eightway_PLRU
Compiling module xil_defaultlib.way_decoder(CACHE_WAY=8)
Compiling module xil_defaultlib.cache_controller(CACHE_SIZE=64,T...
Compiling module xil_defaultlib.tag_mem(TAG_BITS=5,CACHE_SIZE=64...
Compiling module xil_defaultlib.cache_data(CACHE_WAY=8,CACHE_SIZ...
Compiling module xil_defaultlib.single_port_bram_default
Compiling module xil_defaultlib.burst_cont(ADDR_WIDTH=12)
Compiling module xil_defaultlib.cache_top_default
Compiling module xil_defaultlib.tb_cache_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cache_top_behav
