--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf ppt_pinos.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
papel1      |    2.165(R)|   -0.549(R)|clock_BUFGP       |   0.000|
papel2      |    2.885(R)|   -1.126(R)|clock_BUFGP       |   0.000|
pedra1      |    3.201(R)|   -1.378(R)|clock_BUFGP       |   0.000|
pedra2      |    2.892(R)|   -1.132(R)|clock_BUFGP       |   0.000|
play        |    0.906(R)|    0.457(R)|clock_BUFGP       |   0.000|
tesoura1    |    0.977(R)|    0.400(R)|clock_BUFGP       |   0.000|
tesoura2    |    2.707(R)|   -0.984(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock salva1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
tesoura1    |    0.994(R)|    0.373(R)|salva1_IBUF       |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock salva2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
tesoura2    |    0.574(R)|    0.945(R)|salva2_IBUF       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
vencedor1led1|   10.992(R)|clock_BUFGP       |   0.000|
vencedor1led2|   10.023(R)|clock_BUFGP       |   0.000|
vencedor1led3|    9.989(R)|clock_BUFGP       |   0.000|
vencedor2led1|   10.990(R)|clock_BUFGP       |   0.000|
vencedor2led2|   10.707(R)|clock_BUFGP       |   0.000|
vencedor2led3|   10.648(R)|clock_BUFGP       |   0.000|
-------------+------------+------------------+--------+

Clock salva1 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
salva1led    |    6.045(R)|salva1_IBUF       |   0.000|
vencedor1led1|   12.168(R)|salva1_IBUF       |   0.000|
vencedor1led2|   11.199(R)|salva1_IBUF       |   0.000|
vencedor1led3|   11.165(R)|salva1_IBUF       |   0.000|
vencedor2led1|   11.949(R)|salva1_IBUF       |   0.000|
vencedor2led2|   11.666(R)|salva1_IBUF       |   0.000|
vencedor2led3|   11.607(R)|salva1_IBUF       |   0.000|
-------------+------------+------------------+--------+

Clock salva2 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
salva2led    |    6.685(R)|salva2_IBUF       |   0.000|
vencedor1led1|   11.736(R)|salva2_IBUF       |   0.000|
vencedor1led2|   10.767(R)|salva2_IBUF       |   0.000|
vencedor1led3|   10.733(R)|salva2_IBUF       |   0.000|
vencedor2led1|   11.365(R)|salva2_IBUF       |   0.000|
vencedor2led2|   11.082(R)|salva2_IBUF       |   0.000|
vencedor2led3|   11.023(R)|salva2_IBUF       |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.029|         |         |         |
salva1         |    2.261|    2.261|         |         |
salva2         |    2.068|    2.068|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock salva1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.373|         |         |         |
salva1         |    0.541|    0.541|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock salva2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.051|         |         |         |
salva2         |    1.890|    1.890|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jun 08 10:07:28 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 208 MB



