============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  12:39:31 am
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin DATA_PATH_SF_0_s_reg[30]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_9_s_reg[27]/CK
          Clock: (R) clk
       Endpoint: (F) DATA_PATH_SF_0_s_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     460            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     560          100     
                                              
             Setup:-       9                  
       Uncertainty:-      50                  
     Required Time:=     501                  
      Launch Clock:-     100                  
         Data Path:-     401                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_9_s_reg[27]/CK                   -       -      R     (arrival)    393    -     0     0     100    (-,-) 
  DATA_PATH_SF_9_s_reg[27]/Q                    -       CK->Q  F     DFFRHQX4       6 17.7    30    57     157    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1048/Y      -       A->Y   R     CLKINVX12      2  5.7     9     9     166    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g994__7482/Y -       B->Y   R     AND2X6         2  8.6    15    27     194    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g940__5107/Y -       A2->Y  F     OAI31X4        1  3.8    26    17     210    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g919__1705/Y -       B0->Y  R     AOI21X2        1  3.4    28    22     232    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g910__5107/Y -       A1N->Y R     AOI2BB1X4      1  4.9    20    27     259    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g908__5477/Y -       B0->Y  F     OAI21X4        1  5.9    26    21     281    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g905__1666/Y -       A->Y   R     NOR2X6         2  5.4    16    16     296    (-,-) 
  g9213__8246/Y                                 -       A1N->Y R     AOI2BB1X4      1  5.0    20    26     322    (-,-) 
  g9209__1617/Y                                 -       B->Y   F     NOR2X4         1  3.8    16    10     333    (-,-) 
  g9204__4319/Y                                 -       B->Y   F     OR2X8         33 65.6    58    56     389    (-,-) 
  g9193__2346/Y                                 -       S0->Y  F     CLKMX2X2       2  5.2    22    44     433    (-,-) 
  g9038__5115/Y                                 -       A1->Y  R     AOI22X1        1  5.0    73    44     477    (-,-) 
  g9004__1705/Y                                 -       B0->Y  F     OAI2BB1X4      1  3.3    23    23     501    (-,-) 
  DATA_PATH_SF_0_s_reg[30]/D                    <<<     -      F     DFFRHQX1       1    -     -     0     501    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

