
hello_world_test.elf:     file format elf32-littlenios2
hello_world_test.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00800244

Program Header:
    LOAD off    0x00001000 vaddr 0x00800000 paddr 0x00800000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00800020 paddr 0x00800020 align 2**12
         filesz 0x0000667c memsz 0x0000667c flags r-x
    LOAD off    0x0000769c vaddr 0x0080669c paddr 0x008081f4 align 2**12
         filesz 0x00001b58 memsz 0x00001b58 flags rw-
    LOAD off    0x00009d4c vaddr 0x00809d4c paddr 0x00809d4c align 2**12
         filesz 0x00000000 memsz 0x00000154 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00800000  00800000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  00800020  00800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00006404  00800244  00800244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000054  00806648  00806648  00007648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001b58  0080669c  008081f4  0000769c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000154  00809d4c  00809d4c  00009d4c  2**2
                  ALLOC, SMALL_DATA
  6 .sdram        00000000  00809ea0  00809ea0  000091f4  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  000091f4  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000ab0  00000000  00000000  00009218  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0001782a  00000000  00000000  00009cc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000656d  00000000  00000000  000214f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00006e5e  00000000  00000000  00027a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  0000189c  00000000  00000000  0002e8c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002b7f  00000000  00000000  0003015c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00004ada  00000000  00000000  00032cdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000030  00000000  00000000  000377b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000680  00000000  00000000  000377e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0003a776  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  0003a779  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0003a77c  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0003a77d  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0003a77e  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0003a782  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0003a786  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  0003a78a  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  0003a793  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  0003a79c  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000008  00000000  00000000  0003a7a5  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000033  00000000  00000000  0003a7ad  2**0
                  CONTENTS, READONLY
 29 .jdi          00004c3b  00000000  00000000  0003a7e0  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0004cfed  00000000  00000000  0003f41b  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00800000 l    d  .entry	00000000 .entry
00800020 l    d  .exceptions	00000000 .exceptions
00800244 l    d  .text	00000000 .text
00806648 l    d  .rodata	00000000 .rodata
0080669c l    d  .rwdata	00000000 .rwdata
00809d4c l    d  .bss	00000000 .bss
00809ea0 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../hello_world_test_bsp//obj/HAL/src/crt0.o
0080028c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 findfp.c
00800430 l     F .text	00000008 __fp_unlock
00800444 l     F .text	0000019c __sinit.part.1
008005e0 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
0080669c l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_close.c
008030d0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
008031e4 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00803210 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
00803304 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
008033ec l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
008034d8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
008036b4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
008081d4 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00803928 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
00803a64 l     F .text	00000034 alt_dev_reg
00807070 l     O .rwdata	000000a4 dma_0_priv
00807114 l     O .rwdata	0000001c dma_0_tx
00807130 l     O .rwdata	0000001c dma_0_rx
0080714c l     O .rwdata	00001060 jtag_uart
00000000 l    df *ABS*	00000000 altera_avalon_dma.c
00803b58 l     F .text	00000034 alt_dma_txchan_reg
00803b8c l     F .text	00000034 alt_dma_rxchan_reg
00803cb8 l     F .text	0000009c alt_avalon_dma_launch_txonly
00803d54 l     F .text	0000009c alt_avalon_dma_launch_rxonly
00803df0 l     F .text	00000344 alt_avalon_dma_ioctl
008044a8 l     F .text	000001c0 alt_avalon_dma_irq
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00804940 l     F .text	0000020c altera_avalon_jtag_uart_irq
00804b4c l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00805184 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
008053ec l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dma_rxchan_open.c
008054cc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dma_txchan_open.c
0080555c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00805a10 l     F .text	000000e4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00805b70 l     F .text	0000003c alt_get_errno
00805bac l     F .text	000000ec alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00809d74 g     O .bss	00000004 alt_instruction_exception_handler
00802ea0 g     F .text	00000054 _isatty_r
008035f0 g     F .text	0000007c alt_main
008002c4 g     F .text	000000c0 _puts_r
00809da0 g     O .bss	00000100 alt_irq
00802bc8 g     F .text	00000060 _lseek_r
008081f4 g       *ABS*	00000000 __flash_rwdata_start
00809ea0 g       *ABS*	00000000 __alt_heap_start
0080217c g     F .text	0000005c __sseek
00800790 g     F .text	00000010 __sinit
00804668 g     F .text	000000b4 alt_avalon_dma_init
008005e8 g     F .text	00000078 __sfmoreglue
00803690 g     F .text	00000024 __malloc_unlock
00801868 g     F .text	0000015c memmove
00800778 g     F .text	00000018 _cleanup
00805f98 g     F .text	00000024 altera_nios2_gen2_irq_init
00800000 g     F .entry	0000001c __reset
00800020 g       *ABS*	00000000 __flash_exceptions_start
00802e44 g     F .text	0000005c _fstat_r
00809d58 g     O .bss	00000004 errno
008020f8 g     F .text	00000008 __seofread
00809d60 g     O .bss	00000004 alt_argv
008101ac g       *ABS*	00000000 _gp
00805598 g     F .text	00000054 alt_dma_txchan_open
00806ef0 g     O .rwdata	00000180 alt_fd_list
008056ac g     F .text	00000090 alt_find_dev
00801720 g     F .text	00000148 memcpy
00800438 g     F .text	0000000c _cleanup_r
00805af4 g     F .text	0000007c alt_io_redirect
00806648 g       *ABS*	00000000 __DTOR_END__
00800384 g     F .text	00000014 puts
00806218 g     F .text	0000009c alt_exception_cause_generated_bad_addr
00804d44 g     F .text	0000021c altera_avalon_jtag_uart_read
00802fec g     F .text	00000064 .hidden __udivsi3
00803340 g     F .text	000000ac isatty
00806188 g     F .text	00000090 alt_icache_flush
00809d54 g     O .bss	00000004 __malloc_top_pad
008007e0 g     F .text	000004c8 __sfvwrite_r
00802050 g     F .text	00000054 _sbrk_r
00802de4 g     F .text	00000060 _read_r
008081cc g     O .rwdata	00000004 alt_max_fd
008023e8 g     F .text	000000f0 _fclose_r
00802764 g     F .text	00000030 fflush
00809d50 g     O .bss	00000004 __malloc_max_sbrked_mem
00803bc0 g     F .text	000000f8 alt_avalon_dma_launch_bidir
00805508 g     F .text	00000054 alt_dma_rxchan_open
00803514 g     F .text	000000dc lseek
008081ac g     O .rwdata	00000004 _global_impure_ptr
00801aec g     F .text	00000564 _realloc_r
00809ea0 g       *ABS*	00000000 __bss_end
00805920 g     F .text	000000f0 alt_iic_isr_register
00805e90 g     F .text	00000108 alt_tick
008007b0 g     F .text	00000018 __fp_lock_all
008058d4 g     F .text	0000004c alt_ic_irq_enabled
00805df4 g     F .text	0000009c alt_alarm_stop
00809d68 g     O .bss	00000004 alt_irq_active
008000fc g     F .exceptions	000000d4 alt_irq_handler
00806ec8 g     O .rwdata	00000028 alt_dev_null
008053a4 g     F .text	00000048 alt_dcache_flush_all
008081f4 g       *ABS*	00000000 __ram_rwdata_end
008081c4 g     O .rwdata	00000008 alt_dev_list
008042fc g     F .text	00000074 alt_avalon_dma_space
00803964 g     F .text	00000100 write
0080669c g       *ABS*	00000000 __ram_rodata_end
0080324c g     F .text	000000b8 fstat
00803050 g     F .text	00000058 .hidden __umodsi3
00809ea0 g       *ABS*	00000000 end
00804880 g     F .text	000000c0 altera_avalon_jtag_uart_init
008001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
00806648 g       *ABS*	00000000 __CTOR_LIST__
01000000 g       *ABS*	00000000 __alt_stack_pointer
008051fc g     F .text	0000007c alt_avalon_timer_sc_init
00804f60 g     F .text	00000224 altera_avalon_jtag_uart_write
008007a0 g     F .text	00000004 __sfp_lock_acquire
0080163c g     F .text	000000e4 memchr
008028b8 g     F .text	00000310 _free_r
00804370 g     F .text	00000138 alt_avalon_dma_send
00806494 g     F .text	00000180 __call_exitprocs
008081e0 g     O .rwdata	00000008 alt_dma_txchan_list
008081b4 g     O .rwdata	00000004 __malloc_sbrk_base
00800244 g     F .text	0000004c _start
00809d6c g     O .bss	00000004 _alt_tick_rate
00809d70 g     O .bss	00000004 _alt_nticks
008036f0 g     F .text	00000104 read
00803ad0 g     F .text	00000088 alt_sys_init
0080637c g     F .text	00000118 __register_exitproc
00804bec g     F .text	00000068 altera_avalon_jtag_uart_close
008030a8 g     F .text	00000028 .hidden __mulsi3
0080669c g       *ABS*	00000000 __ram_rwdata_start
00806648 g       *ABS*	00000000 __ram_rodata_start
00809d78 g     O .bss	00000028 __malloc_current_mallinfo
0080471c g     F .text	00000060 altera_avalon_jtag_uart_read_fd
008060c4 g     F .text	000000c4 alt_get_fd
00802394 g     F .text	00000054 _close_r
00806300 g     F .text	0000007c memcmp
008047dc g     F .text	00000050 altera_avalon_jtag_uart_close_fd
00809ea0 g       *ABS*	00000000 __alt_stack_base
0080482c g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00802240 g     F .text	00000154 __swsetup_r
00800660 g     F .text	00000118 __sfp
00806ac0 g     O .rwdata	00000408 __malloc_av_
008007ac g     F .text	00000004 __sinit_lock_release
008020a4 g     F .text	00000054 __sread
00805fbc g     F .text	00000108 alt_find_file
00805428 g     F .text	000000a4 alt_dev_llist_insert
0080366c g     F .text	00000024 __malloc_lock
00803878 g     F .text	000000b0 sbrk
00802708 g     F .text	0000005c _fflush_r
00809d4c g       *ABS*	00000000 __bss_start
008019c4 g     F .text	00000128 memset
00800290 g     F .text	00000034 main
0080417c g     F .text	00000048 alt_avalon_dma_rx_ioctl
00809d64 g     O .bss	00000004 alt_envp
00809d4c g     O .bss	00000004 __malloc_max_total_mem
0080477c g     F .text	00000060 altera_avalon_jtag_uart_write_fd
008021d8 g     F .text	00000008 __sclose
01000000 g       *ABS*	00000000 __alt_heap_limit
008024d8 g     F .text	00000014 fclose
00800e30 g     F .text	0000080c _malloc_r
008081d0 g     O .rwdata	00000004 alt_errno
00800ca8 g     F .text	000000c4 _fwalk
00802ef4 g     F .text	00000084 .hidden __divsi3
00802794 g     F .text	00000124 _malloc_trim_r
00806648 g       *ABS*	00000000 __CTOR_END__
00806648 g       *ABS*	00000000 __flash_rodata_start
00806648 g       *ABS*	00000000 __DTOR_LIST__
00803a98 g     F .text	00000038 alt_irq_init
008037f4 g     F .text	00000084 alt_release_fd
008062b4 g     F .text	00000014 atexit
008021e0 g     F .text	00000060 _write_r
008081b0 g     O .rwdata	00000004 _impure_ptr
00809d5c g     O .bss	00000004 alt_argc
008024ec g     F .text	0000021c __sflush_r
0080564c g     F .text	00000060 _do_dtors
00800020 g       .exceptions	00000000 alt_irq_entry
008007c8 g     F .text	00000018 __fp_unlock_all
008081bc g     O .rwdata	00000008 alt_fs_list
00800020 g       *ABS*	00000000 __ram_exceptions_start
00805770 g     F .text	00000050 alt_ic_isr_register
008081f4 g       *ABS*	00000000 _edata
00809ea0 g       *ABS*	00000000 _end
00800244 g       *ABS*	00000000 __ram_exceptions_end
00804c54 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
00805848 g     F .text	0000008c alt_ic_irq_disable
00802100 g     F .text	0000007c __swrite
008081b8 g     O .rwdata	00000004 __malloc_trim_threshold
008062c8 g     F .text	00000038 exit
00800d6c g     F .text	000000c4 _fwalk_reent
00802f78 g     F .text	00000074 .hidden __modsi3
01000000 g       *ABS*	00000000 __alt_data_end
00800020 g     F .exceptions	00000000 alt_exception
008007a4 g     F .text	00000004 __sfp_lock_release
00800000 g       *ABS*	00000000 __alt_mem_sdram
00806614 g     F .text	00000034 _exit
00805278 g     F .text	0000012c alt_alarm_start
00802c28 g     F .text	000001bc __smakebuf_r
00800398 g     F .text	00000098 strlen
00805c98 g     F .text	0000015c open
0080573c g     F .text	00000034 alt_icache_flush_all
008081e8 g     O .rwdata	00000004 alt_priority_mask
008057c0 g     F .text	00000088 alt_ic_irq_enable
008041c4 g     F .text	00000138 alt_avalon_dma_prepare
008081d8 g     O .rwdata	00000008 alt_dma_rxchan_list
008081ec g     O .rwdata	00000008 alt_alarm_list
008055ec g     F .text	00000060 _do_ctors
0080310c g     F .text	000000d8 close
00803454 g     F .text	00000084 alt_load
00804134 g     F .text	00000048 alt_avalon_dma_tx_ioctl
008007a8 g     F .text	00000004 __sinit_lock_acquire



Disassembly of section .entry:

00800000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
  800000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
  800004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
  800008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
  80000c:	00bffd16 	blt	zero,r2,800004 <__alt_data_end+0xff800004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  800010:	00402034 	movhi	at,128
    ori r1, r1, %lo(_start)
  800014:	08409114 	ori	at,at,580
    jmp r1
  800018:	0800683a 	jmp	at
  80001c:	00000000 	call	0 <__alt_mem_sdram-0x800000>

Disassembly of section .exceptions:

00800020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  800020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  800024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  80002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  80003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  800040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  800044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  80004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  80005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  80006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  80007c:	10000326 	beq	r2,zero,80008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  800080:	20000226 	beq	r4,zero,80008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  800084:	08000fc0 	call	8000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  800088:	00000706 	br	8000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
  80008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
  800090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  800094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  800098:	08001d00 	call	8001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  80009c:	1000021e 	bne	r2,zero,8000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  8000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  8000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  8000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  8000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  8000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  8000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  8000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  8000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  8000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  8000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  8000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  8000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  8000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  8000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  8000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  8000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  8000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  8000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  8000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  8000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  8000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  8000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  8000f8:	ef80083a 	eret

008000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  8000fc:	defff904 	addi	sp,sp,-28
  800100:	dfc00615 	stw	ra,24(sp)
  800104:	df000515 	stw	fp,20(sp)
  800108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
  80010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800110:	0005313a 	rdctl	r2,ipending
  800114:	e0bffe15 	stw	r2,-8(fp)

  return active;
  800118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
  80011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
  800120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
  800124:	00800044 	movi	r2,1
  800128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
  80012c:	e0fffb17 	ldw	r3,-20(fp)
  800130:	e0bffc17 	ldw	r2,-16(fp)
  800134:	1884703a 	and	r2,r3,r2
  800138:	10001426 	beq	r2,zero,80018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
  80013c:	00802074 	movhi	r2,129
  800140:	10a76804 	addi	r2,r2,-25184
  800144:	e0fffd17 	ldw	r3,-12(fp)
  800148:	180690fa 	slli	r3,r3,3
  80014c:	10c5883a 	add	r2,r2,r3
  800150:	10c00017 	ldw	r3,0(r2)
  800154:	00802074 	movhi	r2,129
  800158:	10a76804 	addi	r2,r2,-25184
  80015c:	e13ffd17 	ldw	r4,-12(fp)
  800160:	200890fa 	slli	r4,r4,3
  800164:	1105883a 	add	r2,r2,r4
  800168:	10800104 	addi	r2,r2,4
  80016c:	10800017 	ldw	r2,0(r2)
  800170:	1009883a 	mov	r4,r2
  800174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
  800178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  80017c:	0005313a 	rdctl	r2,ipending
  800180:	e0bfff15 	stw	r2,-4(fp)

  return active;
  800184:	e0bfff17 	ldw	r2,-4(fp)
  800188:	00000706 	br	8001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
  80018c:	e0bffc17 	ldw	r2,-16(fp)
  800190:	1085883a 	add	r2,r2,r2
  800194:	e0bffc15 	stw	r2,-16(fp)
      i++;
  800198:	e0bffd17 	ldw	r2,-12(fp)
  80019c:	10800044 	addi	r2,r2,1
  8001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
  8001a4:	003fe106 	br	80012c <__alt_data_end+0xff80012c>

    active = alt_irq_pending ();
  8001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
  8001ac:	e0bffb17 	ldw	r2,-20(fp)
  8001b0:	103fdb1e 	bne	r2,zero,800120 <__alt_data_end+0xff800120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
  8001b4:	0001883a 	nop
}
  8001b8:	0001883a 	nop
  8001bc:	e037883a 	mov	sp,fp
  8001c0:	dfc00117 	ldw	ra,4(sp)
  8001c4:	df000017 	ldw	fp,0(sp)
  8001c8:	dec00204 	addi	sp,sp,8
  8001cc:	f800283a 	ret

008001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
  8001d0:	defffb04 	addi	sp,sp,-20
  8001d4:	dfc00415 	stw	ra,16(sp)
  8001d8:	df000315 	stw	fp,12(sp)
  8001dc:	df000304 	addi	fp,sp,12
  8001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
  8001e4:	000531fa 	rdctl	r2,exception
  8001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
  8001ec:	e0bffd17 	ldw	r2,-12(fp)
  8001f0:	10801f0c 	andi	r2,r2,124
  8001f4:	1004d0ba 	srli	r2,r2,2
  8001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
  8001fc:	0005333a 	rdctl	r2,badaddr
  800200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
  800204:	d0a6f217 	ldw	r2,-25656(gp)
  800208:	10000726 	beq	r2,zero,800228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
  80020c:	d0a6f217 	ldw	r2,-25656(gp)
  800210:	e0fffd17 	ldw	r3,-12(fp)
  800214:	e1bffe17 	ldw	r6,-8(fp)
  800218:	e17fff17 	ldw	r5,-4(fp)
  80021c:	1809883a 	mov	r4,r3
  800220:	103ee83a 	callr	r2
  800224:	00000206 	br	800230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
  800228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
  80022c:	0005883a 	mov	r2,zero
}
  800230:	e037883a 	mov	sp,fp
  800234:	dfc00117 	ldw	ra,4(sp)
  800238:	df000017 	ldw	fp,0(sp)
  80023c:	dec00204 	addi	sp,sp,8
  800240:	f800283a 	ret

Disassembly of section .text:

00800244 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
  800244:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
  800248:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
  80024c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
  800250:	00bffd16 	blt	zero,r2,800248 <__alt_data_end+0xff800248>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  800254:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
  800258:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
  80025c:	06802074 	movhi	gp,129
    ori gp, gp, %lo(_gp)
  800260:	d6806b14 	ori	gp,gp,428
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  800264:	00802034 	movhi	r2,128
    ori r2, r2, %lo(__bss_start)
  800268:	10a75314 	ori	r2,r2,40268

    movhi r3, %hi(__bss_end)
  80026c:	00c02034 	movhi	r3,128
    ori r3, r3, %lo(__bss_end)
  800270:	18e7a814 	ori	r3,r3,40608

    beq r2, r3, 1f
  800274:	10c00326 	beq	r2,r3,800284 <_start+0x40>

0:
    stw zero, (r2)
  800278:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  80027c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  800280:	10fffd36 	bltu	r2,r3,800278 <__alt_data_end+0xff800278>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
  800284:	08034540 	call	803454 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  800288:	08035f00 	call	8035f0 <alt_main>

0080028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  80028c:	003fff06 	br	80028c <__alt_data_end+0xff80028c>

00800290 <main>:
 */

#include <stdio.h>

int main()
{
  800290:	defffe04 	addi	sp,sp,-8
  800294:	dfc00115 	stw	ra,4(sp)
  800298:	df000015 	stw	fp,0(sp)
  80029c:	d839883a 	mov	fp,sp
  printf("Hello from Nios II!\n");
  8002a0:	01002034 	movhi	r4,128
  8002a4:	21199204 	addi	r4,r4,26184
  8002a8:	08003840 	call	800384 <puts>

  return 0;
  8002ac:	0005883a 	mov	r2,zero
}
  8002b0:	e037883a 	mov	sp,fp
  8002b4:	dfc00117 	ldw	ra,4(sp)
  8002b8:	df000017 	ldw	fp,0(sp)
  8002bc:	dec00204 	addi	sp,sp,8
  8002c0:	f800283a 	ret

008002c4 <_puts_r>:
  8002c4:	defff604 	addi	sp,sp,-40
  8002c8:	dc000715 	stw	r16,28(sp)
  8002cc:	2021883a 	mov	r16,r4
  8002d0:	2809883a 	mov	r4,r5
  8002d4:	dc400815 	stw	r17,32(sp)
  8002d8:	dfc00915 	stw	ra,36(sp)
  8002dc:	2823883a 	mov	r17,r5
  8002e0:	08003980 	call	800398 <strlen>
  8002e4:	10c00044 	addi	r3,r2,1
  8002e8:	d8800115 	stw	r2,4(sp)
  8002ec:	00802034 	movhi	r2,128
  8002f0:	10999704 	addi	r2,r2,26204
  8002f4:	d8800215 	stw	r2,8(sp)
  8002f8:	00800044 	movi	r2,1
  8002fc:	d8800315 	stw	r2,12(sp)
  800300:	00800084 	movi	r2,2
  800304:	dc400015 	stw	r17,0(sp)
  800308:	d8c00615 	stw	r3,24(sp)
  80030c:	dec00415 	stw	sp,16(sp)
  800310:	d8800515 	stw	r2,20(sp)
  800314:	80000226 	beq	r16,zero,800320 <_puts_r+0x5c>
  800318:	80800e17 	ldw	r2,56(r16)
  80031c:	10001426 	beq	r2,zero,800370 <_puts_r+0xac>
  800320:	81400217 	ldw	r5,8(r16)
  800324:	2880030b 	ldhu	r2,12(r5)
  800328:	10c8000c 	andi	r3,r2,8192
  80032c:	1800061e 	bne	r3,zero,800348 <_puts_r+0x84>
  800330:	29001917 	ldw	r4,100(r5)
  800334:	00f7ffc4 	movi	r3,-8193
  800338:	10880014 	ori	r2,r2,8192
  80033c:	20c6703a 	and	r3,r4,r3
  800340:	2880030d 	sth	r2,12(r5)
  800344:	28c01915 	stw	r3,100(r5)
  800348:	d9800404 	addi	r6,sp,16
  80034c:	8009883a 	mov	r4,r16
  800350:	08007e00 	call	8007e0 <__sfvwrite_r>
  800354:	1000091e 	bne	r2,zero,80037c <_puts_r+0xb8>
  800358:	00800284 	movi	r2,10
  80035c:	dfc00917 	ldw	ra,36(sp)
  800360:	dc400817 	ldw	r17,32(sp)
  800364:	dc000717 	ldw	r16,28(sp)
  800368:	dec00a04 	addi	sp,sp,40
  80036c:	f800283a 	ret
  800370:	8009883a 	mov	r4,r16
  800374:	08007900 	call	800790 <__sinit>
  800378:	003fe906 	br	800320 <__alt_data_end+0xff800320>
  80037c:	00bfffc4 	movi	r2,-1
  800380:	003ff606 	br	80035c <__alt_data_end+0xff80035c>

00800384 <puts>:
  800384:	00802074 	movhi	r2,129
  800388:	10a06c04 	addi	r2,r2,-32336
  80038c:	200b883a 	mov	r5,r4
  800390:	11000017 	ldw	r4,0(r2)
  800394:	08002c41 	jmpi	8002c4 <_puts_r>

00800398 <strlen>:
  800398:	208000cc 	andi	r2,r4,3
  80039c:	10002026 	beq	r2,zero,800420 <strlen+0x88>
  8003a0:	20800007 	ldb	r2,0(r4)
  8003a4:	10002026 	beq	r2,zero,800428 <strlen+0x90>
  8003a8:	2005883a 	mov	r2,r4
  8003ac:	00000206 	br	8003b8 <strlen+0x20>
  8003b0:	10c00007 	ldb	r3,0(r2)
  8003b4:	18001826 	beq	r3,zero,800418 <strlen+0x80>
  8003b8:	10800044 	addi	r2,r2,1
  8003bc:	10c000cc 	andi	r3,r2,3
  8003c0:	183ffb1e 	bne	r3,zero,8003b0 <__alt_data_end+0xff8003b0>
  8003c4:	10c00017 	ldw	r3,0(r2)
  8003c8:	01ffbff4 	movhi	r7,65279
  8003cc:	39ffbfc4 	addi	r7,r7,-257
  8003d0:	00ca303a 	nor	r5,zero,r3
  8003d4:	01a02074 	movhi	r6,32897
  8003d8:	19c7883a 	add	r3,r3,r7
  8003dc:	31a02004 	addi	r6,r6,-32640
  8003e0:	1946703a 	and	r3,r3,r5
  8003e4:	1986703a 	and	r3,r3,r6
  8003e8:	1800091e 	bne	r3,zero,800410 <strlen+0x78>
  8003ec:	10800104 	addi	r2,r2,4
  8003f0:	10c00017 	ldw	r3,0(r2)
  8003f4:	19cb883a 	add	r5,r3,r7
  8003f8:	00c6303a 	nor	r3,zero,r3
  8003fc:	28c6703a 	and	r3,r5,r3
  800400:	1986703a 	and	r3,r3,r6
  800404:	183ff926 	beq	r3,zero,8003ec <__alt_data_end+0xff8003ec>
  800408:	00000106 	br	800410 <strlen+0x78>
  80040c:	10800044 	addi	r2,r2,1
  800410:	10c00007 	ldb	r3,0(r2)
  800414:	183ffd1e 	bne	r3,zero,80040c <__alt_data_end+0xff80040c>
  800418:	1105c83a 	sub	r2,r2,r4
  80041c:	f800283a 	ret
  800420:	2005883a 	mov	r2,r4
  800424:	003fe706 	br	8003c4 <__alt_data_end+0xff8003c4>
  800428:	0005883a 	mov	r2,zero
  80042c:	f800283a 	ret

00800430 <__fp_unlock>:
  800430:	0005883a 	mov	r2,zero
  800434:	f800283a 	ret

00800438 <_cleanup_r>:
  800438:	01402034 	movhi	r5,128
  80043c:	2948fa04 	addi	r5,r5,9192
  800440:	0800d6c1 	jmpi	800d6c <_fwalk_reent>

00800444 <__sinit.part.1>:
  800444:	defff704 	addi	sp,sp,-36
  800448:	00c02034 	movhi	r3,128
  80044c:	dfc00815 	stw	ra,32(sp)
  800450:	ddc00715 	stw	r23,28(sp)
  800454:	dd800615 	stw	r22,24(sp)
  800458:	dd400515 	stw	r21,20(sp)
  80045c:	dd000415 	stw	r20,16(sp)
  800460:	dcc00315 	stw	r19,12(sp)
  800464:	dc800215 	stw	r18,8(sp)
  800468:	dc400115 	stw	r17,4(sp)
  80046c:	dc000015 	stw	r16,0(sp)
  800470:	18c10e04 	addi	r3,r3,1080
  800474:	24000117 	ldw	r16,4(r4)
  800478:	20c00f15 	stw	r3,60(r4)
  80047c:	2080bb04 	addi	r2,r4,748
  800480:	00c000c4 	movi	r3,3
  800484:	20c0b915 	stw	r3,740(r4)
  800488:	2080ba15 	stw	r2,744(r4)
  80048c:	2000b815 	stw	zero,736(r4)
  800490:	05c00204 	movi	r23,8
  800494:	00800104 	movi	r2,4
  800498:	2025883a 	mov	r18,r4
  80049c:	b80d883a 	mov	r6,r23
  8004a0:	81001704 	addi	r4,r16,92
  8004a4:	000b883a 	mov	r5,zero
  8004a8:	80000015 	stw	zero,0(r16)
  8004ac:	80000115 	stw	zero,4(r16)
  8004b0:	80000215 	stw	zero,8(r16)
  8004b4:	8080030d 	sth	r2,12(r16)
  8004b8:	80001915 	stw	zero,100(r16)
  8004bc:	8000038d 	sth	zero,14(r16)
  8004c0:	80000415 	stw	zero,16(r16)
  8004c4:	80000515 	stw	zero,20(r16)
  8004c8:	80000615 	stw	zero,24(r16)
  8004cc:	08019c40 	call	8019c4 <memset>
  8004d0:	05802034 	movhi	r22,128
  8004d4:	94400217 	ldw	r17,8(r18)
  8004d8:	05402034 	movhi	r21,128
  8004dc:	05002034 	movhi	r20,128
  8004e0:	04c02034 	movhi	r19,128
  8004e4:	b5882904 	addi	r22,r22,8356
  8004e8:	ad484004 	addi	r21,r21,8448
  8004ec:	a5085f04 	addi	r20,r20,8572
  8004f0:	9cc87604 	addi	r19,r19,8664
  8004f4:	85800815 	stw	r22,32(r16)
  8004f8:	85400915 	stw	r21,36(r16)
  8004fc:	85000a15 	stw	r20,40(r16)
  800500:	84c00b15 	stw	r19,44(r16)
  800504:	84000715 	stw	r16,28(r16)
  800508:	00800284 	movi	r2,10
  80050c:	8880030d 	sth	r2,12(r17)
  800510:	00800044 	movi	r2,1
  800514:	b80d883a 	mov	r6,r23
  800518:	89001704 	addi	r4,r17,92
  80051c:	000b883a 	mov	r5,zero
  800520:	88000015 	stw	zero,0(r17)
  800524:	88000115 	stw	zero,4(r17)
  800528:	88000215 	stw	zero,8(r17)
  80052c:	88001915 	stw	zero,100(r17)
  800530:	8880038d 	sth	r2,14(r17)
  800534:	88000415 	stw	zero,16(r17)
  800538:	88000515 	stw	zero,20(r17)
  80053c:	88000615 	stw	zero,24(r17)
  800540:	08019c40 	call	8019c4 <memset>
  800544:	94000317 	ldw	r16,12(r18)
  800548:	00800484 	movi	r2,18
  80054c:	8c400715 	stw	r17,28(r17)
  800550:	8d800815 	stw	r22,32(r17)
  800554:	8d400915 	stw	r21,36(r17)
  800558:	8d000a15 	stw	r20,40(r17)
  80055c:	8cc00b15 	stw	r19,44(r17)
  800560:	8080030d 	sth	r2,12(r16)
  800564:	00800084 	movi	r2,2
  800568:	80000015 	stw	zero,0(r16)
  80056c:	80000115 	stw	zero,4(r16)
  800570:	80000215 	stw	zero,8(r16)
  800574:	80001915 	stw	zero,100(r16)
  800578:	8080038d 	sth	r2,14(r16)
  80057c:	80000415 	stw	zero,16(r16)
  800580:	80000515 	stw	zero,20(r16)
  800584:	80000615 	stw	zero,24(r16)
  800588:	b80d883a 	mov	r6,r23
  80058c:	000b883a 	mov	r5,zero
  800590:	81001704 	addi	r4,r16,92
  800594:	08019c40 	call	8019c4 <memset>
  800598:	00800044 	movi	r2,1
  80059c:	84000715 	stw	r16,28(r16)
  8005a0:	85800815 	stw	r22,32(r16)
  8005a4:	85400915 	stw	r21,36(r16)
  8005a8:	85000a15 	stw	r20,40(r16)
  8005ac:	84c00b15 	stw	r19,44(r16)
  8005b0:	90800e15 	stw	r2,56(r18)
  8005b4:	dfc00817 	ldw	ra,32(sp)
  8005b8:	ddc00717 	ldw	r23,28(sp)
  8005bc:	dd800617 	ldw	r22,24(sp)
  8005c0:	dd400517 	ldw	r21,20(sp)
  8005c4:	dd000417 	ldw	r20,16(sp)
  8005c8:	dcc00317 	ldw	r19,12(sp)
  8005cc:	dc800217 	ldw	r18,8(sp)
  8005d0:	dc400117 	ldw	r17,4(sp)
  8005d4:	dc000017 	ldw	r16,0(sp)
  8005d8:	dec00904 	addi	sp,sp,36
  8005dc:	f800283a 	ret

008005e0 <__fp_lock>:
  8005e0:	0005883a 	mov	r2,zero
  8005e4:	f800283a 	ret

008005e8 <__sfmoreglue>:
  8005e8:	defffc04 	addi	sp,sp,-16
  8005ec:	dc800215 	stw	r18,8(sp)
  8005f0:	2825883a 	mov	r18,r5
  8005f4:	dc000015 	stw	r16,0(sp)
  8005f8:	01401a04 	movi	r5,104
  8005fc:	2021883a 	mov	r16,r4
  800600:	913fffc4 	addi	r4,r18,-1
  800604:	dfc00315 	stw	ra,12(sp)
  800608:	dc400115 	stw	r17,4(sp)
  80060c:	08030a80 	call	8030a8 <__mulsi3>
  800610:	8009883a 	mov	r4,r16
  800614:	11401d04 	addi	r5,r2,116
  800618:	1023883a 	mov	r17,r2
  80061c:	0800e300 	call	800e30 <_malloc_r>
  800620:	1021883a 	mov	r16,r2
  800624:	10000726 	beq	r2,zero,800644 <__sfmoreglue+0x5c>
  800628:	11000304 	addi	r4,r2,12
  80062c:	10000015 	stw	zero,0(r2)
  800630:	14800115 	stw	r18,4(r2)
  800634:	11000215 	stw	r4,8(r2)
  800638:	89801a04 	addi	r6,r17,104
  80063c:	000b883a 	mov	r5,zero
  800640:	08019c40 	call	8019c4 <memset>
  800644:	8005883a 	mov	r2,r16
  800648:	dfc00317 	ldw	ra,12(sp)
  80064c:	dc800217 	ldw	r18,8(sp)
  800650:	dc400117 	ldw	r17,4(sp)
  800654:	dc000017 	ldw	r16,0(sp)
  800658:	dec00404 	addi	sp,sp,16
  80065c:	f800283a 	ret

00800660 <__sfp>:
  800660:	defffb04 	addi	sp,sp,-20
  800664:	dc000015 	stw	r16,0(sp)
  800668:	04002074 	movhi	r16,129
  80066c:	84206b04 	addi	r16,r16,-32340
  800670:	dcc00315 	stw	r19,12(sp)
  800674:	2027883a 	mov	r19,r4
  800678:	81000017 	ldw	r4,0(r16)
  80067c:	dfc00415 	stw	ra,16(sp)
  800680:	dc800215 	stw	r18,8(sp)
  800684:	20800e17 	ldw	r2,56(r4)
  800688:	dc400115 	stw	r17,4(sp)
  80068c:	1000021e 	bne	r2,zero,800698 <__sfp+0x38>
  800690:	08004440 	call	800444 <__sinit.part.1>
  800694:	81000017 	ldw	r4,0(r16)
  800698:	2480b804 	addi	r18,r4,736
  80069c:	047fffc4 	movi	r17,-1
  8006a0:	91000117 	ldw	r4,4(r18)
  8006a4:	94000217 	ldw	r16,8(r18)
  8006a8:	213fffc4 	addi	r4,r4,-1
  8006ac:	20000a16 	blt	r4,zero,8006d8 <__sfp+0x78>
  8006b0:	8080030f 	ldh	r2,12(r16)
  8006b4:	10000c26 	beq	r2,zero,8006e8 <__sfp+0x88>
  8006b8:	80c01d04 	addi	r3,r16,116
  8006bc:	00000206 	br	8006c8 <__sfp+0x68>
  8006c0:	18bfe60f 	ldh	r2,-104(r3)
  8006c4:	10000826 	beq	r2,zero,8006e8 <__sfp+0x88>
  8006c8:	213fffc4 	addi	r4,r4,-1
  8006cc:	1c3ffd04 	addi	r16,r3,-12
  8006d0:	18c01a04 	addi	r3,r3,104
  8006d4:	247ffa1e 	bne	r4,r17,8006c0 <__alt_data_end+0xff8006c0>
  8006d8:	90800017 	ldw	r2,0(r18)
  8006dc:	10001d26 	beq	r2,zero,800754 <__sfp+0xf4>
  8006e0:	1025883a 	mov	r18,r2
  8006e4:	003fee06 	br	8006a0 <__alt_data_end+0xff8006a0>
  8006e8:	00bfffc4 	movi	r2,-1
  8006ec:	8080038d 	sth	r2,14(r16)
  8006f0:	00800044 	movi	r2,1
  8006f4:	8080030d 	sth	r2,12(r16)
  8006f8:	80001915 	stw	zero,100(r16)
  8006fc:	80000015 	stw	zero,0(r16)
  800700:	80000215 	stw	zero,8(r16)
  800704:	80000115 	stw	zero,4(r16)
  800708:	80000415 	stw	zero,16(r16)
  80070c:	80000515 	stw	zero,20(r16)
  800710:	80000615 	stw	zero,24(r16)
  800714:	01800204 	movi	r6,8
  800718:	000b883a 	mov	r5,zero
  80071c:	81001704 	addi	r4,r16,92
  800720:	08019c40 	call	8019c4 <memset>
  800724:	8005883a 	mov	r2,r16
  800728:	80000c15 	stw	zero,48(r16)
  80072c:	80000d15 	stw	zero,52(r16)
  800730:	80001115 	stw	zero,68(r16)
  800734:	80001215 	stw	zero,72(r16)
  800738:	dfc00417 	ldw	ra,16(sp)
  80073c:	dcc00317 	ldw	r19,12(sp)
  800740:	dc800217 	ldw	r18,8(sp)
  800744:	dc400117 	ldw	r17,4(sp)
  800748:	dc000017 	ldw	r16,0(sp)
  80074c:	dec00504 	addi	sp,sp,20
  800750:	f800283a 	ret
  800754:	01400104 	movi	r5,4
  800758:	9809883a 	mov	r4,r19
  80075c:	08005e80 	call	8005e8 <__sfmoreglue>
  800760:	90800015 	stw	r2,0(r18)
  800764:	103fde1e 	bne	r2,zero,8006e0 <__alt_data_end+0xff8006e0>
  800768:	00800304 	movi	r2,12
  80076c:	98800015 	stw	r2,0(r19)
  800770:	0005883a 	mov	r2,zero
  800774:	003ff006 	br	800738 <__alt_data_end+0xff800738>

00800778 <_cleanup>:
  800778:	00802074 	movhi	r2,129
  80077c:	10a06b04 	addi	r2,r2,-32340
  800780:	11000017 	ldw	r4,0(r2)
  800784:	01402034 	movhi	r5,128
  800788:	2948fa04 	addi	r5,r5,9192
  80078c:	0800d6c1 	jmpi	800d6c <_fwalk_reent>

00800790 <__sinit>:
  800790:	20800e17 	ldw	r2,56(r4)
  800794:	10000126 	beq	r2,zero,80079c <__sinit+0xc>
  800798:	f800283a 	ret
  80079c:	08004441 	jmpi	800444 <__sinit.part.1>

008007a0 <__sfp_lock_acquire>:
  8007a0:	f800283a 	ret

008007a4 <__sfp_lock_release>:
  8007a4:	f800283a 	ret

008007a8 <__sinit_lock_acquire>:
  8007a8:	f800283a 	ret

008007ac <__sinit_lock_release>:
  8007ac:	f800283a 	ret

008007b0 <__fp_lock_all>:
  8007b0:	00802074 	movhi	r2,129
  8007b4:	10a06c04 	addi	r2,r2,-32336
  8007b8:	11000017 	ldw	r4,0(r2)
  8007bc:	01402034 	movhi	r5,128
  8007c0:	29417804 	addi	r5,r5,1504
  8007c4:	0800ca81 	jmpi	800ca8 <_fwalk>

008007c8 <__fp_unlock_all>:
  8007c8:	00802074 	movhi	r2,129
  8007cc:	10a06c04 	addi	r2,r2,-32336
  8007d0:	11000017 	ldw	r4,0(r2)
  8007d4:	01402034 	movhi	r5,128
  8007d8:	29410c04 	addi	r5,r5,1072
  8007dc:	0800ca81 	jmpi	800ca8 <_fwalk>

008007e0 <__sfvwrite_r>:
  8007e0:	30800217 	ldw	r2,8(r6)
  8007e4:	10006726 	beq	r2,zero,800984 <__sfvwrite_r+0x1a4>
  8007e8:	28c0030b 	ldhu	r3,12(r5)
  8007ec:	defff404 	addi	sp,sp,-48
  8007f0:	dd400715 	stw	r21,28(sp)
  8007f4:	dd000615 	stw	r20,24(sp)
  8007f8:	dc000215 	stw	r16,8(sp)
  8007fc:	dfc00b15 	stw	ra,44(sp)
  800800:	df000a15 	stw	fp,40(sp)
  800804:	ddc00915 	stw	r23,36(sp)
  800808:	dd800815 	stw	r22,32(sp)
  80080c:	dcc00515 	stw	r19,20(sp)
  800810:	dc800415 	stw	r18,16(sp)
  800814:	dc400315 	stw	r17,12(sp)
  800818:	1880020c 	andi	r2,r3,8
  80081c:	2821883a 	mov	r16,r5
  800820:	202b883a 	mov	r21,r4
  800824:	3029883a 	mov	r20,r6
  800828:	10002726 	beq	r2,zero,8008c8 <__sfvwrite_r+0xe8>
  80082c:	28800417 	ldw	r2,16(r5)
  800830:	10002526 	beq	r2,zero,8008c8 <__sfvwrite_r+0xe8>
  800834:	1880008c 	andi	r2,r3,2
  800838:	a4400017 	ldw	r17,0(r20)
  80083c:	10002a26 	beq	r2,zero,8008e8 <__sfvwrite_r+0x108>
  800840:	05a00034 	movhi	r22,32768
  800844:	0027883a 	mov	r19,zero
  800848:	0025883a 	mov	r18,zero
  80084c:	b5bf0004 	addi	r22,r22,-1024
  800850:	980d883a 	mov	r6,r19
  800854:	a809883a 	mov	r4,r21
  800858:	90004626 	beq	r18,zero,800974 <__sfvwrite_r+0x194>
  80085c:	900f883a 	mov	r7,r18
  800860:	b480022e 	bgeu	r22,r18,80086c <__sfvwrite_r+0x8c>
  800864:	01e00034 	movhi	r7,32768
  800868:	39ff0004 	addi	r7,r7,-1024
  80086c:	80800917 	ldw	r2,36(r16)
  800870:	81400717 	ldw	r5,28(r16)
  800874:	103ee83a 	callr	r2
  800878:	00805a0e 	bge	zero,r2,8009e4 <__sfvwrite_r+0x204>
  80087c:	a0c00217 	ldw	r3,8(r20)
  800880:	98a7883a 	add	r19,r19,r2
  800884:	90a5c83a 	sub	r18,r18,r2
  800888:	1885c83a 	sub	r2,r3,r2
  80088c:	a0800215 	stw	r2,8(r20)
  800890:	103fef1e 	bne	r2,zero,800850 <__alt_data_end+0xff800850>
  800894:	0005883a 	mov	r2,zero
  800898:	dfc00b17 	ldw	ra,44(sp)
  80089c:	df000a17 	ldw	fp,40(sp)
  8008a0:	ddc00917 	ldw	r23,36(sp)
  8008a4:	dd800817 	ldw	r22,32(sp)
  8008a8:	dd400717 	ldw	r21,28(sp)
  8008ac:	dd000617 	ldw	r20,24(sp)
  8008b0:	dcc00517 	ldw	r19,20(sp)
  8008b4:	dc800417 	ldw	r18,16(sp)
  8008b8:	dc400317 	ldw	r17,12(sp)
  8008bc:	dc000217 	ldw	r16,8(sp)
  8008c0:	dec00c04 	addi	sp,sp,48
  8008c4:	f800283a 	ret
  8008c8:	800b883a 	mov	r5,r16
  8008cc:	a809883a 	mov	r4,r21
  8008d0:	08022400 	call	802240 <__swsetup_r>
  8008d4:	1000ee1e 	bne	r2,zero,800c90 <__sfvwrite_r+0x4b0>
  8008d8:	80c0030b 	ldhu	r3,12(r16)
  8008dc:	a4400017 	ldw	r17,0(r20)
  8008e0:	1880008c 	andi	r2,r3,2
  8008e4:	103fd61e 	bne	r2,zero,800840 <__alt_data_end+0xff800840>
  8008e8:	1880004c 	andi	r2,r3,1
  8008ec:	1000421e 	bne	r2,zero,8009f8 <__sfvwrite_r+0x218>
  8008f0:	0039883a 	mov	fp,zero
  8008f4:	0025883a 	mov	r18,zero
  8008f8:	90001a26 	beq	r18,zero,800964 <__sfvwrite_r+0x184>
  8008fc:	1880800c 	andi	r2,r3,512
  800900:	84c00217 	ldw	r19,8(r16)
  800904:	10002126 	beq	r2,zero,80098c <__sfvwrite_r+0x1ac>
  800908:	982f883a 	mov	r23,r19
  80090c:	94c09636 	bltu	r18,r19,800b68 <__sfvwrite_r+0x388>
  800910:	1881200c 	andi	r2,r3,1152
  800914:	1000a11e 	bne	r2,zero,800b9c <__sfvwrite_r+0x3bc>
  800918:	81000017 	ldw	r4,0(r16)
  80091c:	b80d883a 	mov	r6,r23
  800920:	e00b883a 	mov	r5,fp
  800924:	08018680 	call	801868 <memmove>
  800928:	80c00217 	ldw	r3,8(r16)
  80092c:	81000017 	ldw	r4,0(r16)
  800930:	9005883a 	mov	r2,r18
  800934:	1ce7c83a 	sub	r19,r3,r19
  800938:	25cf883a 	add	r7,r4,r23
  80093c:	84c00215 	stw	r19,8(r16)
  800940:	81c00015 	stw	r7,0(r16)
  800944:	a0c00217 	ldw	r3,8(r20)
  800948:	e0b9883a 	add	fp,fp,r2
  80094c:	90a5c83a 	sub	r18,r18,r2
  800950:	18a7c83a 	sub	r19,r3,r2
  800954:	a4c00215 	stw	r19,8(r20)
  800958:	983fce26 	beq	r19,zero,800894 <__alt_data_end+0xff800894>
  80095c:	80c0030b 	ldhu	r3,12(r16)
  800960:	903fe61e 	bne	r18,zero,8008fc <__alt_data_end+0xff8008fc>
  800964:	8f000017 	ldw	fp,0(r17)
  800968:	8c800117 	ldw	r18,4(r17)
  80096c:	8c400204 	addi	r17,r17,8
  800970:	003fe106 	br	8008f8 <__alt_data_end+0xff8008f8>
  800974:	8cc00017 	ldw	r19,0(r17)
  800978:	8c800117 	ldw	r18,4(r17)
  80097c:	8c400204 	addi	r17,r17,8
  800980:	003fb306 	br	800850 <__alt_data_end+0xff800850>
  800984:	0005883a 	mov	r2,zero
  800988:	f800283a 	ret
  80098c:	81000017 	ldw	r4,0(r16)
  800990:	80800417 	ldw	r2,16(r16)
  800994:	11005a36 	bltu	r2,r4,800b00 <__sfvwrite_r+0x320>
  800998:	85c00517 	ldw	r23,20(r16)
  80099c:	95c05836 	bltu	r18,r23,800b00 <__sfvwrite_r+0x320>
  8009a0:	00a00034 	movhi	r2,32768
  8009a4:	10bfffc4 	addi	r2,r2,-1
  8009a8:	9009883a 	mov	r4,r18
  8009ac:	1480012e 	bgeu	r2,r18,8009b4 <__sfvwrite_r+0x1d4>
  8009b0:	1009883a 	mov	r4,r2
  8009b4:	b80b883a 	mov	r5,r23
  8009b8:	0802ef40 	call	802ef4 <__divsi3>
  8009bc:	b80b883a 	mov	r5,r23
  8009c0:	1009883a 	mov	r4,r2
  8009c4:	08030a80 	call	8030a8 <__mulsi3>
  8009c8:	81400717 	ldw	r5,28(r16)
  8009cc:	80c00917 	ldw	r3,36(r16)
  8009d0:	100f883a 	mov	r7,r2
  8009d4:	e00d883a 	mov	r6,fp
  8009d8:	a809883a 	mov	r4,r21
  8009dc:	183ee83a 	callr	r3
  8009e0:	00bfd816 	blt	zero,r2,800944 <__alt_data_end+0xff800944>
  8009e4:	8080030b 	ldhu	r2,12(r16)
  8009e8:	10801014 	ori	r2,r2,64
  8009ec:	8080030d 	sth	r2,12(r16)
  8009f0:	00bfffc4 	movi	r2,-1
  8009f4:	003fa806 	br	800898 <__alt_data_end+0xff800898>
  8009f8:	0027883a 	mov	r19,zero
  8009fc:	0011883a 	mov	r8,zero
  800a00:	0039883a 	mov	fp,zero
  800a04:	0025883a 	mov	r18,zero
  800a08:	90001f26 	beq	r18,zero,800a88 <__sfvwrite_r+0x2a8>
  800a0c:	40005a26 	beq	r8,zero,800b78 <__sfvwrite_r+0x398>
  800a10:	982d883a 	mov	r22,r19
  800a14:	94c0012e 	bgeu	r18,r19,800a1c <__sfvwrite_r+0x23c>
  800a18:	902d883a 	mov	r22,r18
  800a1c:	81000017 	ldw	r4,0(r16)
  800a20:	80800417 	ldw	r2,16(r16)
  800a24:	b02f883a 	mov	r23,r22
  800a28:	81c00517 	ldw	r7,20(r16)
  800a2c:	1100032e 	bgeu	r2,r4,800a3c <__sfvwrite_r+0x25c>
  800a30:	80c00217 	ldw	r3,8(r16)
  800a34:	38c7883a 	add	r3,r7,r3
  800a38:	1d801816 	blt	r3,r22,800a9c <__sfvwrite_r+0x2bc>
  800a3c:	b1c03e16 	blt	r22,r7,800b38 <__sfvwrite_r+0x358>
  800a40:	80800917 	ldw	r2,36(r16)
  800a44:	81400717 	ldw	r5,28(r16)
  800a48:	e00d883a 	mov	r6,fp
  800a4c:	da000115 	stw	r8,4(sp)
  800a50:	a809883a 	mov	r4,r21
  800a54:	103ee83a 	callr	r2
  800a58:	102f883a 	mov	r23,r2
  800a5c:	da000117 	ldw	r8,4(sp)
  800a60:	00bfe00e 	bge	zero,r2,8009e4 <__alt_data_end+0xff8009e4>
  800a64:	9de7c83a 	sub	r19,r19,r23
  800a68:	98001f26 	beq	r19,zero,800ae8 <__sfvwrite_r+0x308>
  800a6c:	a0800217 	ldw	r2,8(r20)
  800a70:	e5f9883a 	add	fp,fp,r23
  800a74:	95e5c83a 	sub	r18,r18,r23
  800a78:	15efc83a 	sub	r23,r2,r23
  800a7c:	a5c00215 	stw	r23,8(r20)
  800a80:	b83f8426 	beq	r23,zero,800894 <__alt_data_end+0xff800894>
  800a84:	903fe11e 	bne	r18,zero,800a0c <__alt_data_end+0xff800a0c>
  800a88:	8f000017 	ldw	fp,0(r17)
  800a8c:	8c800117 	ldw	r18,4(r17)
  800a90:	0011883a 	mov	r8,zero
  800a94:	8c400204 	addi	r17,r17,8
  800a98:	003fdb06 	br	800a08 <__alt_data_end+0xff800a08>
  800a9c:	180d883a 	mov	r6,r3
  800aa0:	e00b883a 	mov	r5,fp
  800aa4:	da000115 	stw	r8,4(sp)
  800aa8:	d8c00015 	stw	r3,0(sp)
  800aac:	08018680 	call	801868 <memmove>
  800ab0:	d8c00017 	ldw	r3,0(sp)
  800ab4:	80800017 	ldw	r2,0(r16)
  800ab8:	800b883a 	mov	r5,r16
  800abc:	a809883a 	mov	r4,r21
  800ac0:	10c5883a 	add	r2,r2,r3
  800ac4:	80800015 	stw	r2,0(r16)
  800ac8:	d8c00015 	stw	r3,0(sp)
  800acc:	08027080 	call	802708 <_fflush_r>
  800ad0:	d8c00017 	ldw	r3,0(sp)
  800ad4:	da000117 	ldw	r8,4(sp)
  800ad8:	103fc21e 	bne	r2,zero,8009e4 <__alt_data_end+0xff8009e4>
  800adc:	182f883a 	mov	r23,r3
  800ae0:	9de7c83a 	sub	r19,r19,r23
  800ae4:	983fe11e 	bne	r19,zero,800a6c <__alt_data_end+0xff800a6c>
  800ae8:	800b883a 	mov	r5,r16
  800aec:	a809883a 	mov	r4,r21
  800af0:	08027080 	call	802708 <_fflush_r>
  800af4:	103fbb1e 	bne	r2,zero,8009e4 <__alt_data_end+0xff8009e4>
  800af8:	0011883a 	mov	r8,zero
  800afc:	003fdb06 	br	800a6c <__alt_data_end+0xff800a6c>
  800b00:	94c0012e 	bgeu	r18,r19,800b08 <__sfvwrite_r+0x328>
  800b04:	9027883a 	mov	r19,r18
  800b08:	980d883a 	mov	r6,r19
  800b0c:	e00b883a 	mov	r5,fp
  800b10:	08018680 	call	801868 <memmove>
  800b14:	80800217 	ldw	r2,8(r16)
  800b18:	80c00017 	ldw	r3,0(r16)
  800b1c:	14c5c83a 	sub	r2,r2,r19
  800b20:	1cc7883a 	add	r3,r3,r19
  800b24:	80800215 	stw	r2,8(r16)
  800b28:	80c00015 	stw	r3,0(r16)
  800b2c:	10004326 	beq	r2,zero,800c3c <__sfvwrite_r+0x45c>
  800b30:	9805883a 	mov	r2,r19
  800b34:	003f8306 	br	800944 <__alt_data_end+0xff800944>
  800b38:	b00d883a 	mov	r6,r22
  800b3c:	e00b883a 	mov	r5,fp
  800b40:	da000115 	stw	r8,4(sp)
  800b44:	08018680 	call	801868 <memmove>
  800b48:	80800217 	ldw	r2,8(r16)
  800b4c:	80c00017 	ldw	r3,0(r16)
  800b50:	da000117 	ldw	r8,4(sp)
  800b54:	1585c83a 	sub	r2,r2,r22
  800b58:	1dad883a 	add	r22,r3,r22
  800b5c:	80800215 	stw	r2,8(r16)
  800b60:	85800015 	stw	r22,0(r16)
  800b64:	003fbf06 	br	800a64 <__alt_data_end+0xff800a64>
  800b68:	81000017 	ldw	r4,0(r16)
  800b6c:	9027883a 	mov	r19,r18
  800b70:	902f883a 	mov	r23,r18
  800b74:	003f6906 	br	80091c <__alt_data_end+0xff80091c>
  800b78:	900d883a 	mov	r6,r18
  800b7c:	01400284 	movi	r5,10
  800b80:	e009883a 	mov	r4,fp
  800b84:	080163c0 	call	80163c <memchr>
  800b88:	10003e26 	beq	r2,zero,800c84 <__sfvwrite_r+0x4a4>
  800b8c:	10800044 	addi	r2,r2,1
  800b90:	1727c83a 	sub	r19,r2,fp
  800b94:	02000044 	movi	r8,1
  800b98:	003f9d06 	br	800a10 <__alt_data_end+0xff800a10>
  800b9c:	80800517 	ldw	r2,20(r16)
  800ba0:	81400417 	ldw	r5,16(r16)
  800ba4:	81c00017 	ldw	r7,0(r16)
  800ba8:	10a7883a 	add	r19,r2,r2
  800bac:	9885883a 	add	r2,r19,r2
  800bb0:	1026d7fa 	srli	r19,r2,31
  800bb4:	396dc83a 	sub	r22,r7,r5
  800bb8:	b1000044 	addi	r4,r22,1
  800bbc:	9885883a 	add	r2,r19,r2
  800bc0:	1027d07a 	srai	r19,r2,1
  800bc4:	2485883a 	add	r2,r4,r18
  800bc8:	980d883a 	mov	r6,r19
  800bcc:	9880022e 	bgeu	r19,r2,800bd8 <__sfvwrite_r+0x3f8>
  800bd0:	1027883a 	mov	r19,r2
  800bd4:	100d883a 	mov	r6,r2
  800bd8:	18c1000c 	andi	r3,r3,1024
  800bdc:	18001c26 	beq	r3,zero,800c50 <__sfvwrite_r+0x470>
  800be0:	300b883a 	mov	r5,r6
  800be4:	a809883a 	mov	r4,r21
  800be8:	0800e300 	call	800e30 <_malloc_r>
  800bec:	102f883a 	mov	r23,r2
  800bf0:	10002926 	beq	r2,zero,800c98 <__sfvwrite_r+0x4b8>
  800bf4:	81400417 	ldw	r5,16(r16)
  800bf8:	b00d883a 	mov	r6,r22
  800bfc:	1009883a 	mov	r4,r2
  800c00:	08017200 	call	801720 <memcpy>
  800c04:	8080030b 	ldhu	r2,12(r16)
  800c08:	00fedfc4 	movi	r3,-1153
  800c0c:	10c4703a 	and	r2,r2,r3
  800c10:	10802014 	ori	r2,r2,128
  800c14:	8080030d 	sth	r2,12(r16)
  800c18:	bd89883a 	add	r4,r23,r22
  800c1c:	9d8fc83a 	sub	r7,r19,r22
  800c20:	85c00415 	stw	r23,16(r16)
  800c24:	84c00515 	stw	r19,20(r16)
  800c28:	81000015 	stw	r4,0(r16)
  800c2c:	9027883a 	mov	r19,r18
  800c30:	81c00215 	stw	r7,8(r16)
  800c34:	902f883a 	mov	r23,r18
  800c38:	003f3806 	br	80091c <__alt_data_end+0xff80091c>
  800c3c:	800b883a 	mov	r5,r16
  800c40:	a809883a 	mov	r4,r21
  800c44:	08027080 	call	802708 <_fflush_r>
  800c48:	103fb926 	beq	r2,zero,800b30 <__alt_data_end+0xff800b30>
  800c4c:	003f6506 	br	8009e4 <__alt_data_end+0xff8009e4>
  800c50:	a809883a 	mov	r4,r21
  800c54:	0801aec0 	call	801aec <_realloc_r>
  800c58:	102f883a 	mov	r23,r2
  800c5c:	103fee1e 	bne	r2,zero,800c18 <__alt_data_end+0xff800c18>
  800c60:	81400417 	ldw	r5,16(r16)
  800c64:	a809883a 	mov	r4,r21
  800c68:	08028b80 	call	8028b8 <_free_r>
  800c6c:	8080030b 	ldhu	r2,12(r16)
  800c70:	00ffdfc4 	movi	r3,-129
  800c74:	1884703a 	and	r2,r3,r2
  800c78:	00c00304 	movi	r3,12
  800c7c:	a8c00015 	stw	r3,0(r21)
  800c80:	003f5906 	br	8009e8 <__alt_data_end+0xff8009e8>
  800c84:	94c00044 	addi	r19,r18,1
  800c88:	02000044 	movi	r8,1
  800c8c:	003f6006 	br	800a10 <__alt_data_end+0xff800a10>
  800c90:	00bfffc4 	movi	r2,-1
  800c94:	003f0006 	br	800898 <__alt_data_end+0xff800898>
  800c98:	00800304 	movi	r2,12
  800c9c:	a8800015 	stw	r2,0(r21)
  800ca0:	8080030b 	ldhu	r2,12(r16)
  800ca4:	003f5006 	br	8009e8 <__alt_data_end+0xff8009e8>

00800ca8 <_fwalk>:
  800ca8:	defff704 	addi	sp,sp,-36
  800cac:	dd000415 	stw	r20,16(sp)
  800cb0:	dfc00815 	stw	ra,32(sp)
  800cb4:	ddc00715 	stw	r23,28(sp)
  800cb8:	dd800615 	stw	r22,24(sp)
  800cbc:	dd400515 	stw	r21,20(sp)
  800cc0:	dcc00315 	stw	r19,12(sp)
  800cc4:	dc800215 	stw	r18,8(sp)
  800cc8:	dc400115 	stw	r17,4(sp)
  800ccc:	dc000015 	stw	r16,0(sp)
  800cd0:	2500b804 	addi	r20,r4,736
  800cd4:	a0002326 	beq	r20,zero,800d64 <_fwalk+0xbc>
  800cd8:	282b883a 	mov	r21,r5
  800cdc:	002f883a 	mov	r23,zero
  800ce0:	05800044 	movi	r22,1
  800ce4:	04ffffc4 	movi	r19,-1
  800ce8:	a4400117 	ldw	r17,4(r20)
  800cec:	a4800217 	ldw	r18,8(r20)
  800cf0:	8c7fffc4 	addi	r17,r17,-1
  800cf4:	88000d16 	blt	r17,zero,800d2c <_fwalk+0x84>
  800cf8:	94000304 	addi	r16,r18,12
  800cfc:	94800384 	addi	r18,r18,14
  800d00:	8080000b 	ldhu	r2,0(r16)
  800d04:	8c7fffc4 	addi	r17,r17,-1
  800d08:	813ffd04 	addi	r4,r16,-12
  800d0c:	b080042e 	bgeu	r22,r2,800d20 <_fwalk+0x78>
  800d10:	9080000f 	ldh	r2,0(r18)
  800d14:	14c00226 	beq	r2,r19,800d20 <_fwalk+0x78>
  800d18:	a83ee83a 	callr	r21
  800d1c:	b8aeb03a 	or	r23,r23,r2
  800d20:	84001a04 	addi	r16,r16,104
  800d24:	94801a04 	addi	r18,r18,104
  800d28:	8cfff51e 	bne	r17,r19,800d00 <__alt_data_end+0xff800d00>
  800d2c:	a5000017 	ldw	r20,0(r20)
  800d30:	a03fed1e 	bne	r20,zero,800ce8 <__alt_data_end+0xff800ce8>
  800d34:	b805883a 	mov	r2,r23
  800d38:	dfc00817 	ldw	ra,32(sp)
  800d3c:	ddc00717 	ldw	r23,28(sp)
  800d40:	dd800617 	ldw	r22,24(sp)
  800d44:	dd400517 	ldw	r21,20(sp)
  800d48:	dd000417 	ldw	r20,16(sp)
  800d4c:	dcc00317 	ldw	r19,12(sp)
  800d50:	dc800217 	ldw	r18,8(sp)
  800d54:	dc400117 	ldw	r17,4(sp)
  800d58:	dc000017 	ldw	r16,0(sp)
  800d5c:	dec00904 	addi	sp,sp,36
  800d60:	f800283a 	ret
  800d64:	002f883a 	mov	r23,zero
  800d68:	003ff206 	br	800d34 <__alt_data_end+0xff800d34>

00800d6c <_fwalk_reent>:
  800d6c:	defff704 	addi	sp,sp,-36
  800d70:	dd000415 	stw	r20,16(sp)
  800d74:	dfc00815 	stw	ra,32(sp)
  800d78:	ddc00715 	stw	r23,28(sp)
  800d7c:	dd800615 	stw	r22,24(sp)
  800d80:	dd400515 	stw	r21,20(sp)
  800d84:	dcc00315 	stw	r19,12(sp)
  800d88:	dc800215 	stw	r18,8(sp)
  800d8c:	dc400115 	stw	r17,4(sp)
  800d90:	dc000015 	stw	r16,0(sp)
  800d94:	2500b804 	addi	r20,r4,736
  800d98:	a0002326 	beq	r20,zero,800e28 <_fwalk_reent+0xbc>
  800d9c:	282b883a 	mov	r21,r5
  800da0:	2027883a 	mov	r19,r4
  800da4:	002f883a 	mov	r23,zero
  800da8:	05800044 	movi	r22,1
  800dac:	04bfffc4 	movi	r18,-1
  800db0:	a4400117 	ldw	r17,4(r20)
  800db4:	a4000217 	ldw	r16,8(r20)
  800db8:	8c7fffc4 	addi	r17,r17,-1
  800dbc:	88000c16 	blt	r17,zero,800df0 <_fwalk_reent+0x84>
  800dc0:	84000304 	addi	r16,r16,12
  800dc4:	8080000b 	ldhu	r2,0(r16)
  800dc8:	8c7fffc4 	addi	r17,r17,-1
  800dcc:	817ffd04 	addi	r5,r16,-12
  800dd0:	b080052e 	bgeu	r22,r2,800de8 <_fwalk_reent+0x7c>
  800dd4:	8080008f 	ldh	r2,2(r16)
  800dd8:	9809883a 	mov	r4,r19
  800ddc:	14800226 	beq	r2,r18,800de8 <_fwalk_reent+0x7c>
  800de0:	a83ee83a 	callr	r21
  800de4:	b8aeb03a 	or	r23,r23,r2
  800de8:	84001a04 	addi	r16,r16,104
  800dec:	8cbff51e 	bne	r17,r18,800dc4 <__alt_data_end+0xff800dc4>
  800df0:	a5000017 	ldw	r20,0(r20)
  800df4:	a03fee1e 	bne	r20,zero,800db0 <__alt_data_end+0xff800db0>
  800df8:	b805883a 	mov	r2,r23
  800dfc:	dfc00817 	ldw	ra,32(sp)
  800e00:	ddc00717 	ldw	r23,28(sp)
  800e04:	dd800617 	ldw	r22,24(sp)
  800e08:	dd400517 	ldw	r21,20(sp)
  800e0c:	dd000417 	ldw	r20,16(sp)
  800e10:	dcc00317 	ldw	r19,12(sp)
  800e14:	dc800217 	ldw	r18,8(sp)
  800e18:	dc400117 	ldw	r17,4(sp)
  800e1c:	dc000017 	ldw	r16,0(sp)
  800e20:	dec00904 	addi	sp,sp,36
  800e24:	f800283a 	ret
  800e28:	002f883a 	mov	r23,zero
  800e2c:	003ff206 	br	800df8 <__alt_data_end+0xff800df8>

00800e30 <_malloc_r>:
  800e30:	defff504 	addi	sp,sp,-44
  800e34:	dc800315 	stw	r18,12(sp)
  800e38:	dfc00a15 	stw	ra,40(sp)
  800e3c:	df000915 	stw	fp,36(sp)
  800e40:	ddc00815 	stw	r23,32(sp)
  800e44:	dd800715 	stw	r22,28(sp)
  800e48:	dd400615 	stw	r21,24(sp)
  800e4c:	dd000515 	stw	r20,20(sp)
  800e50:	dcc00415 	stw	r19,16(sp)
  800e54:	dc400215 	stw	r17,8(sp)
  800e58:	dc000115 	stw	r16,4(sp)
  800e5c:	288002c4 	addi	r2,r5,11
  800e60:	00c00584 	movi	r3,22
  800e64:	2025883a 	mov	r18,r4
  800e68:	18807f2e 	bgeu	r3,r2,801068 <_malloc_r+0x238>
  800e6c:	047ffe04 	movi	r17,-8
  800e70:	1462703a 	and	r17,r2,r17
  800e74:	8800a316 	blt	r17,zero,801104 <_malloc_r+0x2d4>
  800e78:	8940a236 	bltu	r17,r5,801104 <_malloc_r+0x2d4>
  800e7c:	080366c0 	call	80366c <__malloc_lock>
  800e80:	00807dc4 	movi	r2,503
  800e84:	1441e92e 	bgeu	r2,r17,80162c <_malloc_r+0x7fc>
  800e88:	8804d27a 	srli	r2,r17,9
  800e8c:	1000a126 	beq	r2,zero,801114 <_malloc_r+0x2e4>
  800e90:	00c00104 	movi	r3,4
  800e94:	18811e36 	bltu	r3,r2,801310 <_malloc_r+0x4e0>
  800e98:	8804d1ba 	srli	r2,r17,6
  800e9c:	12000e44 	addi	r8,r2,57
  800ea0:	11c00e04 	addi	r7,r2,56
  800ea4:	4209883a 	add	r4,r8,r8
  800ea8:	04c02034 	movhi	r19,128
  800eac:	2109883a 	add	r4,r4,r4
  800eb0:	9cdab004 	addi	r19,r19,27328
  800eb4:	2109883a 	add	r4,r4,r4
  800eb8:	9909883a 	add	r4,r19,r4
  800ebc:	24000117 	ldw	r16,4(r4)
  800ec0:	213ffe04 	addi	r4,r4,-8
  800ec4:	24009726 	beq	r4,r16,801124 <_malloc_r+0x2f4>
  800ec8:	80800117 	ldw	r2,4(r16)
  800ecc:	01bfff04 	movi	r6,-4
  800ed0:	014003c4 	movi	r5,15
  800ed4:	1184703a 	and	r2,r2,r6
  800ed8:	1447c83a 	sub	r3,r2,r17
  800edc:	28c00716 	blt	r5,r3,800efc <_malloc_r+0xcc>
  800ee0:	1800920e 	bge	r3,zero,80112c <_malloc_r+0x2fc>
  800ee4:	84000317 	ldw	r16,12(r16)
  800ee8:	24008e26 	beq	r4,r16,801124 <_malloc_r+0x2f4>
  800eec:	80800117 	ldw	r2,4(r16)
  800ef0:	1184703a 	and	r2,r2,r6
  800ef4:	1447c83a 	sub	r3,r2,r17
  800ef8:	28fff90e 	bge	r5,r3,800ee0 <__alt_data_end+0xff800ee0>
  800efc:	3809883a 	mov	r4,r7
  800f00:	01802034 	movhi	r6,128
  800f04:	9c000417 	ldw	r16,16(r19)
  800f08:	319ab004 	addi	r6,r6,27328
  800f0c:	32000204 	addi	r8,r6,8
  800f10:	82013426 	beq	r16,r8,8013e4 <_malloc_r+0x5b4>
  800f14:	80c00117 	ldw	r3,4(r16)
  800f18:	00bfff04 	movi	r2,-4
  800f1c:	188e703a 	and	r7,r3,r2
  800f20:	3c45c83a 	sub	r2,r7,r17
  800f24:	00c003c4 	movi	r3,15
  800f28:	18811f16 	blt	r3,r2,8013a8 <_malloc_r+0x578>
  800f2c:	32000515 	stw	r8,20(r6)
  800f30:	32000415 	stw	r8,16(r6)
  800f34:	10007f0e 	bge	r2,zero,801134 <_malloc_r+0x304>
  800f38:	00807fc4 	movi	r2,511
  800f3c:	11c0fd36 	bltu	r2,r7,801334 <_malloc_r+0x504>
  800f40:	3806d0fa 	srli	r3,r7,3
  800f44:	01c00044 	movi	r7,1
  800f48:	30800117 	ldw	r2,4(r6)
  800f4c:	19400044 	addi	r5,r3,1
  800f50:	294b883a 	add	r5,r5,r5
  800f54:	1807d0ba 	srai	r3,r3,2
  800f58:	294b883a 	add	r5,r5,r5
  800f5c:	294b883a 	add	r5,r5,r5
  800f60:	298b883a 	add	r5,r5,r6
  800f64:	38c6983a 	sll	r3,r7,r3
  800f68:	29c00017 	ldw	r7,0(r5)
  800f6c:	2a7ffe04 	addi	r9,r5,-8
  800f70:	1886b03a 	or	r3,r3,r2
  800f74:	82400315 	stw	r9,12(r16)
  800f78:	81c00215 	stw	r7,8(r16)
  800f7c:	30c00115 	stw	r3,4(r6)
  800f80:	2c000015 	stw	r16,0(r5)
  800f84:	3c000315 	stw	r16,12(r7)
  800f88:	2005d0ba 	srai	r2,r4,2
  800f8c:	01400044 	movi	r5,1
  800f90:	288a983a 	sll	r5,r5,r2
  800f94:	19406f36 	bltu	r3,r5,801154 <_malloc_r+0x324>
  800f98:	28c4703a 	and	r2,r5,r3
  800f9c:	10000a1e 	bne	r2,zero,800fc8 <_malloc_r+0x198>
  800fa0:	00bfff04 	movi	r2,-4
  800fa4:	294b883a 	add	r5,r5,r5
  800fa8:	2088703a 	and	r4,r4,r2
  800fac:	28c4703a 	and	r2,r5,r3
  800fb0:	21000104 	addi	r4,r4,4
  800fb4:	1000041e 	bne	r2,zero,800fc8 <_malloc_r+0x198>
  800fb8:	294b883a 	add	r5,r5,r5
  800fbc:	28c4703a 	and	r2,r5,r3
  800fc0:	21000104 	addi	r4,r4,4
  800fc4:	103ffc26 	beq	r2,zero,800fb8 <__alt_data_end+0xff800fb8>
  800fc8:	02bfff04 	movi	r10,-4
  800fcc:	024003c4 	movi	r9,15
  800fd0:	21800044 	addi	r6,r4,1
  800fd4:	318d883a 	add	r6,r6,r6
  800fd8:	318d883a 	add	r6,r6,r6
  800fdc:	318d883a 	add	r6,r6,r6
  800fe0:	998d883a 	add	r6,r19,r6
  800fe4:	333ffe04 	addi	r12,r6,-8
  800fe8:	2017883a 	mov	r11,r4
  800fec:	31800104 	addi	r6,r6,4
  800ff0:	34000017 	ldw	r16,0(r6)
  800ff4:	31fffd04 	addi	r7,r6,-12
  800ff8:	81c0041e 	bne	r16,r7,80100c <_malloc_r+0x1dc>
  800ffc:	0000fb06 	br	8013ec <_malloc_r+0x5bc>
  801000:	1801030e 	bge	r3,zero,801410 <_malloc_r+0x5e0>
  801004:	84000317 	ldw	r16,12(r16)
  801008:	81c0f826 	beq	r16,r7,8013ec <_malloc_r+0x5bc>
  80100c:	80800117 	ldw	r2,4(r16)
  801010:	1284703a 	and	r2,r2,r10
  801014:	1447c83a 	sub	r3,r2,r17
  801018:	48fff90e 	bge	r9,r3,801000 <__alt_data_end+0xff801000>
  80101c:	80800317 	ldw	r2,12(r16)
  801020:	81000217 	ldw	r4,8(r16)
  801024:	89400054 	ori	r5,r17,1
  801028:	81400115 	stw	r5,4(r16)
  80102c:	20800315 	stw	r2,12(r4)
  801030:	11000215 	stw	r4,8(r2)
  801034:	8463883a 	add	r17,r16,r17
  801038:	9c400515 	stw	r17,20(r19)
  80103c:	9c400415 	stw	r17,16(r19)
  801040:	18800054 	ori	r2,r3,1
  801044:	88800115 	stw	r2,4(r17)
  801048:	8a000315 	stw	r8,12(r17)
  80104c:	8a000215 	stw	r8,8(r17)
  801050:	88e3883a 	add	r17,r17,r3
  801054:	88c00015 	stw	r3,0(r17)
  801058:	9009883a 	mov	r4,r18
  80105c:	08036900 	call	803690 <__malloc_unlock>
  801060:	80800204 	addi	r2,r16,8
  801064:	00001b06 	br	8010d4 <_malloc_r+0x2a4>
  801068:	04400404 	movi	r17,16
  80106c:	89402536 	bltu	r17,r5,801104 <_malloc_r+0x2d4>
  801070:	080366c0 	call	80366c <__malloc_lock>
  801074:	00800184 	movi	r2,6
  801078:	01000084 	movi	r4,2
  80107c:	04c02034 	movhi	r19,128
  801080:	1085883a 	add	r2,r2,r2
  801084:	9cdab004 	addi	r19,r19,27328
  801088:	1085883a 	add	r2,r2,r2
  80108c:	9885883a 	add	r2,r19,r2
  801090:	14000117 	ldw	r16,4(r2)
  801094:	10fffe04 	addi	r3,r2,-8
  801098:	80c0d926 	beq	r16,r3,801400 <_malloc_r+0x5d0>
  80109c:	80c00117 	ldw	r3,4(r16)
  8010a0:	81000317 	ldw	r4,12(r16)
  8010a4:	00bfff04 	movi	r2,-4
  8010a8:	1884703a 	and	r2,r3,r2
  8010ac:	81400217 	ldw	r5,8(r16)
  8010b0:	8085883a 	add	r2,r16,r2
  8010b4:	10c00117 	ldw	r3,4(r2)
  8010b8:	29000315 	stw	r4,12(r5)
  8010bc:	21400215 	stw	r5,8(r4)
  8010c0:	18c00054 	ori	r3,r3,1
  8010c4:	10c00115 	stw	r3,4(r2)
  8010c8:	9009883a 	mov	r4,r18
  8010cc:	08036900 	call	803690 <__malloc_unlock>
  8010d0:	80800204 	addi	r2,r16,8
  8010d4:	dfc00a17 	ldw	ra,40(sp)
  8010d8:	df000917 	ldw	fp,36(sp)
  8010dc:	ddc00817 	ldw	r23,32(sp)
  8010e0:	dd800717 	ldw	r22,28(sp)
  8010e4:	dd400617 	ldw	r21,24(sp)
  8010e8:	dd000517 	ldw	r20,20(sp)
  8010ec:	dcc00417 	ldw	r19,16(sp)
  8010f0:	dc800317 	ldw	r18,12(sp)
  8010f4:	dc400217 	ldw	r17,8(sp)
  8010f8:	dc000117 	ldw	r16,4(sp)
  8010fc:	dec00b04 	addi	sp,sp,44
  801100:	f800283a 	ret
  801104:	00800304 	movi	r2,12
  801108:	90800015 	stw	r2,0(r18)
  80110c:	0005883a 	mov	r2,zero
  801110:	003ff006 	br	8010d4 <__alt_data_end+0xff8010d4>
  801114:	01002004 	movi	r4,128
  801118:	02001004 	movi	r8,64
  80111c:	01c00fc4 	movi	r7,63
  801120:	003f6106 	br	800ea8 <__alt_data_end+0xff800ea8>
  801124:	4009883a 	mov	r4,r8
  801128:	003f7506 	br	800f00 <__alt_data_end+0xff800f00>
  80112c:	81000317 	ldw	r4,12(r16)
  801130:	003fde06 	br	8010ac <__alt_data_end+0xff8010ac>
  801134:	81c5883a 	add	r2,r16,r7
  801138:	11400117 	ldw	r5,4(r2)
  80113c:	9009883a 	mov	r4,r18
  801140:	29400054 	ori	r5,r5,1
  801144:	11400115 	stw	r5,4(r2)
  801148:	08036900 	call	803690 <__malloc_unlock>
  80114c:	80800204 	addi	r2,r16,8
  801150:	003fe006 	br	8010d4 <__alt_data_end+0xff8010d4>
  801154:	9c000217 	ldw	r16,8(r19)
  801158:	00bfff04 	movi	r2,-4
  80115c:	85800117 	ldw	r22,4(r16)
  801160:	b0ac703a 	and	r22,r22,r2
  801164:	b4400336 	bltu	r22,r17,801174 <_malloc_r+0x344>
  801168:	b445c83a 	sub	r2,r22,r17
  80116c:	00c003c4 	movi	r3,15
  801170:	18805d16 	blt	r3,r2,8012e8 <_malloc_r+0x4b8>
  801174:	05c02074 	movhi	r23,129
  801178:	00802074 	movhi	r2,129
  80117c:	10a75504 	addi	r2,r2,-25260
  801180:	bde06d04 	addi	r23,r23,-32332
  801184:	15400017 	ldw	r21,0(r2)
  801188:	b8c00017 	ldw	r3,0(r23)
  80118c:	00bfffc4 	movi	r2,-1
  801190:	858d883a 	add	r6,r16,r22
  801194:	8d6b883a 	add	r21,r17,r21
  801198:	1880ea26 	beq	r3,r2,801544 <_malloc_r+0x714>
  80119c:	ad4403c4 	addi	r21,r21,4111
  8011a0:	00bc0004 	movi	r2,-4096
  8011a4:	a8aa703a 	and	r21,r21,r2
  8011a8:	a80b883a 	mov	r5,r21
  8011ac:	9009883a 	mov	r4,r18
  8011b0:	d9800015 	stw	r6,0(sp)
  8011b4:	08020500 	call	802050 <_sbrk_r>
  8011b8:	1029883a 	mov	r20,r2
  8011bc:	00bfffc4 	movi	r2,-1
  8011c0:	d9800017 	ldw	r6,0(sp)
  8011c4:	a080e826 	beq	r20,r2,801568 <_malloc_r+0x738>
  8011c8:	a180a636 	bltu	r20,r6,801464 <_malloc_r+0x634>
  8011cc:	07002074 	movhi	fp,129
  8011d0:	e7275e04 	addi	fp,fp,-25224
  8011d4:	e0800017 	ldw	r2,0(fp)
  8011d8:	a887883a 	add	r3,r21,r2
  8011dc:	e0c00015 	stw	r3,0(fp)
  8011e0:	3500e626 	beq	r6,r20,80157c <_malloc_r+0x74c>
  8011e4:	b9000017 	ldw	r4,0(r23)
  8011e8:	00bfffc4 	movi	r2,-1
  8011ec:	2080ee26 	beq	r4,r2,8015a8 <_malloc_r+0x778>
  8011f0:	a185c83a 	sub	r2,r20,r6
  8011f4:	10c5883a 	add	r2,r2,r3
  8011f8:	e0800015 	stw	r2,0(fp)
  8011fc:	a0c001cc 	andi	r3,r20,7
  801200:	1800bc26 	beq	r3,zero,8014f4 <_malloc_r+0x6c4>
  801204:	a0e9c83a 	sub	r20,r20,r3
  801208:	00840204 	movi	r2,4104
  80120c:	a5000204 	addi	r20,r20,8
  801210:	10c7c83a 	sub	r3,r2,r3
  801214:	a545883a 	add	r2,r20,r21
  801218:	1083ffcc 	andi	r2,r2,4095
  80121c:	18abc83a 	sub	r21,r3,r2
  801220:	a80b883a 	mov	r5,r21
  801224:	9009883a 	mov	r4,r18
  801228:	08020500 	call	802050 <_sbrk_r>
  80122c:	00ffffc4 	movi	r3,-1
  801230:	10c0e126 	beq	r2,r3,8015b8 <_malloc_r+0x788>
  801234:	1505c83a 	sub	r2,r2,r20
  801238:	1545883a 	add	r2,r2,r21
  80123c:	10800054 	ori	r2,r2,1
  801240:	e0c00017 	ldw	r3,0(fp)
  801244:	9d000215 	stw	r20,8(r19)
  801248:	a0800115 	stw	r2,4(r20)
  80124c:	a8c7883a 	add	r3,r21,r3
  801250:	e0c00015 	stw	r3,0(fp)
  801254:	84c00e26 	beq	r16,r19,801290 <_malloc_r+0x460>
  801258:	018003c4 	movi	r6,15
  80125c:	3580a72e 	bgeu	r6,r22,8014fc <_malloc_r+0x6cc>
  801260:	81400117 	ldw	r5,4(r16)
  801264:	013ffe04 	movi	r4,-8
  801268:	b0bffd04 	addi	r2,r22,-12
  80126c:	1104703a 	and	r2,r2,r4
  801270:	2900004c 	andi	r4,r5,1
  801274:	2088b03a 	or	r4,r4,r2
  801278:	81000115 	stw	r4,4(r16)
  80127c:	01400144 	movi	r5,5
  801280:	8089883a 	add	r4,r16,r2
  801284:	21400115 	stw	r5,4(r4)
  801288:	21400215 	stw	r5,8(r4)
  80128c:	3080cd36 	bltu	r6,r2,8015c4 <_malloc_r+0x794>
  801290:	00802074 	movhi	r2,129
  801294:	10a75404 	addi	r2,r2,-25264
  801298:	11000017 	ldw	r4,0(r2)
  80129c:	20c0012e 	bgeu	r4,r3,8012a4 <_malloc_r+0x474>
  8012a0:	10c00015 	stw	r3,0(r2)
  8012a4:	00802074 	movhi	r2,129
  8012a8:	10a75304 	addi	r2,r2,-25268
  8012ac:	11000017 	ldw	r4,0(r2)
  8012b0:	9c000217 	ldw	r16,8(r19)
  8012b4:	20c0012e 	bgeu	r4,r3,8012bc <_malloc_r+0x48c>
  8012b8:	10c00015 	stw	r3,0(r2)
  8012bc:	80c00117 	ldw	r3,4(r16)
  8012c0:	00bfff04 	movi	r2,-4
  8012c4:	1886703a 	and	r3,r3,r2
  8012c8:	1c45c83a 	sub	r2,r3,r17
  8012cc:	1c400236 	bltu	r3,r17,8012d8 <_malloc_r+0x4a8>
  8012d0:	00c003c4 	movi	r3,15
  8012d4:	18800416 	blt	r3,r2,8012e8 <_malloc_r+0x4b8>
  8012d8:	9009883a 	mov	r4,r18
  8012dc:	08036900 	call	803690 <__malloc_unlock>
  8012e0:	0005883a 	mov	r2,zero
  8012e4:	003f7b06 	br	8010d4 <__alt_data_end+0xff8010d4>
  8012e8:	88c00054 	ori	r3,r17,1
  8012ec:	80c00115 	stw	r3,4(r16)
  8012f0:	8463883a 	add	r17,r16,r17
  8012f4:	10800054 	ori	r2,r2,1
  8012f8:	9c400215 	stw	r17,8(r19)
  8012fc:	88800115 	stw	r2,4(r17)
  801300:	9009883a 	mov	r4,r18
  801304:	08036900 	call	803690 <__malloc_unlock>
  801308:	80800204 	addi	r2,r16,8
  80130c:	003f7106 	br	8010d4 <__alt_data_end+0xff8010d4>
  801310:	00c00504 	movi	r3,20
  801314:	18804a2e 	bgeu	r3,r2,801440 <_malloc_r+0x610>
  801318:	00c01504 	movi	r3,84
  80131c:	18806e36 	bltu	r3,r2,8014d8 <_malloc_r+0x6a8>
  801320:	8804d33a 	srli	r2,r17,12
  801324:	12001bc4 	addi	r8,r2,111
  801328:	11c01b84 	addi	r7,r2,110
  80132c:	4209883a 	add	r4,r8,r8
  801330:	003edd06 	br	800ea8 <__alt_data_end+0xff800ea8>
  801334:	3804d27a 	srli	r2,r7,9
  801338:	00c00104 	movi	r3,4
  80133c:	1880442e 	bgeu	r3,r2,801450 <_malloc_r+0x620>
  801340:	00c00504 	movi	r3,20
  801344:	18808136 	bltu	r3,r2,80154c <_malloc_r+0x71c>
  801348:	11401704 	addi	r5,r2,92
  80134c:	10c016c4 	addi	r3,r2,91
  801350:	294b883a 	add	r5,r5,r5
  801354:	294b883a 	add	r5,r5,r5
  801358:	294b883a 	add	r5,r5,r5
  80135c:	994b883a 	add	r5,r19,r5
  801360:	28800017 	ldw	r2,0(r5)
  801364:	01802034 	movhi	r6,128
  801368:	297ffe04 	addi	r5,r5,-8
  80136c:	319ab004 	addi	r6,r6,27328
  801370:	28806526 	beq	r5,r2,801508 <_malloc_r+0x6d8>
  801374:	01bfff04 	movi	r6,-4
  801378:	10c00117 	ldw	r3,4(r2)
  80137c:	1986703a 	and	r3,r3,r6
  801380:	38c0022e 	bgeu	r7,r3,80138c <_malloc_r+0x55c>
  801384:	10800217 	ldw	r2,8(r2)
  801388:	28bffb1e 	bne	r5,r2,801378 <__alt_data_end+0xff801378>
  80138c:	11400317 	ldw	r5,12(r2)
  801390:	98c00117 	ldw	r3,4(r19)
  801394:	81400315 	stw	r5,12(r16)
  801398:	80800215 	stw	r2,8(r16)
  80139c:	2c000215 	stw	r16,8(r5)
  8013a0:	14000315 	stw	r16,12(r2)
  8013a4:	003ef806 	br	800f88 <__alt_data_end+0xff800f88>
  8013a8:	88c00054 	ori	r3,r17,1
  8013ac:	80c00115 	stw	r3,4(r16)
  8013b0:	8463883a 	add	r17,r16,r17
  8013b4:	34400515 	stw	r17,20(r6)
  8013b8:	34400415 	stw	r17,16(r6)
  8013bc:	10c00054 	ori	r3,r2,1
  8013c0:	8a000315 	stw	r8,12(r17)
  8013c4:	8a000215 	stw	r8,8(r17)
  8013c8:	88c00115 	stw	r3,4(r17)
  8013cc:	88a3883a 	add	r17,r17,r2
  8013d0:	88800015 	stw	r2,0(r17)
  8013d4:	9009883a 	mov	r4,r18
  8013d8:	08036900 	call	803690 <__malloc_unlock>
  8013dc:	80800204 	addi	r2,r16,8
  8013e0:	003f3c06 	br	8010d4 <__alt_data_end+0xff8010d4>
  8013e4:	30c00117 	ldw	r3,4(r6)
  8013e8:	003ee706 	br	800f88 <__alt_data_end+0xff800f88>
  8013ec:	5ac00044 	addi	r11,r11,1
  8013f0:	588000cc 	andi	r2,r11,3
  8013f4:	31800204 	addi	r6,r6,8
  8013f8:	103efd1e 	bne	r2,zero,800ff0 <__alt_data_end+0xff800ff0>
  8013fc:	00002406 	br	801490 <_malloc_r+0x660>
  801400:	14000317 	ldw	r16,12(r2)
  801404:	143f251e 	bne	r2,r16,80109c <__alt_data_end+0xff80109c>
  801408:	21000084 	addi	r4,r4,2
  80140c:	003ebc06 	br	800f00 <__alt_data_end+0xff800f00>
  801410:	8085883a 	add	r2,r16,r2
  801414:	10c00117 	ldw	r3,4(r2)
  801418:	81000317 	ldw	r4,12(r16)
  80141c:	81400217 	ldw	r5,8(r16)
  801420:	18c00054 	ori	r3,r3,1
  801424:	10c00115 	stw	r3,4(r2)
  801428:	29000315 	stw	r4,12(r5)
  80142c:	21400215 	stw	r5,8(r4)
  801430:	9009883a 	mov	r4,r18
  801434:	08036900 	call	803690 <__malloc_unlock>
  801438:	80800204 	addi	r2,r16,8
  80143c:	003f2506 	br	8010d4 <__alt_data_end+0xff8010d4>
  801440:	12001704 	addi	r8,r2,92
  801444:	11c016c4 	addi	r7,r2,91
  801448:	4209883a 	add	r4,r8,r8
  80144c:	003e9606 	br	800ea8 <__alt_data_end+0xff800ea8>
  801450:	3804d1ba 	srli	r2,r7,6
  801454:	11400e44 	addi	r5,r2,57
  801458:	10c00e04 	addi	r3,r2,56
  80145c:	294b883a 	add	r5,r5,r5
  801460:	003fbc06 	br	801354 <__alt_data_end+0xff801354>
  801464:	84ff5926 	beq	r16,r19,8011cc <__alt_data_end+0xff8011cc>
  801468:	00802034 	movhi	r2,128
  80146c:	109ab004 	addi	r2,r2,27328
  801470:	14000217 	ldw	r16,8(r2)
  801474:	00bfff04 	movi	r2,-4
  801478:	80c00117 	ldw	r3,4(r16)
  80147c:	1886703a 	and	r3,r3,r2
  801480:	003f9106 	br	8012c8 <__alt_data_end+0xff8012c8>
  801484:	60800217 	ldw	r2,8(r12)
  801488:	213fffc4 	addi	r4,r4,-1
  80148c:	1300651e 	bne	r2,r12,801624 <_malloc_r+0x7f4>
  801490:	208000cc 	andi	r2,r4,3
  801494:	633ffe04 	addi	r12,r12,-8
  801498:	103ffa1e 	bne	r2,zero,801484 <__alt_data_end+0xff801484>
  80149c:	98800117 	ldw	r2,4(r19)
  8014a0:	0146303a 	nor	r3,zero,r5
  8014a4:	1884703a 	and	r2,r3,r2
  8014a8:	98800115 	stw	r2,4(r19)
  8014ac:	294b883a 	add	r5,r5,r5
  8014b0:	117f2836 	bltu	r2,r5,801154 <__alt_data_end+0xff801154>
  8014b4:	283f2726 	beq	r5,zero,801154 <__alt_data_end+0xff801154>
  8014b8:	2886703a 	and	r3,r5,r2
  8014bc:	5809883a 	mov	r4,r11
  8014c0:	183ec31e 	bne	r3,zero,800fd0 <__alt_data_end+0xff800fd0>
  8014c4:	294b883a 	add	r5,r5,r5
  8014c8:	2886703a 	and	r3,r5,r2
  8014cc:	21000104 	addi	r4,r4,4
  8014d0:	183ffc26 	beq	r3,zero,8014c4 <__alt_data_end+0xff8014c4>
  8014d4:	003ebe06 	br	800fd0 <__alt_data_end+0xff800fd0>
  8014d8:	00c05504 	movi	r3,340
  8014dc:	18801236 	bltu	r3,r2,801528 <_malloc_r+0x6f8>
  8014e0:	8804d3fa 	srli	r2,r17,15
  8014e4:	12001e04 	addi	r8,r2,120
  8014e8:	11c01dc4 	addi	r7,r2,119
  8014ec:	4209883a 	add	r4,r8,r8
  8014f0:	003e6d06 	br	800ea8 <__alt_data_end+0xff800ea8>
  8014f4:	00c40004 	movi	r3,4096
  8014f8:	003f4606 	br	801214 <__alt_data_end+0xff801214>
  8014fc:	00800044 	movi	r2,1
  801500:	a0800115 	stw	r2,4(r20)
  801504:	003f7406 	br	8012d8 <__alt_data_end+0xff8012d8>
  801508:	1805d0ba 	srai	r2,r3,2
  80150c:	01c00044 	movi	r7,1
  801510:	30c00117 	ldw	r3,4(r6)
  801514:	388e983a 	sll	r7,r7,r2
  801518:	2805883a 	mov	r2,r5
  80151c:	38c6b03a 	or	r3,r7,r3
  801520:	30c00115 	stw	r3,4(r6)
  801524:	003f9b06 	br	801394 <__alt_data_end+0xff801394>
  801528:	00c15504 	movi	r3,1364
  80152c:	18801a36 	bltu	r3,r2,801598 <_malloc_r+0x768>
  801530:	8804d4ba 	srli	r2,r17,18
  801534:	12001f44 	addi	r8,r2,125
  801538:	11c01f04 	addi	r7,r2,124
  80153c:	4209883a 	add	r4,r8,r8
  801540:	003e5906 	br	800ea8 <__alt_data_end+0xff800ea8>
  801544:	ad400404 	addi	r21,r21,16
  801548:	003f1706 	br	8011a8 <__alt_data_end+0xff8011a8>
  80154c:	00c01504 	movi	r3,84
  801550:	18802336 	bltu	r3,r2,8015e0 <_malloc_r+0x7b0>
  801554:	3804d33a 	srli	r2,r7,12
  801558:	11401bc4 	addi	r5,r2,111
  80155c:	10c01b84 	addi	r3,r2,110
  801560:	294b883a 	add	r5,r5,r5
  801564:	003f7b06 	br	801354 <__alt_data_end+0xff801354>
  801568:	9c000217 	ldw	r16,8(r19)
  80156c:	00bfff04 	movi	r2,-4
  801570:	80c00117 	ldw	r3,4(r16)
  801574:	1886703a 	and	r3,r3,r2
  801578:	003f5306 	br	8012c8 <__alt_data_end+0xff8012c8>
  80157c:	3083ffcc 	andi	r2,r6,4095
  801580:	103f181e 	bne	r2,zero,8011e4 <__alt_data_end+0xff8011e4>
  801584:	99000217 	ldw	r4,8(r19)
  801588:	b545883a 	add	r2,r22,r21
  80158c:	10800054 	ori	r2,r2,1
  801590:	20800115 	stw	r2,4(r4)
  801594:	003f3e06 	br	801290 <__alt_data_end+0xff801290>
  801598:	01003f84 	movi	r4,254
  80159c:	02001fc4 	movi	r8,127
  8015a0:	01c01f84 	movi	r7,126
  8015a4:	003e4006 	br	800ea8 <__alt_data_end+0xff800ea8>
  8015a8:	00802074 	movhi	r2,129
  8015ac:	10a06d04 	addi	r2,r2,-32332
  8015b0:	15000015 	stw	r20,0(r2)
  8015b4:	003f1106 	br	8011fc <__alt_data_end+0xff8011fc>
  8015b8:	00800044 	movi	r2,1
  8015bc:	002b883a 	mov	r21,zero
  8015c0:	003f1f06 	br	801240 <__alt_data_end+0xff801240>
  8015c4:	81400204 	addi	r5,r16,8
  8015c8:	9009883a 	mov	r4,r18
  8015cc:	08028b80 	call	8028b8 <_free_r>
  8015d0:	00802074 	movhi	r2,129
  8015d4:	10a75e04 	addi	r2,r2,-25224
  8015d8:	10c00017 	ldw	r3,0(r2)
  8015dc:	003f2c06 	br	801290 <__alt_data_end+0xff801290>
  8015e0:	00c05504 	movi	r3,340
  8015e4:	18800536 	bltu	r3,r2,8015fc <_malloc_r+0x7cc>
  8015e8:	3804d3fa 	srli	r2,r7,15
  8015ec:	11401e04 	addi	r5,r2,120
  8015f0:	10c01dc4 	addi	r3,r2,119
  8015f4:	294b883a 	add	r5,r5,r5
  8015f8:	003f5606 	br	801354 <__alt_data_end+0xff801354>
  8015fc:	00c15504 	movi	r3,1364
  801600:	18800536 	bltu	r3,r2,801618 <_malloc_r+0x7e8>
  801604:	3804d4ba 	srli	r2,r7,18
  801608:	11401f44 	addi	r5,r2,125
  80160c:	10c01f04 	addi	r3,r2,124
  801610:	294b883a 	add	r5,r5,r5
  801614:	003f4f06 	br	801354 <__alt_data_end+0xff801354>
  801618:	01403f84 	movi	r5,254
  80161c:	00c01f84 	movi	r3,126
  801620:	003f4c06 	br	801354 <__alt_data_end+0xff801354>
  801624:	98800117 	ldw	r2,4(r19)
  801628:	003fa006 	br	8014ac <__alt_data_end+0xff8014ac>
  80162c:	8808d0fa 	srli	r4,r17,3
  801630:	20800044 	addi	r2,r4,1
  801634:	1085883a 	add	r2,r2,r2
  801638:	003e9006 	br	80107c <__alt_data_end+0xff80107c>

0080163c <memchr>:
  80163c:	208000cc 	andi	r2,r4,3
  801640:	280f883a 	mov	r7,r5
  801644:	10003426 	beq	r2,zero,801718 <memchr+0xdc>
  801648:	30bfffc4 	addi	r2,r6,-1
  80164c:	30001a26 	beq	r6,zero,8016b8 <memchr+0x7c>
  801650:	20c00003 	ldbu	r3,0(r4)
  801654:	29803fcc 	andi	r6,r5,255
  801658:	30c0051e 	bne	r6,r3,801670 <memchr+0x34>
  80165c:	00001806 	br	8016c0 <memchr+0x84>
  801660:	10001526 	beq	r2,zero,8016b8 <memchr+0x7c>
  801664:	20c00003 	ldbu	r3,0(r4)
  801668:	10bfffc4 	addi	r2,r2,-1
  80166c:	30c01426 	beq	r6,r3,8016c0 <memchr+0x84>
  801670:	21000044 	addi	r4,r4,1
  801674:	20c000cc 	andi	r3,r4,3
  801678:	183ff91e 	bne	r3,zero,801660 <__alt_data_end+0xff801660>
  80167c:	020000c4 	movi	r8,3
  801680:	40801136 	bltu	r8,r2,8016c8 <memchr+0x8c>
  801684:	10000c26 	beq	r2,zero,8016b8 <memchr+0x7c>
  801688:	20c00003 	ldbu	r3,0(r4)
  80168c:	29403fcc 	andi	r5,r5,255
  801690:	28c00b26 	beq	r5,r3,8016c0 <memchr+0x84>
  801694:	20c00044 	addi	r3,r4,1
  801698:	39803fcc 	andi	r6,r7,255
  80169c:	2089883a 	add	r4,r4,r2
  8016a0:	00000306 	br	8016b0 <memchr+0x74>
  8016a4:	18c00044 	addi	r3,r3,1
  8016a8:	197fffc3 	ldbu	r5,-1(r3)
  8016ac:	31400526 	beq	r6,r5,8016c4 <memchr+0x88>
  8016b0:	1805883a 	mov	r2,r3
  8016b4:	20fffb1e 	bne	r4,r3,8016a4 <__alt_data_end+0xff8016a4>
  8016b8:	0005883a 	mov	r2,zero
  8016bc:	f800283a 	ret
  8016c0:	2005883a 	mov	r2,r4
  8016c4:	f800283a 	ret
  8016c8:	28c03fcc 	andi	r3,r5,255
  8016cc:	1812923a 	slli	r9,r3,8
  8016d0:	02ffbff4 	movhi	r11,65279
  8016d4:	02a02074 	movhi	r10,32897
  8016d8:	48d2b03a 	or	r9,r9,r3
  8016dc:	4806943a 	slli	r3,r9,16
  8016e0:	5affbfc4 	addi	r11,r11,-257
  8016e4:	52a02004 	addi	r10,r10,-32640
  8016e8:	48d2b03a 	or	r9,r9,r3
  8016ec:	20c00017 	ldw	r3,0(r4)
  8016f0:	48c6f03a 	xor	r3,r9,r3
  8016f4:	1acd883a 	add	r6,r3,r11
  8016f8:	00c6303a 	nor	r3,zero,r3
  8016fc:	30c6703a 	and	r3,r6,r3
  801700:	1a86703a 	and	r3,r3,r10
  801704:	183fe01e 	bne	r3,zero,801688 <__alt_data_end+0xff801688>
  801708:	10bfff04 	addi	r2,r2,-4
  80170c:	21000104 	addi	r4,r4,4
  801710:	40bff636 	bltu	r8,r2,8016ec <__alt_data_end+0xff8016ec>
  801714:	003fdb06 	br	801684 <__alt_data_end+0xff801684>
  801718:	3005883a 	mov	r2,r6
  80171c:	003fd706 	br	80167c <__alt_data_end+0xff80167c>

00801720 <memcpy>:
  801720:	defffd04 	addi	sp,sp,-12
  801724:	dfc00215 	stw	ra,8(sp)
  801728:	dc400115 	stw	r17,4(sp)
  80172c:	dc000015 	stw	r16,0(sp)
  801730:	00c003c4 	movi	r3,15
  801734:	2005883a 	mov	r2,r4
  801738:	1980452e 	bgeu	r3,r6,801850 <memcpy+0x130>
  80173c:	2906b03a 	or	r3,r5,r4
  801740:	18c000cc 	andi	r3,r3,3
  801744:	1800441e 	bne	r3,zero,801858 <memcpy+0x138>
  801748:	347ffc04 	addi	r17,r6,-16
  80174c:	8822d13a 	srli	r17,r17,4
  801750:	28c00104 	addi	r3,r5,4
  801754:	23400104 	addi	r13,r4,4
  801758:	8820913a 	slli	r16,r17,4
  80175c:	2b000204 	addi	r12,r5,8
  801760:	22c00204 	addi	r11,r4,8
  801764:	84000504 	addi	r16,r16,20
  801768:	2a800304 	addi	r10,r5,12
  80176c:	22400304 	addi	r9,r4,12
  801770:	2c21883a 	add	r16,r5,r16
  801774:	2811883a 	mov	r8,r5
  801778:	200f883a 	mov	r7,r4
  80177c:	41000017 	ldw	r4,0(r8)
  801780:	1fc00017 	ldw	ra,0(r3)
  801784:	63c00017 	ldw	r15,0(r12)
  801788:	39000015 	stw	r4,0(r7)
  80178c:	53800017 	ldw	r14,0(r10)
  801790:	6fc00015 	stw	ra,0(r13)
  801794:	5bc00015 	stw	r15,0(r11)
  801798:	4b800015 	stw	r14,0(r9)
  80179c:	18c00404 	addi	r3,r3,16
  8017a0:	39c00404 	addi	r7,r7,16
  8017a4:	42000404 	addi	r8,r8,16
  8017a8:	6b400404 	addi	r13,r13,16
  8017ac:	63000404 	addi	r12,r12,16
  8017b0:	5ac00404 	addi	r11,r11,16
  8017b4:	52800404 	addi	r10,r10,16
  8017b8:	4a400404 	addi	r9,r9,16
  8017bc:	1c3fef1e 	bne	r3,r16,80177c <__alt_data_end+0xff80177c>
  8017c0:	89c00044 	addi	r7,r17,1
  8017c4:	380e913a 	slli	r7,r7,4
  8017c8:	310003cc 	andi	r4,r6,15
  8017cc:	02c000c4 	movi	r11,3
  8017d0:	11c7883a 	add	r3,r2,r7
  8017d4:	29cb883a 	add	r5,r5,r7
  8017d8:	5900212e 	bgeu	r11,r4,801860 <memcpy+0x140>
  8017dc:	1813883a 	mov	r9,r3
  8017e0:	2811883a 	mov	r8,r5
  8017e4:	200f883a 	mov	r7,r4
  8017e8:	42800017 	ldw	r10,0(r8)
  8017ec:	4a400104 	addi	r9,r9,4
  8017f0:	39ffff04 	addi	r7,r7,-4
  8017f4:	4abfff15 	stw	r10,-4(r9)
  8017f8:	42000104 	addi	r8,r8,4
  8017fc:	59fffa36 	bltu	r11,r7,8017e8 <__alt_data_end+0xff8017e8>
  801800:	213fff04 	addi	r4,r4,-4
  801804:	2008d0ba 	srli	r4,r4,2
  801808:	318000cc 	andi	r6,r6,3
  80180c:	21000044 	addi	r4,r4,1
  801810:	2109883a 	add	r4,r4,r4
  801814:	2109883a 	add	r4,r4,r4
  801818:	1907883a 	add	r3,r3,r4
  80181c:	290b883a 	add	r5,r5,r4
  801820:	30000626 	beq	r6,zero,80183c <memcpy+0x11c>
  801824:	198d883a 	add	r6,r3,r6
  801828:	29c00003 	ldbu	r7,0(r5)
  80182c:	18c00044 	addi	r3,r3,1
  801830:	29400044 	addi	r5,r5,1
  801834:	19ffffc5 	stb	r7,-1(r3)
  801838:	19bffb1e 	bne	r3,r6,801828 <__alt_data_end+0xff801828>
  80183c:	dfc00217 	ldw	ra,8(sp)
  801840:	dc400117 	ldw	r17,4(sp)
  801844:	dc000017 	ldw	r16,0(sp)
  801848:	dec00304 	addi	sp,sp,12
  80184c:	f800283a 	ret
  801850:	2007883a 	mov	r3,r4
  801854:	003ff206 	br	801820 <__alt_data_end+0xff801820>
  801858:	2007883a 	mov	r3,r4
  80185c:	003ff106 	br	801824 <__alt_data_end+0xff801824>
  801860:	200d883a 	mov	r6,r4
  801864:	003fee06 	br	801820 <__alt_data_end+0xff801820>

00801868 <memmove>:
  801868:	2005883a 	mov	r2,r4
  80186c:	29000b2e 	bgeu	r5,r4,80189c <memmove+0x34>
  801870:	298f883a 	add	r7,r5,r6
  801874:	21c0092e 	bgeu	r4,r7,80189c <memmove+0x34>
  801878:	2187883a 	add	r3,r4,r6
  80187c:	198bc83a 	sub	r5,r3,r6
  801880:	30004826 	beq	r6,zero,8019a4 <memmove+0x13c>
  801884:	39ffffc4 	addi	r7,r7,-1
  801888:	39000003 	ldbu	r4,0(r7)
  80188c:	18ffffc4 	addi	r3,r3,-1
  801890:	19000005 	stb	r4,0(r3)
  801894:	28fffb1e 	bne	r5,r3,801884 <__alt_data_end+0xff801884>
  801898:	f800283a 	ret
  80189c:	00c003c4 	movi	r3,15
  8018a0:	1980412e 	bgeu	r3,r6,8019a8 <memmove+0x140>
  8018a4:	2886b03a 	or	r3,r5,r2
  8018a8:	18c000cc 	andi	r3,r3,3
  8018ac:	1800401e 	bne	r3,zero,8019b0 <memmove+0x148>
  8018b0:	33fffc04 	addi	r15,r6,-16
  8018b4:	781ed13a 	srli	r15,r15,4
  8018b8:	28c00104 	addi	r3,r5,4
  8018bc:	13400104 	addi	r13,r2,4
  8018c0:	781c913a 	slli	r14,r15,4
  8018c4:	2b000204 	addi	r12,r5,8
  8018c8:	12c00204 	addi	r11,r2,8
  8018cc:	73800504 	addi	r14,r14,20
  8018d0:	2a800304 	addi	r10,r5,12
  8018d4:	12400304 	addi	r9,r2,12
  8018d8:	2b9d883a 	add	r14,r5,r14
  8018dc:	2811883a 	mov	r8,r5
  8018e0:	100f883a 	mov	r7,r2
  8018e4:	41000017 	ldw	r4,0(r8)
  8018e8:	39c00404 	addi	r7,r7,16
  8018ec:	18c00404 	addi	r3,r3,16
  8018f0:	393ffc15 	stw	r4,-16(r7)
  8018f4:	193ffc17 	ldw	r4,-16(r3)
  8018f8:	6b400404 	addi	r13,r13,16
  8018fc:	5ac00404 	addi	r11,r11,16
  801900:	693ffc15 	stw	r4,-16(r13)
  801904:	61000017 	ldw	r4,0(r12)
  801908:	4a400404 	addi	r9,r9,16
  80190c:	42000404 	addi	r8,r8,16
  801910:	593ffc15 	stw	r4,-16(r11)
  801914:	51000017 	ldw	r4,0(r10)
  801918:	63000404 	addi	r12,r12,16
  80191c:	52800404 	addi	r10,r10,16
  801920:	493ffc15 	stw	r4,-16(r9)
  801924:	1bbfef1e 	bne	r3,r14,8018e4 <__alt_data_end+0xff8018e4>
  801928:	79000044 	addi	r4,r15,1
  80192c:	2008913a 	slli	r4,r4,4
  801930:	328003cc 	andi	r10,r6,15
  801934:	02c000c4 	movi	r11,3
  801938:	1107883a 	add	r3,r2,r4
  80193c:	290b883a 	add	r5,r5,r4
  801940:	5a801e2e 	bgeu	r11,r10,8019bc <memmove+0x154>
  801944:	1813883a 	mov	r9,r3
  801948:	2811883a 	mov	r8,r5
  80194c:	500f883a 	mov	r7,r10
  801950:	41000017 	ldw	r4,0(r8)
  801954:	4a400104 	addi	r9,r9,4
  801958:	39ffff04 	addi	r7,r7,-4
  80195c:	493fff15 	stw	r4,-4(r9)
  801960:	42000104 	addi	r8,r8,4
  801964:	59fffa36 	bltu	r11,r7,801950 <__alt_data_end+0xff801950>
  801968:	513fff04 	addi	r4,r10,-4
  80196c:	2008d0ba 	srli	r4,r4,2
  801970:	318000cc 	andi	r6,r6,3
  801974:	21000044 	addi	r4,r4,1
  801978:	2109883a 	add	r4,r4,r4
  80197c:	2109883a 	add	r4,r4,r4
  801980:	1907883a 	add	r3,r3,r4
  801984:	290b883a 	add	r5,r5,r4
  801988:	30000b26 	beq	r6,zero,8019b8 <memmove+0x150>
  80198c:	198d883a 	add	r6,r3,r6
  801990:	29c00003 	ldbu	r7,0(r5)
  801994:	18c00044 	addi	r3,r3,1
  801998:	29400044 	addi	r5,r5,1
  80199c:	19ffffc5 	stb	r7,-1(r3)
  8019a0:	19bffb1e 	bne	r3,r6,801990 <__alt_data_end+0xff801990>
  8019a4:	f800283a 	ret
  8019a8:	1007883a 	mov	r3,r2
  8019ac:	003ff606 	br	801988 <__alt_data_end+0xff801988>
  8019b0:	1007883a 	mov	r3,r2
  8019b4:	003ff506 	br	80198c <__alt_data_end+0xff80198c>
  8019b8:	f800283a 	ret
  8019bc:	500d883a 	mov	r6,r10
  8019c0:	003ff106 	br	801988 <__alt_data_end+0xff801988>

008019c4 <memset>:
  8019c4:	20c000cc 	andi	r3,r4,3
  8019c8:	2005883a 	mov	r2,r4
  8019cc:	18004426 	beq	r3,zero,801ae0 <memset+0x11c>
  8019d0:	31ffffc4 	addi	r7,r6,-1
  8019d4:	30004026 	beq	r6,zero,801ad8 <memset+0x114>
  8019d8:	2813883a 	mov	r9,r5
  8019dc:	200d883a 	mov	r6,r4
  8019e0:	2007883a 	mov	r3,r4
  8019e4:	00000406 	br	8019f8 <memset+0x34>
  8019e8:	3a3fffc4 	addi	r8,r7,-1
  8019ec:	31800044 	addi	r6,r6,1
  8019f0:	38003926 	beq	r7,zero,801ad8 <memset+0x114>
  8019f4:	400f883a 	mov	r7,r8
  8019f8:	18c00044 	addi	r3,r3,1
  8019fc:	32400005 	stb	r9,0(r6)
  801a00:	1a0000cc 	andi	r8,r3,3
  801a04:	403ff81e 	bne	r8,zero,8019e8 <__alt_data_end+0xff8019e8>
  801a08:	010000c4 	movi	r4,3
  801a0c:	21c02d2e 	bgeu	r4,r7,801ac4 <memset+0x100>
  801a10:	29003fcc 	andi	r4,r5,255
  801a14:	200c923a 	slli	r6,r4,8
  801a18:	3108b03a 	or	r4,r6,r4
  801a1c:	200c943a 	slli	r6,r4,16
  801a20:	218cb03a 	or	r6,r4,r6
  801a24:	010003c4 	movi	r4,15
  801a28:	21c0182e 	bgeu	r4,r7,801a8c <memset+0xc8>
  801a2c:	3b3ffc04 	addi	r12,r7,-16
  801a30:	6018d13a 	srli	r12,r12,4
  801a34:	1a000104 	addi	r8,r3,4
  801a38:	1ac00204 	addi	r11,r3,8
  801a3c:	6008913a 	slli	r4,r12,4
  801a40:	1a800304 	addi	r10,r3,12
  801a44:	1813883a 	mov	r9,r3
  801a48:	21000504 	addi	r4,r4,20
  801a4c:	1909883a 	add	r4,r3,r4
  801a50:	49800015 	stw	r6,0(r9)
  801a54:	41800015 	stw	r6,0(r8)
  801a58:	59800015 	stw	r6,0(r11)
  801a5c:	51800015 	stw	r6,0(r10)
  801a60:	42000404 	addi	r8,r8,16
  801a64:	4a400404 	addi	r9,r9,16
  801a68:	5ac00404 	addi	r11,r11,16
  801a6c:	52800404 	addi	r10,r10,16
  801a70:	413ff71e 	bne	r8,r4,801a50 <__alt_data_end+0xff801a50>
  801a74:	63000044 	addi	r12,r12,1
  801a78:	6018913a 	slli	r12,r12,4
  801a7c:	39c003cc 	andi	r7,r7,15
  801a80:	010000c4 	movi	r4,3
  801a84:	1b07883a 	add	r3,r3,r12
  801a88:	21c00e2e 	bgeu	r4,r7,801ac4 <memset+0x100>
  801a8c:	1813883a 	mov	r9,r3
  801a90:	3811883a 	mov	r8,r7
  801a94:	010000c4 	movi	r4,3
  801a98:	49800015 	stw	r6,0(r9)
  801a9c:	423fff04 	addi	r8,r8,-4
  801aa0:	4a400104 	addi	r9,r9,4
  801aa4:	223ffc36 	bltu	r4,r8,801a98 <__alt_data_end+0xff801a98>
  801aa8:	393fff04 	addi	r4,r7,-4
  801aac:	2008d0ba 	srli	r4,r4,2
  801ab0:	39c000cc 	andi	r7,r7,3
  801ab4:	21000044 	addi	r4,r4,1
  801ab8:	2109883a 	add	r4,r4,r4
  801abc:	2109883a 	add	r4,r4,r4
  801ac0:	1907883a 	add	r3,r3,r4
  801ac4:	38000526 	beq	r7,zero,801adc <memset+0x118>
  801ac8:	19cf883a 	add	r7,r3,r7
  801acc:	19400005 	stb	r5,0(r3)
  801ad0:	18c00044 	addi	r3,r3,1
  801ad4:	38fffd1e 	bne	r7,r3,801acc <__alt_data_end+0xff801acc>
  801ad8:	f800283a 	ret
  801adc:	f800283a 	ret
  801ae0:	2007883a 	mov	r3,r4
  801ae4:	300f883a 	mov	r7,r6
  801ae8:	003fc706 	br	801a08 <__alt_data_end+0xff801a08>

00801aec <_realloc_r>:
  801aec:	defff604 	addi	sp,sp,-40
  801af0:	dc800215 	stw	r18,8(sp)
  801af4:	dfc00915 	stw	ra,36(sp)
  801af8:	df000815 	stw	fp,32(sp)
  801afc:	ddc00715 	stw	r23,28(sp)
  801b00:	dd800615 	stw	r22,24(sp)
  801b04:	dd400515 	stw	r21,20(sp)
  801b08:	dd000415 	stw	r20,16(sp)
  801b0c:	dcc00315 	stw	r19,12(sp)
  801b10:	dc400115 	stw	r17,4(sp)
  801b14:	dc000015 	stw	r16,0(sp)
  801b18:	3025883a 	mov	r18,r6
  801b1c:	2800b726 	beq	r5,zero,801dfc <_realloc_r+0x310>
  801b20:	282b883a 	mov	r21,r5
  801b24:	2029883a 	mov	r20,r4
  801b28:	080366c0 	call	80366c <__malloc_lock>
  801b2c:	a8bfff17 	ldw	r2,-4(r21)
  801b30:	043fff04 	movi	r16,-4
  801b34:	90c002c4 	addi	r3,r18,11
  801b38:	01000584 	movi	r4,22
  801b3c:	acfffe04 	addi	r19,r21,-8
  801b40:	1420703a 	and	r16,r2,r16
  801b44:	20c0332e 	bgeu	r4,r3,801c14 <_realloc_r+0x128>
  801b48:	047ffe04 	movi	r17,-8
  801b4c:	1c62703a 	and	r17,r3,r17
  801b50:	8807883a 	mov	r3,r17
  801b54:	88005816 	blt	r17,zero,801cb8 <_realloc_r+0x1cc>
  801b58:	8c805736 	bltu	r17,r18,801cb8 <_realloc_r+0x1cc>
  801b5c:	80c0300e 	bge	r16,r3,801c20 <_realloc_r+0x134>
  801b60:	07002034 	movhi	fp,128
  801b64:	e71ab004 	addi	fp,fp,27328
  801b68:	e1c00217 	ldw	r7,8(fp)
  801b6c:	9c09883a 	add	r4,r19,r16
  801b70:	22000117 	ldw	r8,4(r4)
  801b74:	21c06326 	beq	r4,r7,801d04 <_realloc_r+0x218>
  801b78:	017fff84 	movi	r5,-2
  801b7c:	414a703a 	and	r5,r8,r5
  801b80:	214b883a 	add	r5,r4,r5
  801b84:	29800117 	ldw	r6,4(r5)
  801b88:	3180004c 	andi	r6,r6,1
  801b8c:	30003f26 	beq	r6,zero,801c8c <_realloc_r+0x1a0>
  801b90:	1080004c 	andi	r2,r2,1
  801b94:	10008326 	beq	r2,zero,801da4 <_realloc_r+0x2b8>
  801b98:	900b883a 	mov	r5,r18
  801b9c:	a009883a 	mov	r4,r20
  801ba0:	0800e300 	call	800e30 <_malloc_r>
  801ba4:	1025883a 	mov	r18,r2
  801ba8:	10011e26 	beq	r2,zero,802024 <_realloc_r+0x538>
  801bac:	a93fff17 	ldw	r4,-4(r21)
  801bb0:	10fffe04 	addi	r3,r2,-8
  801bb4:	00bfff84 	movi	r2,-2
  801bb8:	2084703a 	and	r2,r4,r2
  801bbc:	9885883a 	add	r2,r19,r2
  801bc0:	1880ee26 	beq	r3,r2,801f7c <_realloc_r+0x490>
  801bc4:	81bfff04 	addi	r6,r16,-4
  801bc8:	00800904 	movi	r2,36
  801bcc:	1180b836 	bltu	r2,r6,801eb0 <_realloc_r+0x3c4>
  801bd0:	00c004c4 	movi	r3,19
  801bd4:	19809636 	bltu	r3,r6,801e30 <_realloc_r+0x344>
  801bd8:	9005883a 	mov	r2,r18
  801bdc:	a807883a 	mov	r3,r21
  801be0:	19000017 	ldw	r4,0(r3)
  801be4:	11000015 	stw	r4,0(r2)
  801be8:	19000117 	ldw	r4,4(r3)
  801bec:	11000115 	stw	r4,4(r2)
  801bf0:	18c00217 	ldw	r3,8(r3)
  801bf4:	10c00215 	stw	r3,8(r2)
  801bf8:	a80b883a 	mov	r5,r21
  801bfc:	a009883a 	mov	r4,r20
  801c00:	08028b80 	call	8028b8 <_free_r>
  801c04:	a009883a 	mov	r4,r20
  801c08:	08036900 	call	803690 <__malloc_unlock>
  801c0c:	9005883a 	mov	r2,r18
  801c10:	00001206 	br	801c5c <_realloc_r+0x170>
  801c14:	00c00404 	movi	r3,16
  801c18:	1823883a 	mov	r17,r3
  801c1c:	003fce06 	br	801b58 <__alt_data_end+0xff801b58>
  801c20:	a825883a 	mov	r18,r21
  801c24:	8445c83a 	sub	r2,r16,r17
  801c28:	00c003c4 	movi	r3,15
  801c2c:	18802636 	bltu	r3,r2,801cc8 <_realloc_r+0x1dc>
  801c30:	99800117 	ldw	r6,4(r19)
  801c34:	9c07883a 	add	r3,r19,r16
  801c38:	3180004c 	andi	r6,r6,1
  801c3c:	3420b03a 	or	r16,r6,r16
  801c40:	9c000115 	stw	r16,4(r19)
  801c44:	18800117 	ldw	r2,4(r3)
  801c48:	10800054 	ori	r2,r2,1
  801c4c:	18800115 	stw	r2,4(r3)
  801c50:	a009883a 	mov	r4,r20
  801c54:	08036900 	call	803690 <__malloc_unlock>
  801c58:	9005883a 	mov	r2,r18
  801c5c:	dfc00917 	ldw	ra,36(sp)
  801c60:	df000817 	ldw	fp,32(sp)
  801c64:	ddc00717 	ldw	r23,28(sp)
  801c68:	dd800617 	ldw	r22,24(sp)
  801c6c:	dd400517 	ldw	r21,20(sp)
  801c70:	dd000417 	ldw	r20,16(sp)
  801c74:	dcc00317 	ldw	r19,12(sp)
  801c78:	dc800217 	ldw	r18,8(sp)
  801c7c:	dc400117 	ldw	r17,4(sp)
  801c80:	dc000017 	ldw	r16,0(sp)
  801c84:	dec00a04 	addi	sp,sp,40
  801c88:	f800283a 	ret
  801c8c:	017fff04 	movi	r5,-4
  801c90:	414a703a 	and	r5,r8,r5
  801c94:	814d883a 	add	r6,r16,r5
  801c98:	30c01f16 	blt	r6,r3,801d18 <_realloc_r+0x22c>
  801c9c:	20800317 	ldw	r2,12(r4)
  801ca0:	20c00217 	ldw	r3,8(r4)
  801ca4:	a825883a 	mov	r18,r21
  801ca8:	3021883a 	mov	r16,r6
  801cac:	18800315 	stw	r2,12(r3)
  801cb0:	10c00215 	stw	r3,8(r2)
  801cb4:	003fdb06 	br	801c24 <__alt_data_end+0xff801c24>
  801cb8:	00800304 	movi	r2,12
  801cbc:	a0800015 	stw	r2,0(r20)
  801cc0:	0005883a 	mov	r2,zero
  801cc4:	003fe506 	br	801c5c <__alt_data_end+0xff801c5c>
  801cc8:	98c00117 	ldw	r3,4(r19)
  801ccc:	9c4b883a 	add	r5,r19,r17
  801cd0:	11000054 	ori	r4,r2,1
  801cd4:	18c0004c 	andi	r3,r3,1
  801cd8:	1c62b03a 	or	r17,r3,r17
  801cdc:	9c400115 	stw	r17,4(r19)
  801ce0:	29000115 	stw	r4,4(r5)
  801ce4:	2885883a 	add	r2,r5,r2
  801ce8:	10c00117 	ldw	r3,4(r2)
  801cec:	29400204 	addi	r5,r5,8
  801cf0:	a009883a 	mov	r4,r20
  801cf4:	18c00054 	ori	r3,r3,1
  801cf8:	10c00115 	stw	r3,4(r2)
  801cfc:	08028b80 	call	8028b8 <_free_r>
  801d00:	003fd306 	br	801c50 <__alt_data_end+0xff801c50>
  801d04:	017fff04 	movi	r5,-4
  801d08:	414a703a 	and	r5,r8,r5
  801d0c:	89800404 	addi	r6,r17,16
  801d10:	8151883a 	add	r8,r16,r5
  801d14:	4180590e 	bge	r8,r6,801e7c <_realloc_r+0x390>
  801d18:	1080004c 	andi	r2,r2,1
  801d1c:	103f9e1e 	bne	r2,zero,801b98 <__alt_data_end+0xff801b98>
  801d20:	adbffe17 	ldw	r22,-8(r21)
  801d24:	00bfff04 	movi	r2,-4
  801d28:	9dadc83a 	sub	r22,r19,r22
  801d2c:	b1800117 	ldw	r6,4(r22)
  801d30:	3084703a 	and	r2,r6,r2
  801d34:	20002026 	beq	r4,zero,801db8 <_realloc_r+0x2cc>
  801d38:	80af883a 	add	r23,r16,r2
  801d3c:	b96f883a 	add	r23,r23,r5
  801d40:	21c05f26 	beq	r4,r7,801ec0 <_realloc_r+0x3d4>
  801d44:	b8c01c16 	blt	r23,r3,801db8 <_realloc_r+0x2cc>
  801d48:	20800317 	ldw	r2,12(r4)
  801d4c:	20c00217 	ldw	r3,8(r4)
  801d50:	81bfff04 	addi	r6,r16,-4
  801d54:	01000904 	movi	r4,36
  801d58:	18800315 	stw	r2,12(r3)
  801d5c:	10c00215 	stw	r3,8(r2)
  801d60:	b0c00217 	ldw	r3,8(r22)
  801d64:	b0800317 	ldw	r2,12(r22)
  801d68:	b4800204 	addi	r18,r22,8
  801d6c:	18800315 	stw	r2,12(r3)
  801d70:	10c00215 	stw	r3,8(r2)
  801d74:	21801b36 	bltu	r4,r6,801de4 <_realloc_r+0x2f8>
  801d78:	008004c4 	movi	r2,19
  801d7c:	1180352e 	bgeu	r2,r6,801e54 <_realloc_r+0x368>
  801d80:	a8800017 	ldw	r2,0(r21)
  801d84:	b0800215 	stw	r2,8(r22)
  801d88:	a8800117 	ldw	r2,4(r21)
  801d8c:	b0800315 	stw	r2,12(r22)
  801d90:	008006c4 	movi	r2,27
  801d94:	11807f36 	bltu	r2,r6,801f94 <_realloc_r+0x4a8>
  801d98:	b0800404 	addi	r2,r22,16
  801d9c:	ad400204 	addi	r21,r21,8
  801da0:	00002d06 	br	801e58 <_realloc_r+0x36c>
  801da4:	adbffe17 	ldw	r22,-8(r21)
  801da8:	00bfff04 	movi	r2,-4
  801dac:	9dadc83a 	sub	r22,r19,r22
  801db0:	b1000117 	ldw	r4,4(r22)
  801db4:	2084703a 	and	r2,r4,r2
  801db8:	b03f7726 	beq	r22,zero,801b98 <__alt_data_end+0xff801b98>
  801dbc:	80af883a 	add	r23,r16,r2
  801dc0:	b8ff7516 	blt	r23,r3,801b98 <__alt_data_end+0xff801b98>
  801dc4:	b0800317 	ldw	r2,12(r22)
  801dc8:	b0c00217 	ldw	r3,8(r22)
  801dcc:	81bfff04 	addi	r6,r16,-4
  801dd0:	01000904 	movi	r4,36
  801dd4:	18800315 	stw	r2,12(r3)
  801dd8:	10c00215 	stw	r3,8(r2)
  801ddc:	b4800204 	addi	r18,r22,8
  801de0:	21bfe52e 	bgeu	r4,r6,801d78 <__alt_data_end+0xff801d78>
  801de4:	a80b883a 	mov	r5,r21
  801de8:	9009883a 	mov	r4,r18
  801dec:	08018680 	call	801868 <memmove>
  801df0:	b821883a 	mov	r16,r23
  801df4:	b027883a 	mov	r19,r22
  801df8:	003f8a06 	br	801c24 <__alt_data_end+0xff801c24>
  801dfc:	300b883a 	mov	r5,r6
  801e00:	dfc00917 	ldw	ra,36(sp)
  801e04:	df000817 	ldw	fp,32(sp)
  801e08:	ddc00717 	ldw	r23,28(sp)
  801e0c:	dd800617 	ldw	r22,24(sp)
  801e10:	dd400517 	ldw	r21,20(sp)
  801e14:	dd000417 	ldw	r20,16(sp)
  801e18:	dcc00317 	ldw	r19,12(sp)
  801e1c:	dc800217 	ldw	r18,8(sp)
  801e20:	dc400117 	ldw	r17,4(sp)
  801e24:	dc000017 	ldw	r16,0(sp)
  801e28:	dec00a04 	addi	sp,sp,40
  801e2c:	0800e301 	jmpi	800e30 <_malloc_r>
  801e30:	a8c00017 	ldw	r3,0(r21)
  801e34:	90c00015 	stw	r3,0(r18)
  801e38:	a8c00117 	ldw	r3,4(r21)
  801e3c:	90c00115 	stw	r3,4(r18)
  801e40:	00c006c4 	movi	r3,27
  801e44:	19804536 	bltu	r3,r6,801f5c <_realloc_r+0x470>
  801e48:	90800204 	addi	r2,r18,8
  801e4c:	a8c00204 	addi	r3,r21,8
  801e50:	003f6306 	br	801be0 <__alt_data_end+0xff801be0>
  801e54:	9005883a 	mov	r2,r18
  801e58:	a8c00017 	ldw	r3,0(r21)
  801e5c:	b821883a 	mov	r16,r23
  801e60:	b027883a 	mov	r19,r22
  801e64:	10c00015 	stw	r3,0(r2)
  801e68:	a8c00117 	ldw	r3,4(r21)
  801e6c:	10c00115 	stw	r3,4(r2)
  801e70:	a8c00217 	ldw	r3,8(r21)
  801e74:	10c00215 	stw	r3,8(r2)
  801e78:	003f6a06 	br	801c24 <__alt_data_end+0xff801c24>
  801e7c:	9c67883a 	add	r19,r19,r17
  801e80:	4445c83a 	sub	r2,r8,r17
  801e84:	e4c00215 	stw	r19,8(fp)
  801e88:	10800054 	ori	r2,r2,1
  801e8c:	98800115 	stw	r2,4(r19)
  801e90:	a8bfff17 	ldw	r2,-4(r21)
  801e94:	a009883a 	mov	r4,r20
  801e98:	1080004c 	andi	r2,r2,1
  801e9c:	1462b03a 	or	r17,r2,r17
  801ea0:	ac7fff15 	stw	r17,-4(r21)
  801ea4:	08036900 	call	803690 <__malloc_unlock>
  801ea8:	a805883a 	mov	r2,r21
  801eac:	003f6b06 	br	801c5c <__alt_data_end+0xff801c5c>
  801eb0:	a80b883a 	mov	r5,r21
  801eb4:	9009883a 	mov	r4,r18
  801eb8:	08018680 	call	801868 <memmove>
  801ebc:	003f4e06 	br	801bf8 <__alt_data_end+0xff801bf8>
  801ec0:	89000404 	addi	r4,r17,16
  801ec4:	b93fbc16 	blt	r23,r4,801db8 <__alt_data_end+0xff801db8>
  801ec8:	b0800317 	ldw	r2,12(r22)
  801ecc:	b0c00217 	ldw	r3,8(r22)
  801ed0:	81bfff04 	addi	r6,r16,-4
  801ed4:	01000904 	movi	r4,36
  801ed8:	18800315 	stw	r2,12(r3)
  801edc:	10c00215 	stw	r3,8(r2)
  801ee0:	b4800204 	addi	r18,r22,8
  801ee4:	21804336 	bltu	r4,r6,801ff4 <_realloc_r+0x508>
  801ee8:	008004c4 	movi	r2,19
  801eec:	11803f2e 	bgeu	r2,r6,801fec <_realloc_r+0x500>
  801ef0:	a8800017 	ldw	r2,0(r21)
  801ef4:	b0800215 	stw	r2,8(r22)
  801ef8:	a8800117 	ldw	r2,4(r21)
  801efc:	b0800315 	stw	r2,12(r22)
  801f00:	008006c4 	movi	r2,27
  801f04:	11803f36 	bltu	r2,r6,802004 <_realloc_r+0x518>
  801f08:	b0800404 	addi	r2,r22,16
  801f0c:	ad400204 	addi	r21,r21,8
  801f10:	a8c00017 	ldw	r3,0(r21)
  801f14:	10c00015 	stw	r3,0(r2)
  801f18:	a8c00117 	ldw	r3,4(r21)
  801f1c:	10c00115 	stw	r3,4(r2)
  801f20:	a8c00217 	ldw	r3,8(r21)
  801f24:	10c00215 	stw	r3,8(r2)
  801f28:	b447883a 	add	r3,r22,r17
  801f2c:	bc45c83a 	sub	r2,r23,r17
  801f30:	e0c00215 	stw	r3,8(fp)
  801f34:	10800054 	ori	r2,r2,1
  801f38:	18800115 	stw	r2,4(r3)
  801f3c:	b0800117 	ldw	r2,4(r22)
  801f40:	a009883a 	mov	r4,r20
  801f44:	1080004c 	andi	r2,r2,1
  801f48:	1462b03a 	or	r17,r2,r17
  801f4c:	b4400115 	stw	r17,4(r22)
  801f50:	08036900 	call	803690 <__malloc_unlock>
  801f54:	9005883a 	mov	r2,r18
  801f58:	003f4006 	br	801c5c <__alt_data_end+0xff801c5c>
  801f5c:	a8c00217 	ldw	r3,8(r21)
  801f60:	90c00215 	stw	r3,8(r18)
  801f64:	a8c00317 	ldw	r3,12(r21)
  801f68:	90c00315 	stw	r3,12(r18)
  801f6c:	30801126 	beq	r6,r2,801fb4 <_realloc_r+0x4c8>
  801f70:	90800404 	addi	r2,r18,16
  801f74:	a8c00404 	addi	r3,r21,16
  801f78:	003f1906 	br	801be0 <__alt_data_end+0xff801be0>
  801f7c:	90ffff17 	ldw	r3,-4(r18)
  801f80:	00bfff04 	movi	r2,-4
  801f84:	a825883a 	mov	r18,r21
  801f88:	1884703a 	and	r2,r3,r2
  801f8c:	80a1883a 	add	r16,r16,r2
  801f90:	003f2406 	br	801c24 <__alt_data_end+0xff801c24>
  801f94:	a8800217 	ldw	r2,8(r21)
  801f98:	b0800415 	stw	r2,16(r22)
  801f9c:	a8800317 	ldw	r2,12(r21)
  801fa0:	b0800515 	stw	r2,20(r22)
  801fa4:	31000a26 	beq	r6,r4,801fd0 <_realloc_r+0x4e4>
  801fa8:	b0800604 	addi	r2,r22,24
  801fac:	ad400404 	addi	r21,r21,16
  801fb0:	003fa906 	br	801e58 <__alt_data_end+0xff801e58>
  801fb4:	a9000417 	ldw	r4,16(r21)
  801fb8:	90800604 	addi	r2,r18,24
  801fbc:	a8c00604 	addi	r3,r21,24
  801fc0:	91000415 	stw	r4,16(r18)
  801fc4:	a9000517 	ldw	r4,20(r21)
  801fc8:	91000515 	stw	r4,20(r18)
  801fcc:	003f0406 	br	801be0 <__alt_data_end+0xff801be0>
  801fd0:	a8c00417 	ldw	r3,16(r21)
  801fd4:	ad400604 	addi	r21,r21,24
  801fd8:	b0800804 	addi	r2,r22,32
  801fdc:	b0c00615 	stw	r3,24(r22)
  801fe0:	a8ffff17 	ldw	r3,-4(r21)
  801fe4:	b0c00715 	stw	r3,28(r22)
  801fe8:	003f9b06 	br	801e58 <__alt_data_end+0xff801e58>
  801fec:	9005883a 	mov	r2,r18
  801ff0:	003fc706 	br	801f10 <__alt_data_end+0xff801f10>
  801ff4:	a80b883a 	mov	r5,r21
  801ff8:	9009883a 	mov	r4,r18
  801ffc:	08018680 	call	801868 <memmove>
  802000:	003fc906 	br	801f28 <__alt_data_end+0xff801f28>
  802004:	a8800217 	ldw	r2,8(r21)
  802008:	b0800415 	stw	r2,16(r22)
  80200c:	a8800317 	ldw	r2,12(r21)
  802010:	b0800515 	stw	r2,20(r22)
  802014:	31000726 	beq	r6,r4,802034 <_realloc_r+0x548>
  802018:	b0800604 	addi	r2,r22,24
  80201c:	ad400404 	addi	r21,r21,16
  802020:	003fbb06 	br	801f10 <__alt_data_end+0xff801f10>
  802024:	a009883a 	mov	r4,r20
  802028:	08036900 	call	803690 <__malloc_unlock>
  80202c:	0005883a 	mov	r2,zero
  802030:	003f0a06 	br	801c5c <__alt_data_end+0xff801c5c>
  802034:	a8c00417 	ldw	r3,16(r21)
  802038:	ad400604 	addi	r21,r21,24
  80203c:	b0800804 	addi	r2,r22,32
  802040:	b0c00615 	stw	r3,24(r22)
  802044:	a8ffff17 	ldw	r3,-4(r21)
  802048:	b0c00715 	stw	r3,28(r22)
  80204c:	003fb006 	br	801f10 <__alt_data_end+0xff801f10>

00802050 <_sbrk_r>:
  802050:	defffd04 	addi	sp,sp,-12
  802054:	dc000015 	stw	r16,0(sp)
  802058:	04002074 	movhi	r16,129
  80205c:	dc400115 	stw	r17,4(sp)
  802060:	84275604 	addi	r16,r16,-25256
  802064:	2023883a 	mov	r17,r4
  802068:	2809883a 	mov	r4,r5
  80206c:	dfc00215 	stw	ra,8(sp)
  802070:	80000015 	stw	zero,0(r16)
  802074:	08038780 	call	803878 <sbrk>
  802078:	00ffffc4 	movi	r3,-1
  80207c:	10c00526 	beq	r2,r3,802094 <_sbrk_r+0x44>
  802080:	dfc00217 	ldw	ra,8(sp)
  802084:	dc400117 	ldw	r17,4(sp)
  802088:	dc000017 	ldw	r16,0(sp)
  80208c:	dec00304 	addi	sp,sp,12
  802090:	f800283a 	ret
  802094:	80c00017 	ldw	r3,0(r16)
  802098:	183ff926 	beq	r3,zero,802080 <__alt_data_end+0xff802080>
  80209c:	88c00015 	stw	r3,0(r17)
  8020a0:	003ff706 	br	802080 <__alt_data_end+0xff802080>

008020a4 <__sread>:
  8020a4:	defffe04 	addi	sp,sp,-8
  8020a8:	dc000015 	stw	r16,0(sp)
  8020ac:	2821883a 	mov	r16,r5
  8020b0:	2940038f 	ldh	r5,14(r5)
  8020b4:	dfc00115 	stw	ra,4(sp)
  8020b8:	0802de40 	call	802de4 <_read_r>
  8020bc:	10000716 	blt	r2,zero,8020dc <__sread+0x38>
  8020c0:	80c01417 	ldw	r3,80(r16)
  8020c4:	1887883a 	add	r3,r3,r2
  8020c8:	80c01415 	stw	r3,80(r16)
  8020cc:	dfc00117 	ldw	ra,4(sp)
  8020d0:	dc000017 	ldw	r16,0(sp)
  8020d4:	dec00204 	addi	sp,sp,8
  8020d8:	f800283a 	ret
  8020dc:	80c0030b 	ldhu	r3,12(r16)
  8020e0:	18fbffcc 	andi	r3,r3,61439
  8020e4:	80c0030d 	sth	r3,12(r16)
  8020e8:	dfc00117 	ldw	ra,4(sp)
  8020ec:	dc000017 	ldw	r16,0(sp)
  8020f0:	dec00204 	addi	sp,sp,8
  8020f4:	f800283a 	ret

008020f8 <__seofread>:
  8020f8:	0005883a 	mov	r2,zero
  8020fc:	f800283a 	ret

00802100 <__swrite>:
  802100:	2880030b 	ldhu	r2,12(r5)
  802104:	defffb04 	addi	sp,sp,-20
  802108:	dcc00315 	stw	r19,12(sp)
  80210c:	dc800215 	stw	r18,8(sp)
  802110:	dc400115 	stw	r17,4(sp)
  802114:	dc000015 	stw	r16,0(sp)
  802118:	dfc00415 	stw	ra,16(sp)
  80211c:	10c0400c 	andi	r3,r2,256
  802120:	2821883a 	mov	r16,r5
  802124:	2023883a 	mov	r17,r4
  802128:	3025883a 	mov	r18,r6
  80212c:	3827883a 	mov	r19,r7
  802130:	18000526 	beq	r3,zero,802148 <__swrite+0x48>
  802134:	2940038f 	ldh	r5,14(r5)
  802138:	01c00084 	movi	r7,2
  80213c:	000d883a 	mov	r6,zero
  802140:	0802bc80 	call	802bc8 <_lseek_r>
  802144:	8080030b 	ldhu	r2,12(r16)
  802148:	8140038f 	ldh	r5,14(r16)
  80214c:	10bbffcc 	andi	r2,r2,61439
  802150:	980f883a 	mov	r7,r19
  802154:	900d883a 	mov	r6,r18
  802158:	8809883a 	mov	r4,r17
  80215c:	8080030d 	sth	r2,12(r16)
  802160:	dfc00417 	ldw	ra,16(sp)
  802164:	dcc00317 	ldw	r19,12(sp)
  802168:	dc800217 	ldw	r18,8(sp)
  80216c:	dc400117 	ldw	r17,4(sp)
  802170:	dc000017 	ldw	r16,0(sp)
  802174:	dec00504 	addi	sp,sp,20
  802178:	08021e01 	jmpi	8021e0 <_write_r>

0080217c <__sseek>:
  80217c:	defffe04 	addi	sp,sp,-8
  802180:	dc000015 	stw	r16,0(sp)
  802184:	2821883a 	mov	r16,r5
  802188:	2940038f 	ldh	r5,14(r5)
  80218c:	dfc00115 	stw	ra,4(sp)
  802190:	0802bc80 	call	802bc8 <_lseek_r>
  802194:	00ffffc4 	movi	r3,-1
  802198:	10c00826 	beq	r2,r3,8021bc <__sseek+0x40>
  80219c:	80c0030b 	ldhu	r3,12(r16)
  8021a0:	80801415 	stw	r2,80(r16)
  8021a4:	18c40014 	ori	r3,r3,4096
  8021a8:	80c0030d 	sth	r3,12(r16)
  8021ac:	dfc00117 	ldw	ra,4(sp)
  8021b0:	dc000017 	ldw	r16,0(sp)
  8021b4:	dec00204 	addi	sp,sp,8
  8021b8:	f800283a 	ret
  8021bc:	80c0030b 	ldhu	r3,12(r16)
  8021c0:	18fbffcc 	andi	r3,r3,61439
  8021c4:	80c0030d 	sth	r3,12(r16)
  8021c8:	dfc00117 	ldw	ra,4(sp)
  8021cc:	dc000017 	ldw	r16,0(sp)
  8021d0:	dec00204 	addi	sp,sp,8
  8021d4:	f800283a 	ret

008021d8 <__sclose>:
  8021d8:	2940038f 	ldh	r5,14(r5)
  8021dc:	08023941 	jmpi	802394 <_close_r>

008021e0 <_write_r>:
  8021e0:	defffd04 	addi	sp,sp,-12
  8021e4:	2805883a 	mov	r2,r5
  8021e8:	dc000015 	stw	r16,0(sp)
  8021ec:	04002074 	movhi	r16,129
  8021f0:	dc400115 	stw	r17,4(sp)
  8021f4:	300b883a 	mov	r5,r6
  8021f8:	84275604 	addi	r16,r16,-25256
  8021fc:	2023883a 	mov	r17,r4
  802200:	380d883a 	mov	r6,r7
  802204:	1009883a 	mov	r4,r2
  802208:	dfc00215 	stw	ra,8(sp)
  80220c:	80000015 	stw	zero,0(r16)
  802210:	08039640 	call	803964 <write>
  802214:	00ffffc4 	movi	r3,-1
  802218:	10c00526 	beq	r2,r3,802230 <_write_r+0x50>
  80221c:	dfc00217 	ldw	ra,8(sp)
  802220:	dc400117 	ldw	r17,4(sp)
  802224:	dc000017 	ldw	r16,0(sp)
  802228:	dec00304 	addi	sp,sp,12
  80222c:	f800283a 	ret
  802230:	80c00017 	ldw	r3,0(r16)
  802234:	183ff926 	beq	r3,zero,80221c <__alt_data_end+0xff80221c>
  802238:	88c00015 	stw	r3,0(r17)
  80223c:	003ff706 	br	80221c <__alt_data_end+0xff80221c>

00802240 <__swsetup_r>:
  802240:	00802074 	movhi	r2,129
  802244:	defffd04 	addi	sp,sp,-12
  802248:	10a06c04 	addi	r2,r2,-32336
  80224c:	dc400115 	stw	r17,4(sp)
  802250:	2023883a 	mov	r17,r4
  802254:	11000017 	ldw	r4,0(r2)
  802258:	dc000015 	stw	r16,0(sp)
  80225c:	dfc00215 	stw	ra,8(sp)
  802260:	2821883a 	mov	r16,r5
  802264:	20000226 	beq	r4,zero,802270 <__swsetup_r+0x30>
  802268:	20800e17 	ldw	r2,56(r4)
  80226c:	10003126 	beq	r2,zero,802334 <__swsetup_r+0xf4>
  802270:	8080030b 	ldhu	r2,12(r16)
  802274:	10c0020c 	andi	r3,r2,8
  802278:	1009883a 	mov	r4,r2
  80227c:	18000f26 	beq	r3,zero,8022bc <__swsetup_r+0x7c>
  802280:	80c00417 	ldw	r3,16(r16)
  802284:	18001526 	beq	r3,zero,8022dc <__swsetup_r+0x9c>
  802288:	1100004c 	andi	r4,r2,1
  80228c:	20001c1e 	bne	r4,zero,802300 <__swsetup_r+0xc0>
  802290:	1080008c 	andi	r2,r2,2
  802294:	1000291e 	bne	r2,zero,80233c <__swsetup_r+0xfc>
  802298:	80800517 	ldw	r2,20(r16)
  80229c:	80800215 	stw	r2,8(r16)
  8022a0:	18001c26 	beq	r3,zero,802314 <__swsetup_r+0xd4>
  8022a4:	0005883a 	mov	r2,zero
  8022a8:	dfc00217 	ldw	ra,8(sp)
  8022ac:	dc400117 	ldw	r17,4(sp)
  8022b0:	dc000017 	ldw	r16,0(sp)
  8022b4:	dec00304 	addi	sp,sp,12
  8022b8:	f800283a 	ret
  8022bc:	2080040c 	andi	r2,r4,16
  8022c0:	10002e26 	beq	r2,zero,80237c <__swsetup_r+0x13c>
  8022c4:	2080010c 	andi	r2,r4,4
  8022c8:	10001e1e 	bne	r2,zero,802344 <__swsetup_r+0x104>
  8022cc:	80c00417 	ldw	r3,16(r16)
  8022d0:	20800214 	ori	r2,r4,8
  8022d4:	8080030d 	sth	r2,12(r16)
  8022d8:	183feb1e 	bne	r3,zero,802288 <__alt_data_end+0xff802288>
  8022dc:	1100a00c 	andi	r4,r2,640
  8022e0:	01408004 	movi	r5,512
  8022e4:	217fe826 	beq	r4,r5,802288 <__alt_data_end+0xff802288>
  8022e8:	800b883a 	mov	r5,r16
  8022ec:	8809883a 	mov	r4,r17
  8022f0:	0802c280 	call	802c28 <__smakebuf_r>
  8022f4:	8080030b 	ldhu	r2,12(r16)
  8022f8:	80c00417 	ldw	r3,16(r16)
  8022fc:	003fe206 	br	802288 <__alt_data_end+0xff802288>
  802300:	80800517 	ldw	r2,20(r16)
  802304:	80000215 	stw	zero,8(r16)
  802308:	0085c83a 	sub	r2,zero,r2
  80230c:	80800615 	stw	r2,24(r16)
  802310:	183fe41e 	bne	r3,zero,8022a4 <__alt_data_end+0xff8022a4>
  802314:	80c0030b 	ldhu	r3,12(r16)
  802318:	0005883a 	mov	r2,zero
  80231c:	1900200c 	andi	r4,r3,128
  802320:	203fe126 	beq	r4,zero,8022a8 <__alt_data_end+0xff8022a8>
  802324:	18c01014 	ori	r3,r3,64
  802328:	80c0030d 	sth	r3,12(r16)
  80232c:	00bfffc4 	movi	r2,-1
  802330:	003fdd06 	br	8022a8 <__alt_data_end+0xff8022a8>
  802334:	08007900 	call	800790 <__sinit>
  802338:	003fcd06 	br	802270 <__alt_data_end+0xff802270>
  80233c:	0005883a 	mov	r2,zero
  802340:	003fd606 	br	80229c <__alt_data_end+0xff80229c>
  802344:	81400c17 	ldw	r5,48(r16)
  802348:	28000626 	beq	r5,zero,802364 <__swsetup_r+0x124>
  80234c:	80801004 	addi	r2,r16,64
  802350:	28800326 	beq	r5,r2,802360 <__swsetup_r+0x120>
  802354:	8809883a 	mov	r4,r17
  802358:	08028b80 	call	8028b8 <_free_r>
  80235c:	8100030b 	ldhu	r4,12(r16)
  802360:	80000c15 	stw	zero,48(r16)
  802364:	80c00417 	ldw	r3,16(r16)
  802368:	00bff6c4 	movi	r2,-37
  80236c:	1108703a 	and	r4,r2,r4
  802370:	80000115 	stw	zero,4(r16)
  802374:	80c00015 	stw	r3,0(r16)
  802378:	003fd506 	br	8022d0 <__alt_data_end+0xff8022d0>
  80237c:	00800244 	movi	r2,9
  802380:	88800015 	stw	r2,0(r17)
  802384:	20801014 	ori	r2,r4,64
  802388:	8080030d 	sth	r2,12(r16)
  80238c:	00bfffc4 	movi	r2,-1
  802390:	003fc506 	br	8022a8 <__alt_data_end+0xff8022a8>

00802394 <_close_r>:
  802394:	defffd04 	addi	sp,sp,-12
  802398:	dc000015 	stw	r16,0(sp)
  80239c:	04002074 	movhi	r16,129
  8023a0:	dc400115 	stw	r17,4(sp)
  8023a4:	84275604 	addi	r16,r16,-25256
  8023a8:	2023883a 	mov	r17,r4
  8023ac:	2809883a 	mov	r4,r5
  8023b0:	dfc00215 	stw	ra,8(sp)
  8023b4:	80000015 	stw	zero,0(r16)
  8023b8:	080310c0 	call	80310c <close>
  8023bc:	00ffffc4 	movi	r3,-1
  8023c0:	10c00526 	beq	r2,r3,8023d8 <_close_r+0x44>
  8023c4:	dfc00217 	ldw	ra,8(sp)
  8023c8:	dc400117 	ldw	r17,4(sp)
  8023cc:	dc000017 	ldw	r16,0(sp)
  8023d0:	dec00304 	addi	sp,sp,12
  8023d4:	f800283a 	ret
  8023d8:	80c00017 	ldw	r3,0(r16)
  8023dc:	183ff926 	beq	r3,zero,8023c4 <__alt_data_end+0xff8023c4>
  8023e0:	88c00015 	stw	r3,0(r17)
  8023e4:	003ff706 	br	8023c4 <__alt_data_end+0xff8023c4>

008023e8 <_fclose_r>:
  8023e8:	28003926 	beq	r5,zero,8024d0 <_fclose_r+0xe8>
  8023ec:	defffc04 	addi	sp,sp,-16
  8023f0:	dc400115 	stw	r17,4(sp)
  8023f4:	dc000015 	stw	r16,0(sp)
  8023f8:	dfc00315 	stw	ra,12(sp)
  8023fc:	dc800215 	stw	r18,8(sp)
  802400:	2023883a 	mov	r17,r4
  802404:	2821883a 	mov	r16,r5
  802408:	20000226 	beq	r4,zero,802414 <_fclose_r+0x2c>
  80240c:	20800e17 	ldw	r2,56(r4)
  802410:	10002726 	beq	r2,zero,8024b0 <_fclose_r+0xc8>
  802414:	8080030f 	ldh	r2,12(r16)
  802418:	1000071e 	bne	r2,zero,802438 <_fclose_r+0x50>
  80241c:	0005883a 	mov	r2,zero
  802420:	dfc00317 	ldw	ra,12(sp)
  802424:	dc800217 	ldw	r18,8(sp)
  802428:	dc400117 	ldw	r17,4(sp)
  80242c:	dc000017 	ldw	r16,0(sp)
  802430:	dec00404 	addi	sp,sp,16
  802434:	f800283a 	ret
  802438:	800b883a 	mov	r5,r16
  80243c:	8809883a 	mov	r4,r17
  802440:	08024ec0 	call	8024ec <__sflush_r>
  802444:	1025883a 	mov	r18,r2
  802448:	80800b17 	ldw	r2,44(r16)
  80244c:	10000426 	beq	r2,zero,802460 <_fclose_r+0x78>
  802450:	81400717 	ldw	r5,28(r16)
  802454:	8809883a 	mov	r4,r17
  802458:	103ee83a 	callr	r2
  80245c:	10001616 	blt	r2,zero,8024b8 <_fclose_r+0xd0>
  802460:	8080030b 	ldhu	r2,12(r16)
  802464:	1080200c 	andi	r2,r2,128
  802468:	1000151e 	bne	r2,zero,8024c0 <_fclose_r+0xd8>
  80246c:	81400c17 	ldw	r5,48(r16)
  802470:	28000526 	beq	r5,zero,802488 <_fclose_r+0xa0>
  802474:	80801004 	addi	r2,r16,64
  802478:	28800226 	beq	r5,r2,802484 <_fclose_r+0x9c>
  80247c:	8809883a 	mov	r4,r17
  802480:	08028b80 	call	8028b8 <_free_r>
  802484:	80000c15 	stw	zero,48(r16)
  802488:	81401117 	ldw	r5,68(r16)
  80248c:	28000326 	beq	r5,zero,80249c <_fclose_r+0xb4>
  802490:	8809883a 	mov	r4,r17
  802494:	08028b80 	call	8028b8 <_free_r>
  802498:	80001115 	stw	zero,68(r16)
  80249c:	08007a00 	call	8007a0 <__sfp_lock_acquire>
  8024a0:	8000030d 	sth	zero,12(r16)
  8024a4:	08007a40 	call	8007a4 <__sfp_lock_release>
  8024a8:	9005883a 	mov	r2,r18
  8024ac:	003fdc06 	br	802420 <__alt_data_end+0xff802420>
  8024b0:	08007900 	call	800790 <__sinit>
  8024b4:	003fd706 	br	802414 <__alt_data_end+0xff802414>
  8024b8:	04bfffc4 	movi	r18,-1
  8024bc:	003fe806 	br	802460 <__alt_data_end+0xff802460>
  8024c0:	81400417 	ldw	r5,16(r16)
  8024c4:	8809883a 	mov	r4,r17
  8024c8:	08028b80 	call	8028b8 <_free_r>
  8024cc:	003fe706 	br	80246c <__alt_data_end+0xff80246c>
  8024d0:	0005883a 	mov	r2,zero
  8024d4:	f800283a 	ret

008024d8 <fclose>:
  8024d8:	00802074 	movhi	r2,129
  8024dc:	10a06c04 	addi	r2,r2,-32336
  8024e0:	200b883a 	mov	r5,r4
  8024e4:	11000017 	ldw	r4,0(r2)
  8024e8:	08023e81 	jmpi	8023e8 <_fclose_r>

008024ec <__sflush_r>:
  8024ec:	2880030b 	ldhu	r2,12(r5)
  8024f0:	defffb04 	addi	sp,sp,-20
  8024f4:	dcc00315 	stw	r19,12(sp)
  8024f8:	dc400115 	stw	r17,4(sp)
  8024fc:	dfc00415 	stw	ra,16(sp)
  802500:	dc800215 	stw	r18,8(sp)
  802504:	dc000015 	stw	r16,0(sp)
  802508:	10c0020c 	andi	r3,r2,8
  80250c:	2823883a 	mov	r17,r5
  802510:	2027883a 	mov	r19,r4
  802514:	1800311e 	bne	r3,zero,8025dc <__sflush_r+0xf0>
  802518:	28c00117 	ldw	r3,4(r5)
  80251c:	10820014 	ori	r2,r2,2048
  802520:	2880030d 	sth	r2,12(r5)
  802524:	00c04b0e 	bge	zero,r3,802654 <__sflush_r+0x168>
  802528:	8a000a17 	ldw	r8,40(r17)
  80252c:	40002326 	beq	r8,zero,8025bc <__sflush_r+0xd0>
  802530:	9c000017 	ldw	r16,0(r19)
  802534:	10c4000c 	andi	r3,r2,4096
  802538:	98000015 	stw	zero,0(r19)
  80253c:	18004826 	beq	r3,zero,802660 <__sflush_r+0x174>
  802540:	89801417 	ldw	r6,80(r17)
  802544:	10c0010c 	andi	r3,r2,4
  802548:	18000626 	beq	r3,zero,802564 <__sflush_r+0x78>
  80254c:	88c00117 	ldw	r3,4(r17)
  802550:	88800c17 	ldw	r2,48(r17)
  802554:	30cdc83a 	sub	r6,r6,r3
  802558:	10000226 	beq	r2,zero,802564 <__sflush_r+0x78>
  80255c:	88800f17 	ldw	r2,60(r17)
  802560:	308dc83a 	sub	r6,r6,r2
  802564:	89400717 	ldw	r5,28(r17)
  802568:	000f883a 	mov	r7,zero
  80256c:	9809883a 	mov	r4,r19
  802570:	403ee83a 	callr	r8
  802574:	00ffffc4 	movi	r3,-1
  802578:	10c04426 	beq	r2,r3,80268c <__sflush_r+0x1a0>
  80257c:	88c0030b 	ldhu	r3,12(r17)
  802580:	89000417 	ldw	r4,16(r17)
  802584:	88000115 	stw	zero,4(r17)
  802588:	197dffcc 	andi	r5,r3,63487
  80258c:	8940030d 	sth	r5,12(r17)
  802590:	89000015 	stw	r4,0(r17)
  802594:	18c4000c 	andi	r3,r3,4096
  802598:	18002c1e 	bne	r3,zero,80264c <__sflush_r+0x160>
  80259c:	89400c17 	ldw	r5,48(r17)
  8025a0:	9c000015 	stw	r16,0(r19)
  8025a4:	28000526 	beq	r5,zero,8025bc <__sflush_r+0xd0>
  8025a8:	88801004 	addi	r2,r17,64
  8025ac:	28800226 	beq	r5,r2,8025b8 <__sflush_r+0xcc>
  8025b0:	9809883a 	mov	r4,r19
  8025b4:	08028b80 	call	8028b8 <_free_r>
  8025b8:	88000c15 	stw	zero,48(r17)
  8025bc:	0005883a 	mov	r2,zero
  8025c0:	dfc00417 	ldw	ra,16(sp)
  8025c4:	dcc00317 	ldw	r19,12(sp)
  8025c8:	dc800217 	ldw	r18,8(sp)
  8025cc:	dc400117 	ldw	r17,4(sp)
  8025d0:	dc000017 	ldw	r16,0(sp)
  8025d4:	dec00504 	addi	sp,sp,20
  8025d8:	f800283a 	ret
  8025dc:	2c800417 	ldw	r18,16(r5)
  8025e0:	903ff626 	beq	r18,zero,8025bc <__alt_data_end+0xff8025bc>
  8025e4:	2c000017 	ldw	r16,0(r5)
  8025e8:	108000cc 	andi	r2,r2,3
  8025ec:	2c800015 	stw	r18,0(r5)
  8025f0:	84a1c83a 	sub	r16,r16,r18
  8025f4:	1000131e 	bne	r2,zero,802644 <__sflush_r+0x158>
  8025f8:	28800517 	ldw	r2,20(r5)
  8025fc:	88800215 	stw	r2,8(r17)
  802600:	04000316 	blt	zero,r16,802610 <__sflush_r+0x124>
  802604:	003fed06 	br	8025bc <__alt_data_end+0xff8025bc>
  802608:	90a5883a 	add	r18,r18,r2
  80260c:	043feb0e 	bge	zero,r16,8025bc <__alt_data_end+0xff8025bc>
  802610:	88800917 	ldw	r2,36(r17)
  802614:	89400717 	ldw	r5,28(r17)
  802618:	800f883a 	mov	r7,r16
  80261c:	900d883a 	mov	r6,r18
  802620:	9809883a 	mov	r4,r19
  802624:	103ee83a 	callr	r2
  802628:	80a1c83a 	sub	r16,r16,r2
  80262c:	00bff616 	blt	zero,r2,802608 <__alt_data_end+0xff802608>
  802630:	88c0030b 	ldhu	r3,12(r17)
  802634:	00bfffc4 	movi	r2,-1
  802638:	18c01014 	ori	r3,r3,64
  80263c:	88c0030d 	sth	r3,12(r17)
  802640:	003fdf06 	br	8025c0 <__alt_data_end+0xff8025c0>
  802644:	0005883a 	mov	r2,zero
  802648:	003fec06 	br	8025fc <__alt_data_end+0xff8025fc>
  80264c:	88801415 	stw	r2,80(r17)
  802650:	003fd206 	br	80259c <__alt_data_end+0xff80259c>
  802654:	28c00f17 	ldw	r3,60(r5)
  802658:	00ffb316 	blt	zero,r3,802528 <__alt_data_end+0xff802528>
  80265c:	003fd706 	br	8025bc <__alt_data_end+0xff8025bc>
  802660:	89400717 	ldw	r5,28(r17)
  802664:	000d883a 	mov	r6,zero
  802668:	01c00044 	movi	r7,1
  80266c:	9809883a 	mov	r4,r19
  802670:	403ee83a 	callr	r8
  802674:	100d883a 	mov	r6,r2
  802678:	00bfffc4 	movi	r2,-1
  80267c:	30801426 	beq	r6,r2,8026d0 <__sflush_r+0x1e4>
  802680:	8880030b 	ldhu	r2,12(r17)
  802684:	8a000a17 	ldw	r8,40(r17)
  802688:	003fae06 	br	802544 <__alt_data_end+0xff802544>
  80268c:	98c00017 	ldw	r3,0(r19)
  802690:	183fba26 	beq	r3,zero,80257c <__alt_data_end+0xff80257c>
  802694:	01000744 	movi	r4,29
  802698:	19000626 	beq	r3,r4,8026b4 <__sflush_r+0x1c8>
  80269c:	01000584 	movi	r4,22
  8026a0:	19000426 	beq	r3,r4,8026b4 <__sflush_r+0x1c8>
  8026a4:	88c0030b 	ldhu	r3,12(r17)
  8026a8:	18c01014 	ori	r3,r3,64
  8026ac:	88c0030d 	sth	r3,12(r17)
  8026b0:	003fc306 	br	8025c0 <__alt_data_end+0xff8025c0>
  8026b4:	8880030b 	ldhu	r2,12(r17)
  8026b8:	88c00417 	ldw	r3,16(r17)
  8026bc:	88000115 	stw	zero,4(r17)
  8026c0:	10bdffcc 	andi	r2,r2,63487
  8026c4:	8880030d 	sth	r2,12(r17)
  8026c8:	88c00015 	stw	r3,0(r17)
  8026cc:	003fb306 	br	80259c <__alt_data_end+0xff80259c>
  8026d0:	98800017 	ldw	r2,0(r19)
  8026d4:	103fea26 	beq	r2,zero,802680 <__alt_data_end+0xff802680>
  8026d8:	00c00744 	movi	r3,29
  8026dc:	10c00226 	beq	r2,r3,8026e8 <__sflush_r+0x1fc>
  8026e0:	00c00584 	movi	r3,22
  8026e4:	10c0031e 	bne	r2,r3,8026f4 <__sflush_r+0x208>
  8026e8:	9c000015 	stw	r16,0(r19)
  8026ec:	0005883a 	mov	r2,zero
  8026f0:	003fb306 	br	8025c0 <__alt_data_end+0xff8025c0>
  8026f4:	88c0030b 	ldhu	r3,12(r17)
  8026f8:	3005883a 	mov	r2,r6
  8026fc:	18c01014 	ori	r3,r3,64
  802700:	88c0030d 	sth	r3,12(r17)
  802704:	003fae06 	br	8025c0 <__alt_data_end+0xff8025c0>

00802708 <_fflush_r>:
  802708:	defffd04 	addi	sp,sp,-12
  80270c:	dc000115 	stw	r16,4(sp)
  802710:	dfc00215 	stw	ra,8(sp)
  802714:	2021883a 	mov	r16,r4
  802718:	20000226 	beq	r4,zero,802724 <_fflush_r+0x1c>
  80271c:	20800e17 	ldw	r2,56(r4)
  802720:	10000c26 	beq	r2,zero,802754 <_fflush_r+0x4c>
  802724:	2880030f 	ldh	r2,12(r5)
  802728:	1000051e 	bne	r2,zero,802740 <_fflush_r+0x38>
  80272c:	0005883a 	mov	r2,zero
  802730:	dfc00217 	ldw	ra,8(sp)
  802734:	dc000117 	ldw	r16,4(sp)
  802738:	dec00304 	addi	sp,sp,12
  80273c:	f800283a 	ret
  802740:	8009883a 	mov	r4,r16
  802744:	dfc00217 	ldw	ra,8(sp)
  802748:	dc000117 	ldw	r16,4(sp)
  80274c:	dec00304 	addi	sp,sp,12
  802750:	08024ec1 	jmpi	8024ec <__sflush_r>
  802754:	d9400015 	stw	r5,0(sp)
  802758:	08007900 	call	800790 <__sinit>
  80275c:	d9400017 	ldw	r5,0(sp)
  802760:	003ff006 	br	802724 <__alt_data_end+0xff802724>

00802764 <fflush>:
  802764:	20000526 	beq	r4,zero,80277c <fflush+0x18>
  802768:	00802074 	movhi	r2,129
  80276c:	10a06c04 	addi	r2,r2,-32336
  802770:	200b883a 	mov	r5,r4
  802774:	11000017 	ldw	r4,0(r2)
  802778:	08027081 	jmpi	802708 <_fflush_r>
  80277c:	00802074 	movhi	r2,129
  802780:	10a06b04 	addi	r2,r2,-32340
  802784:	11000017 	ldw	r4,0(r2)
  802788:	01402034 	movhi	r5,128
  80278c:	2949c204 	addi	r5,r5,9992
  802790:	0800d6c1 	jmpi	800d6c <_fwalk_reent>

00802794 <_malloc_trim_r>:
  802794:	defffb04 	addi	sp,sp,-20
  802798:	dcc00315 	stw	r19,12(sp)
  80279c:	04c02034 	movhi	r19,128
  8027a0:	dc800215 	stw	r18,8(sp)
  8027a4:	dc400115 	stw	r17,4(sp)
  8027a8:	dc000015 	stw	r16,0(sp)
  8027ac:	dfc00415 	stw	ra,16(sp)
  8027b0:	2821883a 	mov	r16,r5
  8027b4:	9cdab004 	addi	r19,r19,27328
  8027b8:	2025883a 	mov	r18,r4
  8027bc:	080366c0 	call	80366c <__malloc_lock>
  8027c0:	98800217 	ldw	r2,8(r19)
  8027c4:	14400117 	ldw	r17,4(r2)
  8027c8:	00bfff04 	movi	r2,-4
  8027cc:	88a2703a 	and	r17,r17,r2
  8027d0:	8c21c83a 	sub	r16,r17,r16
  8027d4:	8403fbc4 	addi	r16,r16,4079
  8027d8:	8020d33a 	srli	r16,r16,12
  8027dc:	0083ffc4 	movi	r2,4095
  8027e0:	843fffc4 	addi	r16,r16,-1
  8027e4:	8020933a 	slli	r16,r16,12
  8027e8:	1400060e 	bge	r2,r16,802804 <_malloc_trim_r+0x70>
  8027ec:	000b883a 	mov	r5,zero
  8027f0:	9009883a 	mov	r4,r18
  8027f4:	08020500 	call	802050 <_sbrk_r>
  8027f8:	98c00217 	ldw	r3,8(r19)
  8027fc:	1c47883a 	add	r3,r3,r17
  802800:	10c00a26 	beq	r2,r3,80282c <_malloc_trim_r+0x98>
  802804:	9009883a 	mov	r4,r18
  802808:	08036900 	call	803690 <__malloc_unlock>
  80280c:	0005883a 	mov	r2,zero
  802810:	dfc00417 	ldw	ra,16(sp)
  802814:	dcc00317 	ldw	r19,12(sp)
  802818:	dc800217 	ldw	r18,8(sp)
  80281c:	dc400117 	ldw	r17,4(sp)
  802820:	dc000017 	ldw	r16,0(sp)
  802824:	dec00504 	addi	sp,sp,20
  802828:	f800283a 	ret
  80282c:	040bc83a 	sub	r5,zero,r16
  802830:	9009883a 	mov	r4,r18
  802834:	08020500 	call	802050 <_sbrk_r>
  802838:	00ffffc4 	movi	r3,-1
  80283c:	10c00d26 	beq	r2,r3,802874 <_malloc_trim_r+0xe0>
  802840:	00c02074 	movhi	r3,129
  802844:	18e75e04 	addi	r3,r3,-25224
  802848:	18800017 	ldw	r2,0(r3)
  80284c:	99000217 	ldw	r4,8(r19)
  802850:	8c23c83a 	sub	r17,r17,r16
  802854:	8c400054 	ori	r17,r17,1
  802858:	1421c83a 	sub	r16,r2,r16
  80285c:	24400115 	stw	r17,4(r4)
  802860:	9009883a 	mov	r4,r18
  802864:	1c000015 	stw	r16,0(r3)
  802868:	08036900 	call	803690 <__malloc_unlock>
  80286c:	00800044 	movi	r2,1
  802870:	003fe706 	br	802810 <__alt_data_end+0xff802810>
  802874:	000b883a 	mov	r5,zero
  802878:	9009883a 	mov	r4,r18
  80287c:	08020500 	call	802050 <_sbrk_r>
  802880:	99000217 	ldw	r4,8(r19)
  802884:	014003c4 	movi	r5,15
  802888:	1107c83a 	sub	r3,r2,r4
  80288c:	28ffdd0e 	bge	r5,r3,802804 <__alt_data_end+0xff802804>
  802890:	01402074 	movhi	r5,129
  802894:	29606d04 	addi	r5,r5,-32332
  802898:	29400017 	ldw	r5,0(r5)
  80289c:	18c00054 	ori	r3,r3,1
  8028a0:	20c00115 	stw	r3,4(r4)
  8028a4:	00c02074 	movhi	r3,129
  8028a8:	1145c83a 	sub	r2,r2,r5
  8028ac:	18e75e04 	addi	r3,r3,-25224
  8028b0:	18800015 	stw	r2,0(r3)
  8028b4:	003fd306 	br	802804 <__alt_data_end+0xff802804>

008028b8 <_free_r>:
  8028b8:	28004126 	beq	r5,zero,8029c0 <_free_r+0x108>
  8028bc:	defffd04 	addi	sp,sp,-12
  8028c0:	dc400115 	stw	r17,4(sp)
  8028c4:	dc000015 	stw	r16,0(sp)
  8028c8:	2023883a 	mov	r17,r4
  8028cc:	2821883a 	mov	r16,r5
  8028d0:	dfc00215 	stw	ra,8(sp)
  8028d4:	080366c0 	call	80366c <__malloc_lock>
  8028d8:	81ffff17 	ldw	r7,-4(r16)
  8028dc:	00bfff84 	movi	r2,-2
  8028e0:	01002034 	movhi	r4,128
  8028e4:	81bffe04 	addi	r6,r16,-8
  8028e8:	3884703a 	and	r2,r7,r2
  8028ec:	211ab004 	addi	r4,r4,27328
  8028f0:	308b883a 	add	r5,r6,r2
  8028f4:	2a400117 	ldw	r9,4(r5)
  8028f8:	22000217 	ldw	r8,8(r4)
  8028fc:	00ffff04 	movi	r3,-4
  802900:	48c6703a 	and	r3,r9,r3
  802904:	2a005726 	beq	r5,r8,802a64 <_free_r+0x1ac>
  802908:	28c00115 	stw	r3,4(r5)
  80290c:	39c0004c 	andi	r7,r7,1
  802910:	3800091e 	bne	r7,zero,802938 <_free_r+0x80>
  802914:	823ffe17 	ldw	r8,-8(r16)
  802918:	22400204 	addi	r9,r4,8
  80291c:	320dc83a 	sub	r6,r6,r8
  802920:	31c00217 	ldw	r7,8(r6)
  802924:	1205883a 	add	r2,r2,r8
  802928:	3a406526 	beq	r7,r9,802ac0 <_free_r+0x208>
  80292c:	32000317 	ldw	r8,12(r6)
  802930:	3a000315 	stw	r8,12(r7)
  802934:	41c00215 	stw	r7,8(r8)
  802938:	28cf883a 	add	r7,r5,r3
  80293c:	39c00117 	ldw	r7,4(r7)
  802940:	39c0004c 	andi	r7,r7,1
  802944:	38003a26 	beq	r7,zero,802a30 <_free_r+0x178>
  802948:	10c00054 	ori	r3,r2,1
  80294c:	30c00115 	stw	r3,4(r6)
  802950:	3087883a 	add	r3,r6,r2
  802954:	18800015 	stw	r2,0(r3)
  802958:	00c07fc4 	movi	r3,511
  80295c:	18801936 	bltu	r3,r2,8029c4 <_free_r+0x10c>
  802960:	1004d0fa 	srli	r2,r2,3
  802964:	01c00044 	movi	r7,1
  802968:	21400117 	ldw	r5,4(r4)
  80296c:	10c00044 	addi	r3,r2,1
  802970:	18c7883a 	add	r3,r3,r3
  802974:	1005d0ba 	srai	r2,r2,2
  802978:	18c7883a 	add	r3,r3,r3
  80297c:	18c7883a 	add	r3,r3,r3
  802980:	1907883a 	add	r3,r3,r4
  802984:	3884983a 	sll	r2,r7,r2
  802988:	19c00017 	ldw	r7,0(r3)
  80298c:	1a3ffe04 	addi	r8,r3,-8
  802990:	1144b03a 	or	r2,r2,r5
  802994:	32000315 	stw	r8,12(r6)
  802998:	31c00215 	stw	r7,8(r6)
  80299c:	20800115 	stw	r2,4(r4)
  8029a0:	19800015 	stw	r6,0(r3)
  8029a4:	39800315 	stw	r6,12(r7)
  8029a8:	8809883a 	mov	r4,r17
  8029ac:	dfc00217 	ldw	ra,8(sp)
  8029b0:	dc400117 	ldw	r17,4(sp)
  8029b4:	dc000017 	ldw	r16,0(sp)
  8029b8:	dec00304 	addi	sp,sp,12
  8029bc:	08036901 	jmpi	803690 <__malloc_unlock>
  8029c0:	f800283a 	ret
  8029c4:	100ad27a 	srli	r5,r2,9
  8029c8:	00c00104 	movi	r3,4
  8029cc:	19404a36 	bltu	r3,r5,802af8 <_free_r+0x240>
  8029d0:	100ad1ba 	srli	r5,r2,6
  8029d4:	28c00e44 	addi	r3,r5,57
  8029d8:	18c7883a 	add	r3,r3,r3
  8029dc:	29400e04 	addi	r5,r5,56
  8029e0:	18c7883a 	add	r3,r3,r3
  8029e4:	18c7883a 	add	r3,r3,r3
  8029e8:	1909883a 	add	r4,r3,r4
  8029ec:	20c00017 	ldw	r3,0(r4)
  8029f0:	01c02034 	movhi	r7,128
  8029f4:	213ffe04 	addi	r4,r4,-8
  8029f8:	39dab004 	addi	r7,r7,27328
  8029fc:	20c04426 	beq	r4,r3,802b10 <_free_r+0x258>
  802a00:	01ffff04 	movi	r7,-4
  802a04:	19400117 	ldw	r5,4(r3)
  802a08:	29ca703a 	and	r5,r5,r7
  802a0c:	1140022e 	bgeu	r2,r5,802a18 <_free_r+0x160>
  802a10:	18c00217 	ldw	r3,8(r3)
  802a14:	20fffb1e 	bne	r4,r3,802a04 <__alt_data_end+0xff802a04>
  802a18:	19000317 	ldw	r4,12(r3)
  802a1c:	31000315 	stw	r4,12(r6)
  802a20:	30c00215 	stw	r3,8(r6)
  802a24:	21800215 	stw	r6,8(r4)
  802a28:	19800315 	stw	r6,12(r3)
  802a2c:	003fde06 	br	8029a8 <__alt_data_end+0xff8029a8>
  802a30:	29c00217 	ldw	r7,8(r5)
  802a34:	10c5883a 	add	r2,r2,r3
  802a38:	00c02034 	movhi	r3,128
  802a3c:	18dab204 	addi	r3,r3,27336
  802a40:	38c03b26 	beq	r7,r3,802b30 <_free_r+0x278>
  802a44:	2a000317 	ldw	r8,12(r5)
  802a48:	11400054 	ori	r5,r2,1
  802a4c:	3087883a 	add	r3,r6,r2
  802a50:	3a000315 	stw	r8,12(r7)
  802a54:	41c00215 	stw	r7,8(r8)
  802a58:	31400115 	stw	r5,4(r6)
  802a5c:	18800015 	stw	r2,0(r3)
  802a60:	003fbd06 	br	802958 <__alt_data_end+0xff802958>
  802a64:	39c0004c 	andi	r7,r7,1
  802a68:	10c5883a 	add	r2,r2,r3
  802a6c:	3800071e 	bne	r7,zero,802a8c <_free_r+0x1d4>
  802a70:	81fffe17 	ldw	r7,-8(r16)
  802a74:	31cdc83a 	sub	r6,r6,r7
  802a78:	30c00317 	ldw	r3,12(r6)
  802a7c:	31400217 	ldw	r5,8(r6)
  802a80:	11c5883a 	add	r2,r2,r7
  802a84:	28c00315 	stw	r3,12(r5)
  802a88:	19400215 	stw	r5,8(r3)
  802a8c:	10c00054 	ori	r3,r2,1
  802a90:	30c00115 	stw	r3,4(r6)
  802a94:	00c02074 	movhi	r3,129
  802a98:	18e06e04 	addi	r3,r3,-32328
  802a9c:	18c00017 	ldw	r3,0(r3)
  802aa0:	21800215 	stw	r6,8(r4)
  802aa4:	10ffc036 	bltu	r2,r3,8029a8 <__alt_data_end+0xff8029a8>
  802aa8:	00802074 	movhi	r2,129
  802aac:	10a75504 	addi	r2,r2,-25260
  802ab0:	11400017 	ldw	r5,0(r2)
  802ab4:	8809883a 	mov	r4,r17
  802ab8:	08027940 	call	802794 <_malloc_trim_r>
  802abc:	003fba06 	br	8029a8 <__alt_data_end+0xff8029a8>
  802ac0:	28c9883a 	add	r4,r5,r3
  802ac4:	21000117 	ldw	r4,4(r4)
  802ac8:	2100004c 	andi	r4,r4,1
  802acc:	2000391e 	bne	r4,zero,802bb4 <_free_r+0x2fc>
  802ad0:	29c00217 	ldw	r7,8(r5)
  802ad4:	29000317 	ldw	r4,12(r5)
  802ad8:	1885883a 	add	r2,r3,r2
  802adc:	10c00054 	ori	r3,r2,1
  802ae0:	39000315 	stw	r4,12(r7)
  802ae4:	21c00215 	stw	r7,8(r4)
  802ae8:	30c00115 	stw	r3,4(r6)
  802aec:	308d883a 	add	r6,r6,r2
  802af0:	30800015 	stw	r2,0(r6)
  802af4:	003fac06 	br	8029a8 <__alt_data_end+0xff8029a8>
  802af8:	00c00504 	movi	r3,20
  802afc:	19401536 	bltu	r3,r5,802b54 <_free_r+0x29c>
  802b00:	28c01704 	addi	r3,r5,92
  802b04:	18c7883a 	add	r3,r3,r3
  802b08:	294016c4 	addi	r5,r5,91
  802b0c:	003fb406 	br	8029e0 <__alt_data_end+0xff8029e0>
  802b10:	280bd0ba 	srai	r5,r5,2
  802b14:	00c00044 	movi	r3,1
  802b18:	38800117 	ldw	r2,4(r7)
  802b1c:	194a983a 	sll	r5,r3,r5
  802b20:	2007883a 	mov	r3,r4
  802b24:	2884b03a 	or	r2,r5,r2
  802b28:	38800115 	stw	r2,4(r7)
  802b2c:	003fbb06 	br	802a1c <__alt_data_end+0xff802a1c>
  802b30:	21800515 	stw	r6,20(r4)
  802b34:	21800415 	stw	r6,16(r4)
  802b38:	10c00054 	ori	r3,r2,1
  802b3c:	31c00315 	stw	r7,12(r6)
  802b40:	31c00215 	stw	r7,8(r6)
  802b44:	30c00115 	stw	r3,4(r6)
  802b48:	308d883a 	add	r6,r6,r2
  802b4c:	30800015 	stw	r2,0(r6)
  802b50:	003f9506 	br	8029a8 <__alt_data_end+0xff8029a8>
  802b54:	00c01504 	movi	r3,84
  802b58:	19400536 	bltu	r3,r5,802b70 <_free_r+0x2b8>
  802b5c:	100ad33a 	srli	r5,r2,12
  802b60:	28c01bc4 	addi	r3,r5,111
  802b64:	18c7883a 	add	r3,r3,r3
  802b68:	29401b84 	addi	r5,r5,110
  802b6c:	003f9c06 	br	8029e0 <__alt_data_end+0xff8029e0>
  802b70:	00c05504 	movi	r3,340
  802b74:	19400536 	bltu	r3,r5,802b8c <_free_r+0x2d4>
  802b78:	100ad3fa 	srli	r5,r2,15
  802b7c:	28c01e04 	addi	r3,r5,120
  802b80:	18c7883a 	add	r3,r3,r3
  802b84:	29401dc4 	addi	r5,r5,119
  802b88:	003f9506 	br	8029e0 <__alt_data_end+0xff8029e0>
  802b8c:	00c15504 	movi	r3,1364
  802b90:	19400536 	bltu	r3,r5,802ba8 <_free_r+0x2f0>
  802b94:	100ad4ba 	srli	r5,r2,18
  802b98:	28c01f44 	addi	r3,r5,125
  802b9c:	18c7883a 	add	r3,r3,r3
  802ba0:	29401f04 	addi	r5,r5,124
  802ba4:	003f8e06 	br	8029e0 <__alt_data_end+0xff8029e0>
  802ba8:	00c03f84 	movi	r3,254
  802bac:	01401f84 	movi	r5,126
  802bb0:	003f8b06 	br	8029e0 <__alt_data_end+0xff8029e0>
  802bb4:	10c00054 	ori	r3,r2,1
  802bb8:	30c00115 	stw	r3,4(r6)
  802bbc:	308d883a 	add	r6,r6,r2
  802bc0:	30800015 	stw	r2,0(r6)
  802bc4:	003f7806 	br	8029a8 <__alt_data_end+0xff8029a8>

00802bc8 <_lseek_r>:
  802bc8:	defffd04 	addi	sp,sp,-12
  802bcc:	2805883a 	mov	r2,r5
  802bd0:	dc000015 	stw	r16,0(sp)
  802bd4:	04002074 	movhi	r16,129
  802bd8:	dc400115 	stw	r17,4(sp)
  802bdc:	300b883a 	mov	r5,r6
  802be0:	84275604 	addi	r16,r16,-25256
  802be4:	2023883a 	mov	r17,r4
  802be8:	380d883a 	mov	r6,r7
  802bec:	1009883a 	mov	r4,r2
  802bf0:	dfc00215 	stw	ra,8(sp)
  802bf4:	80000015 	stw	zero,0(r16)
  802bf8:	08035140 	call	803514 <lseek>
  802bfc:	00ffffc4 	movi	r3,-1
  802c00:	10c00526 	beq	r2,r3,802c18 <_lseek_r+0x50>
  802c04:	dfc00217 	ldw	ra,8(sp)
  802c08:	dc400117 	ldw	r17,4(sp)
  802c0c:	dc000017 	ldw	r16,0(sp)
  802c10:	dec00304 	addi	sp,sp,12
  802c14:	f800283a 	ret
  802c18:	80c00017 	ldw	r3,0(r16)
  802c1c:	183ff926 	beq	r3,zero,802c04 <__alt_data_end+0xff802c04>
  802c20:	88c00015 	stw	r3,0(r17)
  802c24:	003ff706 	br	802c04 <__alt_data_end+0xff802c04>

00802c28 <__smakebuf_r>:
  802c28:	2880030b 	ldhu	r2,12(r5)
  802c2c:	10c0008c 	andi	r3,r2,2
  802c30:	1800411e 	bne	r3,zero,802d38 <__smakebuf_r+0x110>
  802c34:	deffec04 	addi	sp,sp,-80
  802c38:	dc000f15 	stw	r16,60(sp)
  802c3c:	2821883a 	mov	r16,r5
  802c40:	2940038f 	ldh	r5,14(r5)
  802c44:	dc401015 	stw	r17,64(sp)
  802c48:	dfc01315 	stw	ra,76(sp)
  802c4c:	dcc01215 	stw	r19,72(sp)
  802c50:	dc801115 	stw	r18,68(sp)
  802c54:	2023883a 	mov	r17,r4
  802c58:	28001c16 	blt	r5,zero,802ccc <__smakebuf_r+0xa4>
  802c5c:	d80d883a 	mov	r6,sp
  802c60:	0802e440 	call	802e44 <_fstat_r>
  802c64:	10001816 	blt	r2,zero,802cc8 <__smakebuf_r+0xa0>
  802c68:	d8800117 	ldw	r2,4(sp)
  802c6c:	00e00014 	movui	r3,32768
  802c70:	10bc000c 	andi	r2,r2,61440
  802c74:	14c80020 	cmpeqi	r19,r2,8192
  802c78:	10c03726 	beq	r2,r3,802d58 <__smakebuf_r+0x130>
  802c7c:	80c0030b 	ldhu	r3,12(r16)
  802c80:	18c20014 	ori	r3,r3,2048
  802c84:	80c0030d 	sth	r3,12(r16)
  802c88:	00c80004 	movi	r3,8192
  802c8c:	10c0521e 	bne	r2,r3,802dd8 <__smakebuf_r+0x1b0>
  802c90:	8140038f 	ldh	r5,14(r16)
  802c94:	8809883a 	mov	r4,r17
  802c98:	0802ea00 	call	802ea0 <_isatty_r>
  802c9c:	10004c26 	beq	r2,zero,802dd0 <__smakebuf_r+0x1a8>
  802ca0:	8080030b 	ldhu	r2,12(r16)
  802ca4:	80c010c4 	addi	r3,r16,67
  802ca8:	80c00015 	stw	r3,0(r16)
  802cac:	10800054 	ori	r2,r2,1
  802cb0:	8080030d 	sth	r2,12(r16)
  802cb4:	00800044 	movi	r2,1
  802cb8:	80c00415 	stw	r3,16(r16)
  802cbc:	80800515 	stw	r2,20(r16)
  802cc0:	04810004 	movi	r18,1024
  802cc4:	00000706 	br	802ce4 <__smakebuf_r+0xbc>
  802cc8:	8080030b 	ldhu	r2,12(r16)
  802ccc:	10c0200c 	andi	r3,r2,128
  802cd0:	18001f1e 	bne	r3,zero,802d50 <__smakebuf_r+0x128>
  802cd4:	04810004 	movi	r18,1024
  802cd8:	10820014 	ori	r2,r2,2048
  802cdc:	8080030d 	sth	r2,12(r16)
  802ce0:	0027883a 	mov	r19,zero
  802ce4:	900b883a 	mov	r5,r18
  802ce8:	8809883a 	mov	r4,r17
  802cec:	0800e300 	call	800e30 <_malloc_r>
  802cf0:	10002c26 	beq	r2,zero,802da4 <__smakebuf_r+0x17c>
  802cf4:	80c0030b 	ldhu	r3,12(r16)
  802cf8:	01002034 	movhi	r4,128
  802cfc:	21010e04 	addi	r4,r4,1080
  802d00:	89000f15 	stw	r4,60(r17)
  802d04:	18c02014 	ori	r3,r3,128
  802d08:	80c0030d 	sth	r3,12(r16)
  802d0c:	80800015 	stw	r2,0(r16)
  802d10:	80800415 	stw	r2,16(r16)
  802d14:	84800515 	stw	r18,20(r16)
  802d18:	98001a1e 	bne	r19,zero,802d84 <__smakebuf_r+0x15c>
  802d1c:	dfc01317 	ldw	ra,76(sp)
  802d20:	dcc01217 	ldw	r19,72(sp)
  802d24:	dc801117 	ldw	r18,68(sp)
  802d28:	dc401017 	ldw	r17,64(sp)
  802d2c:	dc000f17 	ldw	r16,60(sp)
  802d30:	dec01404 	addi	sp,sp,80
  802d34:	f800283a 	ret
  802d38:	288010c4 	addi	r2,r5,67
  802d3c:	28800015 	stw	r2,0(r5)
  802d40:	28800415 	stw	r2,16(r5)
  802d44:	00800044 	movi	r2,1
  802d48:	28800515 	stw	r2,20(r5)
  802d4c:	f800283a 	ret
  802d50:	04801004 	movi	r18,64
  802d54:	003fe006 	br	802cd8 <__alt_data_end+0xff802cd8>
  802d58:	81000a17 	ldw	r4,40(r16)
  802d5c:	00c02034 	movhi	r3,128
  802d60:	18c85f04 	addi	r3,r3,8572
  802d64:	20ffc51e 	bne	r4,r3,802c7c <__alt_data_end+0xff802c7c>
  802d68:	8080030b 	ldhu	r2,12(r16)
  802d6c:	04810004 	movi	r18,1024
  802d70:	84801315 	stw	r18,76(r16)
  802d74:	1484b03a 	or	r2,r2,r18
  802d78:	8080030d 	sth	r2,12(r16)
  802d7c:	0027883a 	mov	r19,zero
  802d80:	003fd806 	br	802ce4 <__alt_data_end+0xff802ce4>
  802d84:	8140038f 	ldh	r5,14(r16)
  802d88:	8809883a 	mov	r4,r17
  802d8c:	0802ea00 	call	802ea0 <_isatty_r>
  802d90:	103fe226 	beq	r2,zero,802d1c <__alt_data_end+0xff802d1c>
  802d94:	8080030b 	ldhu	r2,12(r16)
  802d98:	10800054 	ori	r2,r2,1
  802d9c:	8080030d 	sth	r2,12(r16)
  802da0:	003fde06 	br	802d1c <__alt_data_end+0xff802d1c>
  802da4:	8080030b 	ldhu	r2,12(r16)
  802da8:	10c0800c 	andi	r3,r2,512
  802dac:	183fdb1e 	bne	r3,zero,802d1c <__alt_data_end+0xff802d1c>
  802db0:	10800094 	ori	r2,r2,2
  802db4:	80c010c4 	addi	r3,r16,67
  802db8:	8080030d 	sth	r2,12(r16)
  802dbc:	00800044 	movi	r2,1
  802dc0:	80c00015 	stw	r3,0(r16)
  802dc4:	80c00415 	stw	r3,16(r16)
  802dc8:	80800515 	stw	r2,20(r16)
  802dcc:	003fd306 	br	802d1c <__alt_data_end+0xff802d1c>
  802dd0:	04810004 	movi	r18,1024
  802dd4:	003fc306 	br	802ce4 <__alt_data_end+0xff802ce4>
  802dd8:	0027883a 	mov	r19,zero
  802ddc:	04810004 	movi	r18,1024
  802de0:	003fc006 	br	802ce4 <__alt_data_end+0xff802ce4>

00802de4 <_read_r>:
  802de4:	defffd04 	addi	sp,sp,-12
  802de8:	2805883a 	mov	r2,r5
  802dec:	dc000015 	stw	r16,0(sp)
  802df0:	04002074 	movhi	r16,129
  802df4:	dc400115 	stw	r17,4(sp)
  802df8:	300b883a 	mov	r5,r6
  802dfc:	84275604 	addi	r16,r16,-25256
  802e00:	2023883a 	mov	r17,r4
  802e04:	380d883a 	mov	r6,r7
  802e08:	1009883a 	mov	r4,r2
  802e0c:	dfc00215 	stw	ra,8(sp)
  802e10:	80000015 	stw	zero,0(r16)
  802e14:	08036f00 	call	8036f0 <read>
  802e18:	00ffffc4 	movi	r3,-1
  802e1c:	10c00526 	beq	r2,r3,802e34 <_read_r+0x50>
  802e20:	dfc00217 	ldw	ra,8(sp)
  802e24:	dc400117 	ldw	r17,4(sp)
  802e28:	dc000017 	ldw	r16,0(sp)
  802e2c:	dec00304 	addi	sp,sp,12
  802e30:	f800283a 	ret
  802e34:	80c00017 	ldw	r3,0(r16)
  802e38:	183ff926 	beq	r3,zero,802e20 <__alt_data_end+0xff802e20>
  802e3c:	88c00015 	stw	r3,0(r17)
  802e40:	003ff706 	br	802e20 <__alt_data_end+0xff802e20>

00802e44 <_fstat_r>:
  802e44:	defffd04 	addi	sp,sp,-12
  802e48:	2805883a 	mov	r2,r5
  802e4c:	dc000015 	stw	r16,0(sp)
  802e50:	04002074 	movhi	r16,129
  802e54:	dc400115 	stw	r17,4(sp)
  802e58:	84275604 	addi	r16,r16,-25256
  802e5c:	2023883a 	mov	r17,r4
  802e60:	300b883a 	mov	r5,r6
  802e64:	1009883a 	mov	r4,r2
  802e68:	dfc00215 	stw	ra,8(sp)
  802e6c:	80000015 	stw	zero,0(r16)
  802e70:	080324c0 	call	80324c <fstat>
  802e74:	00ffffc4 	movi	r3,-1
  802e78:	10c00526 	beq	r2,r3,802e90 <_fstat_r+0x4c>
  802e7c:	dfc00217 	ldw	ra,8(sp)
  802e80:	dc400117 	ldw	r17,4(sp)
  802e84:	dc000017 	ldw	r16,0(sp)
  802e88:	dec00304 	addi	sp,sp,12
  802e8c:	f800283a 	ret
  802e90:	80c00017 	ldw	r3,0(r16)
  802e94:	183ff926 	beq	r3,zero,802e7c <__alt_data_end+0xff802e7c>
  802e98:	88c00015 	stw	r3,0(r17)
  802e9c:	003ff706 	br	802e7c <__alt_data_end+0xff802e7c>

00802ea0 <_isatty_r>:
  802ea0:	defffd04 	addi	sp,sp,-12
  802ea4:	dc000015 	stw	r16,0(sp)
  802ea8:	04002074 	movhi	r16,129
  802eac:	dc400115 	stw	r17,4(sp)
  802eb0:	84275604 	addi	r16,r16,-25256
  802eb4:	2023883a 	mov	r17,r4
  802eb8:	2809883a 	mov	r4,r5
  802ebc:	dfc00215 	stw	ra,8(sp)
  802ec0:	80000015 	stw	zero,0(r16)
  802ec4:	08033400 	call	803340 <isatty>
  802ec8:	00ffffc4 	movi	r3,-1
  802ecc:	10c00526 	beq	r2,r3,802ee4 <_isatty_r+0x44>
  802ed0:	dfc00217 	ldw	ra,8(sp)
  802ed4:	dc400117 	ldw	r17,4(sp)
  802ed8:	dc000017 	ldw	r16,0(sp)
  802edc:	dec00304 	addi	sp,sp,12
  802ee0:	f800283a 	ret
  802ee4:	80c00017 	ldw	r3,0(r16)
  802ee8:	183ff926 	beq	r3,zero,802ed0 <__alt_data_end+0xff802ed0>
  802eec:	88c00015 	stw	r3,0(r17)
  802ef0:	003ff706 	br	802ed0 <__alt_data_end+0xff802ed0>

00802ef4 <__divsi3>:
  802ef4:	20001b16 	blt	r4,zero,802f64 <__divsi3+0x70>
  802ef8:	000f883a 	mov	r7,zero
  802efc:	28001616 	blt	r5,zero,802f58 <__divsi3+0x64>
  802f00:	200d883a 	mov	r6,r4
  802f04:	29001a2e 	bgeu	r5,r4,802f70 <__divsi3+0x7c>
  802f08:	00800804 	movi	r2,32
  802f0c:	00c00044 	movi	r3,1
  802f10:	00000106 	br	802f18 <__divsi3+0x24>
  802f14:	10000d26 	beq	r2,zero,802f4c <__divsi3+0x58>
  802f18:	294b883a 	add	r5,r5,r5
  802f1c:	10bfffc4 	addi	r2,r2,-1
  802f20:	18c7883a 	add	r3,r3,r3
  802f24:	293ffb36 	bltu	r5,r4,802f14 <__alt_data_end+0xff802f14>
  802f28:	0005883a 	mov	r2,zero
  802f2c:	18000726 	beq	r3,zero,802f4c <__divsi3+0x58>
  802f30:	0005883a 	mov	r2,zero
  802f34:	31400236 	bltu	r6,r5,802f40 <__divsi3+0x4c>
  802f38:	314dc83a 	sub	r6,r6,r5
  802f3c:	10c4b03a 	or	r2,r2,r3
  802f40:	1806d07a 	srli	r3,r3,1
  802f44:	280ad07a 	srli	r5,r5,1
  802f48:	183ffa1e 	bne	r3,zero,802f34 <__alt_data_end+0xff802f34>
  802f4c:	38000126 	beq	r7,zero,802f54 <__divsi3+0x60>
  802f50:	0085c83a 	sub	r2,zero,r2
  802f54:	f800283a 	ret
  802f58:	014bc83a 	sub	r5,zero,r5
  802f5c:	39c0005c 	xori	r7,r7,1
  802f60:	003fe706 	br	802f00 <__alt_data_end+0xff802f00>
  802f64:	0109c83a 	sub	r4,zero,r4
  802f68:	01c00044 	movi	r7,1
  802f6c:	003fe306 	br	802efc <__alt_data_end+0xff802efc>
  802f70:	00c00044 	movi	r3,1
  802f74:	003fee06 	br	802f30 <__alt_data_end+0xff802f30>

00802f78 <__modsi3>:
  802f78:	20001716 	blt	r4,zero,802fd8 <__modsi3+0x60>
  802f7c:	000f883a 	mov	r7,zero
  802f80:	2005883a 	mov	r2,r4
  802f84:	28001216 	blt	r5,zero,802fd0 <__modsi3+0x58>
  802f88:	2900162e 	bgeu	r5,r4,802fe4 <__modsi3+0x6c>
  802f8c:	01800804 	movi	r6,32
  802f90:	00c00044 	movi	r3,1
  802f94:	00000106 	br	802f9c <__modsi3+0x24>
  802f98:	30000a26 	beq	r6,zero,802fc4 <__modsi3+0x4c>
  802f9c:	294b883a 	add	r5,r5,r5
  802fa0:	31bfffc4 	addi	r6,r6,-1
  802fa4:	18c7883a 	add	r3,r3,r3
  802fa8:	293ffb36 	bltu	r5,r4,802f98 <__alt_data_end+0xff802f98>
  802fac:	18000526 	beq	r3,zero,802fc4 <__modsi3+0x4c>
  802fb0:	1806d07a 	srli	r3,r3,1
  802fb4:	11400136 	bltu	r2,r5,802fbc <__modsi3+0x44>
  802fb8:	1145c83a 	sub	r2,r2,r5
  802fbc:	280ad07a 	srli	r5,r5,1
  802fc0:	183ffb1e 	bne	r3,zero,802fb0 <__alt_data_end+0xff802fb0>
  802fc4:	38000126 	beq	r7,zero,802fcc <__modsi3+0x54>
  802fc8:	0085c83a 	sub	r2,zero,r2
  802fcc:	f800283a 	ret
  802fd0:	014bc83a 	sub	r5,zero,r5
  802fd4:	003fec06 	br	802f88 <__alt_data_end+0xff802f88>
  802fd8:	0109c83a 	sub	r4,zero,r4
  802fdc:	01c00044 	movi	r7,1
  802fe0:	003fe706 	br	802f80 <__alt_data_end+0xff802f80>
  802fe4:	00c00044 	movi	r3,1
  802fe8:	003ff106 	br	802fb0 <__alt_data_end+0xff802fb0>

00802fec <__udivsi3>:
  802fec:	200d883a 	mov	r6,r4
  802ff0:	2900152e 	bgeu	r5,r4,803048 <__udivsi3+0x5c>
  802ff4:	28001416 	blt	r5,zero,803048 <__udivsi3+0x5c>
  802ff8:	00800804 	movi	r2,32
  802ffc:	00c00044 	movi	r3,1
  803000:	00000206 	br	80300c <__udivsi3+0x20>
  803004:	10000e26 	beq	r2,zero,803040 <__udivsi3+0x54>
  803008:	28000516 	blt	r5,zero,803020 <__udivsi3+0x34>
  80300c:	294b883a 	add	r5,r5,r5
  803010:	10bfffc4 	addi	r2,r2,-1
  803014:	18c7883a 	add	r3,r3,r3
  803018:	293ffa36 	bltu	r5,r4,803004 <__alt_data_end+0xff803004>
  80301c:	18000826 	beq	r3,zero,803040 <__udivsi3+0x54>
  803020:	0005883a 	mov	r2,zero
  803024:	31400236 	bltu	r6,r5,803030 <__udivsi3+0x44>
  803028:	314dc83a 	sub	r6,r6,r5
  80302c:	10c4b03a 	or	r2,r2,r3
  803030:	1806d07a 	srli	r3,r3,1
  803034:	280ad07a 	srli	r5,r5,1
  803038:	183ffa1e 	bne	r3,zero,803024 <__alt_data_end+0xff803024>
  80303c:	f800283a 	ret
  803040:	0005883a 	mov	r2,zero
  803044:	f800283a 	ret
  803048:	00c00044 	movi	r3,1
  80304c:	003ff406 	br	803020 <__alt_data_end+0xff803020>

00803050 <__umodsi3>:
  803050:	2005883a 	mov	r2,r4
  803054:	2900122e 	bgeu	r5,r4,8030a0 <__umodsi3+0x50>
  803058:	28001116 	blt	r5,zero,8030a0 <__umodsi3+0x50>
  80305c:	01800804 	movi	r6,32
  803060:	00c00044 	movi	r3,1
  803064:	00000206 	br	803070 <__umodsi3+0x20>
  803068:	30000c26 	beq	r6,zero,80309c <__umodsi3+0x4c>
  80306c:	28000516 	blt	r5,zero,803084 <__umodsi3+0x34>
  803070:	294b883a 	add	r5,r5,r5
  803074:	31bfffc4 	addi	r6,r6,-1
  803078:	18c7883a 	add	r3,r3,r3
  80307c:	293ffa36 	bltu	r5,r4,803068 <__alt_data_end+0xff803068>
  803080:	18000626 	beq	r3,zero,80309c <__umodsi3+0x4c>
  803084:	1806d07a 	srli	r3,r3,1
  803088:	11400136 	bltu	r2,r5,803090 <__umodsi3+0x40>
  80308c:	1145c83a 	sub	r2,r2,r5
  803090:	280ad07a 	srli	r5,r5,1
  803094:	183ffb1e 	bne	r3,zero,803084 <__alt_data_end+0xff803084>
  803098:	f800283a 	ret
  80309c:	f800283a 	ret
  8030a0:	00c00044 	movi	r3,1
  8030a4:	003ff706 	br	803084 <__alt_data_end+0xff803084>

008030a8 <__mulsi3>:
  8030a8:	0005883a 	mov	r2,zero
  8030ac:	20000726 	beq	r4,zero,8030cc <__mulsi3+0x24>
  8030b0:	20c0004c 	andi	r3,r4,1
  8030b4:	2008d07a 	srli	r4,r4,1
  8030b8:	18000126 	beq	r3,zero,8030c0 <__mulsi3+0x18>
  8030bc:	1145883a 	add	r2,r2,r5
  8030c0:	294b883a 	add	r5,r5,r5
  8030c4:	203ffa1e 	bne	r4,zero,8030b0 <__alt_data_end+0xff8030b0>
  8030c8:	f800283a 	ret
  8030cc:	f800283a 	ret

008030d0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8030d0:	defffe04 	addi	sp,sp,-8
  8030d4:	dfc00115 	stw	ra,4(sp)
  8030d8:	df000015 	stw	fp,0(sp)
  8030dc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8030e0:	d0a00917 	ldw	r2,-32732(gp)
  8030e4:	10000326 	beq	r2,zero,8030f4 <alt_get_errno+0x24>
  8030e8:	d0a00917 	ldw	r2,-32732(gp)
  8030ec:	103ee83a 	callr	r2
  8030f0:	00000106 	br	8030f8 <alt_get_errno+0x28>
  8030f4:	d0a6eb04 	addi	r2,gp,-25684
}
  8030f8:	e037883a 	mov	sp,fp
  8030fc:	dfc00117 	ldw	ra,4(sp)
  803100:	df000017 	ldw	fp,0(sp)
  803104:	dec00204 	addi	sp,sp,8
  803108:	f800283a 	ret

0080310c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
  80310c:	defffb04 	addi	sp,sp,-20
  803110:	dfc00415 	stw	ra,16(sp)
  803114:	df000315 	stw	fp,12(sp)
  803118:	df000304 	addi	fp,sp,12
  80311c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
  803120:	e0bfff17 	ldw	r2,-4(fp)
  803124:	10000816 	blt	r2,zero,803148 <close+0x3c>
  803128:	01400304 	movi	r5,12
  80312c:	e13fff17 	ldw	r4,-4(fp)
  803130:	08030a80 	call	8030a8 <__mulsi3>
  803134:	1007883a 	mov	r3,r2
  803138:	00802034 	movhi	r2,128
  80313c:	109bbc04 	addi	r2,r2,28400
  803140:	1885883a 	add	r2,r3,r2
  803144:	00000106 	br	80314c <close+0x40>
  803148:	0005883a 	mov	r2,zero
  80314c:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
  803150:	e0bffd17 	ldw	r2,-12(fp)
  803154:	10001926 	beq	r2,zero,8031bc <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
  803158:	e0bffd17 	ldw	r2,-12(fp)
  80315c:	10800017 	ldw	r2,0(r2)
  803160:	10800417 	ldw	r2,16(r2)
  803164:	10000626 	beq	r2,zero,803180 <close+0x74>
  803168:	e0bffd17 	ldw	r2,-12(fp)
  80316c:	10800017 	ldw	r2,0(r2)
  803170:	10800417 	ldw	r2,16(r2)
  803174:	e13ffd17 	ldw	r4,-12(fp)
  803178:	103ee83a 	callr	r2
  80317c:	00000106 	br	803184 <close+0x78>
  803180:	0005883a 	mov	r2,zero
  803184:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
  803188:	e13fff17 	ldw	r4,-4(fp)
  80318c:	08037f40 	call	8037f4 <alt_release_fd>
    if (rval < 0)
  803190:	e0bffe17 	ldw	r2,-8(fp)
  803194:	1000070e 	bge	r2,zero,8031b4 <close+0xa8>
    {
      ALT_ERRNO = -rval;
  803198:	08030d00 	call	8030d0 <alt_get_errno>
  80319c:	1007883a 	mov	r3,r2
  8031a0:	e0bffe17 	ldw	r2,-8(fp)
  8031a4:	0085c83a 	sub	r2,zero,r2
  8031a8:	18800015 	stw	r2,0(r3)
      return -1;
  8031ac:	00bfffc4 	movi	r2,-1
  8031b0:	00000706 	br	8031d0 <close+0xc4>
    }
    return 0;
  8031b4:	0005883a 	mov	r2,zero
  8031b8:	00000506 	br	8031d0 <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
  8031bc:	08030d00 	call	8030d0 <alt_get_errno>
  8031c0:	1007883a 	mov	r3,r2
  8031c4:	00801444 	movi	r2,81
  8031c8:	18800015 	stw	r2,0(r3)
    return -1;
  8031cc:	00bfffc4 	movi	r2,-1
  }
}
  8031d0:	e037883a 	mov	sp,fp
  8031d4:	dfc00117 	ldw	ra,4(sp)
  8031d8:	df000017 	ldw	fp,0(sp)
  8031dc:	dec00204 	addi	sp,sp,8
  8031e0:	f800283a 	ret

008031e4 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  8031e4:	defffc04 	addi	sp,sp,-16
  8031e8:	df000315 	stw	fp,12(sp)
  8031ec:	df000304 	addi	fp,sp,12
  8031f0:	e13ffd15 	stw	r4,-12(fp)
  8031f4:	e17ffe15 	stw	r5,-8(fp)
  8031f8:	e1bfff15 	stw	r6,-4(fp)
  return len;
  8031fc:	e0bfff17 	ldw	r2,-4(fp)
}
  803200:	e037883a 	mov	sp,fp
  803204:	df000017 	ldw	fp,0(sp)
  803208:	dec00104 	addi	sp,sp,4
  80320c:	f800283a 	ret

00803210 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803210:	defffe04 	addi	sp,sp,-8
  803214:	dfc00115 	stw	ra,4(sp)
  803218:	df000015 	stw	fp,0(sp)
  80321c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  803220:	d0a00917 	ldw	r2,-32732(gp)
  803224:	10000326 	beq	r2,zero,803234 <alt_get_errno+0x24>
  803228:	d0a00917 	ldw	r2,-32732(gp)
  80322c:	103ee83a 	callr	r2
  803230:	00000106 	br	803238 <alt_get_errno+0x28>
  803234:	d0a6eb04 	addi	r2,gp,-25684
}
  803238:	e037883a 	mov	sp,fp
  80323c:	dfc00117 	ldw	ra,4(sp)
  803240:	df000017 	ldw	fp,0(sp)
  803244:	dec00204 	addi	sp,sp,8
  803248:	f800283a 	ret

0080324c <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
  80324c:	defffb04 	addi	sp,sp,-20
  803250:	dfc00415 	stw	ra,16(sp)
  803254:	df000315 	stw	fp,12(sp)
  803258:	df000304 	addi	fp,sp,12
  80325c:	e13ffe15 	stw	r4,-8(fp)
  803260:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  803264:	e0bffe17 	ldw	r2,-8(fp)
  803268:	10000816 	blt	r2,zero,80328c <fstat+0x40>
  80326c:	01400304 	movi	r5,12
  803270:	e13ffe17 	ldw	r4,-8(fp)
  803274:	08030a80 	call	8030a8 <__mulsi3>
  803278:	1007883a 	mov	r3,r2
  80327c:	00802034 	movhi	r2,128
  803280:	109bbc04 	addi	r2,r2,28400
  803284:	1885883a 	add	r2,r3,r2
  803288:	00000106 	br	803290 <fstat+0x44>
  80328c:	0005883a 	mov	r2,zero
  803290:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
  803294:	e0bffd17 	ldw	r2,-12(fp)
  803298:	10001026 	beq	r2,zero,8032dc <fstat+0x90>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
  80329c:	e0bffd17 	ldw	r2,-12(fp)
  8032a0:	10800017 	ldw	r2,0(r2)
  8032a4:	10800817 	ldw	r2,32(r2)
  8032a8:	10000726 	beq	r2,zero,8032c8 <fstat+0x7c>
    {
      return fd->dev->fstat(fd, st);
  8032ac:	e0bffd17 	ldw	r2,-12(fp)
  8032b0:	10800017 	ldw	r2,0(r2)
  8032b4:	10800817 	ldw	r2,32(r2)
  8032b8:	e17fff17 	ldw	r5,-4(fp)
  8032bc:	e13ffd17 	ldw	r4,-12(fp)
  8032c0:	103ee83a 	callr	r2
  8032c4:	00000a06 	br	8032f0 <fstat+0xa4>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
  8032c8:	e0bfff17 	ldw	r2,-4(fp)
  8032cc:	00c80004 	movi	r3,8192
  8032d0:	10c00115 	stw	r3,4(r2)
      return 0;
  8032d4:	0005883a 	mov	r2,zero
  8032d8:	00000506 	br	8032f0 <fstat+0xa4>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
  8032dc:	08032100 	call	803210 <alt_get_errno>
  8032e0:	1007883a 	mov	r3,r2
  8032e4:	00801444 	movi	r2,81
  8032e8:	18800015 	stw	r2,0(r3)
    return -1;
  8032ec:	00bfffc4 	movi	r2,-1
  }
}
  8032f0:	e037883a 	mov	sp,fp
  8032f4:	dfc00117 	ldw	ra,4(sp)
  8032f8:	df000017 	ldw	fp,0(sp)
  8032fc:	dec00204 	addi	sp,sp,8
  803300:	f800283a 	ret

00803304 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803304:	defffe04 	addi	sp,sp,-8
  803308:	dfc00115 	stw	ra,4(sp)
  80330c:	df000015 	stw	fp,0(sp)
  803310:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  803314:	d0a00917 	ldw	r2,-32732(gp)
  803318:	10000326 	beq	r2,zero,803328 <alt_get_errno+0x24>
  80331c:	d0a00917 	ldw	r2,-32732(gp)
  803320:	103ee83a 	callr	r2
  803324:	00000106 	br	80332c <alt_get_errno+0x28>
  803328:	d0a6eb04 	addi	r2,gp,-25684
}
  80332c:	e037883a 	mov	sp,fp
  803330:	dfc00117 	ldw	ra,4(sp)
  803334:	df000017 	ldw	fp,0(sp)
  803338:	dec00204 	addi	sp,sp,8
  80333c:	f800283a 	ret

00803340 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
  803340:	deffed04 	addi	sp,sp,-76
  803344:	dfc01215 	stw	ra,72(sp)
  803348:	df001115 	stw	fp,68(sp)
  80334c:	df001104 	addi	fp,sp,68
  803350:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  803354:	e0bfff17 	ldw	r2,-4(fp)
  803358:	10000816 	blt	r2,zero,80337c <isatty+0x3c>
  80335c:	01400304 	movi	r5,12
  803360:	e13fff17 	ldw	r4,-4(fp)
  803364:	08030a80 	call	8030a8 <__mulsi3>
  803368:	1007883a 	mov	r3,r2
  80336c:	00802034 	movhi	r2,128
  803370:	109bbc04 	addi	r2,r2,28400
  803374:	1885883a 	add	r2,r3,r2
  803378:	00000106 	br	803380 <isatty+0x40>
  80337c:	0005883a 	mov	r2,zero
  803380:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
  803384:	e0bfef17 	ldw	r2,-68(fp)
  803388:	10000e26 	beq	r2,zero,8033c4 <isatty+0x84>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
  80338c:	e0bfef17 	ldw	r2,-68(fp)
  803390:	10800017 	ldw	r2,0(r2)
  803394:	10800817 	ldw	r2,32(r2)
  803398:	1000021e 	bne	r2,zero,8033a4 <isatty+0x64>
    {
      return 1;
  80339c:	00800044 	movi	r2,1
  8033a0:	00000d06 	br	8033d8 <isatty+0x98>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
  8033a4:	e0bff004 	addi	r2,fp,-64
  8033a8:	100b883a 	mov	r5,r2
  8033ac:	e13fff17 	ldw	r4,-4(fp)
  8033b0:	080324c0 	call	80324c <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
  8033b4:	e0bff117 	ldw	r2,-60(fp)
  8033b8:	10880020 	cmpeqi	r2,r2,8192
  8033bc:	10803fcc 	andi	r2,r2,255
  8033c0:	00000506 	br	8033d8 <isatty+0x98>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
  8033c4:	08033040 	call	803304 <alt_get_errno>
  8033c8:	1007883a 	mov	r3,r2
  8033cc:	00801444 	movi	r2,81
  8033d0:	18800015 	stw	r2,0(r3)
    return 0;
  8033d4:	0005883a 	mov	r2,zero
  }
}
  8033d8:	e037883a 	mov	sp,fp
  8033dc:	dfc00117 	ldw	ra,4(sp)
  8033e0:	df000017 	ldw	fp,0(sp)
  8033e4:	dec00204 	addi	sp,sp,8
  8033e8:	f800283a 	ret

008033ec <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  8033ec:	defffc04 	addi	sp,sp,-16
  8033f0:	df000315 	stw	fp,12(sp)
  8033f4:	df000304 	addi	fp,sp,12
  8033f8:	e13ffd15 	stw	r4,-12(fp)
  8033fc:	e17ffe15 	stw	r5,-8(fp)
  803400:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
  803404:	e0fffe17 	ldw	r3,-8(fp)
  803408:	e0bffd17 	ldw	r2,-12(fp)
  80340c:	18800c26 	beq	r3,r2,803440 <alt_load_section+0x54>
  {
    while( to != end )
  803410:	00000806 	br	803434 <alt_load_section+0x48>
    {
      *to++ = *from++;
  803414:	e0bffe17 	ldw	r2,-8(fp)
  803418:	10c00104 	addi	r3,r2,4
  80341c:	e0fffe15 	stw	r3,-8(fp)
  803420:	e0fffd17 	ldw	r3,-12(fp)
  803424:	19000104 	addi	r4,r3,4
  803428:	e13ffd15 	stw	r4,-12(fp)
  80342c:	18c00017 	ldw	r3,0(r3)
  803430:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
  803434:	e0fffe17 	ldw	r3,-8(fp)
  803438:	e0bfff17 	ldw	r2,-4(fp)
  80343c:	18bff51e 	bne	r3,r2,803414 <__alt_data_end+0xff803414>
    {
      *to++ = *from++;
    }
  }
}
  803440:	0001883a 	nop
  803444:	e037883a 	mov	sp,fp
  803448:	df000017 	ldw	fp,0(sp)
  80344c:	dec00104 	addi	sp,sp,4
  803450:	f800283a 	ret

00803454 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
  803454:	defffe04 	addi	sp,sp,-8
  803458:	dfc00115 	stw	ra,4(sp)
  80345c:	df000015 	stw	fp,0(sp)
  803460:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
  803464:	01802074 	movhi	r6,129
  803468:	31a07d04 	addi	r6,r6,-32268
  80346c:	01402034 	movhi	r5,128
  803470:	2959a704 	addi	r5,r5,26268
  803474:	01002074 	movhi	r4,129
  803478:	21207d04 	addi	r4,r4,-32268
  80347c:	08033ec0 	call	8033ec <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
  803480:	01802034 	movhi	r6,128
  803484:	31809104 	addi	r6,r6,580
  803488:	01402034 	movhi	r5,128
  80348c:	29400804 	addi	r5,r5,32
  803490:	01002034 	movhi	r4,128
  803494:	21000804 	addi	r4,r4,32
  803498:	08033ec0 	call	8033ec <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
  80349c:	01802034 	movhi	r6,128
  8034a0:	3199a704 	addi	r6,r6,26268
  8034a4:	01402034 	movhi	r5,128
  8034a8:	29599204 	addi	r5,r5,26184
  8034ac:	01002034 	movhi	r4,128
  8034b0:	21199204 	addi	r4,r4,26184
  8034b4:	08033ec0 	call	8033ec <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  8034b8:	08053a40 	call	8053a4 <alt_dcache_flush_all>
  alt_icache_flush_all();
  8034bc:	080573c0 	call	80573c <alt_icache_flush_all>
}
  8034c0:	0001883a 	nop
  8034c4:	e037883a 	mov	sp,fp
  8034c8:	dfc00117 	ldw	ra,4(sp)
  8034cc:	df000017 	ldw	fp,0(sp)
  8034d0:	dec00204 	addi	sp,sp,8
  8034d4:	f800283a 	ret

008034d8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8034d8:	defffe04 	addi	sp,sp,-8
  8034dc:	dfc00115 	stw	ra,4(sp)
  8034e0:	df000015 	stw	fp,0(sp)
  8034e4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8034e8:	d0a00917 	ldw	r2,-32732(gp)
  8034ec:	10000326 	beq	r2,zero,8034fc <alt_get_errno+0x24>
  8034f0:	d0a00917 	ldw	r2,-32732(gp)
  8034f4:	103ee83a 	callr	r2
  8034f8:	00000106 	br	803500 <alt_get_errno+0x28>
  8034fc:	d0a6eb04 	addi	r2,gp,-25684
}
  803500:	e037883a 	mov	sp,fp
  803504:	dfc00117 	ldw	ra,4(sp)
  803508:	df000017 	ldw	fp,0(sp)
  80350c:	dec00204 	addi	sp,sp,8
  803510:	f800283a 	ret

00803514 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
  803514:	defff904 	addi	sp,sp,-28
  803518:	dfc00615 	stw	ra,24(sp)
  80351c:	df000515 	stw	fp,20(sp)
  803520:	df000504 	addi	fp,sp,20
  803524:	e13ffd15 	stw	r4,-12(fp)
  803528:	e17ffe15 	stw	r5,-8(fp)
  80352c:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
  803530:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  803534:	e0bffd17 	ldw	r2,-12(fp)
  803538:	10000816 	blt	r2,zero,80355c <lseek+0x48>
  80353c:	01400304 	movi	r5,12
  803540:	e13ffd17 	ldw	r4,-12(fp)
  803544:	08030a80 	call	8030a8 <__mulsi3>
  803548:	1007883a 	mov	r3,r2
  80354c:	00802034 	movhi	r2,128
  803550:	109bbc04 	addi	r2,r2,28400
  803554:	1885883a 	add	r2,r3,r2
  803558:	00000106 	br	803560 <lseek+0x4c>
  80355c:	0005883a 	mov	r2,zero
  803560:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
  803564:	e0bffc17 	ldw	r2,-16(fp)
  803568:	10001026 	beq	r2,zero,8035ac <lseek+0x98>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
  80356c:	e0bffc17 	ldw	r2,-16(fp)
  803570:	10800017 	ldw	r2,0(r2)
  803574:	10800717 	ldw	r2,28(r2)
  803578:	10000926 	beq	r2,zero,8035a0 <lseek+0x8c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
  80357c:	e0bffc17 	ldw	r2,-16(fp)
  803580:	10800017 	ldw	r2,0(r2)
  803584:	10800717 	ldw	r2,28(r2)
  803588:	e1bfff17 	ldw	r6,-4(fp)
  80358c:	e17ffe17 	ldw	r5,-8(fp)
  803590:	e13ffc17 	ldw	r4,-16(fp)
  803594:	103ee83a 	callr	r2
  803598:	e0bffb15 	stw	r2,-20(fp)
  80359c:	00000506 	br	8035b4 <lseek+0xa0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
  8035a0:	00bfde84 	movi	r2,-134
  8035a4:	e0bffb15 	stw	r2,-20(fp)
  8035a8:	00000206 	br	8035b4 <lseek+0xa0>
    }
  }
  else  
  {
    rc = -EBADFD;
  8035ac:	00bfebc4 	movi	r2,-81
  8035b0:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
  8035b4:	e0bffb17 	ldw	r2,-20(fp)
  8035b8:	1000070e 	bge	r2,zero,8035d8 <lseek+0xc4>
  {
    ALT_ERRNO = -rc;
  8035bc:	08034d80 	call	8034d8 <alt_get_errno>
  8035c0:	1007883a 	mov	r3,r2
  8035c4:	e0bffb17 	ldw	r2,-20(fp)
  8035c8:	0085c83a 	sub	r2,zero,r2
  8035cc:	18800015 	stw	r2,0(r3)
    rc = -1;
  8035d0:	00bfffc4 	movi	r2,-1
  8035d4:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
  8035d8:	e0bffb17 	ldw	r2,-20(fp)
}
  8035dc:	e037883a 	mov	sp,fp
  8035e0:	dfc00117 	ldw	ra,4(sp)
  8035e4:	df000017 	ldw	fp,0(sp)
  8035e8:	dec00204 	addi	sp,sp,8
  8035ec:	f800283a 	ret

008035f0 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
  8035f0:	defffd04 	addi	sp,sp,-12
  8035f4:	dfc00215 	stw	ra,8(sp)
  8035f8:	df000115 	stw	fp,4(sp)
  8035fc:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  803600:	0009883a 	mov	r4,zero
  803604:	0803a980 	call	803a98 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
  803608:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
  80360c:	0803ad00 	call	803ad0 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
  803610:	01802034 	movhi	r6,128
  803614:	31999c04 	addi	r6,r6,26224
  803618:	01402034 	movhi	r5,128
  80361c:	29599c04 	addi	r5,r5,26224
  803620:	01002034 	movhi	r4,128
  803624:	21199c04 	addi	r4,r4,26224
  803628:	0805af40 	call	805af4 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
  80362c:	08055ec0 	call	8055ec <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
  803630:	01002034 	movhi	r4,128
  803634:	21159304 	addi	r4,r4,22092
  803638:	08062b40 	call	8062b4 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
  80363c:	d0a6ec17 	ldw	r2,-25680(gp)
  803640:	d0e6ed17 	ldw	r3,-25676(gp)
  803644:	d126ee17 	ldw	r4,-25672(gp)
  803648:	200d883a 	mov	r6,r4
  80364c:	180b883a 	mov	r5,r3
  803650:	1009883a 	mov	r4,r2
  803654:	08002900 	call	800290 <main>
  803658:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
  80365c:	01000044 	movi	r4,1
  803660:	080310c0 	call	80310c <close>
  exit (result);
  803664:	e13fff17 	ldw	r4,-4(fp)
  803668:	08062c80 	call	8062c8 <exit>

0080366c <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
  80366c:	defffe04 	addi	sp,sp,-8
  803670:	df000115 	stw	fp,4(sp)
  803674:	df000104 	addi	fp,sp,4
  803678:	e13fff15 	stw	r4,-4(fp)
}
  80367c:	0001883a 	nop
  803680:	e037883a 	mov	sp,fp
  803684:	df000017 	ldw	fp,0(sp)
  803688:	dec00104 	addi	sp,sp,4
  80368c:	f800283a 	ret

00803690 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
  803690:	defffe04 	addi	sp,sp,-8
  803694:	df000115 	stw	fp,4(sp)
  803698:	df000104 	addi	fp,sp,4
  80369c:	e13fff15 	stw	r4,-4(fp)
}
  8036a0:	0001883a 	nop
  8036a4:	e037883a 	mov	sp,fp
  8036a8:	df000017 	ldw	fp,0(sp)
  8036ac:	dec00104 	addi	sp,sp,4
  8036b0:	f800283a 	ret

008036b4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8036b4:	defffe04 	addi	sp,sp,-8
  8036b8:	dfc00115 	stw	ra,4(sp)
  8036bc:	df000015 	stw	fp,0(sp)
  8036c0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8036c4:	d0a00917 	ldw	r2,-32732(gp)
  8036c8:	10000326 	beq	r2,zero,8036d8 <alt_get_errno+0x24>
  8036cc:	d0a00917 	ldw	r2,-32732(gp)
  8036d0:	103ee83a 	callr	r2
  8036d4:	00000106 	br	8036dc <alt_get_errno+0x28>
  8036d8:	d0a6eb04 	addi	r2,gp,-25684
}
  8036dc:	e037883a 	mov	sp,fp
  8036e0:	dfc00117 	ldw	ra,4(sp)
  8036e4:	df000017 	ldw	fp,0(sp)
  8036e8:	dec00204 	addi	sp,sp,8
  8036ec:	f800283a 	ret

008036f0 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
  8036f0:	defff904 	addi	sp,sp,-28
  8036f4:	dfc00615 	stw	ra,24(sp)
  8036f8:	df000515 	stw	fp,20(sp)
  8036fc:	df000504 	addi	fp,sp,20
  803700:	e13ffd15 	stw	r4,-12(fp)
  803704:	e17ffe15 	stw	r5,-8(fp)
  803708:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  80370c:	e0bffd17 	ldw	r2,-12(fp)
  803710:	10000816 	blt	r2,zero,803734 <read+0x44>
  803714:	01400304 	movi	r5,12
  803718:	e13ffd17 	ldw	r4,-12(fp)
  80371c:	08030a80 	call	8030a8 <__mulsi3>
  803720:	1007883a 	mov	r3,r2
  803724:	00802034 	movhi	r2,128
  803728:	109bbc04 	addi	r2,r2,28400
  80372c:	1885883a 	add	r2,r3,r2
  803730:	00000106 	br	803738 <read+0x48>
  803734:	0005883a 	mov	r2,zero
  803738:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
  80373c:	e0bffb17 	ldw	r2,-20(fp)
  803740:	10002226 	beq	r2,zero,8037cc <read+0xdc>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
  803744:	e0bffb17 	ldw	r2,-20(fp)
  803748:	10800217 	ldw	r2,8(r2)
  80374c:	108000cc 	andi	r2,r2,3
  803750:	10800060 	cmpeqi	r2,r2,1
  803754:	1000181e 	bne	r2,zero,8037b8 <read+0xc8>
        (fd->dev->read))
  803758:	e0bffb17 	ldw	r2,-20(fp)
  80375c:	10800017 	ldw	r2,0(r2)
  803760:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
  803764:	10001426 	beq	r2,zero,8037b8 <read+0xc8>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
  803768:	e0bffb17 	ldw	r2,-20(fp)
  80376c:	10800017 	ldw	r2,0(r2)
  803770:	10800517 	ldw	r2,20(r2)
  803774:	e0ffff17 	ldw	r3,-4(fp)
  803778:	180d883a 	mov	r6,r3
  80377c:	e17ffe17 	ldw	r5,-8(fp)
  803780:	e13ffb17 	ldw	r4,-20(fp)
  803784:	103ee83a 	callr	r2
  803788:	e0bffc15 	stw	r2,-16(fp)
  80378c:	e0bffc17 	ldw	r2,-16(fp)
  803790:	1000070e 	bge	r2,zero,8037b0 <read+0xc0>
        {
          ALT_ERRNO = -rval;
  803794:	08036b40 	call	8036b4 <alt_get_errno>
  803798:	1007883a 	mov	r3,r2
  80379c:	e0bffc17 	ldw	r2,-16(fp)
  8037a0:	0085c83a 	sub	r2,zero,r2
  8037a4:	18800015 	stw	r2,0(r3)
          return -1;
  8037a8:	00bfffc4 	movi	r2,-1
  8037ac:	00000c06 	br	8037e0 <read+0xf0>
        }
        return rval;
  8037b0:	e0bffc17 	ldw	r2,-16(fp)
  8037b4:	00000a06 	br	8037e0 <read+0xf0>
      }
      else
      {
        ALT_ERRNO = EACCES;
  8037b8:	08036b40 	call	8036b4 <alt_get_errno>
  8037bc:	1007883a 	mov	r3,r2
  8037c0:	00800344 	movi	r2,13
  8037c4:	18800015 	stw	r2,0(r3)
  8037c8:	00000406 	br	8037dc <read+0xec>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
  8037cc:	08036b40 	call	8036b4 <alt_get_errno>
  8037d0:	1007883a 	mov	r3,r2
  8037d4:	00801444 	movi	r2,81
  8037d8:	18800015 	stw	r2,0(r3)
  }
  return -1;
  8037dc:	00bfffc4 	movi	r2,-1
}
  8037e0:	e037883a 	mov	sp,fp
  8037e4:	dfc00117 	ldw	ra,4(sp)
  8037e8:	df000017 	ldw	fp,0(sp)
  8037ec:	dec00204 	addi	sp,sp,8
  8037f0:	f800283a 	ret

008037f4 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  8037f4:	defffc04 	addi	sp,sp,-16
  8037f8:	dfc00315 	stw	ra,12(sp)
  8037fc:	df000215 	stw	fp,8(sp)
  803800:	dc000115 	stw	r16,4(sp)
  803804:	df000204 	addi	fp,sp,8
  803808:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
  80380c:	e0bffe17 	ldw	r2,-8(fp)
  803810:	108000d0 	cmplti	r2,r2,3
  803814:	1000111e 	bne	r2,zero,80385c <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
  803818:	04002034 	movhi	r16,128
  80381c:	841bbc04 	addi	r16,r16,28400
  803820:	e0bffe17 	ldw	r2,-8(fp)
  803824:	01400304 	movi	r5,12
  803828:	1009883a 	mov	r4,r2
  80382c:	08030a80 	call	8030a8 <__mulsi3>
  803830:	8085883a 	add	r2,r16,r2
  803834:	10800204 	addi	r2,r2,8
  803838:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
  80383c:	04002034 	movhi	r16,128
  803840:	841bbc04 	addi	r16,r16,28400
  803844:	e0bffe17 	ldw	r2,-8(fp)
  803848:	01400304 	movi	r5,12
  80384c:	1009883a 	mov	r4,r2
  803850:	08030a80 	call	8030a8 <__mulsi3>
  803854:	8085883a 	add	r2,r16,r2
  803858:	10000015 	stw	zero,0(r2)
  }
}
  80385c:	0001883a 	nop
  803860:	e6ffff04 	addi	sp,fp,-4
  803864:	dfc00217 	ldw	ra,8(sp)
  803868:	df000117 	ldw	fp,4(sp)
  80386c:	dc000017 	ldw	r16,0(sp)
  803870:	dec00304 	addi	sp,sp,12
  803874:	f800283a 	ret

00803878 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
  803878:	defff904 	addi	sp,sp,-28
  80387c:	df000615 	stw	fp,24(sp)
  803880:	df000604 	addi	fp,sp,24
  803884:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803888:	0005303a 	rdctl	r2,status
  80388c:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803890:	e0fffe17 	ldw	r3,-8(fp)
  803894:	00bfff84 	movi	r2,-2
  803898:	1884703a 	and	r2,r3,r2
  80389c:	1001703a 	wrctl	status,r2
  
  return context;
  8038a0:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
  8038a4:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
  8038a8:	d0a00a17 	ldw	r2,-32728(gp)
  8038ac:	10c000c4 	addi	r3,r2,3
  8038b0:	00bfff04 	movi	r2,-4
  8038b4:	1884703a 	and	r2,r3,r2
  8038b8:	d0a00a15 	stw	r2,-32728(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
  8038bc:	d0e00a17 	ldw	r3,-32728(gp)
  8038c0:	e0bfff17 	ldw	r2,-4(fp)
  8038c4:	1887883a 	add	r3,r3,r2
  8038c8:	00804034 	movhi	r2,256
  8038cc:	10800004 	addi	r2,r2,0
  8038d0:	10c0062e 	bgeu	r2,r3,8038ec <sbrk+0x74>
  8038d4:	e0bffb17 	ldw	r2,-20(fp)
  8038d8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8038dc:	e0bffa17 	ldw	r2,-24(fp)
  8038e0:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  8038e4:	00bfffc4 	movi	r2,-1
  8038e8:	00000b06 	br	803918 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
  8038ec:	d0a00a17 	ldw	r2,-32728(gp)
  8038f0:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
  8038f4:	d0e00a17 	ldw	r3,-32728(gp)
  8038f8:	e0bfff17 	ldw	r2,-4(fp)
  8038fc:	1885883a 	add	r2,r3,r2
  803900:	d0a00a15 	stw	r2,-32728(gp)
  803904:	e0bffb17 	ldw	r2,-20(fp)
  803908:	e0bffc15 	stw	r2,-16(fp)
  80390c:	e0bffc17 	ldw	r2,-16(fp)
  803910:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
  803914:	e0bffd17 	ldw	r2,-12(fp)
} 
  803918:	e037883a 	mov	sp,fp
  80391c:	df000017 	ldw	fp,0(sp)
  803920:	dec00104 	addi	sp,sp,4
  803924:	f800283a 	ret

00803928 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803928:	defffe04 	addi	sp,sp,-8
  80392c:	dfc00115 	stw	ra,4(sp)
  803930:	df000015 	stw	fp,0(sp)
  803934:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  803938:	d0a00917 	ldw	r2,-32732(gp)
  80393c:	10000326 	beq	r2,zero,80394c <alt_get_errno+0x24>
  803940:	d0a00917 	ldw	r2,-32732(gp)
  803944:	103ee83a 	callr	r2
  803948:	00000106 	br	803950 <alt_get_errno+0x28>
  80394c:	d0a6eb04 	addi	r2,gp,-25684
}
  803950:	e037883a 	mov	sp,fp
  803954:	dfc00117 	ldw	ra,4(sp)
  803958:	df000017 	ldw	fp,0(sp)
  80395c:	dec00204 	addi	sp,sp,8
  803960:	f800283a 	ret

00803964 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
  803964:	defff904 	addi	sp,sp,-28
  803968:	dfc00615 	stw	ra,24(sp)
  80396c:	df000515 	stw	fp,20(sp)
  803970:	df000504 	addi	fp,sp,20
  803974:	e13ffd15 	stw	r4,-12(fp)
  803978:	e17ffe15 	stw	r5,-8(fp)
  80397c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  803980:	e0bffd17 	ldw	r2,-12(fp)
  803984:	10000816 	blt	r2,zero,8039a8 <write+0x44>
  803988:	01400304 	movi	r5,12
  80398c:	e13ffd17 	ldw	r4,-12(fp)
  803990:	08030a80 	call	8030a8 <__mulsi3>
  803994:	1007883a 	mov	r3,r2
  803998:	00802034 	movhi	r2,128
  80399c:	109bbc04 	addi	r2,r2,28400
  8039a0:	1885883a 	add	r2,r3,r2
  8039a4:	00000106 	br	8039ac <write+0x48>
  8039a8:	0005883a 	mov	r2,zero
  8039ac:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
  8039b0:	e0bffb17 	ldw	r2,-20(fp)
  8039b4:	10002126 	beq	r2,zero,803a3c <write+0xd8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
  8039b8:	e0bffb17 	ldw	r2,-20(fp)
  8039bc:	10800217 	ldw	r2,8(r2)
  8039c0:	108000cc 	andi	r2,r2,3
  8039c4:	10001826 	beq	r2,zero,803a28 <write+0xc4>
  8039c8:	e0bffb17 	ldw	r2,-20(fp)
  8039cc:	10800017 	ldw	r2,0(r2)
  8039d0:	10800617 	ldw	r2,24(r2)
  8039d4:	10001426 	beq	r2,zero,803a28 <write+0xc4>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
  8039d8:	e0bffb17 	ldw	r2,-20(fp)
  8039dc:	10800017 	ldw	r2,0(r2)
  8039e0:	10800617 	ldw	r2,24(r2)
  8039e4:	e0ffff17 	ldw	r3,-4(fp)
  8039e8:	180d883a 	mov	r6,r3
  8039ec:	e17ffe17 	ldw	r5,-8(fp)
  8039f0:	e13ffb17 	ldw	r4,-20(fp)
  8039f4:	103ee83a 	callr	r2
  8039f8:	e0bffc15 	stw	r2,-16(fp)
  8039fc:	e0bffc17 	ldw	r2,-16(fp)
  803a00:	1000070e 	bge	r2,zero,803a20 <write+0xbc>
      {
        ALT_ERRNO = -rval;
  803a04:	08039280 	call	803928 <alt_get_errno>
  803a08:	1007883a 	mov	r3,r2
  803a0c:	e0bffc17 	ldw	r2,-16(fp)
  803a10:	0085c83a 	sub	r2,zero,r2
  803a14:	18800015 	stw	r2,0(r3)
        return -1;
  803a18:	00bfffc4 	movi	r2,-1
  803a1c:	00000c06 	br	803a50 <write+0xec>
      }
      return rval;
  803a20:	e0bffc17 	ldw	r2,-16(fp)
  803a24:	00000a06 	br	803a50 <write+0xec>
    }
    else
    {
      ALT_ERRNO = EACCES;
  803a28:	08039280 	call	803928 <alt_get_errno>
  803a2c:	1007883a 	mov	r3,r2
  803a30:	00800344 	movi	r2,13
  803a34:	18800015 	stw	r2,0(r3)
  803a38:	00000406 	br	803a4c <write+0xe8>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
  803a3c:	08039280 	call	803928 <alt_get_errno>
  803a40:	1007883a 	mov	r3,r2
  803a44:	00801444 	movi	r2,81
  803a48:	18800015 	stw	r2,0(r3)
  }
  return -1;
  803a4c:	00bfffc4 	movi	r2,-1
}
  803a50:	e037883a 	mov	sp,fp
  803a54:	dfc00117 	ldw	ra,4(sp)
  803a58:	df000017 	ldw	fp,0(sp)
  803a5c:	dec00204 	addi	sp,sp,8
  803a60:	f800283a 	ret

00803a64 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  803a64:	defffd04 	addi	sp,sp,-12
  803a68:	dfc00215 	stw	ra,8(sp)
  803a6c:	df000115 	stw	fp,4(sp)
  803a70:	df000104 	addi	fp,sp,4
  803a74:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
  803a78:	d1600604 	addi	r5,gp,-32744
  803a7c:	e13fff17 	ldw	r4,-4(fp)
  803a80:	08054280 	call	805428 <alt_dev_llist_insert>
}
  803a84:	e037883a 	mov	sp,fp
  803a88:	dfc00117 	ldw	ra,4(sp)
  803a8c:	df000017 	ldw	fp,0(sp)
  803a90:	dec00204 	addi	sp,sp,8
  803a94:	f800283a 	ret

00803a98 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
  803a98:	defffd04 	addi	sp,sp,-12
  803a9c:	dfc00215 	stw	ra,8(sp)
  803aa0:	df000115 	stw	fp,4(sp)
  803aa4:	df000104 	addi	fp,sp,4
  803aa8:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( CPU, cpu);
  803aac:	0805f980 	call	805f98 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
  803ab0:	00800044 	movi	r2,1
  803ab4:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
  803ab8:	0001883a 	nop
  803abc:	e037883a 	mov	sp,fp
  803ac0:	dfc00117 	ldw	ra,4(sp)
  803ac4:	df000017 	ldw	fp,0(sp)
  803ac8:	dec00204 	addi	sp,sp,8
  803acc:	f800283a 	ret

00803ad0 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
  803ad0:	defffd04 	addi	sp,sp,-12
  803ad4:	dfc00215 	stw	ra,8(sp)
  803ad8:	df000115 	stw	fp,4(sp)
  803adc:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( SYS_CLK_TIMER, sys_clk_timer);
  803ae0:	01c0fa04 	movi	r7,1000
  803ae4:	01800044 	movi	r6,1
  803ae8:	000b883a 	mov	r5,zero
  803aec:	01004034 	movhi	r4,256
  803af0:	21040804 	addi	r4,r4,4128
  803af4:	08051fc0 	call	8051fc <alt_avalon_timer_sc_init>
    ALTERA_AVALON_DMA_INIT ( DMA_0, dma_0);
  803af8:	d8000015 	stw	zero,0(sp)
  803afc:	000f883a 	mov	r7,zero
  803b00:	01804034 	movhi	r6,256
  803b04:	31840004 	addi	r6,r6,4096
  803b08:	01402034 	movhi	r5,128
  803b0c:	295c4c04 	addi	r5,r5,28976
  803b10:	01002034 	movhi	r4,128
  803b14:	211c4504 	addi	r4,r4,28948
  803b18:	08046680 	call	804668 <alt_avalon_dma_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
  803b1c:	01800404 	movi	r6,16
  803b20:	000b883a 	mov	r5,zero
  803b24:	01002034 	movhi	r4,128
  803b28:	211c5d04 	addi	r4,r4,29044
  803b2c:	08048800 	call	804880 <altera_avalon_jtag_uart_init>
  803b30:	01002034 	movhi	r4,128
  803b34:	211c5304 	addi	r4,r4,29004
  803b38:	0803a640 	call	803a64 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
  803b3c:	0001883a 	nop
}
  803b40:	0001883a 	nop
  803b44:	e037883a 	mov	sp,fp
  803b48:	dfc00117 	ldw	ra,4(sp)
  803b4c:	df000017 	ldw	fp,0(sp)
  803b50:	dec00204 	addi	sp,sp,8
  803b54:	f800283a 	ret

00803b58 <alt_dma_txchan_reg>:
/*
 * Register a DMA transmit channel with the system.
 */

static ALT_INLINE int alt_dma_txchan_reg (alt_dma_txchan_dev* dev)
{
  803b58:	defffd04 	addi	sp,sp,-12
  803b5c:	dfc00215 	stw	ra,8(sp)
  803b60:	df000115 	stw	fp,4(sp)
  803b64:	df000104 	addi	fp,sp,4
  803b68:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dma_txchan_list;

  return alt_dev_llist_insert((alt_dev_llist*) dev, &alt_dma_txchan_list);
  803b6c:	d1600d04 	addi	r5,gp,-32716
  803b70:	e13fff17 	ldw	r4,-4(fp)
  803b74:	08054280 	call	805428 <alt_dev_llist_insert>
}
  803b78:	e037883a 	mov	sp,fp
  803b7c:	dfc00117 	ldw	ra,4(sp)
  803b80:	df000017 	ldw	fp,0(sp)
  803b84:	dec00204 	addi	sp,sp,8
  803b88:	f800283a 	ret

00803b8c <alt_dma_rxchan_reg>:
/*
 * Register a DMA receive channel with the system.
 */

static ALT_INLINE int alt_dma_rxchan_reg (alt_dma_rxchan_dev* dev)
{
  803b8c:	defffd04 	addi	sp,sp,-12
  803b90:	dfc00215 	stw	ra,8(sp)
  803b94:	df000115 	stw	fp,4(sp)
  803b98:	df000104 	addi	fp,sp,4
  803b9c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dma_rxchan_list;

  return alt_dev_llist_insert((alt_dev_llist*) dev, &alt_dma_rxchan_list);
  803ba0:	d1600b04 	addi	r5,gp,-32724
  803ba4:	e13fff17 	ldw	r4,-4(fp)
  803ba8:	08054280 	call	805428 <alt_dev_llist_insert>
}
  803bac:	e037883a 	mov	sp,fp
  803bb0:	dfc00117 	ldw	ra,4(sp)
  803bb4:	df000017 	ldw	fp,0(sp)
  803bb8:	dec00204 	addi	sp,sp,8
  803bbc:	f800283a 	ret

00803bc0 <alt_avalon_dma_launch_bidir>:
 * both the receive and transmit channels are using incrementing addresses,
 * i.e. both channels are accesing memory rather than devices.
 */

void alt_avalon_dma_launch_bidir (alt_avalon_dma_priv* priv)
{
  803bc0:	defffc04 	addi	sp,sp,-16
  803bc4:	df000315 	stw	fp,12(sp)
  803bc8:	df000304 	addi	fp,sp,12
  803bcc:	e13fff15 	stw	r4,-4(fp)
  alt_avalon_dma_txslot* tx_slot;
  alt_avalon_dma_rxslot* rx_slot;

  if ((priv->tx_start != priv->tx_end) && (priv->rx_start != priv->rx_end))
  803bd0:	e0bfff17 	ldw	r2,-4(fp)
  803bd4:	10c00117 	ldw	r3,4(r2)
  803bd8:	e0bfff17 	ldw	r2,-4(fp)
  803bdc:	10800217 	ldw	r2,8(r2)
  803be0:	18802e26 	beq	r3,r2,803c9c <alt_avalon_dma_launch_bidir+0xdc>
  803be4:	e0bfff17 	ldw	r2,-4(fp)
  803be8:	10c00317 	ldw	r3,12(r2)
  803bec:	e0bfff17 	ldw	r2,-4(fp)
  803bf0:	10800417 	ldw	r2,16(r2)
  803bf4:	18802926 	beq	r3,r2,803c9c <alt_avalon_dma_launch_bidir+0xdc>
  {
    priv->active = 1;
  803bf8:	e0bfff17 	ldw	r2,-4(fp)
  803bfc:	00c00044 	movi	r3,1
  803c00:	10c00815 	stw	r3,32(r2)

    tx_slot = &priv->tx_buf[priv->tx_start];
  803c04:	e0bfff17 	ldw	r2,-4(fp)
  803c08:	10800117 	ldw	r2,4(r2)
  803c0c:	1004913a 	slli	r2,r2,4
  803c10:	10800904 	addi	r2,r2,36
  803c14:	e0ffff17 	ldw	r3,-4(fp)
  803c18:	1885883a 	add	r2,r3,r2
  803c1c:	e0bffd15 	stw	r2,-12(fp)
    rx_slot = &priv->rx_buf[priv->rx_start];
  803c20:	e0bfff17 	ldw	r2,-4(fp)
  803c24:	10800317 	ldw	r2,12(r2)
  803c28:	1004913a 	slli	r2,r2,4
  803c2c:	10801904 	addi	r2,r2,100
  803c30:	e0ffff17 	ldw	r3,-4(fp)
  803c34:	1885883a 	add	r2,r3,r2
  803c38:	e0bffe15 	stw	r2,-8(fp)

    IOWR_ALTERA_AVALON_DMA_RADDRESS (priv->base, (alt_u32) tx_slot->from);
  803c3c:	e0bfff17 	ldw	r2,-4(fp)
  803c40:	10800017 	ldw	r2,0(r2)
  803c44:	10800104 	addi	r2,r2,4
  803c48:	e0fffd17 	ldw	r3,-12(fp)
  803c4c:	18c00017 	ldw	r3,0(r3)
  803c50:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_AVALON_DMA_WADDRESS (priv->base, (alt_u32) rx_slot->data);
  803c54:	e0bfff17 	ldw	r2,-4(fp)
  803c58:	10800017 	ldw	r2,0(r2)
  803c5c:	10800204 	addi	r2,r2,8
  803c60:	e0fffe17 	ldw	r3,-8(fp)
  803c64:	18c00017 	ldw	r3,0(r3)
  803c68:	10c00035 	stwio	r3,0(r2)

    IOWR_ALTERA_AVALON_DMA_LENGTH (priv->base,
  803c6c:	e0bfff17 	ldw	r2,-4(fp)
  803c70:	10800017 	ldw	r2,0(r2)
  803c74:	11000304 	addi	r4,r2,12
  803c78:	e0bffd17 	ldw	r2,-12(fp)
  803c7c:	11400117 	ldw	r5,4(r2)
  803c80:	e0bffe17 	ldw	r2,-8(fp)
  803c84:	10c00117 	ldw	r3,4(r2)
  803c88:	2805883a 	mov	r2,r5
  803c8c:	1880012e 	bgeu	r3,r2,803c94 <alt_avalon_dma_launch_bidir+0xd4>
  803c90:	1805883a 	mov	r2,r3
  803c94:	20800035 	stwio	r2,0(r4)
  803c98:	00000206 	br	803ca4 <alt_avalon_dma_launch_bidir+0xe4>
       (tx_slot->len > rx_slot->len) ? rx_slot->len : tx_slot->len);
  }
  else
  {
    priv->active = 0;
  803c9c:	e0bfff17 	ldw	r2,-4(fp)
  803ca0:	10000815 	stw	zero,32(r2)
  }
}
  803ca4:	0001883a 	nop
  803ca8:	e037883a 	mov	sp,fp
  803cac:	df000017 	ldw	fp,0(sp)
  803cb0:	dec00104 	addi	sp,sp,4
  803cb4:	f800283a 	ret

00803cb8 <alt_avalon_dma_launch_txonly>:
 * i.e. the receive channel is accessing a single memory location (which is
 * probably a device register).
 */

static void alt_avalon_dma_launch_txonly (alt_avalon_dma_priv* priv)
{
  803cb8:	defffd04 	addi	sp,sp,-12
  803cbc:	df000215 	stw	fp,8(sp)
  803cc0:	df000204 	addi	fp,sp,8
  803cc4:	e13fff15 	stw	r4,-4(fp)
  alt_avalon_dma_txslot* tx_slot;

  if (priv->tx_start != priv->tx_end)
  803cc8:	e0bfff17 	ldw	r2,-4(fp)
  803ccc:	10c00117 	ldw	r3,4(r2)
  803cd0:	e0bfff17 	ldw	r2,-4(fp)
  803cd4:	10800217 	ldw	r2,8(r2)
  803cd8:	18801726 	beq	r3,r2,803d38 <alt_avalon_dma_launch_txonly+0x80>
  {
    priv->active = 1;
  803cdc:	e0bfff17 	ldw	r2,-4(fp)
  803ce0:	00c00044 	movi	r3,1
  803ce4:	10c00815 	stw	r3,32(r2)
    tx_slot      = &priv->tx_buf[priv->tx_start];
  803ce8:	e0bfff17 	ldw	r2,-4(fp)
  803cec:	10800117 	ldw	r2,4(r2)
  803cf0:	1004913a 	slli	r2,r2,4
  803cf4:	10800904 	addi	r2,r2,36
  803cf8:	e0ffff17 	ldw	r3,-4(fp)
  803cfc:	1885883a 	add	r2,r3,r2
  803d00:	e0bffe15 	stw	r2,-8(fp)

    IOWR_ALTERA_AVALON_DMA_RADDRESS (priv->base, (alt_u32) tx_slot->from);
  803d04:	e0bfff17 	ldw	r2,-4(fp)
  803d08:	10800017 	ldw	r2,0(r2)
  803d0c:	10800104 	addi	r2,r2,4
  803d10:	e0fffe17 	ldw	r3,-8(fp)
  803d14:	18c00017 	ldw	r3,0(r3)
  803d18:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_AVALON_DMA_LENGTH (priv->base, tx_slot->len);
  803d1c:	e0bfff17 	ldw	r2,-4(fp)
  803d20:	10800017 	ldw	r2,0(r2)
  803d24:	10800304 	addi	r2,r2,12
  803d28:	e0fffe17 	ldw	r3,-8(fp)
  803d2c:	18c00117 	ldw	r3,4(r3)
  803d30:	10c00035 	stwio	r3,0(r2)
  }
  else
  {
    priv->active = 0;
  }
}
  803d34:	00000206 	br	803d40 <alt_avalon_dma_launch_txonly+0x88>
    IOWR_ALTERA_AVALON_DMA_RADDRESS (priv->base, (alt_u32) tx_slot->from);
    IOWR_ALTERA_AVALON_DMA_LENGTH (priv->base, tx_slot->len);
  }
  else
  {
    priv->active = 0;
  803d38:	e0bfff17 	ldw	r2,-4(fp)
  803d3c:	10000815 	stw	zero,32(r2)
  }
}
  803d40:	0001883a 	nop
  803d44:	e037883a 	mov	sp,fp
  803d48:	df000017 	ldw	fp,0(sp)
  803d4c:	dec00104 	addi	sp,sp,4
  803d50:	f800283a 	ret

00803d54 <alt_avalon_dma_launch_rxonly>:
 * i.e. the transmit channel is accessing a single memory location (which is
 * probably a device register).
 */

static void alt_avalon_dma_launch_rxonly (alt_avalon_dma_priv* priv)
{
  803d54:	defffd04 	addi	sp,sp,-12
  803d58:	df000215 	stw	fp,8(sp)
  803d5c:	df000204 	addi	fp,sp,8
  803d60:	e13fff15 	stw	r4,-4(fp)
  alt_avalon_dma_rxslot* rx_slot;

  if (priv->rx_start != priv->rx_end)
  803d64:	e0bfff17 	ldw	r2,-4(fp)
  803d68:	10c00317 	ldw	r3,12(r2)
  803d6c:	e0bfff17 	ldw	r2,-4(fp)
  803d70:	10800417 	ldw	r2,16(r2)
  803d74:	18801726 	beq	r3,r2,803dd4 <alt_avalon_dma_launch_rxonly+0x80>
  {
    priv->active = 1;
  803d78:	e0bfff17 	ldw	r2,-4(fp)
  803d7c:	00c00044 	movi	r3,1
  803d80:	10c00815 	stw	r3,32(r2)
    rx_slot      = &priv->rx_buf[priv->rx_start];
  803d84:	e0bfff17 	ldw	r2,-4(fp)
  803d88:	10800317 	ldw	r2,12(r2)
  803d8c:	1004913a 	slli	r2,r2,4
  803d90:	10801904 	addi	r2,r2,100
  803d94:	e0ffff17 	ldw	r3,-4(fp)
  803d98:	1885883a 	add	r2,r3,r2
  803d9c:	e0bffe15 	stw	r2,-8(fp)

    IOWR_ALTERA_AVALON_DMA_WADDRESS (priv->base, (alt_u32) rx_slot->data);
  803da0:	e0bfff17 	ldw	r2,-4(fp)
  803da4:	10800017 	ldw	r2,0(r2)
  803da8:	10800204 	addi	r2,r2,8
  803dac:	e0fffe17 	ldw	r3,-8(fp)
  803db0:	18c00017 	ldw	r3,0(r3)
  803db4:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_AVALON_DMA_LENGTH (priv->base, rx_slot->len);
  803db8:	e0bfff17 	ldw	r2,-4(fp)
  803dbc:	10800017 	ldw	r2,0(r2)
  803dc0:	10800304 	addi	r2,r2,12
  803dc4:	e0fffe17 	ldw	r3,-8(fp)
  803dc8:	18c00117 	ldw	r3,4(r3)
  803dcc:	10c00035 	stwio	r3,0(r2)
  }
  else
  {
    priv->active = 0;
  }
}
  803dd0:	00000206 	br	803ddc <alt_avalon_dma_launch_rxonly+0x88>
    IOWR_ALTERA_AVALON_DMA_WADDRESS (priv->base, (alt_u32) rx_slot->data);
    IOWR_ALTERA_AVALON_DMA_LENGTH (priv->base, rx_slot->len);
  }
  else
  {
    priv->active = 0;
  803dd4:	e0bfff17 	ldw	r2,-4(fp)
  803dd8:	10000815 	stw	zero,32(r2)
  }
}
  803ddc:	0001883a 	nop
  803de0:	e037883a 	mov	sp,fp
  803de4:	df000017 	ldw	fp,0(sp)
  803de8:	dec00104 	addi	sp,sp,4
  803dec:	f800283a 	ret

00803df0 <alt_avalon_dma_ioctl>:
 * device instance. See alt_dma_dev.h for the meaning of the supported
 * ioctl requests.
 */

static int alt_avalon_dma_ioctl (alt_avalon_dma_priv* priv, int req, void* arg)
{
  803df0:	defffa04 	addi	sp,sp,-24
  803df4:	df000515 	stw	fp,20(sp)
  803df8:	df000504 	addi	fp,sp,20
  803dfc:	e13ffd15 	stw	r4,-12(fp)
  803e00:	e17ffe15 	stw	r5,-8(fp)
  803e04:	e1bfff15 	stw	r6,-4(fp)
  int     status = 0;
  803e08:	e03ffb15 	stw	zero,-20(fp)
   * since it cannot catch concurrent calls to alt_alavalon_dma_prepare()
   * or alt_avalon_dma_send(), but it should at least catch the most
   * common class of problems.
   */

  if ((priv->tx_start != priv->tx_end) ||
  803e0c:	e0bffd17 	ldw	r2,-12(fp)
  803e10:	10c00117 	ldw	r3,4(r2)
  803e14:	e0bffd17 	ldw	r2,-12(fp)
  803e18:	10800217 	ldw	r2,8(r2)
  803e1c:	18800a1e 	bne	r3,r2,803e48 <alt_avalon_dma_ioctl+0x58>
      (priv->rx_start != priv->rx_end) ||
  803e20:	e0bffd17 	ldw	r2,-12(fp)
  803e24:	10c00317 	ldw	r3,12(r2)
  803e28:	e0bffd17 	ldw	r2,-12(fp)
  803e2c:	10800417 	ldw	r2,16(r2)
   * since it cannot catch concurrent calls to alt_alavalon_dma_prepare()
   * or alt_avalon_dma_send(), but it should at least catch the most
   * common class of problems.
   */

  if ((priv->tx_start != priv->tx_end) ||
  803e30:	1880051e 	bne	r3,r2,803e48 <alt_avalon_dma_ioctl+0x58>
      (priv->rx_start != priv->rx_end) ||
      IORD_ALTERA_AVALON_DMA_LENGTH (priv->base))
  803e34:	e0bffd17 	ldw	r2,-12(fp)
  803e38:	10800017 	ldw	r2,0(r2)
  803e3c:	10800304 	addi	r2,r2,12
  803e40:	10800037 	ldwio	r2,0(r2)
   * or alt_avalon_dma_send(), but it should at least catch the most
   * common class of problems.
   */

  if ((priv->tx_start != priv->tx_end) ||
      (priv->rx_start != priv->rx_end) ||
  803e44:	10000226 	beq	r2,zero,803e50 <alt_avalon_dma_ioctl+0x60>
      IORD_ALTERA_AVALON_DMA_LENGTH (priv->base))
  {
    return -EIO;
  803e48:	00bffec4 	movi	r2,-5
  803e4c:	0000b506 	br	804124 <alt_avalon_dma_ioctl+0x334>
  }

  /* Now process the ioctl. */

  switch (req)
  803e50:	e0bffe17 	ldw	r2,-8(fp)
  803e54:	108002a8 	cmpgeui	r2,r2,10
  803e58:	1000781e 	bne	r2,zero,80403c <alt_avalon_dma_ioctl+0x24c>
  803e5c:	e0bffe17 	ldw	r2,-8(fp)
  803e60:	100690ba 	slli	r3,r2,2
  803e64:	00802034 	movhi	r2,128
  803e68:	108f9e04 	addi	r2,r2,15992
  803e6c:	1885883a 	add	r2,r3,r2
  803e70:	10800017 	ldw	r2,0(r2)
  803e74:	1000683a 	jmp	r2
  803e78:	0080403c 	xorhi	r2,zero,256
  803e7c:	00803ea0 	cmpeqi	r2,zero,250
  803e80:	00803ef8 	rdprs	r2,zero,251
  803e84:	00803f24 	muli	r2,zero,252
  803e88:	00803f7c 	xorhi	r2,zero,253
  803e8c:	00803fa8 	cmpgeui	r2,zero,254
  803e90:	00803fc4 	movi	r2,255
  803e94:	00803fe4 	muli	r2,zero,255
  803e98:	00804004 	movi	r2,256
  803e9c:	00804024 	muli	r2,zero,256
  {
  case ALT_DMA_TX_STREAM_ON:
    if (!(priv->flags & ALT_AVALON_DMA_RX_STREAM))
  803ea0:	e0bffd17 	ldw	r2,-12(fp)
  803ea4:	10800517 	ldw	r2,20(r2)
  803ea8:	1080100c 	andi	r2,r2,64
  803eac:	10000f1e 	bne	r2,zero,803eec <alt_avalon_dma_ioctl+0xfc>
    {
      IOWR_ALTERA_AVALON_DMA_RADDRESS (priv->base, (alt_u32) arg);
  803eb0:	e0bffd17 	ldw	r2,-12(fp)
  803eb4:	10800017 	ldw	r2,0(r2)
  803eb8:	10800104 	addi	r2,r2,4
  803ebc:	e0ffff17 	ldw	r3,-4(fp)
  803ec0:	10c00035 	stwio	r3,0(r2)
      priv->flags |= ALT_AVALON_DMA_TX_STREAM;
  803ec4:	e0bffd17 	ldw	r2,-12(fp)
  803ec8:	10800517 	ldw	r2,20(r2)
  803ecc:	10c00814 	ori	r3,r2,32
  803ed0:	e0bffd17 	ldw	r2,-12(fp)
  803ed4:	10c00515 	stw	r3,20(r2)
      priv->launch = alt_avalon_dma_launch_rxonly;
  803ed8:	e0fffd17 	ldw	r3,-12(fp)
  803edc:	00802034 	movhi	r2,128
  803ee0:	108f5504 	addi	r2,r2,15700
  803ee4:	18800715 	stw	r2,28(r3)
    }
    else
    {
      status = -EIO;
    }
    break;
  803ee8:	00005606 	br	804044 <alt_avalon_dma_ioctl+0x254>
      priv->flags |= ALT_AVALON_DMA_TX_STREAM;
      priv->launch = alt_avalon_dma_launch_rxonly;
    }
    else
    {
      status = -EIO;
  803eec:	00bffec4 	movi	r2,-5
  803ef0:	e0bffb15 	stw	r2,-20(fp)
    }
    break;
  803ef4:	00005306 	br	804044 <alt_avalon_dma_ioctl+0x254>
  case ALT_DMA_TX_STREAM_OFF:
    priv->flags &= ~ALT_AVALON_DMA_TX_STREAM;
  803ef8:	e0bffd17 	ldw	r2,-12(fp)
  803efc:	10c00517 	ldw	r3,20(r2)
  803f00:	00bff7c4 	movi	r2,-33
  803f04:	1886703a 	and	r3,r3,r2
  803f08:	e0bffd17 	ldw	r2,-12(fp)
  803f0c:	10c00515 	stw	r3,20(r2)
    priv->launch = alt_avalon_dma_launch_bidir;
  803f10:	e0fffd17 	ldw	r3,-12(fp)
  803f14:	00802034 	movhi	r2,128
  803f18:	108ef004 	addi	r2,r2,15296
  803f1c:	18800715 	stw	r2,28(r3)
    break;
  803f20:	00004806 	br	804044 <alt_avalon_dma_ioctl+0x254>
  case ALT_DMA_RX_STREAM_ON:
    if (!(priv->flags & ALT_AVALON_DMA_TX_STREAM))
  803f24:	e0bffd17 	ldw	r2,-12(fp)
  803f28:	10800517 	ldw	r2,20(r2)
  803f2c:	1080080c 	andi	r2,r2,32
  803f30:	10000f1e 	bne	r2,zero,803f70 <alt_avalon_dma_ioctl+0x180>
    {
      IOWR_ALTERA_AVALON_DMA_WADDRESS (priv->base, (alt_u32) arg);
  803f34:	e0bffd17 	ldw	r2,-12(fp)
  803f38:	10800017 	ldw	r2,0(r2)
  803f3c:	10800204 	addi	r2,r2,8
  803f40:	e0ffff17 	ldw	r3,-4(fp)
  803f44:	10c00035 	stwio	r3,0(r2)
      priv->flags |= ALT_AVALON_DMA_RX_STREAM;
  803f48:	e0bffd17 	ldw	r2,-12(fp)
  803f4c:	10800517 	ldw	r2,20(r2)
  803f50:	10c01014 	ori	r3,r2,64
  803f54:	e0bffd17 	ldw	r2,-12(fp)
  803f58:	10c00515 	stw	r3,20(r2)
      priv->launch = alt_avalon_dma_launch_txonly;
  803f5c:	e0fffd17 	ldw	r3,-12(fp)
  803f60:	00802034 	movhi	r2,128
  803f64:	108f2e04 	addi	r2,r2,15544
  803f68:	18800715 	stw	r2,28(r3)
    }
    else
    {
      status = -EIO;
    }
    break;
  803f6c:	00003506 	br	804044 <alt_avalon_dma_ioctl+0x254>
      priv->flags |= ALT_AVALON_DMA_RX_STREAM;
      priv->launch = alt_avalon_dma_launch_txonly;
    }
    else
    {
      status = -EIO;
  803f70:	00bffec4 	movi	r2,-5
  803f74:	e0bffb15 	stw	r2,-20(fp)
    }
    break;
  803f78:	00003206 	br	804044 <alt_avalon_dma_ioctl+0x254>
  case ALT_DMA_RX_STREAM_OFF:
    priv->flags &= ~ALT_AVALON_DMA_RX_STREAM;
  803f7c:	e0bffd17 	ldw	r2,-12(fp)
  803f80:	10c00517 	ldw	r3,20(r2)
  803f84:	00bfefc4 	movi	r2,-65
  803f88:	1886703a 	and	r3,r3,r2
  803f8c:	e0bffd17 	ldw	r2,-12(fp)
  803f90:	10c00515 	stw	r3,20(r2)
    priv->launch = alt_avalon_dma_launch_bidir;
  803f94:	e0fffd17 	ldw	r3,-12(fp)
  803f98:	00802034 	movhi	r2,128
  803f9c:	108ef004 	addi	r2,r2,15296
  803fa0:	18800715 	stw	r2,28(r3)
    break;
  803fa4:	00002706 	br	804044 <alt_avalon_dma_ioctl+0x254>
  case ALT_DMA_SET_MODE_8:
    priv->flags = (priv->flags & ~ALT_AVALON_DMA_MODE_MSK) |
  803fa8:	e0bffd17 	ldw	r2,-12(fp)
  803fac:	10c00517 	ldw	r3,20(r2)
  803fb0:	00bffc04 	movi	r2,-16
  803fb4:	1886703a 	and	r3,r3,r2
  803fb8:	e0bffd17 	ldw	r2,-12(fp)
  803fbc:	10c00515 	stw	r3,20(r2)
      ALT_AVALON_DMA_MODE_8;
    break;
  803fc0:	00002006 	br	804044 <alt_avalon_dma_ioctl+0x254>
  case ALT_DMA_SET_MODE_16:
    priv->flags = (priv->flags & ~ALT_AVALON_DMA_MODE_MSK) |
  803fc4:	e0bffd17 	ldw	r2,-12(fp)
  803fc8:	10c00517 	ldw	r3,20(r2)
  803fcc:	00bffc04 	movi	r2,-16
  803fd0:	1884703a 	and	r2,r3,r2
  803fd4:	10c00054 	ori	r3,r2,1
  803fd8:	e0bffd17 	ldw	r2,-12(fp)
  803fdc:	10c00515 	stw	r3,20(r2)
      ALT_AVALON_DMA_MODE_16;
    break;
  803fe0:	00001806 	br	804044 <alt_avalon_dma_ioctl+0x254>
  case ALT_DMA_SET_MODE_32:
    priv->flags = (priv->flags & ~ALT_AVALON_DMA_MODE_MSK) |
  803fe4:	e0bffd17 	ldw	r2,-12(fp)
  803fe8:	10c00517 	ldw	r3,20(r2)
  803fec:	00bffc04 	movi	r2,-16
  803ff0:	1884703a 	and	r2,r3,r2
  803ff4:	10c000d4 	ori	r3,r2,3
  803ff8:	e0bffd17 	ldw	r2,-12(fp)
  803ffc:	10c00515 	stw	r3,20(r2)
      ALT_AVALON_DMA_MODE_32;
    break;
  804000:	00001006 	br	804044 <alt_avalon_dma_ioctl+0x254>
  case ALT_DMA_SET_MODE_64:
    priv->flags = (priv->flags & ~ALT_AVALON_DMA_MODE_MSK) |
  804004:	e0bffd17 	ldw	r2,-12(fp)
  804008:	10c00517 	ldw	r3,20(r2)
  80400c:	00bffc04 	movi	r2,-16
  804010:	1884703a 	and	r2,r3,r2
  804014:	10c001d4 	ori	r3,r2,7
  804018:	e0bffd17 	ldw	r2,-12(fp)
  80401c:	10c00515 	stw	r3,20(r2)
      ALT_AVALON_DMA_MODE_64;
    break;
  804020:	00000806 	br	804044 <alt_avalon_dma_ioctl+0x254>
  case ALT_DMA_SET_MODE_128:
    priv->flags = (priv->flags & ~ALT_AVALON_DMA_MODE_MSK) |
  804024:	e0bffd17 	ldw	r2,-12(fp)
  804028:	10800517 	ldw	r2,20(r2)
  80402c:	10c003d4 	ori	r3,r2,15
  804030:	e0bffd17 	ldw	r2,-12(fp)
  804034:	10c00515 	stw	r3,20(r2)
      ALT_AVALON_DMA_MODE_128;
    break;
  804038:	00000206 	br	804044 <alt_avalon_dma_ioctl+0x254>
  default:
    status = -ENOTTY;
  80403c:	00bff9c4 	movi	r2,-25
  804040:	e0bffb15 	stw	r2,-20(fp)
  }

  if (!status)
  804044:	e0bffb17 	ldw	r2,-20(fp)
  804048:	1000351e 	bne	r2,zero,804120 <alt_avalon_dma_ioctl+0x330>
  {
     switch (priv->flags & ALT_AVALON_DMA_MODE_MSK)
  80404c:	e0bffd17 	ldw	r2,-12(fp)
  804050:	10800517 	ldw	r2,20(r2)
  804054:	108003cc 	andi	r2,r2,15
  804058:	10c00060 	cmpeqi	r3,r2,1
  80405c:	1800091e 	bne	r3,zero,804084 <alt_avalon_dma_ioctl+0x294>
  804060:	0080052e 	bgeu	zero,r2,804078 <alt_avalon_dma_ioctl+0x288>
  804064:	10c000e0 	cmpeqi	r3,r2,3
  804068:	1800091e 	bne	r3,zero,804090 <alt_avalon_dma_ioctl+0x2a0>
  80406c:	108001e0 	cmpeqi	r2,r2,7
  804070:	10000a1e 	bne	r2,zero,80409c <alt_avalon_dma_ioctl+0x2ac>
  804074:	00000c06 	br	8040a8 <alt_avalon_dma_ioctl+0x2b8>
     {
     case ALT_AVALON_DMA_MODE_8:
       mode = ALTERA_AVALON_DMA_CONTROL_BYTE_MSK;
  804078:	00800044 	movi	r2,1
  80407c:	e0bffc15 	stw	r2,-16(fp)
       break;
  804080:	00000b06 	br	8040b0 <alt_avalon_dma_ioctl+0x2c0>
     case ALT_AVALON_DMA_MODE_16:
       mode = ALTERA_AVALON_DMA_CONTROL_HW_MSK;
  804084:	00800084 	movi	r2,2
  804088:	e0bffc15 	stw	r2,-16(fp)
       break;
  80408c:	00000806 	br	8040b0 <alt_avalon_dma_ioctl+0x2c0>
     case ALT_AVALON_DMA_MODE_32:
       mode = ALTERA_AVALON_DMA_CONTROL_WORD_MSK;
  804090:	00800104 	movi	r2,4
  804094:	e0bffc15 	stw	r2,-16(fp)
       break;
  804098:	00000506 	br	8040b0 <alt_avalon_dma_ioctl+0x2c0>
     case ALT_AVALON_DMA_MODE_64:
       mode = ALTERA_AVALON_DMA_CONTROL_DWORD_MSK;
  80409c:	00810004 	movi	r2,1024
  8040a0:	e0bffc15 	stw	r2,-16(fp)
       break;
  8040a4:	00000206 	br	8040b0 <alt_avalon_dma_ioctl+0x2c0>
     default:
       mode = ALTERA_AVALON_DMA_CONTROL_QWORD_MSK;
  8040a8:	00820004 	movi	r2,2048
  8040ac:	e0bffc15 	stw	r2,-16(fp)
     }

    if (priv->flags & ALT_AVALON_DMA_TX_STREAM)
  8040b0:	e0bffd17 	ldw	r2,-12(fp)
  8040b4:	10800517 	ldw	r2,20(r2)
  8040b8:	1080080c 	andi	r2,r2,32
  8040bc:	10000726 	beq	r2,zero,8040dc <alt_avalon_dma_ioctl+0x2ec>
    {
      IOWR_ALTERA_AVALON_DMA_CONTROL (priv->base,
  8040c0:	e0bffd17 	ldw	r2,-12(fp)
  8040c4:	10800017 	ldw	r2,0(r2)
  8040c8:	10800604 	addi	r2,r2,24
  8040cc:	e0fffc17 	ldw	r3,-16(fp)
  8040d0:	18c07e14 	ori	r3,r3,504
  8040d4:	10c00035 	stwio	r3,0(r2)
  8040d8:	00001106 	br	804120 <alt_avalon_dma_ioctl+0x330>
        ALTERA_AVALON_DMA_CONTROL_REEN_MSK |
        ALTERA_AVALON_DMA_CONTROL_WEEN_MSK |
        ALTERA_AVALON_DMA_CONTROL_LEEN_MSK |
        ALTERA_AVALON_DMA_CONTROL_RCON_MSK);
    }
    else if (priv->flags & ALT_AVALON_DMA_RX_STREAM)
  8040dc:	e0bffd17 	ldw	r2,-12(fp)
  8040e0:	10800517 	ldw	r2,20(r2)
  8040e4:	1080100c 	andi	r2,r2,64
  8040e8:	10000726 	beq	r2,zero,804108 <alt_avalon_dma_ioctl+0x318>
    {
      IOWR_ALTERA_AVALON_DMA_CONTROL (priv->base,
  8040ec:	e0bffd17 	ldw	r2,-12(fp)
  8040f0:	10800017 	ldw	r2,0(r2)
  8040f4:	10800604 	addi	r2,r2,24
  8040f8:	e0fffc17 	ldw	r3,-16(fp)
  8040fc:	18c0be14 	ori	r3,r3,760
  804100:	10c00035 	stwio	r3,0(r2)
  804104:	00000606 	br	804120 <alt_avalon_dma_ioctl+0x330>
        ALTERA_AVALON_DMA_CONTROL_LEEN_MSK |
        ALTERA_AVALON_DMA_CONTROL_WCON_MSK);
    }
    else
    {
      IOWR_ALTERA_AVALON_DMA_CONTROL (priv->base,
  804108:	e0bffd17 	ldw	r2,-12(fp)
  80410c:	10800017 	ldw	r2,0(r2)
  804110:	10800604 	addi	r2,r2,24
  804114:	e0fffc17 	ldw	r3,-16(fp)
  804118:	18c03e14 	ori	r3,r3,248
  80411c:	10c00035 	stwio	r3,0(r2)
        ALTERA_AVALON_DMA_CONTROL_WEEN_MSK      |
        ALTERA_AVALON_DMA_CONTROL_LEEN_MSK);
    }
  }

  return status;
  804120:	e0bffb17 	ldw	r2,-20(fp)
}
  804124:	e037883a 	mov	sp,fp
  804128:	df000017 	ldw	fp,0(sp)
  80412c:	dec00104 	addi	sp,sp,4
  804130:	f800283a 	ret

00804134 <alt_avalon_dma_tx_ioctl>:
 */

int alt_avalon_dma_tx_ioctl (alt_dma_txchan dma,
           int req,
           void* arg)
{
  804134:	defffb04 	addi	sp,sp,-20
  804138:	dfc00415 	stw	ra,16(sp)
  80413c:	df000315 	stw	fp,12(sp)
  804140:	df000304 	addi	fp,sp,12
  804144:	e13ffd15 	stw	r4,-12(fp)
  804148:	e17ffe15 	stw	r5,-8(fp)
  80414c:	e1bfff15 	stw	r6,-4(fp)
  return alt_avalon_dma_ioctl (((alt_avalon_dma_txchan*) dma)->priv,
  804150:	e0bffd17 	ldw	r2,-12(fp)
  804154:	10800617 	ldw	r2,24(r2)
  804158:	e1bfff17 	ldw	r6,-4(fp)
  80415c:	e17ffe17 	ldw	r5,-8(fp)
  804160:	1009883a 	mov	r4,r2
  804164:	0803df00 	call	803df0 <alt_avalon_dma_ioctl>
             req,
             arg);
}
  804168:	e037883a 	mov	sp,fp
  80416c:	dfc00117 	ldw	ra,4(sp)
  804170:	df000017 	ldw	fp,0(sp)
  804174:	dec00204 	addi	sp,sp,8
  804178:	f800283a 	ret

0080417c <alt_avalon_dma_rx_ioctl>:
 */

int alt_avalon_dma_rx_ioctl (alt_dma_rxchan dma,
           int req,
           void* arg)
{
  80417c:	defffb04 	addi	sp,sp,-20
  804180:	dfc00415 	stw	ra,16(sp)
  804184:	df000315 	stw	fp,12(sp)
  804188:	df000304 	addi	fp,sp,12
  80418c:	e13ffd15 	stw	r4,-12(fp)
  804190:	e17ffe15 	stw	r5,-8(fp)
  804194:	e1bfff15 	stw	r6,-4(fp)
  return alt_avalon_dma_ioctl (((alt_avalon_dma_rxchan*) dma)->priv,
  804198:	e0bffd17 	ldw	r2,-12(fp)
  80419c:	10800617 	ldw	r2,24(r2)
  8041a0:	e1bfff17 	ldw	r6,-4(fp)
  8041a4:	e17ffe17 	ldw	r5,-8(fp)
  8041a8:	1009883a 	mov	r4,r2
  8041ac:	0803df00 	call	803df0 <alt_avalon_dma_ioctl>
             req,
             arg);
}
  8041b0:	e037883a 	mov	sp,fp
  8041b4:	dfc00117 	ldw	ra,4(sp)
  8041b8:	df000017 	ldw	fp,0(sp)
  8041bc:	dec00204 	addi	sp,sp,8
  8041c0:	f800283a 	ret

008041c4 <alt_avalon_dma_prepare>:
int alt_avalon_dma_prepare (alt_dma_rxchan   dma,
                            void*            data,
                            alt_u32          len,
                            alt_rxchan_done* done,
                            void*            handle)
{
  8041c4:	defff404 	addi	sp,sp,-48
  8041c8:	dfc00b15 	stw	ra,44(sp)
  8041cc:	df000a15 	stw	fp,40(sp)
  8041d0:	df000a04 	addi	fp,sp,40
  8041d4:	e13ffc15 	stw	r4,-16(fp)
  8041d8:	e17ffd15 	stw	r5,-12(fp)
  8041dc:	e1bffe15 	stw	r6,-8(fp)
  8041e0:	e1ffff15 	stw	r7,-4(fp)
  alt_u32                end;
  alt_u32                next;
  alt_u32                align_mask;
  alt_avalon_dma_priv*   priv;

  priv = ((alt_avalon_dma_rxchan*) dma)->priv;
  8041e4:	e0bffc17 	ldw	r2,-16(fp)
  8041e8:	10800617 	ldw	r2,24(r2)
  8041ec:	e0bff615 	stw	r2,-40(fp)
  /*
   * Ensure that the data is correctly aligned, and that it's not too
   * big for the device.
   */

  align_mask = priv->flags & ALT_AVALON_DMA_MODE_MSK;
  8041f0:	e0bff617 	ldw	r2,-40(fp)
  8041f4:	10800517 	ldw	r2,20(r2)
  8041f8:	108003cc 	andi	r2,r2,15
  8041fc:	e0bff715 	stw	r2,-36(fp)

  if ((((alt_u32) data) & align_mask) || (len & align_mask) ||
  804200:	e0fffd17 	ldw	r3,-12(fp)
  804204:	e0bff717 	ldw	r2,-36(fp)
  804208:	1884703a 	and	r2,r3,r2
  80420c:	1000081e 	bne	r2,zero,804230 <alt_avalon_dma_prepare+0x6c>
  804210:	e0fffe17 	ldw	r3,-8(fp)
  804214:	e0bff717 	ldw	r2,-36(fp)
  804218:	1884703a 	and	r2,r3,r2
  80421c:	1000041e 	bne	r2,zero,804230 <alt_avalon_dma_prepare+0x6c>
     (len > priv->max_length))
  804220:	e0bff617 	ldw	r2,-40(fp)
  804224:	10c00617 	ldw	r3,24(r2)
   * big for the device.
   */

  align_mask = priv->flags & ALT_AVALON_DMA_MODE_MSK;

  if ((((alt_u32) data) & align_mask) || (len & align_mask) ||
  804228:	e0bffe17 	ldw	r2,-8(fp)
  80422c:	1880022e 	bgeu	r3,r2,804238 <alt_avalon_dma_prepare+0x74>
     (len > priv->max_length))
  {
    return -EINVAL;
  804230:	00bffa84 	movi	r2,-22
  804234:	00002c06 	br	8042e8 <alt_avalon_dma_prepare+0x124>
  }

  start = priv->rx_start;
  804238:	e0bff617 	ldw	r2,-40(fp)
  80423c:	10800317 	ldw	r2,12(r2)
  804240:	e0bff815 	stw	r2,-32(fp)
  end   = priv->rx_end;
  804244:	e0bff617 	ldw	r2,-40(fp)
  804248:	10800417 	ldw	r2,16(r2)
  80424c:	e0bff915 	stw	r2,-28(fp)
  slot  = &priv->rx_buf[end];
  804250:	e0bff917 	ldw	r2,-28(fp)
  804254:	1004913a 	slli	r2,r2,4
  804258:	10801904 	addi	r2,r2,100
  80425c:	e0fff617 	ldw	r3,-40(fp)
  804260:	1885883a 	add	r2,r3,r2
  804264:	e0bffa15 	stw	r2,-24(fp)

  next  = (end + 1) & ALT_AVALON_DMA_NSLOTS_MSK;
  804268:	e0bff917 	ldw	r2,-28(fp)
  80426c:	10800044 	addi	r2,r2,1
  804270:	108000cc 	andi	r2,r2,3
  804274:	e0bffb15 	stw	r2,-20(fp)

  if (next == start)
  804278:	e0fffb17 	ldw	r3,-20(fp)
  80427c:	e0bff817 	ldw	r2,-32(fp)
  804280:	1880021e 	bne	r3,r2,80428c <alt_avalon_dma_prepare+0xc8>
  {
    return -ENOSPC;
  804284:	00bff904 	movi	r2,-28
  804288:	00001706 	br	8042e8 <alt_avalon_dma_prepare+0x124>
  }

  slot->data   = data;
  80428c:	e0bffa17 	ldw	r2,-24(fp)
  804290:	e0fffd17 	ldw	r3,-12(fp)
  804294:	10c00015 	stw	r3,0(r2)
  slot->len    = len;
  804298:	e0bffa17 	ldw	r2,-24(fp)
  80429c:	e0fffe17 	ldw	r3,-8(fp)
  8042a0:	10c00115 	stw	r3,4(r2)
  slot->done   = done;
  8042a4:	e0bffa17 	ldw	r2,-24(fp)
  8042a8:	e0ffff17 	ldw	r3,-4(fp)
  8042ac:	10c00215 	stw	r3,8(r2)
  slot->handle = handle;
  8042b0:	e0bffa17 	ldw	r2,-24(fp)
  8042b4:	e0c00217 	ldw	r3,8(fp)
  8042b8:	10c00315 	stw	r3,12(r2)

  priv->rx_end = next;
  8042bc:	e0bff617 	ldw	r2,-40(fp)
  8042c0:	e0fffb17 	ldw	r3,-20(fp)
  8042c4:	10c00415 	stw	r3,16(r2)

  if (!priv->active)
  8042c8:	e0bff617 	ldw	r2,-40(fp)
  8042cc:	10800817 	ldw	r2,32(r2)
  8042d0:	1000041e 	bne	r2,zero,8042e4 <alt_avalon_dma_prepare+0x120>
  {
    priv->launch (priv);
  8042d4:	e0bff617 	ldw	r2,-40(fp)
  8042d8:	10800717 	ldw	r2,28(r2)
  8042dc:	e13ff617 	ldw	r4,-40(fp)
  8042e0:	103ee83a 	callr	r2
  }

  return 0;
  8042e4:	0005883a 	mov	r2,zero
}
  8042e8:	e037883a 	mov	sp,fp
  8042ec:	dfc00117 	ldw	ra,4(sp)
  8042f0:	df000017 	ldw	fp,0(sp)
  8042f4:	dec00204 	addi	sp,sp,8
  8042f8:	f800283a 	ret

008042fc <alt_avalon_dma_space>:
 *
 * A negative value indicates that the value could not be determined.
 */

int alt_avalon_dma_space (alt_dma_txchan dma)
{
  8042fc:	defffb04 	addi	sp,sp,-20
  804300:	df000415 	stw	fp,16(sp)
  804304:	df000404 	addi	fp,sp,16
  804308:	e13fff15 	stw	r4,-4(fp)
  alt_avalon_dma_priv* priv;

  alt_u32 start;
  alt_u32 end;

  priv = ((alt_avalon_dma_txchan*) dma)->priv;
  80430c:	e0bfff17 	ldw	r2,-4(fp)
  804310:	10800617 	ldw	r2,24(r2)
  804314:	e0bffc15 	stw	r2,-16(fp)

  start = priv->tx_start;
  804318:	e0bffc17 	ldw	r2,-16(fp)
  80431c:	10800117 	ldw	r2,4(r2)
  804320:	e0bffd15 	stw	r2,-12(fp)
  end   = priv->tx_end;
  804324:	e0bffc17 	ldw	r2,-16(fp)
  804328:	10800217 	ldw	r2,8(r2)
  80432c:	e0bffe15 	stw	r2,-8(fp)

  return (start > end) ? start - end - 1 :
  804330:	e0bffd17 	ldw	r2,-12(fp)
  804334:	e0fffe17 	ldw	r3,-8(fp)
  804338:	1880052e 	bgeu	r3,r2,804350 <alt_avalon_dma_space+0x54>
  80433c:	e0fffd17 	ldw	r3,-12(fp)
  804340:	e0bffe17 	ldw	r2,-8(fp)
  804344:	1885c83a 	sub	r2,r3,r2
  804348:	10bfffc4 	addi	r2,r2,-1
  80434c:	00000406 	br	804360 <alt_avalon_dma_space+0x64>
    ALT_AVALON_DMA_NSLOTS + start - end - 1;
  804350:	e0fffd17 	ldw	r3,-12(fp)
  804354:	e0bffe17 	ldw	r2,-8(fp)
  804358:	1885c83a 	sub	r2,r3,r2
  80435c:	108000c4 	addi	r2,r2,3
}
  804360:	e037883a 	mov	sp,fp
  804364:	df000017 	ldw	fp,0(sp)
  804368:	dec00104 	addi	sp,sp,4
  80436c:	f800283a 	ret

00804370 <alt_avalon_dma_send>:
int alt_avalon_dma_send (alt_dma_txchan   dma,
                         const void*      from,
                         alt_u32          len,
                         alt_txchan_done* done,
                         void*            handle)
{
  804370:	defff404 	addi	sp,sp,-48
  804374:	dfc00b15 	stw	ra,44(sp)
  804378:	df000a15 	stw	fp,40(sp)
  80437c:	df000a04 	addi	fp,sp,40
  804380:	e13ffc15 	stw	r4,-16(fp)
  804384:	e17ffd15 	stw	r5,-12(fp)
  804388:	e1bffe15 	stw	r6,-8(fp)
  80438c:	e1ffff15 	stw	r7,-4(fp)
  alt_u32                end;
  alt_u32                align_mask;
  alt_u32                next;
  alt_avalon_dma_priv*   priv;

  priv = ((alt_avalon_dma_txchan*) dma)->priv;
  804390:	e0bffc17 	ldw	r2,-16(fp)
  804394:	10800617 	ldw	r2,24(r2)
  804398:	e0bff615 	stw	r2,-40(fp)
  /*
   * Ensure that the data is correctly aligned, and not too large
   * for the device
   */

  align_mask = priv->flags & ALT_AVALON_DMA_MODE_MSK;
  80439c:	e0bff617 	ldw	r2,-40(fp)
  8043a0:	10800517 	ldw	r2,20(r2)
  8043a4:	108003cc 	andi	r2,r2,15
  8043a8:	e0bff715 	stw	r2,-36(fp)

  if ((((alt_u32) from) & align_mask) ||
  8043ac:	e0fffd17 	ldw	r3,-12(fp)
  8043b0:	e0bff717 	ldw	r2,-36(fp)
  8043b4:	1884703a 	and	r2,r3,r2
  8043b8:	1000081e 	bne	r2,zero,8043dc <alt_avalon_dma_send+0x6c>
        (len & align_mask)            ||
  8043bc:	e0fffe17 	ldw	r3,-8(fp)
  8043c0:	e0bff717 	ldw	r2,-36(fp)
  8043c4:	1884703a 	and	r2,r3,r2
   * for the device
   */

  align_mask = priv->flags & ALT_AVALON_DMA_MODE_MSK;

  if ((((alt_u32) from) & align_mask) ||
  8043c8:	1000041e 	bne	r2,zero,8043dc <alt_avalon_dma_send+0x6c>
        (len & align_mask)            ||
        (len > priv->max_length))
  8043cc:	e0bff617 	ldw	r2,-40(fp)
  8043d0:	10c00617 	ldw	r3,24(r2)
   */

  align_mask = priv->flags & ALT_AVALON_DMA_MODE_MSK;

  if ((((alt_u32) from) & align_mask) ||
        (len & align_mask)            ||
  8043d4:	e0bffe17 	ldw	r2,-8(fp)
  8043d8:	1880022e 	bgeu	r3,r2,8043e4 <alt_avalon_dma_send+0x74>
        (len > priv->max_length))
  {
    return -EINVAL;
  8043dc:	00bffa84 	movi	r2,-22
  8043e0:	00002c06 	br	804494 <alt_avalon_dma_send+0x124>
  }

  start = priv->tx_start;
  8043e4:	e0bff617 	ldw	r2,-40(fp)
  8043e8:	10800117 	ldw	r2,4(r2)
  8043ec:	e0bff815 	stw	r2,-32(fp)
  end   = priv->tx_end;
  8043f0:	e0bff617 	ldw	r2,-40(fp)
  8043f4:	10800217 	ldw	r2,8(r2)
  8043f8:	e0bff915 	stw	r2,-28(fp)
  slot  = &priv->tx_buf[end];
  8043fc:	e0bff917 	ldw	r2,-28(fp)
  804400:	1004913a 	slli	r2,r2,4
  804404:	10800904 	addi	r2,r2,36
  804408:	e0fff617 	ldw	r3,-40(fp)
  80440c:	1885883a 	add	r2,r3,r2
  804410:	e0bffa15 	stw	r2,-24(fp)
  next  = (end + 1) & ALT_AVALON_DMA_NSLOTS_MSK;
  804414:	e0bff917 	ldw	r2,-28(fp)
  804418:	10800044 	addi	r2,r2,1
  80441c:	108000cc 	andi	r2,r2,3
  804420:	e0bffb15 	stw	r2,-20(fp)

  if (next == start)
  804424:	e0fffb17 	ldw	r3,-20(fp)
  804428:	e0bff817 	ldw	r2,-32(fp)
  80442c:	1880021e 	bne	r3,r2,804438 <alt_avalon_dma_send+0xc8>
  {
    return -ENOSPC;
  804430:	00bff904 	movi	r2,-28
  804434:	00001706 	br	804494 <alt_avalon_dma_send+0x124>
  }

  /* Fill in the descriptor */

  slot->from   = from;
  804438:	e0bffa17 	ldw	r2,-24(fp)
  80443c:	e0fffd17 	ldw	r3,-12(fp)
  804440:	10c00015 	stw	r3,0(r2)
  slot->len    = len;
  804444:	e0bffa17 	ldw	r2,-24(fp)
  804448:	e0fffe17 	ldw	r3,-8(fp)
  80444c:	10c00115 	stw	r3,4(r2)
  slot->done   = done;
  804450:	e0bffa17 	ldw	r2,-24(fp)
  804454:	e0ffff17 	ldw	r3,-4(fp)
  804458:	10c00215 	stw	r3,8(r2)
  slot->handle = handle;
  80445c:	e0bffa17 	ldw	r2,-24(fp)
  804460:	e0c00217 	ldw	r3,8(fp)
  804464:	10c00315 	stw	r3,12(r2)

  priv->tx_end = next;
  804468:	e0bff617 	ldw	r2,-40(fp)
  80446c:	e0fffb17 	ldw	r3,-20(fp)
  804470:	10c00215 	stw	r3,8(r2)

  if (!priv->active)
  804474:	e0bff617 	ldw	r2,-40(fp)
  804478:	10800817 	ldw	r2,32(r2)
  80447c:	1000041e 	bne	r2,zero,804490 <alt_avalon_dma_send+0x120>
  {
    priv->launch (priv);
  804480:	e0bff617 	ldw	r2,-40(fp)
  804484:	10800717 	ldw	r2,28(r2)
  804488:	e13ff617 	ldw	r4,-40(fp)
  80448c:	103ee83a 	callr	r2
  }

  return 0;
  804490:	0005883a 	mov	r2,zero
}
  804494:	e037883a 	mov	sp,fp
  804498:	dfc00117 	ldw	ra,4(sp)
  80449c:	df000017 	ldw	fp,0(sp)
  8044a0:	dec00204 	addi	sp,sp,8
  8044a4:	f800283a 	ret

008044a8 <alt_avalon_dma_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_dma_irq (void* context)
#else
static void alt_avalon_dma_irq (void* context, alt_u32 id)
#endif
{
  8044a8:	defff104 	addi	sp,sp,-60
  8044ac:	dfc00e15 	stw	ra,56(sp)
  8044b0:	df000d15 	stw	fp,52(sp)
  8044b4:	df000d04 	addi	fp,sp,52
  8044b8:	e13fff15 	stw	r4,-4(fp)
  alt_avalon_dma_priv* priv = (alt_avalon_dma_priv*) context;
  8044bc:	e0bfff17 	ldw	r2,-4(fp)
  8044c0:	e0bff315 	stw	r2,-52(fp)
  alt_u32                rx_start;
  int                    stream_tx;
  int                    stream_rx;
  alt_irq_context        cpu_sr;

  stream_tx = priv->flags & ALT_AVALON_DMA_TX_STREAM;
  8044c4:	e0bff317 	ldw	r2,-52(fp)
  8044c8:	10800517 	ldw	r2,20(r2)
  8044cc:	1080080c 	andi	r2,r2,32
  8044d0:	e0bff415 	stw	r2,-48(fp)
  stream_rx = priv->flags & ALT_AVALON_DMA_RX_STREAM;
  8044d4:	e0bff317 	ldw	r2,-52(fp)
  8044d8:	10800517 	ldw	r2,20(r2)
  8044dc:	1080100c 	andi	r2,r2,64
  8044e0:	e0bff515 	stw	r2,-44(fp)

  tx_start = priv->tx_start;
  8044e4:	e0bff317 	ldw	r2,-52(fp)
  8044e8:	10800117 	ldw	r2,4(r2)
  8044ec:	e0bff615 	stw	r2,-40(fp)
  rx_start = priv->rx_start;
  8044f0:	e0bff317 	ldw	r2,-52(fp)
  8044f4:	10800317 	ldw	r2,12(r2)
  8044f8:	e0bff715 	stw	r2,-36(fp)

  tx_slot = &priv->tx_buf[tx_start];
  8044fc:	e0bff617 	ldw	r2,-40(fp)
  804500:	1004913a 	slli	r2,r2,4
  804504:	10800904 	addi	r2,r2,36
  804508:	e0fff317 	ldw	r3,-52(fp)
  80450c:	1885883a 	add	r2,r3,r2
  804510:	e0bff815 	stw	r2,-32(fp)
  rx_slot = &priv->rx_buf[rx_start];
  804514:	e0bff717 	ldw	r2,-36(fp)
  804518:	1004913a 	slli	r2,r2,4
  80451c:	10801904 	addi	r2,r2,100
  804520:	e0fff317 	ldw	r3,-52(fp)
  804524:	1885883a 	add	r2,r3,r2
  804528:	e0bff915 	stw	r2,-28(fp)

  /* Increment the descriptors */

  if (!stream_tx)
  80452c:	e0bff417 	ldw	r2,-48(fp)
  804530:	1000051e 	bne	r2,zero,804548 <alt_avalon_dma_irq+0xa0>
  {
    priv->tx_start = (tx_start + 1) & ALT_AVALON_DMA_NSLOTS_MSK;
  804534:	e0bff617 	ldw	r2,-40(fp)
  804538:	10800044 	addi	r2,r2,1
  80453c:	10c000cc 	andi	r3,r2,3
  804540:	e0bff317 	ldw	r2,-52(fp)
  804544:	10c00115 	stw	r3,4(r2)
  }
  if (!stream_rx)
  804548:	e0bff517 	ldw	r2,-44(fp)
  80454c:	1000051e 	bne	r2,zero,804564 <alt_avalon_dma_irq+0xbc>
  {
    priv->rx_start = (rx_start + 1) & ALT_AVALON_DMA_NSLOTS_MSK;
  804550:	e0bff717 	ldw	r2,-36(fp)
  804554:	10800044 	addi	r2,r2,1
  804558:	10c000cc 	andi	r3,r2,3
  80455c:	e0bff317 	ldw	r2,-52(fp)
  804560:	10c00315 	stw	r3,12(r2)
  }

  /* clear the interrupt */

  IOWR_ALTERA_AVALON_DMA_STATUS (priv->base, 0);
  804564:	e0bff317 	ldw	r2,-52(fp)
  804568:	10800017 	ldw	r2,0(r2)
  80456c:	0007883a 	mov	r3,zero
  804570:	10c00035 	stwio	r3,0(r2)
  
  /* Dummy read to ensure IRQ is cleared prior to ISR completion*/
  IORD_ALTERA_AVALON_DMA_STATUS (priv->base);
  804574:	e0bff317 	ldw	r2,-52(fp)
  804578:	10800017 	ldw	r2,0(r2)
  80457c:	10800037 	ldwio	r2,0(r2)

  /* launch the next transaction */

  priv->launch (priv);
  804580:	e0bff317 	ldw	r2,-52(fp)
  804584:	10800717 	ldw	r2,28(r2)
  804588:	e13ff317 	ldw	r4,-52(fp)
  80458c:	103ee83a 	callr	r2
   * Other interrupts are explicitly disabled if callbacks
   * are registered because there is no guarantee that they are 
   * preemption-safe. This allows the DMA driver to support 
   * interrupt preemption.
   */
  if (!stream_tx && tx_slot->done)
  804590:	e0bff417 	ldw	r2,-48(fp)
  804594:	1000151e 	bne	r2,zero,8045ec <alt_avalon_dma_irq+0x144>
  804598:	e0bff817 	ldw	r2,-32(fp)
  80459c:	10800217 	ldw	r2,8(r2)
  8045a0:	10001226 	beq	r2,zero,8045ec <alt_avalon_dma_irq+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8045a4:	0005303a 	rdctl	r2,status
  8045a8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8045ac:	e0fffc17 	ldw	r3,-16(fp)
  8045b0:	00bfff84 	movi	r2,-2
  8045b4:	1884703a 	and	r2,r3,r2
  8045b8:	1001703a 	wrctl	status,r2
  
  return context;
  8045bc:	e0bffc17 	ldw	r2,-16(fp)
  {
    cpu_sr = alt_irq_disable_all();
  8045c0:	e0bffb15 	stw	r2,-20(fp)
    tx_slot->done (tx_slot->handle);
  8045c4:	e0bff817 	ldw	r2,-32(fp)
  8045c8:	10800217 	ldw	r2,8(r2)
  8045cc:	e0fff817 	ldw	r3,-32(fp)
  8045d0:	18c00317 	ldw	r3,12(r3)
  8045d4:	1809883a 	mov	r4,r3
  8045d8:	103ee83a 	callr	r2
  8045dc:	e0bffb17 	ldw	r2,-20(fp)
  8045e0:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8045e4:	e0bffe17 	ldw	r2,-8(fp)
  8045e8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(cpu_sr);
    
  }
  if (!stream_rx && rx_slot->done)
  8045ec:	e0bff517 	ldw	r2,-44(fp)
  8045f0:	1000171e 	bne	r2,zero,804650 <alt_avalon_dma_irq+0x1a8>
  8045f4:	e0bff917 	ldw	r2,-28(fp)
  8045f8:	10800217 	ldw	r2,8(r2)
  8045fc:	10001426 	beq	r2,zero,804650 <alt_avalon_dma_irq+0x1a8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804600:	0005303a 	rdctl	r2,status
  804604:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804608:	e0fffd17 	ldw	r3,-12(fp)
  80460c:	00bfff84 	movi	r2,-2
  804610:	1884703a 	and	r2,r3,r2
  804614:	1001703a 	wrctl	status,r2
  
  return context;
  804618:	e0bffd17 	ldw	r2,-12(fp)
  {
    cpu_sr = alt_irq_disable_all();
  80461c:	e0bffb15 	stw	r2,-20(fp)
    rx_slot->done (rx_slot->handle, rx_slot->data);
  804620:	e0bff917 	ldw	r2,-28(fp)
  804624:	10800217 	ldw	r2,8(r2)
  804628:	e0fff917 	ldw	r3,-28(fp)
  80462c:	19000317 	ldw	r4,12(r3)
  804630:	e0fff917 	ldw	r3,-28(fp)
  804634:	18c00017 	ldw	r3,0(r3)
  804638:	180b883a 	mov	r5,r3
  80463c:	103ee83a 	callr	r2
  804640:	e0bffb17 	ldw	r2,-20(fp)
  804644:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804648:	e0bffa17 	ldw	r2,-24(fp)
  80464c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(cpu_sr);
  }
}
  804650:	0001883a 	nop
  804654:	e037883a 	mov	sp,fp
  804658:	dfc00117 	ldw	ra,4(sp)
  80465c:	df000017 	ldw	fp,0(sp)
  804660:	dec00204 	addi	sp,sp,8
  804664:	f800283a 	ret

00804668 <alt_avalon_dma_init>:
void alt_avalon_dma_init (alt_avalon_dma_txchan* tx,
                          alt_avalon_dma_rxchan* rx,
                          void*                  base,
                          alt_u32                ic_id,
                          alt_u32                irq)
{
  804668:	defff904 	addi	sp,sp,-28
  80466c:	dfc00615 	stw	ra,24(sp)
  804670:	df000515 	stw	fp,20(sp)
  804674:	df000504 	addi	fp,sp,20
  804678:	e13ffc15 	stw	r4,-16(fp)
  80467c:	e17ffd15 	stw	r5,-12(fp)
  804680:	e1bffe15 	stw	r6,-8(fp)
  804684:	e1ffff15 	stw	r7,-4(fp)

  /* Halt any current transactions (reset the device) */
  IOWR_ALTERA_AVALON_DMA_CONTROL (base, ALTERA_AVALON_DMA_CONTROL_SOFTWARERESET_MSK);
  804688:	e0bffe17 	ldw	r2,-8(fp)
  80468c:	10800604 	addi	r2,r2,24
  804690:	00c40004 	movi	r3,4096
  804694:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_DMA_CONTROL (base, ALTERA_AVALON_DMA_CONTROL_SOFTWARERESET_MSK);
  804698:	e0bffe17 	ldw	r2,-8(fp)
  80469c:	10800604 	addi	r2,r2,24
  8046a0:	00c40004 	movi	r3,4096
  8046a4:	10c00035 	stwio	r3,0(r2)

  /* Set the default mode of the device (32 bit block reads and writes from/to memory). */
  IOWR_ALTERA_AVALON_DMA_CONTROL (base,
  8046a8:	e0bffe17 	ldw	r2,-8(fp)
  8046ac:	10800604 	addi	r2,r2,24
  8046b0:	00c03f04 	movi	r3,252
  8046b4:	10c00035 	stwio	r3,0(r2)
                          ALTERA_AVALON_DMA_CONTROL_REEN_MSK      |
                          ALTERA_AVALON_DMA_CONTROL_WEEN_MSK      |
                          ALTERA_AVALON_DMA_CONTROL_LEEN_MSK);

  /* Clear any pending interrupts and the DONE flag */
  IOWR_ALTERA_AVALON_DMA_STATUS (base, 0);
  8046b8:	0007883a 	mov	r3,zero
  8046bc:	e0bffe17 	ldw	r2,-8(fp)
  8046c0:	10c00035 	stwio	r3,0(r2)
  /*
   * Register the interrupt handler, and make the device available to the
   * system.
   */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  if (alt_ic_isr_register(ic_id, irq, alt_avalon_dma_irq, tx->priv, 0x0) >= 0)
  8046c4:	e0bffc17 	ldw	r2,-16(fp)
  8046c8:	10800617 	ldw	r2,24(r2)
  8046cc:	d8000015 	stw	zero,0(sp)
  8046d0:	100f883a 	mov	r7,r2
  8046d4:	01802034 	movhi	r6,128
  8046d8:	31912a04 	addi	r6,r6,17576
  8046dc:	e1400217 	ldw	r5,8(fp)
  8046e0:	e13fff17 	ldw	r4,-4(fp)
  8046e4:	08057700 	call	805770 <alt_ic_isr_register>
  8046e8:	10000616 	blt	r2,zero,804704 <alt_avalon_dma_init+0x9c>
#else
  if (alt_irq_register (irq, tx->priv, alt_avalon_dma_irq) >= 0)
#endif  
  {
    alt_dma_txchan_reg (&tx->dev);
  8046ec:	e0bffc17 	ldw	r2,-16(fp)
  8046f0:	1009883a 	mov	r4,r2
  8046f4:	0803b580 	call	803b58 <alt_dma_txchan_reg>
    alt_dma_rxchan_reg (&rx->dev);
  8046f8:	e0bffd17 	ldw	r2,-12(fp)
  8046fc:	1009883a 	mov	r4,r2
  804700:	0803b8c0 	call	803b8c <alt_dma_rxchan_reg>
  }
}
  804704:	0001883a 	nop
  804708:	e037883a 	mov	sp,fp
  80470c:	dfc00117 	ldw	ra,4(sp)
  804710:	df000017 	ldw	fp,0(sp)
  804714:	dec00204 	addi	sp,sp,8
  804718:	f800283a 	ret

0080471c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  80471c:	defffa04 	addi	sp,sp,-24
  804720:	dfc00515 	stw	ra,20(sp)
  804724:	df000415 	stw	fp,16(sp)
  804728:	df000404 	addi	fp,sp,16
  80472c:	e13ffd15 	stw	r4,-12(fp)
  804730:	e17ffe15 	stw	r5,-8(fp)
  804734:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  804738:	e0bffd17 	ldw	r2,-12(fp)
  80473c:	10800017 	ldw	r2,0(r2)
  804740:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
  804744:	e0bffc17 	ldw	r2,-16(fp)
  804748:	10c00a04 	addi	r3,r2,40
  80474c:	e0bffd17 	ldw	r2,-12(fp)
  804750:	10800217 	ldw	r2,8(r2)
  804754:	100f883a 	mov	r7,r2
  804758:	e1bfff17 	ldw	r6,-4(fp)
  80475c:	e17ffe17 	ldw	r5,-8(fp)
  804760:	1809883a 	mov	r4,r3
  804764:	0804d440 	call	804d44 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
  804768:	e037883a 	mov	sp,fp
  80476c:	dfc00117 	ldw	ra,4(sp)
  804770:	df000017 	ldw	fp,0(sp)
  804774:	dec00204 	addi	sp,sp,8
  804778:	f800283a 	ret

0080477c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  80477c:	defffa04 	addi	sp,sp,-24
  804780:	dfc00515 	stw	ra,20(sp)
  804784:	df000415 	stw	fp,16(sp)
  804788:	df000404 	addi	fp,sp,16
  80478c:	e13ffd15 	stw	r4,-12(fp)
  804790:	e17ffe15 	stw	r5,-8(fp)
  804794:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  804798:	e0bffd17 	ldw	r2,-12(fp)
  80479c:	10800017 	ldw	r2,0(r2)
  8047a0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
  8047a4:	e0bffc17 	ldw	r2,-16(fp)
  8047a8:	10c00a04 	addi	r3,r2,40
  8047ac:	e0bffd17 	ldw	r2,-12(fp)
  8047b0:	10800217 	ldw	r2,8(r2)
  8047b4:	100f883a 	mov	r7,r2
  8047b8:	e1bfff17 	ldw	r6,-4(fp)
  8047bc:	e17ffe17 	ldw	r5,-8(fp)
  8047c0:	1809883a 	mov	r4,r3
  8047c4:	0804f600 	call	804f60 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
  8047c8:	e037883a 	mov	sp,fp
  8047cc:	dfc00117 	ldw	ra,4(sp)
  8047d0:	df000017 	ldw	fp,0(sp)
  8047d4:	dec00204 	addi	sp,sp,8
  8047d8:	f800283a 	ret

008047dc <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
  8047dc:	defffc04 	addi	sp,sp,-16
  8047e0:	dfc00315 	stw	ra,12(sp)
  8047e4:	df000215 	stw	fp,8(sp)
  8047e8:	df000204 	addi	fp,sp,8
  8047ec:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  8047f0:	e0bfff17 	ldw	r2,-4(fp)
  8047f4:	10800017 	ldw	r2,0(r2)
  8047f8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
  8047fc:	e0bffe17 	ldw	r2,-8(fp)
  804800:	10c00a04 	addi	r3,r2,40
  804804:	e0bfff17 	ldw	r2,-4(fp)
  804808:	10800217 	ldw	r2,8(r2)
  80480c:	100b883a 	mov	r5,r2
  804810:	1809883a 	mov	r4,r3
  804814:	0804bec0 	call	804bec <altera_avalon_jtag_uart_close>
}
  804818:	e037883a 	mov	sp,fp
  80481c:	dfc00117 	ldw	ra,4(sp)
  804820:	df000017 	ldw	fp,0(sp)
  804824:	dec00204 	addi	sp,sp,8
  804828:	f800283a 	ret

0080482c <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
  80482c:	defffa04 	addi	sp,sp,-24
  804830:	dfc00515 	stw	ra,20(sp)
  804834:	df000415 	stw	fp,16(sp)
  804838:	df000404 	addi	fp,sp,16
  80483c:	e13ffd15 	stw	r4,-12(fp)
  804840:	e17ffe15 	stw	r5,-8(fp)
  804844:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
  804848:	e0bffd17 	ldw	r2,-12(fp)
  80484c:	10800017 	ldw	r2,0(r2)
  804850:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
  804854:	e0bffc17 	ldw	r2,-16(fp)
  804858:	10800a04 	addi	r2,r2,40
  80485c:	e1bfff17 	ldw	r6,-4(fp)
  804860:	e17ffe17 	ldw	r5,-8(fp)
  804864:	1009883a 	mov	r4,r2
  804868:	0804c540 	call	804c54 <altera_avalon_jtag_uart_ioctl>
}
  80486c:	e037883a 	mov	sp,fp
  804870:	dfc00117 	ldw	ra,4(sp)
  804874:	df000017 	ldw	fp,0(sp)
  804878:	dec00204 	addi	sp,sp,8
  80487c:	f800283a 	ret

00804880 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
  804880:	defffa04 	addi	sp,sp,-24
  804884:	dfc00515 	stw	ra,20(sp)
  804888:	df000415 	stw	fp,16(sp)
  80488c:	df000404 	addi	fp,sp,16
  804890:	e13ffd15 	stw	r4,-12(fp)
  804894:	e17ffe15 	stw	r5,-8(fp)
  804898:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  80489c:	e0bffd17 	ldw	r2,-12(fp)
  8048a0:	00c00044 	movi	r3,1
  8048a4:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
  8048a8:	e0bffd17 	ldw	r2,-12(fp)
  8048ac:	10800017 	ldw	r2,0(r2)
  8048b0:	10800104 	addi	r2,r2,4
  8048b4:	1007883a 	mov	r3,r2
  8048b8:	e0bffd17 	ldw	r2,-12(fp)
  8048bc:	10800817 	ldw	r2,32(r2)
  8048c0:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
  8048c4:	e0bffe17 	ldw	r2,-8(fp)
  8048c8:	e0ffff17 	ldw	r3,-4(fp)
  8048cc:	d8000015 	stw	zero,0(sp)
  8048d0:	e1fffd17 	ldw	r7,-12(fp)
  8048d4:	01802034 	movhi	r6,128
  8048d8:	31925004 	addi	r6,r6,18752
  8048dc:	180b883a 	mov	r5,r3
  8048e0:	1009883a 	mov	r4,r2
  8048e4:	08057700 	call	805770 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
  8048e8:	e0bffd17 	ldw	r2,-12(fp)
  8048ec:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
  8048f0:	e0bffd17 	ldw	r2,-12(fp)
  8048f4:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  8048f8:	d0e6f017 	ldw	r3,-25664(gp)
  8048fc:	e1fffd17 	ldw	r7,-12(fp)
  804900:	01802034 	movhi	r6,128
  804904:	3192d304 	addi	r6,r6,19276
  804908:	180b883a 	mov	r5,r3
  80490c:	1009883a 	mov	r4,r2
  804910:	08052780 	call	805278 <alt_alarm_start>
  804914:	1000040e 	bge	r2,zero,804928 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
  804918:	e0fffd17 	ldw	r3,-12(fp)
  80491c:	00a00034 	movhi	r2,32768
  804920:	10bfffc4 	addi	r2,r2,-1
  804924:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
  804928:	0001883a 	nop
  80492c:	e037883a 	mov	sp,fp
  804930:	dfc00117 	ldw	ra,4(sp)
  804934:	df000017 	ldw	fp,0(sp)
  804938:	dec00204 	addi	sp,sp,8
  80493c:	f800283a 	ret

00804940 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  804940:	defff804 	addi	sp,sp,-32
  804944:	df000715 	stw	fp,28(sp)
  804948:	df000704 	addi	fp,sp,28
  80494c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  804950:	e0bfff17 	ldw	r2,-4(fp)
  804954:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
  804958:	e0bffb17 	ldw	r2,-20(fp)
  80495c:	10800017 	ldw	r2,0(r2)
  804960:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  804964:	e0bffc17 	ldw	r2,-16(fp)
  804968:	10800104 	addi	r2,r2,4
  80496c:	10800037 	ldwio	r2,0(r2)
  804970:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
  804974:	e0bffd17 	ldw	r2,-12(fp)
  804978:	1080c00c 	andi	r2,r2,768
  80497c:	10006d26 	beq	r2,zero,804b34 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
  804980:	e0bffd17 	ldw	r2,-12(fp)
  804984:	1080400c 	andi	r2,r2,256
  804988:	10003526 	beq	r2,zero,804a60 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
  80498c:	00800074 	movhi	r2,1
  804990:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  804994:	e0bffb17 	ldw	r2,-20(fp)
  804998:	10800a17 	ldw	r2,40(r2)
  80499c:	10800044 	addi	r2,r2,1
  8049a0:	1081ffcc 	andi	r2,r2,2047
  8049a4:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
  8049a8:	e0bffb17 	ldw	r2,-20(fp)
  8049ac:	10c00b17 	ldw	r3,44(r2)
  8049b0:	e0bffe17 	ldw	r2,-8(fp)
  8049b4:	18801526 	beq	r3,r2,804a0c <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
  8049b8:	e0bffc17 	ldw	r2,-16(fp)
  8049bc:	10800037 	ldwio	r2,0(r2)
  8049c0:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
  8049c4:	e0bff917 	ldw	r2,-28(fp)
  8049c8:	10a0000c 	andi	r2,r2,32768
  8049cc:	10001126 	beq	r2,zero,804a14 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
  8049d0:	e0bffb17 	ldw	r2,-20(fp)
  8049d4:	10800a17 	ldw	r2,40(r2)
  8049d8:	e0fff917 	ldw	r3,-28(fp)
  8049dc:	1809883a 	mov	r4,r3
  8049e0:	e0fffb17 	ldw	r3,-20(fp)
  8049e4:	1885883a 	add	r2,r3,r2
  8049e8:	10800e04 	addi	r2,r2,56
  8049ec:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  8049f0:	e0bffb17 	ldw	r2,-20(fp)
  8049f4:	10800a17 	ldw	r2,40(r2)
  8049f8:	10800044 	addi	r2,r2,1
  8049fc:	10c1ffcc 	andi	r3,r2,2047
  804a00:	e0bffb17 	ldw	r2,-20(fp)
  804a04:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
  804a08:	003fe206 	br	804994 <__alt_data_end+0xff804994>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
  804a0c:	0001883a 	nop
  804a10:	00000106 	br	804a18 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
  804a14:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
  804a18:	e0bff917 	ldw	r2,-28(fp)
  804a1c:	10bfffec 	andhi	r2,r2,65535
  804a20:	10000f26 	beq	r2,zero,804a60 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  804a24:	e0bffb17 	ldw	r2,-20(fp)
  804a28:	10c00817 	ldw	r3,32(r2)
  804a2c:	00bfff84 	movi	r2,-2
  804a30:	1886703a 	and	r3,r3,r2
  804a34:	e0bffb17 	ldw	r2,-20(fp)
  804a38:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
  804a3c:	e0bffc17 	ldw	r2,-16(fp)
  804a40:	10800104 	addi	r2,r2,4
  804a44:	1007883a 	mov	r3,r2
  804a48:	e0bffb17 	ldw	r2,-20(fp)
  804a4c:	10800817 	ldw	r2,32(r2)
  804a50:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  804a54:	e0bffc17 	ldw	r2,-16(fp)
  804a58:	10800104 	addi	r2,r2,4
  804a5c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
  804a60:	e0bffd17 	ldw	r2,-12(fp)
  804a64:	1080800c 	andi	r2,r2,512
  804a68:	103fbe26 	beq	r2,zero,804964 <__alt_data_end+0xff804964>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
  804a6c:	e0bffd17 	ldw	r2,-12(fp)
  804a70:	1004d43a 	srli	r2,r2,16
  804a74:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
  804a78:	00001406 	br	804acc <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
  804a7c:	e0bffc17 	ldw	r2,-16(fp)
  804a80:	e0fffb17 	ldw	r3,-20(fp)
  804a84:	18c00d17 	ldw	r3,52(r3)
  804a88:	e13ffb17 	ldw	r4,-20(fp)
  804a8c:	20c7883a 	add	r3,r4,r3
  804a90:	18c20e04 	addi	r3,r3,2104
  804a94:	18c00003 	ldbu	r3,0(r3)
  804a98:	18c03fcc 	andi	r3,r3,255
  804a9c:	18c0201c 	xori	r3,r3,128
  804aa0:	18ffe004 	addi	r3,r3,-128
  804aa4:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  804aa8:	e0bffb17 	ldw	r2,-20(fp)
  804aac:	10800d17 	ldw	r2,52(r2)
  804ab0:	10800044 	addi	r2,r2,1
  804ab4:	10c1ffcc 	andi	r3,r2,2047
  804ab8:	e0bffb17 	ldw	r2,-20(fp)
  804abc:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
  804ac0:	e0bffa17 	ldw	r2,-24(fp)
  804ac4:	10bfffc4 	addi	r2,r2,-1
  804ac8:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
  804acc:	e0bffa17 	ldw	r2,-24(fp)
  804ad0:	10000526 	beq	r2,zero,804ae8 <altera_avalon_jtag_uart_irq+0x1a8>
  804ad4:	e0bffb17 	ldw	r2,-20(fp)
  804ad8:	10c00d17 	ldw	r3,52(r2)
  804adc:	e0bffb17 	ldw	r2,-20(fp)
  804ae0:	10800c17 	ldw	r2,48(r2)
  804ae4:	18bfe51e 	bne	r3,r2,804a7c <__alt_data_end+0xff804a7c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
  804ae8:	e0bffa17 	ldw	r2,-24(fp)
  804aec:	103f9d26 	beq	r2,zero,804964 <__alt_data_end+0xff804964>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  804af0:	e0bffb17 	ldw	r2,-20(fp)
  804af4:	10c00817 	ldw	r3,32(r2)
  804af8:	00bfff44 	movi	r2,-3
  804afc:	1886703a 	and	r3,r3,r2
  804b00:	e0bffb17 	ldw	r2,-20(fp)
  804b04:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  804b08:	e0bffb17 	ldw	r2,-20(fp)
  804b0c:	10800017 	ldw	r2,0(r2)
  804b10:	10800104 	addi	r2,r2,4
  804b14:	1007883a 	mov	r3,r2
  804b18:	e0bffb17 	ldw	r2,-20(fp)
  804b1c:	10800817 	ldw	r2,32(r2)
  804b20:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  804b24:	e0bffc17 	ldw	r2,-16(fp)
  804b28:	10800104 	addi	r2,r2,4
  804b2c:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
  804b30:	003f8c06 	br	804964 <__alt_data_end+0xff804964>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
  804b34:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
  804b38:	0001883a 	nop
  804b3c:	e037883a 	mov	sp,fp
  804b40:	df000017 	ldw	fp,0(sp)
  804b44:	dec00104 	addi	sp,sp,4
  804b48:	f800283a 	ret

00804b4c <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  804b4c:	defff804 	addi	sp,sp,-32
  804b50:	df000715 	stw	fp,28(sp)
  804b54:	df000704 	addi	fp,sp,28
  804b58:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
  804b5c:	e0bffb17 	ldw	r2,-20(fp)
  804b60:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
  804b64:	e0bff917 	ldw	r2,-28(fp)
  804b68:	10800017 	ldw	r2,0(r2)
  804b6c:	10800104 	addi	r2,r2,4
  804b70:	10800037 	ldwio	r2,0(r2)
  804b74:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  804b78:	e0bffa17 	ldw	r2,-24(fp)
  804b7c:	1081000c 	andi	r2,r2,1024
  804b80:	10000b26 	beq	r2,zero,804bb0 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
  804b84:	e0bff917 	ldw	r2,-28(fp)
  804b88:	10800017 	ldw	r2,0(r2)
  804b8c:	10800104 	addi	r2,r2,4
  804b90:	1007883a 	mov	r3,r2
  804b94:	e0bff917 	ldw	r2,-28(fp)
  804b98:	10800817 	ldw	r2,32(r2)
  804b9c:	10810014 	ori	r2,r2,1024
  804ba0:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
  804ba4:	e0bff917 	ldw	r2,-28(fp)
  804ba8:	10000915 	stw	zero,36(r2)
  804bac:	00000a06 	br	804bd8 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
  804bb0:	e0bff917 	ldw	r2,-28(fp)
  804bb4:	10c00917 	ldw	r3,36(r2)
  804bb8:	00a00034 	movhi	r2,32768
  804bbc:	10bfff04 	addi	r2,r2,-4
  804bc0:	10c00536 	bltu	r2,r3,804bd8 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
  804bc4:	e0bff917 	ldw	r2,-28(fp)
  804bc8:	10800917 	ldw	r2,36(r2)
  804bcc:	10c00044 	addi	r3,r2,1
  804bd0:	e0bff917 	ldw	r2,-28(fp)
  804bd4:	10c00915 	stw	r3,36(r2)
  804bd8:	d0a6f017 	ldw	r2,-25664(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
  804bdc:	e037883a 	mov	sp,fp
  804be0:	df000017 	ldw	fp,0(sp)
  804be4:	dec00104 	addi	sp,sp,4
  804be8:	f800283a 	ret

00804bec <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
  804bec:	defffd04 	addi	sp,sp,-12
  804bf0:	df000215 	stw	fp,8(sp)
  804bf4:	df000204 	addi	fp,sp,8
  804bf8:	e13ffe15 	stw	r4,-8(fp)
  804bfc:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  804c00:	00000506 	br	804c18 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  804c04:	e0bfff17 	ldw	r2,-4(fp)
  804c08:	1090000c 	andi	r2,r2,16384
  804c0c:	10000226 	beq	r2,zero,804c18 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
  804c10:	00bffd44 	movi	r2,-11
  804c14:	00000b06 	br	804c44 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  804c18:	e0bffe17 	ldw	r2,-8(fp)
  804c1c:	10c00d17 	ldw	r3,52(r2)
  804c20:	e0bffe17 	ldw	r2,-8(fp)
  804c24:	10800c17 	ldw	r2,48(r2)
  804c28:	18800526 	beq	r3,r2,804c40 <altera_avalon_jtag_uart_close+0x54>
  804c2c:	e0bffe17 	ldw	r2,-8(fp)
  804c30:	10c00917 	ldw	r3,36(r2)
  804c34:	e0bffe17 	ldw	r2,-8(fp)
  804c38:	10800117 	ldw	r2,4(r2)
  804c3c:	18bff136 	bltu	r3,r2,804c04 <__alt_data_end+0xff804c04>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  804c40:	0005883a 	mov	r2,zero
}
  804c44:	e037883a 	mov	sp,fp
  804c48:	df000017 	ldw	fp,0(sp)
  804c4c:	dec00104 	addi	sp,sp,4
  804c50:	f800283a 	ret

00804c54 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  804c54:	defffa04 	addi	sp,sp,-24
  804c58:	df000515 	stw	fp,20(sp)
  804c5c:	df000504 	addi	fp,sp,20
  804c60:	e13ffd15 	stw	r4,-12(fp)
  804c64:	e17ffe15 	stw	r5,-8(fp)
  804c68:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
  804c6c:	00bff9c4 	movi	r2,-25
  804c70:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
  804c74:	e0bffe17 	ldw	r2,-8(fp)
  804c78:	10da8060 	cmpeqi	r3,r2,27137
  804c7c:	1800031e 	bne	r3,zero,804c8c <altera_avalon_jtag_uart_ioctl+0x38>
  804c80:	109a80a0 	cmpeqi	r2,r2,27138
  804c84:	1000181e 	bne	r2,zero,804ce8 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
  804c88:	00002906 	br	804d30 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
  804c8c:	e0bffd17 	ldw	r2,-12(fp)
  804c90:	10c00117 	ldw	r3,4(r2)
  804c94:	00a00034 	movhi	r2,32768
  804c98:	10bfffc4 	addi	r2,r2,-1
  804c9c:	18802126 	beq	r3,r2,804d24 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
  804ca0:	e0bfff17 	ldw	r2,-4(fp)
  804ca4:	10800017 	ldw	r2,0(r2)
  804ca8:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
  804cac:	e0bffc17 	ldw	r2,-16(fp)
  804cb0:	10800090 	cmplti	r2,r2,2
  804cb4:	1000061e 	bne	r2,zero,804cd0 <altera_avalon_jtag_uart_ioctl+0x7c>
  804cb8:	e0fffc17 	ldw	r3,-16(fp)
  804cbc:	00a00034 	movhi	r2,32768
  804cc0:	10bfffc4 	addi	r2,r2,-1
  804cc4:	18800226 	beq	r3,r2,804cd0 <altera_avalon_jtag_uart_ioctl+0x7c>
  804cc8:	e0bffc17 	ldw	r2,-16(fp)
  804ccc:	00000206 	br	804cd8 <altera_avalon_jtag_uart_ioctl+0x84>
  804cd0:	00a00034 	movhi	r2,32768
  804cd4:	10bfff84 	addi	r2,r2,-2
  804cd8:	e0fffd17 	ldw	r3,-12(fp)
  804cdc:	18800115 	stw	r2,4(r3)
      rc = 0;
  804ce0:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  804ce4:	00000f06 	br	804d24 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
  804ce8:	e0bffd17 	ldw	r2,-12(fp)
  804cec:	10c00117 	ldw	r3,4(r2)
  804cf0:	00a00034 	movhi	r2,32768
  804cf4:	10bfffc4 	addi	r2,r2,-1
  804cf8:	18800c26 	beq	r3,r2,804d2c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
  804cfc:	e0bffd17 	ldw	r2,-12(fp)
  804d00:	10c00917 	ldw	r3,36(r2)
  804d04:	e0bffd17 	ldw	r2,-12(fp)
  804d08:	10800117 	ldw	r2,4(r2)
  804d0c:	1885803a 	cmpltu	r2,r3,r2
  804d10:	10c03fcc 	andi	r3,r2,255
  804d14:	e0bfff17 	ldw	r2,-4(fp)
  804d18:	10c00015 	stw	r3,0(r2)
      rc = 0;
  804d1c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  804d20:	00000206 	br	804d2c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
  804d24:	0001883a 	nop
  804d28:	00000106 	br	804d30 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
  804d2c:	0001883a 	nop

  default:
    break;
  }

  return rc;
  804d30:	e0bffb17 	ldw	r2,-20(fp)
}
  804d34:	e037883a 	mov	sp,fp
  804d38:	df000017 	ldw	fp,0(sp)
  804d3c:	dec00104 	addi	sp,sp,4
  804d40:	f800283a 	ret

00804d44 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
  804d44:	defff304 	addi	sp,sp,-52
  804d48:	dfc00c15 	stw	ra,48(sp)
  804d4c:	df000b15 	stw	fp,44(sp)
  804d50:	df000b04 	addi	fp,sp,44
  804d54:	e13ffc15 	stw	r4,-16(fp)
  804d58:	e17ffd15 	stw	r5,-12(fp)
  804d5c:	e1bffe15 	stw	r6,-8(fp)
  804d60:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
  804d64:	e0bffd17 	ldw	r2,-12(fp)
  804d68:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  804d6c:	00004706 	br	804e8c <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
  804d70:	e0bffc17 	ldw	r2,-16(fp)
  804d74:	10800a17 	ldw	r2,40(r2)
  804d78:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
  804d7c:	e0bffc17 	ldw	r2,-16(fp)
  804d80:	10800b17 	ldw	r2,44(r2)
  804d84:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
  804d88:	e0fff717 	ldw	r3,-36(fp)
  804d8c:	e0bff817 	ldw	r2,-32(fp)
  804d90:	18800536 	bltu	r3,r2,804da8 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
  804d94:	e0fff717 	ldw	r3,-36(fp)
  804d98:	e0bff817 	ldw	r2,-32(fp)
  804d9c:	1885c83a 	sub	r2,r3,r2
  804da0:	e0bff615 	stw	r2,-40(fp)
  804da4:	00000406 	br	804db8 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
  804da8:	00c20004 	movi	r3,2048
  804dac:	e0bff817 	ldw	r2,-32(fp)
  804db0:	1885c83a 	sub	r2,r3,r2
  804db4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  804db8:	e0bff617 	ldw	r2,-40(fp)
  804dbc:	10001e26 	beq	r2,zero,804e38 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
  804dc0:	e0fffe17 	ldw	r3,-8(fp)
  804dc4:	e0bff617 	ldw	r2,-40(fp)
  804dc8:	1880022e 	bgeu	r3,r2,804dd4 <altera_avalon_jtag_uart_read+0x90>
        n = space;
  804dcc:	e0bffe17 	ldw	r2,-8(fp)
  804dd0:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
  804dd4:	e0bffc17 	ldw	r2,-16(fp)
  804dd8:	10c00e04 	addi	r3,r2,56
  804ddc:	e0bff817 	ldw	r2,-32(fp)
  804de0:	1885883a 	add	r2,r3,r2
  804de4:	e1bff617 	ldw	r6,-40(fp)
  804de8:	100b883a 	mov	r5,r2
  804dec:	e13ff517 	ldw	r4,-44(fp)
  804df0:	08017200 	call	801720 <memcpy>
      ptr   += n;
  804df4:	e0fff517 	ldw	r3,-44(fp)
  804df8:	e0bff617 	ldw	r2,-40(fp)
  804dfc:	1885883a 	add	r2,r3,r2
  804e00:	e0bff515 	stw	r2,-44(fp)
      space -= n;
  804e04:	e0fffe17 	ldw	r3,-8(fp)
  804e08:	e0bff617 	ldw	r2,-40(fp)
  804e0c:	1885c83a 	sub	r2,r3,r2
  804e10:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  804e14:	e0fff817 	ldw	r3,-32(fp)
  804e18:	e0bff617 	ldw	r2,-40(fp)
  804e1c:	1885883a 	add	r2,r3,r2
  804e20:	10c1ffcc 	andi	r3,r2,2047
  804e24:	e0bffc17 	ldw	r2,-16(fp)
  804e28:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
  804e2c:	e0bffe17 	ldw	r2,-8(fp)
  804e30:	00bfcf16 	blt	zero,r2,804d70 <__alt_data_end+0xff804d70>
  804e34:	00000106 	br	804e3c <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
  804e38:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
  804e3c:	e0fff517 	ldw	r3,-44(fp)
  804e40:	e0bffd17 	ldw	r2,-12(fp)
  804e44:	1880141e 	bne	r3,r2,804e98 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
  804e48:	e0bfff17 	ldw	r2,-4(fp)
  804e4c:	1090000c 	andi	r2,r2,16384
  804e50:	1000131e 	bne	r2,zero,804ea0 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
  804e54:	0001883a 	nop
  804e58:	e0bffc17 	ldw	r2,-16(fp)
  804e5c:	10c00a17 	ldw	r3,40(r2)
  804e60:	e0bff717 	ldw	r2,-36(fp)
  804e64:	1880051e 	bne	r3,r2,804e7c <altera_avalon_jtag_uart_read+0x138>
  804e68:	e0bffc17 	ldw	r2,-16(fp)
  804e6c:	10c00917 	ldw	r3,36(r2)
  804e70:	e0bffc17 	ldw	r2,-16(fp)
  804e74:	10800117 	ldw	r2,4(r2)
  804e78:	18bff736 	bltu	r3,r2,804e58 <__alt_data_end+0xff804e58>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
  804e7c:	e0bffc17 	ldw	r2,-16(fp)
  804e80:	10c00a17 	ldw	r3,40(r2)
  804e84:	e0bff717 	ldw	r2,-36(fp)
  804e88:	18800726 	beq	r3,r2,804ea8 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  804e8c:	e0bffe17 	ldw	r2,-8(fp)
  804e90:	00bfb716 	blt	zero,r2,804d70 <__alt_data_end+0xff804d70>
  804e94:	00000506 	br	804eac <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
  804e98:	0001883a 	nop
  804e9c:	00000306 	br	804eac <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
  804ea0:	0001883a 	nop
  804ea4:	00000106 	br	804eac <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
  804ea8:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
  804eac:	e0fff517 	ldw	r3,-44(fp)
  804eb0:	e0bffd17 	ldw	r2,-12(fp)
  804eb4:	18801826 	beq	r3,r2,804f18 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804eb8:	0005303a 	rdctl	r2,status
  804ebc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804ec0:	e0fffb17 	ldw	r3,-20(fp)
  804ec4:	00bfff84 	movi	r2,-2
  804ec8:	1884703a 	and	r2,r3,r2
  804ecc:	1001703a 	wrctl	status,r2
  
  return context;
  804ed0:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
  804ed4:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  804ed8:	e0bffc17 	ldw	r2,-16(fp)
  804edc:	10800817 	ldw	r2,32(r2)
  804ee0:	10c00054 	ori	r3,r2,1
  804ee4:	e0bffc17 	ldw	r2,-16(fp)
  804ee8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  804eec:	e0bffc17 	ldw	r2,-16(fp)
  804ef0:	10800017 	ldw	r2,0(r2)
  804ef4:	10800104 	addi	r2,r2,4
  804ef8:	1007883a 	mov	r3,r2
  804efc:	e0bffc17 	ldw	r2,-16(fp)
  804f00:	10800817 	ldw	r2,32(r2)
  804f04:	18800035 	stwio	r2,0(r3)
  804f08:	e0bffa17 	ldw	r2,-24(fp)
  804f0c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804f10:	e0bff917 	ldw	r2,-28(fp)
  804f14:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
  804f18:	e0fff517 	ldw	r3,-44(fp)
  804f1c:	e0bffd17 	ldw	r2,-12(fp)
  804f20:	18800426 	beq	r3,r2,804f34 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
  804f24:	e0fff517 	ldw	r3,-44(fp)
  804f28:	e0bffd17 	ldw	r2,-12(fp)
  804f2c:	1885c83a 	sub	r2,r3,r2
  804f30:	00000606 	br	804f4c <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
  804f34:	e0bfff17 	ldw	r2,-4(fp)
  804f38:	1090000c 	andi	r2,r2,16384
  804f3c:	10000226 	beq	r2,zero,804f48 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
  804f40:	00bffd44 	movi	r2,-11
  804f44:	00000106 	br	804f4c <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
  804f48:	00bffec4 	movi	r2,-5
}
  804f4c:	e037883a 	mov	sp,fp
  804f50:	dfc00117 	ldw	ra,4(sp)
  804f54:	df000017 	ldw	fp,0(sp)
  804f58:	dec00204 	addi	sp,sp,8
  804f5c:	f800283a 	ret

00804f60 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  804f60:	defff304 	addi	sp,sp,-52
  804f64:	dfc00c15 	stw	ra,48(sp)
  804f68:	df000b15 	stw	fp,44(sp)
  804f6c:	df000b04 	addi	fp,sp,44
  804f70:	e13ffc15 	stw	r4,-16(fp)
  804f74:	e17ffd15 	stw	r5,-12(fp)
  804f78:	e1bffe15 	stw	r6,-8(fp)
  804f7c:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
  804f80:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
  804f84:	e0bffd17 	ldw	r2,-12(fp)
  804f88:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  804f8c:	00003706 	br	80506c <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
  804f90:	e0bffc17 	ldw	r2,-16(fp)
  804f94:	10800c17 	ldw	r2,48(r2)
  804f98:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
  804f9c:	e0bffc17 	ldw	r2,-16(fp)
  804fa0:	10800d17 	ldw	r2,52(r2)
  804fa4:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
  804fa8:	e0fff917 	ldw	r3,-28(fp)
  804fac:	e0bff517 	ldw	r2,-44(fp)
  804fb0:	1880062e 	bgeu	r3,r2,804fcc <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
  804fb4:	e0fff517 	ldw	r3,-44(fp)
  804fb8:	e0bff917 	ldw	r2,-28(fp)
  804fbc:	1885c83a 	sub	r2,r3,r2
  804fc0:	10bfffc4 	addi	r2,r2,-1
  804fc4:	e0bff615 	stw	r2,-40(fp)
  804fc8:	00000b06 	br	804ff8 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
  804fcc:	e0bff517 	ldw	r2,-44(fp)
  804fd0:	10000526 	beq	r2,zero,804fe8 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
  804fd4:	00c20004 	movi	r3,2048
  804fd8:	e0bff917 	ldw	r2,-28(fp)
  804fdc:	1885c83a 	sub	r2,r3,r2
  804fe0:	e0bff615 	stw	r2,-40(fp)
  804fe4:	00000406 	br	804ff8 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
  804fe8:	00c1ffc4 	movi	r3,2047
  804fec:	e0bff917 	ldw	r2,-28(fp)
  804ff0:	1885c83a 	sub	r2,r3,r2
  804ff4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  804ff8:	e0bff617 	ldw	r2,-40(fp)
  804ffc:	10001e26 	beq	r2,zero,805078 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
  805000:	e0fffe17 	ldw	r3,-8(fp)
  805004:	e0bff617 	ldw	r2,-40(fp)
  805008:	1880022e 	bgeu	r3,r2,805014 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
  80500c:	e0bffe17 	ldw	r2,-8(fp)
  805010:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
  805014:	e0bffc17 	ldw	r2,-16(fp)
  805018:	10c20e04 	addi	r3,r2,2104
  80501c:	e0bff917 	ldw	r2,-28(fp)
  805020:	1885883a 	add	r2,r3,r2
  805024:	e1bff617 	ldw	r6,-40(fp)
  805028:	e17ffd17 	ldw	r5,-12(fp)
  80502c:	1009883a 	mov	r4,r2
  805030:	08017200 	call	801720 <memcpy>
      ptr   += n;
  805034:	e0fffd17 	ldw	r3,-12(fp)
  805038:	e0bff617 	ldw	r2,-40(fp)
  80503c:	1885883a 	add	r2,r3,r2
  805040:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
  805044:	e0fffe17 	ldw	r3,-8(fp)
  805048:	e0bff617 	ldw	r2,-40(fp)
  80504c:	1885c83a 	sub	r2,r3,r2
  805050:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  805054:	e0fff917 	ldw	r3,-28(fp)
  805058:	e0bff617 	ldw	r2,-40(fp)
  80505c:	1885883a 	add	r2,r3,r2
  805060:	10c1ffcc 	andi	r3,r2,2047
  805064:	e0bffc17 	ldw	r2,-16(fp)
  805068:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  80506c:	e0bffe17 	ldw	r2,-8(fp)
  805070:	00bfc716 	blt	zero,r2,804f90 <__alt_data_end+0xff804f90>
  805074:	00000106 	br	80507c <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
  805078:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80507c:	0005303a 	rdctl	r2,status
  805080:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805084:	e0fffb17 	ldw	r3,-20(fp)
  805088:	00bfff84 	movi	r2,-2
  80508c:	1884703a 	and	r2,r3,r2
  805090:	1001703a 	wrctl	status,r2
  
  return context;
  805094:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
  805098:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  80509c:	e0bffc17 	ldw	r2,-16(fp)
  8050a0:	10800817 	ldw	r2,32(r2)
  8050a4:	10c00094 	ori	r3,r2,2
  8050a8:	e0bffc17 	ldw	r2,-16(fp)
  8050ac:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  8050b0:	e0bffc17 	ldw	r2,-16(fp)
  8050b4:	10800017 	ldw	r2,0(r2)
  8050b8:	10800104 	addi	r2,r2,4
  8050bc:	1007883a 	mov	r3,r2
  8050c0:	e0bffc17 	ldw	r2,-16(fp)
  8050c4:	10800817 	ldw	r2,32(r2)
  8050c8:	18800035 	stwio	r2,0(r3)
  8050cc:	e0bffa17 	ldw	r2,-24(fp)
  8050d0:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8050d4:	e0bff817 	ldw	r2,-32(fp)
  8050d8:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
  8050dc:	e0bffe17 	ldw	r2,-8(fp)
  8050e0:	0080100e 	bge	zero,r2,805124 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
  8050e4:	e0bfff17 	ldw	r2,-4(fp)
  8050e8:	1090000c 	andi	r2,r2,16384
  8050ec:	1000101e 	bne	r2,zero,805130 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
  8050f0:	0001883a 	nop
  8050f4:	e0bffc17 	ldw	r2,-16(fp)
  8050f8:	10c00d17 	ldw	r3,52(r2)
  8050fc:	e0bff517 	ldw	r2,-44(fp)
  805100:	1880051e 	bne	r3,r2,805118 <altera_avalon_jtag_uart_write+0x1b8>
  805104:	e0bffc17 	ldw	r2,-16(fp)
  805108:	10c00917 	ldw	r3,36(r2)
  80510c:	e0bffc17 	ldw	r2,-16(fp)
  805110:	10800117 	ldw	r2,4(r2)
  805114:	18bff736 	bltu	r3,r2,8050f4 <__alt_data_end+0xff8050f4>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
  805118:	e0bffc17 	ldw	r2,-16(fp)
  80511c:	10800917 	ldw	r2,36(r2)
  805120:	1000051e 	bne	r2,zero,805138 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
  805124:	e0bffe17 	ldw	r2,-8(fp)
  805128:	00bfd016 	blt	zero,r2,80506c <__alt_data_end+0xff80506c>
  80512c:	00000306 	br	80513c <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
  805130:	0001883a 	nop
  805134:	00000106 	br	80513c <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
  805138:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
  80513c:	e0fffd17 	ldw	r3,-12(fp)
  805140:	e0bff717 	ldw	r2,-36(fp)
  805144:	18800426 	beq	r3,r2,805158 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
  805148:	e0fffd17 	ldw	r3,-12(fp)
  80514c:	e0bff717 	ldw	r2,-36(fp)
  805150:	1885c83a 	sub	r2,r3,r2
  805154:	00000606 	br	805170 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
  805158:	e0bfff17 	ldw	r2,-4(fp)
  80515c:	1090000c 	andi	r2,r2,16384
  805160:	10000226 	beq	r2,zero,80516c <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
  805164:	00bffd44 	movi	r2,-11
  805168:	00000106 	br	805170 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
  80516c:	00bffec4 	movi	r2,-5
}
  805170:	e037883a 	mov	sp,fp
  805174:	dfc00117 	ldw	ra,4(sp)
  805178:	df000017 	ldw	fp,0(sp)
  80517c:	dec00204 	addi	sp,sp,8
  805180:	f800283a 	ret

00805184 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
  805184:	defffa04 	addi	sp,sp,-24
  805188:	dfc00515 	stw	ra,20(sp)
  80518c:	df000415 	stw	fp,16(sp)
  805190:	df000404 	addi	fp,sp,16
  805194:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
  805198:	0007883a 	mov	r3,zero
  80519c:	e0bfff17 	ldw	r2,-4(fp)
  8051a0:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
  8051a4:	e0bfff17 	ldw	r2,-4(fp)
  8051a8:	10800104 	addi	r2,r2,4
  8051ac:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8051b0:	0005303a 	rdctl	r2,status
  8051b4:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8051b8:	e0fffd17 	ldw	r3,-12(fp)
  8051bc:	00bfff84 	movi	r2,-2
  8051c0:	1884703a 	and	r2,r3,r2
  8051c4:	1001703a 	wrctl	status,r2
  
  return context;
  8051c8:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  8051cc:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
  8051d0:	0805e900 	call	805e90 <alt_tick>
  8051d4:	e0bffc17 	ldw	r2,-16(fp)
  8051d8:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8051dc:	e0bffe17 	ldw	r2,-8(fp)
  8051e0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
  8051e4:	0001883a 	nop
  8051e8:	e037883a 	mov	sp,fp
  8051ec:	dfc00117 	ldw	ra,4(sp)
  8051f0:	df000017 	ldw	fp,0(sp)
  8051f4:	dec00204 	addi	sp,sp,8
  8051f8:	f800283a 	ret

008051fc <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
  8051fc:	defff804 	addi	sp,sp,-32
  805200:	dfc00715 	stw	ra,28(sp)
  805204:	df000615 	stw	fp,24(sp)
  805208:	df000604 	addi	fp,sp,24
  80520c:	e13ffc15 	stw	r4,-16(fp)
  805210:	e17ffd15 	stw	r5,-12(fp)
  805214:	e1bffe15 	stw	r6,-8(fp)
  805218:	e1ffff15 	stw	r7,-4(fp)
  80521c:	e0bfff17 	ldw	r2,-4(fp)
  805220:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
  805224:	d0a6f017 	ldw	r2,-25664(gp)
  805228:	1000021e 	bne	r2,zero,805234 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
  80522c:	e0bffb17 	ldw	r2,-20(fp)
  805230:	d0a6f015 	stw	r2,-25664(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
  805234:	e0bffc17 	ldw	r2,-16(fp)
  805238:	10800104 	addi	r2,r2,4
  80523c:	00c001c4 	movi	r3,7
  805240:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
  805244:	d8000015 	stw	zero,0(sp)
  805248:	e1fffc17 	ldw	r7,-16(fp)
  80524c:	01802034 	movhi	r6,128
  805250:	31946104 	addi	r6,r6,20868
  805254:	e17ffe17 	ldw	r5,-8(fp)
  805258:	e13ffd17 	ldw	r4,-12(fp)
  80525c:	08057700 	call	805770 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
  805260:	0001883a 	nop
  805264:	e037883a 	mov	sp,fp
  805268:	dfc00117 	ldw	ra,4(sp)
  80526c:	df000017 	ldw	fp,0(sp)
  805270:	dec00204 	addi	sp,sp,8
  805274:	f800283a 	ret

00805278 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
  805278:	defff504 	addi	sp,sp,-44
  80527c:	df000a15 	stw	fp,40(sp)
  805280:	df000a04 	addi	fp,sp,40
  805284:	e13ffc15 	stw	r4,-16(fp)
  805288:	e17ffd15 	stw	r5,-12(fp)
  80528c:	e1bffe15 	stw	r6,-8(fp)
  805290:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  805294:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  805298:	d0a6f017 	ldw	r2,-25664(gp)
  
  if (alt_ticks_per_second ())
  80529c:	10003c26 	beq	r2,zero,805390 <alt_alarm_start+0x118>
  {
    if (alarm)
  8052a0:	e0bffc17 	ldw	r2,-16(fp)
  8052a4:	10003826 	beq	r2,zero,805388 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
  8052a8:	e0bffc17 	ldw	r2,-16(fp)
  8052ac:	e0fffe17 	ldw	r3,-8(fp)
  8052b0:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
  8052b4:	e0bffc17 	ldw	r2,-16(fp)
  8052b8:	e0ffff17 	ldw	r3,-4(fp)
  8052bc:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8052c0:	0005303a 	rdctl	r2,status
  8052c4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8052c8:	e0fff917 	ldw	r3,-28(fp)
  8052cc:	00bfff84 	movi	r2,-2
  8052d0:	1884703a 	and	r2,r3,r2
  8052d4:	1001703a 	wrctl	status,r2
  
  return context;
  8052d8:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
  8052dc:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
  8052e0:	d0a6f117 	ldw	r2,-25660(gp)
      
      current_nticks = alt_nticks();
  8052e4:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
  8052e8:	e0fffd17 	ldw	r3,-12(fp)
  8052ec:	e0bff617 	ldw	r2,-40(fp)
  8052f0:	1885883a 	add	r2,r3,r2
  8052f4:	10c00044 	addi	r3,r2,1
  8052f8:	e0bffc17 	ldw	r2,-16(fp)
  8052fc:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
  805300:	e0bffc17 	ldw	r2,-16(fp)
  805304:	10c00217 	ldw	r3,8(r2)
  805308:	e0bff617 	ldw	r2,-40(fp)
  80530c:	1880042e 	bgeu	r3,r2,805320 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
  805310:	e0bffc17 	ldw	r2,-16(fp)
  805314:	00c00044 	movi	r3,1
  805318:	10c00405 	stb	r3,16(r2)
  80531c:	00000206 	br	805328 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
  805320:	e0bffc17 	ldw	r2,-16(fp)
  805324:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
  805328:	e0bffc17 	ldw	r2,-16(fp)
  80532c:	d0e01004 	addi	r3,gp,-32704
  805330:	e0fffa15 	stw	r3,-24(fp)
  805334:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  805338:	e0bffb17 	ldw	r2,-20(fp)
  80533c:	e0fffa17 	ldw	r3,-24(fp)
  805340:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  805344:	e0bffa17 	ldw	r2,-24(fp)
  805348:	10c00017 	ldw	r3,0(r2)
  80534c:	e0bffb17 	ldw	r2,-20(fp)
  805350:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  805354:	e0bffa17 	ldw	r2,-24(fp)
  805358:	10800017 	ldw	r2,0(r2)
  80535c:	e0fffb17 	ldw	r3,-20(fp)
  805360:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  805364:	e0bffa17 	ldw	r2,-24(fp)
  805368:	e0fffb17 	ldw	r3,-20(fp)
  80536c:	10c00015 	stw	r3,0(r2)
  805370:	e0bff817 	ldw	r2,-32(fp)
  805374:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805378:	e0bff717 	ldw	r2,-36(fp)
  80537c:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
  805380:	0005883a 	mov	r2,zero
  805384:	00000306 	br	805394 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
  805388:	00bffa84 	movi	r2,-22
  80538c:	00000106 	br	805394 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
  805390:	00bfde84 	movi	r2,-134
  }
}
  805394:	e037883a 	mov	sp,fp
  805398:	df000017 	ldw	fp,0(sp)
  80539c:	dec00104 	addi	sp,sp,4
  8053a0:	f800283a 	ret

008053a4 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
  8053a4:	defffe04 	addi	sp,sp,-8
  8053a8:	df000115 	stw	fp,4(sp)
  8053ac:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  8053b0:	e03fff15 	stw	zero,-4(fp)
  8053b4:	00000506 	br	8053cc <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  8053b8:	e0bfff17 	ldw	r2,-4(fp)
  8053bc:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  8053c0:	e0bfff17 	ldw	r2,-4(fp)
  8053c4:	10800804 	addi	r2,r2,32
  8053c8:	e0bfff15 	stw	r2,-4(fp)
  8053cc:	e0bfff17 	ldw	r2,-4(fp)
  8053d0:	10820030 	cmpltui	r2,r2,2048
  8053d4:	103ff81e 	bne	r2,zero,8053b8 <__alt_data_end+0xff8053b8>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
  8053d8:	0001883a 	nop
  8053dc:	e037883a 	mov	sp,fp
  8053e0:	df000017 	ldw	fp,0(sp)
  8053e4:	dec00104 	addi	sp,sp,4
  8053e8:	f800283a 	ret

008053ec <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8053ec:	defffe04 	addi	sp,sp,-8
  8053f0:	dfc00115 	stw	ra,4(sp)
  8053f4:	df000015 	stw	fp,0(sp)
  8053f8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8053fc:	d0a00917 	ldw	r2,-32732(gp)
  805400:	10000326 	beq	r2,zero,805410 <alt_get_errno+0x24>
  805404:	d0a00917 	ldw	r2,-32732(gp)
  805408:	103ee83a 	callr	r2
  80540c:	00000106 	br	805414 <alt_get_errno+0x28>
  805410:	d0a6eb04 	addi	r2,gp,-25684
}
  805414:	e037883a 	mov	sp,fp
  805418:	dfc00117 	ldw	ra,4(sp)
  80541c:	df000017 	ldw	fp,0(sp)
  805420:	dec00204 	addi	sp,sp,8
  805424:	f800283a 	ret

00805428 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
  805428:	defffa04 	addi	sp,sp,-24
  80542c:	dfc00515 	stw	ra,20(sp)
  805430:	df000415 	stw	fp,16(sp)
  805434:	df000404 	addi	fp,sp,16
  805438:	e13ffe15 	stw	r4,-8(fp)
  80543c:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  805440:	e0bffe17 	ldw	r2,-8(fp)
  805444:	10000326 	beq	r2,zero,805454 <alt_dev_llist_insert+0x2c>
  805448:	e0bffe17 	ldw	r2,-8(fp)
  80544c:	10800217 	ldw	r2,8(r2)
  805450:	1000061e 	bne	r2,zero,80546c <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
  805454:	08053ec0 	call	8053ec <alt_get_errno>
  805458:	1007883a 	mov	r3,r2
  80545c:	00800584 	movi	r2,22
  805460:	18800015 	stw	r2,0(r3)
    return -EINVAL;
  805464:	00bffa84 	movi	r2,-22
  805468:	00001306 	br	8054b8 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
  80546c:	e0bffe17 	ldw	r2,-8(fp)
  805470:	e0ffff17 	ldw	r3,-4(fp)
  805474:	e0fffc15 	stw	r3,-16(fp)
  805478:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  80547c:	e0bffd17 	ldw	r2,-12(fp)
  805480:	e0fffc17 	ldw	r3,-16(fp)
  805484:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  805488:	e0bffc17 	ldw	r2,-16(fp)
  80548c:	10c00017 	ldw	r3,0(r2)
  805490:	e0bffd17 	ldw	r2,-12(fp)
  805494:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  805498:	e0bffc17 	ldw	r2,-16(fp)
  80549c:	10800017 	ldw	r2,0(r2)
  8054a0:	e0fffd17 	ldw	r3,-12(fp)
  8054a4:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  8054a8:	e0bffc17 	ldw	r2,-16(fp)
  8054ac:	e0fffd17 	ldw	r3,-12(fp)
  8054b0:	10c00015 	stw	r3,0(r2)

  return 0;  
  8054b4:	0005883a 	mov	r2,zero
}
  8054b8:	e037883a 	mov	sp,fp
  8054bc:	dfc00117 	ldw	ra,4(sp)
  8054c0:	df000017 	ldw	fp,0(sp)
  8054c4:	dec00204 	addi	sp,sp,8
  8054c8:	f800283a 	ret

008054cc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8054cc:	defffe04 	addi	sp,sp,-8
  8054d0:	dfc00115 	stw	ra,4(sp)
  8054d4:	df000015 	stw	fp,0(sp)
  8054d8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8054dc:	d0a00917 	ldw	r2,-32732(gp)
  8054e0:	10000326 	beq	r2,zero,8054f0 <alt_get_errno+0x24>
  8054e4:	d0a00917 	ldw	r2,-32732(gp)
  8054e8:	103ee83a 	callr	r2
  8054ec:	00000106 	br	8054f4 <alt_get_errno+0x28>
  8054f0:	d0a6eb04 	addi	r2,gp,-25684
}
  8054f4:	e037883a 	mov	sp,fp
  8054f8:	dfc00117 	ldw	ra,4(sp)
  8054fc:	df000017 	ldw	fp,0(sp)
  805500:	dec00204 	addi	sp,sp,8
  805504:	f800283a 	ret

00805508 <alt_dma_rxchan_open>:
 *
 * The return value will be NULL on failure, and non-NULL otherwise. 
 */

alt_dma_rxchan alt_dma_rxchan_open (const char* name)
{
  805508:	defffc04 	addi	sp,sp,-16
  80550c:	dfc00315 	stw	ra,12(sp)
  805510:	df000215 	stw	fp,8(sp)
  805514:	df000204 	addi	fp,sp,8
  805518:	e13fff15 	stw	r4,-4(fp)
  alt_dma_rxchan dev;

  dev = (alt_dma_rxchan) alt_find_dev (name, &alt_dma_rxchan_list);
  80551c:	d1600b04 	addi	r5,gp,-32724
  805520:	e13fff17 	ldw	r4,-4(fp)
  805524:	08056ac0 	call	8056ac <alt_find_dev>
  805528:	e0bffe15 	stw	r2,-8(fp)

  if (!dev)
  80552c:	e0bffe17 	ldw	r2,-8(fp)
  805530:	1000041e 	bne	r2,zero,805544 <alt_dma_rxchan_open+0x3c>
  {
    ALT_ERRNO = ENODEV;
  805534:	08054cc0 	call	8054cc <alt_get_errno>
  805538:	1007883a 	mov	r3,r2
  80553c:	008004c4 	movi	r2,19
  805540:	18800015 	stw	r2,0(r3)
  }

  return dev;
  805544:	e0bffe17 	ldw	r2,-8(fp)
}
  805548:	e037883a 	mov	sp,fp
  80554c:	dfc00117 	ldw	ra,4(sp)
  805550:	df000017 	ldw	fp,0(sp)
  805554:	dec00204 	addi	sp,sp,8
  805558:	f800283a 	ret

0080555c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80555c:	defffe04 	addi	sp,sp,-8
  805560:	dfc00115 	stw	ra,4(sp)
  805564:	df000015 	stw	fp,0(sp)
  805568:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  80556c:	d0a00917 	ldw	r2,-32732(gp)
  805570:	10000326 	beq	r2,zero,805580 <alt_get_errno+0x24>
  805574:	d0a00917 	ldw	r2,-32732(gp)
  805578:	103ee83a 	callr	r2
  80557c:	00000106 	br	805584 <alt_get_errno+0x28>
  805580:	d0a6eb04 	addi	r2,gp,-25684
}
  805584:	e037883a 	mov	sp,fp
  805588:	dfc00117 	ldw	ra,4(sp)
  80558c:	df000017 	ldw	fp,0(sp)
  805590:	dec00204 	addi	sp,sp,8
  805594:	f800283a 	ret

00805598 <alt_dma_txchan_open>:
 *
 * The return value will be NULL on failure, and non-NULL otherwise. 
 */

alt_dma_txchan alt_dma_txchan_open (const char* name)
{
  805598:	defffc04 	addi	sp,sp,-16
  80559c:	dfc00315 	stw	ra,12(sp)
  8055a0:	df000215 	stw	fp,8(sp)
  8055a4:	df000204 	addi	fp,sp,8
  8055a8:	e13fff15 	stw	r4,-4(fp)
  alt_dma_txchan dev;

  dev = (alt_dma_txchan) alt_find_dev (name, &alt_dma_txchan_list);
  8055ac:	d1600d04 	addi	r5,gp,-32716
  8055b0:	e13fff17 	ldw	r4,-4(fp)
  8055b4:	08056ac0 	call	8056ac <alt_find_dev>
  8055b8:	e0bffe15 	stw	r2,-8(fp)

  if (!dev)
  8055bc:	e0bffe17 	ldw	r2,-8(fp)
  8055c0:	1000041e 	bne	r2,zero,8055d4 <alt_dma_txchan_open+0x3c>
  {
    ALT_ERRNO = ENODEV;
  8055c4:	080555c0 	call	80555c <alt_get_errno>
  8055c8:	1007883a 	mov	r3,r2
  8055cc:	008004c4 	movi	r2,19
  8055d0:	18800015 	stw	r2,0(r3)
  }

  return dev;
  8055d4:	e0bffe17 	ldw	r2,-8(fp)
}
  8055d8:	e037883a 	mov	sp,fp
  8055dc:	dfc00117 	ldw	ra,4(sp)
  8055e0:	df000017 	ldw	fp,0(sp)
  8055e4:	dec00204 	addi	sp,sp,8
  8055e8:	f800283a 	ret

008055ec <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
  8055ec:	defffd04 	addi	sp,sp,-12
  8055f0:	dfc00215 	stw	ra,8(sp)
  8055f4:	df000115 	stw	fp,4(sp)
  8055f8:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  8055fc:	00802034 	movhi	r2,128
  805600:	10999104 	addi	r2,r2,26180
  805604:	e0bfff15 	stw	r2,-4(fp)
  805608:	00000606 	br	805624 <_do_ctors+0x38>
        (*ctor) (); 
  80560c:	e0bfff17 	ldw	r2,-4(fp)
  805610:	10800017 	ldw	r2,0(r2)
  805614:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  805618:	e0bfff17 	ldw	r2,-4(fp)
  80561c:	10bfff04 	addi	r2,r2,-4
  805620:	e0bfff15 	stw	r2,-4(fp)
  805624:	e0ffff17 	ldw	r3,-4(fp)
  805628:	00802034 	movhi	r2,128
  80562c:	10999204 	addi	r2,r2,26184
  805630:	18bff62e 	bgeu	r3,r2,80560c <__alt_data_end+0xff80560c>
        (*ctor) (); 
}
  805634:	0001883a 	nop
  805638:	e037883a 	mov	sp,fp
  80563c:	dfc00117 	ldw	ra,4(sp)
  805640:	df000017 	ldw	fp,0(sp)
  805644:	dec00204 	addi	sp,sp,8
  805648:	f800283a 	ret

0080564c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
  80564c:	defffd04 	addi	sp,sp,-12
  805650:	dfc00215 	stw	ra,8(sp)
  805654:	df000115 	stw	fp,4(sp)
  805658:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  80565c:	00802034 	movhi	r2,128
  805660:	10999104 	addi	r2,r2,26180
  805664:	e0bfff15 	stw	r2,-4(fp)
  805668:	00000606 	br	805684 <_do_dtors+0x38>
        (*dtor) (); 
  80566c:	e0bfff17 	ldw	r2,-4(fp)
  805670:	10800017 	ldw	r2,0(r2)
  805674:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  805678:	e0bfff17 	ldw	r2,-4(fp)
  80567c:	10bfff04 	addi	r2,r2,-4
  805680:	e0bfff15 	stw	r2,-4(fp)
  805684:	e0ffff17 	ldw	r3,-4(fp)
  805688:	00802034 	movhi	r2,128
  80568c:	10999204 	addi	r2,r2,26184
  805690:	18bff62e 	bgeu	r3,r2,80566c <__alt_data_end+0xff80566c>
        (*dtor) (); 
}
  805694:	0001883a 	nop
  805698:	e037883a 	mov	sp,fp
  80569c:	dfc00117 	ldw	ra,4(sp)
  8056a0:	df000017 	ldw	fp,0(sp)
  8056a4:	dec00204 	addi	sp,sp,8
  8056a8:	f800283a 	ret

008056ac <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
  8056ac:	defffa04 	addi	sp,sp,-24
  8056b0:	dfc00515 	stw	ra,20(sp)
  8056b4:	df000415 	stw	fp,16(sp)
  8056b8:	df000404 	addi	fp,sp,16
  8056bc:	e13ffe15 	stw	r4,-8(fp)
  8056c0:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
  8056c4:	e0bfff17 	ldw	r2,-4(fp)
  8056c8:	10800017 	ldw	r2,0(r2)
  8056cc:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
  8056d0:	e13ffe17 	ldw	r4,-8(fp)
  8056d4:	08003980 	call	800398 <strlen>
  8056d8:	10800044 	addi	r2,r2,1
  8056dc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  8056e0:	00000d06 	br	805718 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
  8056e4:	e0bffc17 	ldw	r2,-16(fp)
  8056e8:	10800217 	ldw	r2,8(r2)
  8056ec:	e0fffd17 	ldw	r3,-12(fp)
  8056f0:	180d883a 	mov	r6,r3
  8056f4:	e17ffe17 	ldw	r5,-8(fp)
  8056f8:	1009883a 	mov	r4,r2
  8056fc:	08063000 	call	806300 <memcmp>
  805700:	1000021e 	bne	r2,zero,80570c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
  805704:	e0bffc17 	ldw	r2,-16(fp)
  805708:	00000706 	br	805728 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
  80570c:	e0bffc17 	ldw	r2,-16(fp)
  805710:	10800017 	ldw	r2,0(r2)
  805714:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  805718:	e0fffc17 	ldw	r3,-16(fp)
  80571c:	e0bfff17 	ldw	r2,-4(fp)
  805720:	18bff01e 	bne	r3,r2,8056e4 <__alt_data_end+0xff8056e4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
  805724:	0005883a 	mov	r2,zero
}
  805728:	e037883a 	mov	sp,fp
  80572c:	dfc00117 	ldw	ra,4(sp)
  805730:	df000017 	ldw	fp,0(sp)
  805734:	dec00204 	addi	sp,sp,8
  805738:	f800283a 	ret

0080573c <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
  80573c:	defffe04 	addi	sp,sp,-8
  805740:	dfc00115 	stw	ra,4(sp)
  805744:	df000015 	stw	fp,0(sp)
  805748:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
  80574c:	01440004 	movi	r5,4096
  805750:	0009883a 	mov	r4,zero
  805754:	08061880 	call	806188 <alt_icache_flush>
#endif
}
  805758:	0001883a 	nop
  80575c:	e037883a 	mov	sp,fp
  805760:	dfc00117 	ldw	ra,4(sp)
  805764:	df000017 	ldw	fp,0(sp)
  805768:	dec00204 	addi	sp,sp,8
  80576c:	f800283a 	ret

00805770 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  805770:	defff904 	addi	sp,sp,-28
  805774:	dfc00615 	stw	ra,24(sp)
  805778:	df000515 	stw	fp,20(sp)
  80577c:	df000504 	addi	fp,sp,20
  805780:	e13ffc15 	stw	r4,-16(fp)
  805784:	e17ffd15 	stw	r5,-12(fp)
  805788:	e1bffe15 	stw	r6,-8(fp)
  80578c:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
  805790:	e0800217 	ldw	r2,8(fp)
  805794:	d8800015 	stw	r2,0(sp)
  805798:	e1ffff17 	ldw	r7,-4(fp)
  80579c:	e1bffe17 	ldw	r6,-8(fp)
  8057a0:	e17ffd17 	ldw	r5,-12(fp)
  8057a4:	e13ffc17 	ldw	r4,-16(fp)
  8057a8:	08059200 	call	805920 <alt_iic_isr_register>
}  
  8057ac:	e037883a 	mov	sp,fp
  8057b0:	dfc00117 	ldw	ra,4(sp)
  8057b4:	df000017 	ldw	fp,0(sp)
  8057b8:	dec00204 	addi	sp,sp,8
  8057bc:	f800283a 	ret

008057c0 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
  8057c0:	defff904 	addi	sp,sp,-28
  8057c4:	df000615 	stw	fp,24(sp)
  8057c8:	df000604 	addi	fp,sp,24
  8057cc:	e13ffe15 	stw	r4,-8(fp)
  8057d0:	e17fff15 	stw	r5,-4(fp)
  8057d4:	e0bfff17 	ldw	r2,-4(fp)
  8057d8:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8057dc:	0005303a 	rdctl	r2,status
  8057e0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8057e4:	e0fffb17 	ldw	r3,-20(fp)
  8057e8:	00bfff84 	movi	r2,-2
  8057ec:	1884703a 	and	r2,r3,r2
  8057f0:	1001703a 	wrctl	status,r2
  
  return context;
  8057f4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  8057f8:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
  8057fc:	00c00044 	movi	r3,1
  805800:	e0bffa17 	ldw	r2,-24(fp)
  805804:	1884983a 	sll	r2,r3,r2
  805808:	1007883a 	mov	r3,r2
  80580c:	d0a6ef17 	ldw	r2,-25668(gp)
  805810:	1884b03a 	or	r2,r3,r2
  805814:	d0a6ef15 	stw	r2,-25668(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  805818:	d0a6ef17 	ldw	r2,-25668(gp)
  80581c:	100170fa 	wrctl	ienable,r2
  805820:	e0bffc17 	ldw	r2,-16(fp)
  805824:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805828:	e0bffd17 	ldw	r2,-12(fp)
  80582c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  805830:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
  805834:	0001883a 	nop
}
  805838:	e037883a 	mov	sp,fp
  80583c:	df000017 	ldw	fp,0(sp)
  805840:	dec00104 	addi	sp,sp,4
  805844:	f800283a 	ret

00805848 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
  805848:	defff904 	addi	sp,sp,-28
  80584c:	df000615 	stw	fp,24(sp)
  805850:	df000604 	addi	fp,sp,24
  805854:	e13ffe15 	stw	r4,-8(fp)
  805858:	e17fff15 	stw	r5,-4(fp)
  80585c:	e0bfff17 	ldw	r2,-4(fp)
  805860:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805864:	0005303a 	rdctl	r2,status
  805868:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80586c:	e0fffb17 	ldw	r3,-20(fp)
  805870:	00bfff84 	movi	r2,-2
  805874:	1884703a 	and	r2,r3,r2
  805878:	1001703a 	wrctl	status,r2
  
  return context;
  80587c:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  805880:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
  805884:	00c00044 	movi	r3,1
  805888:	e0bffa17 	ldw	r2,-24(fp)
  80588c:	1884983a 	sll	r2,r3,r2
  805890:	0084303a 	nor	r2,zero,r2
  805894:	1007883a 	mov	r3,r2
  805898:	d0a6ef17 	ldw	r2,-25668(gp)
  80589c:	1884703a 	and	r2,r3,r2
  8058a0:	d0a6ef15 	stw	r2,-25668(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  8058a4:	d0a6ef17 	ldw	r2,-25668(gp)
  8058a8:	100170fa 	wrctl	ienable,r2
  8058ac:	e0bffc17 	ldw	r2,-16(fp)
  8058b0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8058b4:	e0bffd17 	ldw	r2,-12(fp)
  8058b8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  8058bc:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
  8058c0:	0001883a 	nop
}
  8058c4:	e037883a 	mov	sp,fp
  8058c8:	df000017 	ldw	fp,0(sp)
  8058cc:	dec00104 	addi	sp,sp,4
  8058d0:	f800283a 	ret

008058d4 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
  8058d4:	defffc04 	addi	sp,sp,-16
  8058d8:	df000315 	stw	fp,12(sp)
  8058dc:	df000304 	addi	fp,sp,12
  8058e0:	e13ffe15 	stw	r4,-8(fp)
  8058e4:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
  8058e8:	000530fa 	rdctl	r2,ienable
  8058ec:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
  8058f0:	00c00044 	movi	r3,1
  8058f4:	e0bfff17 	ldw	r2,-4(fp)
  8058f8:	1884983a 	sll	r2,r3,r2
  8058fc:	1007883a 	mov	r3,r2
  805900:	e0bffd17 	ldw	r2,-12(fp)
  805904:	1884703a 	and	r2,r3,r2
  805908:	1004c03a 	cmpne	r2,r2,zero
  80590c:	10803fcc 	andi	r2,r2,255
}
  805910:	e037883a 	mov	sp,fp
  805914:	df000017 	ldw	fp,0(sp)
  805918:	dec00104 	addi	sp,sp,4
  80591c:	f800283a 	ret

00805920 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  805920:	defff504 	addi	sp,sp,-44
  805924:	dfc00a15 	stw	ra,40(sp)
  805928:	df000915 	stw	fp,36(sp)
  80592c:	df000904 	addi	fp,sp,36
  805930:	e13ffc15 	stw	r4,-16(fp)
  805934:	e17ffd15 	stw	r5,-12(fp)
  805938:	e1bffe15 	stw	r6,-8(fp)
  80593c:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
  805940:	00bffa84 	movi	r2,-22
  805944:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  805948:	e0bffd17 	ldw	r2,-12(fp)
  80594c:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
  805950:	e0bff817 	ldw	r2,-32(fp)
  805954:	10800808 	cmpgei	r2,r2,32
  805958:	1000271e 	bne	r2,zero,8059f8 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80595c:	0005303a 	rdctl	r2,status
  805960:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805964:	e0fffb17 	ldw	r3,-20(fp)
  805968:	00bfff84 	movi	r2,-2
  80596c:	1884703a 	and	r2,r3,r2
  805970:	1001703a 	wrctl	status,r2
  
  return context;
  805974:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
  805978:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
  80597c:	00802074 	movhi	r2,129
  805980:	10a76804 	addi	r2,r2,-25184
  805984:	e0fff817 	ldw	r3,-32(fp)
  805988:	180690fa 	slli	r3,r3,3
  80598c:	10c5883a 	add	r2,r2,r3
  805990:	e0fffe17 	ldw	r3,-8(fp)
  805994:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
  805998:	00802074 	movhi	r2,129
  80599c:	10a76804 	addi	r2,r2,-25184
  8059a0:	e0fff817 	ldw	r3,-32(fp)
  8059a4:	180690fa 	slli	r3,r3,3
  8059a8:	10c5883a 	add	r2,r2,r3
  8059ac:	10800104 	addi	r2,r2,4
  8059b0:	e0ffff17 	ldw	r3,-4(fp)
  8059b4:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
  8059b8:	e0bffe17 	ldw	r2,-8(fp)
  8059bc:	10000526 	beq	r2,zero,8059d4 <alt_iic_isr_register+0xb4>
  8059c0:	e0bff817 	ldw	r2,-32(fp)
  8059c4:	100b883a 	mov	r5,r2
  8059c8:	e13ffc17 	ldw	r4,-16(fp)
  8059cc:	08057c00 	call	8057c0 <alt_ic_irq_enable>
  8059d0:	00000406 	br	8059e4 <alt_iic_isr_register+0xc4>
  8059d4:	e0bff817 	ldw	r2,-32(fp)
  8059d8:	100b883a 	mov	r5,r2
  8059dc:	e13ffc17 	ldw	r4,-16(fp)
  8059e0:	08058480 	call	805848 <alt_ic_irq_disable>
  8059e4:	e0bff715 	stw	r2,-36(fp)
  8059e8:	e0bffa17 	ldw	r2,-24(fp)
  8059ec:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8059f0:	e0bff917 	ldw	r2,-28(fp)
  8059f4:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
  8059f8:	e0bff717 	ldw	r2,-36(fp)
}
  8059fc:	e037883a 	mov	sp,fp
  805a00:	dfc00117 	ldw	ra,4(sp)
  805a04:	df000017 	ldw	fp,0(sp)
  805a08:	dec00204 	addi	sp,sp,8
  805a0c:	f800283a 	ret

00805a10 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  805a10:	defff804 	addi	sp,sp,-32
  805a14:	dfc00715 	stw	ra,28(sp)
  805a18:	df000615 	stw	fp,24(sp)
  805a1c:	dc000515 	stw	r16,20(sp)
  805a20:	df000604 	addi	fp,sp,24
  805a24:	e13ffb15 	stw	r4,-20(fp)
  805a28:	e17ffc15 	stw	r5,-16(fp)
  805a2c:	e1bffd15 	stw	r6,-12(fp)
  805a30:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
  805a34:	e1bffe17 	ldw	r6,-8(fp)
  805a38:	e17ffd17 	ldw	r5,-12(fp)
  805a3c:	e13ffc17 	ldw	r4,-16(fp)
  805a40:	0805c980 	call	805c98 <open>
  805a44:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
  805a48:	e0bffa17 	ldw	r2,-24(fp)
  805a4c:	10002216 	blt	r2,zero,805ad8 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
  805a50:	04002034 	movhi	r16,128
  805a54:	841bbc04 	addi	r16,r16,28400
  805a58:	e0bffa17 	ldw	r2,-24(fp)
  805a5c:	01400304 	movi	r5,12
  805a60:	1009883a 	mov	r4,r2
  805a64:	08030a80 	call	8030a8 <__mulsi3>
  805a68:	8085883a 	add	r2,r16,r2
  805a6c:	10c00017 	ldw	r3,0(r2)
  805a70:	e0bffb17 	ldw	r2,-20(fp)
  805a74:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
  805a78:	04002034 	movhi	r16,128
  805a7c:	841bbc04 	addi	r16,r16,28400
  805a80:	e0bffa17 	ldw	r2,-24(fp)
  805a84:	01400304 	movi	r5,12
  805a88:	1009883a 	mov	r4,r2
  805a8c:	08030a80 	call	8030a8 <__mulsi3>
  805a90:	8085883a 	add	r2,r16,r2
  805a94:	10800104 	addi	r2,r2,4
  805a98:	10c00017 	ldw	r3,0(r2)
  805a9c:	e0bffb17 	ldw	r2,-20(fp)
  805aa0:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
  805aa4:	04002034 	movhi	r16,128
  805aa8:	841bbc04 	addi	r16,r16,28400
  805aac:	e0bffa17 	ldw	r2,-24(fp)
  805ab0:	01400304 	movi	r5,12
  805ab4:	1009883a 	mov	r4,r2
  805ab8:	08030a80 	call	8030a8 <__mulsi3>
  805abc:	8085883a 	add	r2,r16,r2
  805ac0:	10800204 	addi	r2,r2,8
  805ac4:	10c00017 	ldw	r3,0(r2)
  805ac8:	e0bffb17 	ldw	r2,-20(fp)
  805acc:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
  805ad0:	e13ffa17 	ldw	r4,-24(fp)
  805ad4:	08037f40 	call	8037f4 <alt_release_fd>
  }
} 
  805ad8:	0001883a 	nop
  805adc:	e6ffff04 	addi	sp,fp,-4
  805ae0:	dfc00217 	ldw	ra,8(sp)
  805ae4:	df000117 	ldw	fp,4(sp)
  805ae8:	dc000017 	ldw	r16,0(sp)
  805aec:	dec00304 	addi	sp,sp,12
  805af0:	f800283a 	ret

00805af4 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
  805af4:	defffb04 	addi	sp,sp,-20
  805af8:	dfc00415 	stw	ra,16(sp)
  805afc:	df000315 	stw	fp,12(sp)
  805b00:	df000304 	addi	fp,sp,12
  805b04:	e13ffd15 	stw	r4,-12(fp)
  805b08:	e17ffe15 	stw	r5,-8(fp)
  805b0c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  805b10:	01c07fc4 	movi	r7,511
  805b14:	01800044 	movi	r6,1
  805b18:	e17ffd17 	ldw	r5,-12(fp)
  805b1c:	01002034 	movhi	r4,128
  805b20:	211bbf04 	addi	r4,r4,28412
  805b24:	0805a100 	call	805a10 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  805b28:	01c07fc4 	movi	r7,511
  805b2c:	000d883a 	mov	r6,zero
  805b30:	e17ffe17 	ldw	r5,-8(fp)
  805b34:	01002034 	movhi	r4,128
  805b38:	211bbc04 	addi	r4,r4,28400
  805b3c:	0805a100 	call	805a10 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
  805b40:	01c07fc4 	movi	r7,511
  805b44:	01800044 	movi	r6,1
  805b48:	e17fff17 	ldw	r5,-4(fp)
  805b4c:	01002034 	movhi	r4,128
  805b50:	211bc204 	addi	r4,r4,28424
  805b54:	0805a100 	call	805a10 <alt_open_fd>
}  
  805b58:	0001883a 	nop
  805b5c:	e037883a 	mov	sp,fp
  805b60:	dfc00117 	ldw	ra,4(sp)
  805b64:	df000017 	ldw	fp,0(sp)
  805b68:	dec00204 	addi	sp,sp,8
  805b6c:	f800283a 	ret

00805b70 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  805b70:	defffe04 	addi	sp,sp,-8
  805b74:	dfc00115 	stw	ra,4(sp)
  805b78:	df000015 	stw	fp,0(sp)
  805b7c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  805b80:	d0a00917 	ldw	r2,-32732(gp)
  805b84:	10000326 	beq	r2,zero,805b94 <alt_get_errno+0x24>
  805b88:	d0a00917 	ldw	r2,-32732(gp)
  805b8c:	103ee83a 	callr	r2
  805b90:	00000106 	br	805b98 <alt_get_errno+0x28>
  805b94:	d0a6eb04 	addi	r2,gp,-25684
}
  805b98:	e037883a 	mov	sp,fp
  805b9c:	dfc00117 	ldw	ra,4(sp)
  805ba0:	df000017 	ldw	fp,0(sp)
  805ba4:	dec00204 	addi	sp,sp,8
  805ba8:	f800283a 	ret

00805bac <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
  805bac:	defffb04 	addi	sp,sp,-20
  805bb0:	dfc00415 	stw	ra,16(sp)
  805bb4:	df000315 	stw	fp,12(sp)
  805bb8:	dc000215 	stw	r16,8(sp)
  805bbc:	df000304 	addi	fp,sp,12
  805bc0:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
  805bc4:	e0bffe17 	ldw	r2,-8(fp)
  805bc8:	10800217 	ldw	r2,8(r2)
  805bcc:	10d00034 	orhi	r3,r2,16384
  805bd0:	e0bffe17 	ldw	r2,-8(fp)
  805bd4:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  805bd8:	e03ffd15 	stw	zero,-12(fp)
  805bdc:	00002306 	br	805c6c <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  805be0:	04002034 	movhi	r16,128
  805be4:	841bbc04 	addi	r16,r16,28400
  805be8:	e0bffd17 	ldw	r2,-12(fp)
  805bec:	01400304 	movi	r5,12
  805bf0:	1009883a 	mov	r4,r2
  805bf4:	08030a80 	call	8030a8 <__mulsi3>
  805bf8:	8085883a 	add	r2,r16,r2
  805bfc:	10c00017 	ldw	r3,0(r2)
  805c00:	e0bffe17 	ldw	r2,-8(fp)
  805c04:	10800017 	ldw	r2,0(r2)
  805c08:	1880151e 	bne	r3,r2,805c60 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  805c0c:	04002034 	movhi	r16,128
  805c10:	841bbc04 	addi	r16,r16,28400
  805c14:	e0bffd17 	ldw	r2,-12(fp)
  805c18:	01400304 	movi	r5,12
  805c1c:	1009883a 	mov	r4,r2
  805c20:	08030a80 	call	8030a8 <__mulsi3>
  805c24:	8085883a 	add	r2,r16,r2
  805c28:	10800204 	addi	r2,r2,8
  805c2c:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  805c30:	10000b0e 	bge	r2,zero,805c60 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
  805c34:	01400304 	movi	r5,12
  805c38:	e13ffd17 	ldw	r4,-12(fp)
  805c3c:	08030a80 	call	8030a8 <__mulsi3>
  805c40:	1007883a 	mov	r3,r2
  805c44:	00802034 	movhi	r2,128
  805c48:	109bbc04 	addi	r2,r2,28400
  805c4c:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  805c50:	e0bffe17 	ldw	r2,-8(fp)
  805c54:	18800226 	beq	r3,r2,805c60 <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
  805c58:	00bffcc4 	movi	r2,-13
  805c5c:	00000806 	br	805c80 <alt_file_locked+0xd4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  805c60:	e0bffd17 	ldw	r2,-12(fp)
  805c64:	10800044 	addi	r2,r2,1
  805c68:	e0bffd15 	stw	r2,-12(fp)
  805c6c:	d0a00817 	ldw	r2,-32736(gp)
  805c70:	1007883a 	mov	r3,r2
  805c74:	e0bffd17 	ldw	r2,-12(fp)
  805c78:	18bfd92e 	bgeu	r3,r2,805be0 <__alt_data_end+0xff805be0>
    }
  }
  
  /* The device is not locked */
 
  return 0;
  805c7c:	0005883a 	mov	r2,zero
}
  805c80:	e6ffff04 	addi	sp,fp,-4
  805c84:	dfc00217 	ldw	ra,8(sp)
  805c88:	df000117 	ldw	fp,4(sp)
  805c8c:	dc000017 	ldw	r16,0(sp)
  805c90:	dec00304 	addi	sp,sp,12
  805c94:	f800283a 	ret

00805c98 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  805c98:	defff604 	addi	sp,sp,-40
  805c9c:	dfc00915 	stw	ra,36(sp)
  805ca0:	df000815 	stw	fp,32(sp)
  805ca4:	df000804 	addi	fp,sp,32
  805ca8:	e13ffd15 	stw	r4,-12(fp)
  805cac:	e17ffe15 	stw	r5,-8(fp)
  805cb0:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  805cb4:	00bfffc4 	movi	r2,-1
  805cb8:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
  805cbc:	00bffb44 	movi	r2,-19
  805cc0:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
  805cc4:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  805cc8:	d1600604 	addi	r5,gp,-32744
  805ccc:	e13ffd17 	ldw	r4,-12(fp)
  805cd0:	08056ac0 	call	8056ac <alt_find_dev>
  805cd4:	e0bff815 	stw	r2,-32(fp)
  805cd8:	e0bff817 	ldw	r2,-32(fp)
  805cdc:	1000051e 	bne	r2,zero,805cf4 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
  805ce0:	e13ffd17 	ldw	r4,-12(fp)
  805ce4:	0805fbc0 	call	805fbc <alt_find_file>
  805ce8:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
  805cec:	00800044 	movi	r2,1
  805cf0:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  805cf4:	e0bff817 	ldw	r2,-32(fp)
  805cf8:	10002b26 	beq	r2,zero,805da8 <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
  805cfc:	e13ff817 	ldw	r4,-32(fp)
  805d00:	08060c40 	call	8060c4 <alt_get_fd>
  805d04:	e0bff915 	stw	r2,-28(fp)
  805d08:	e0bff917 	ldw	r2,-28(fp)
  805d0c:	1000030e 	bge	r2,zero,805d1c <open+0x84>
    {
      status = index;
  805d10:	e0bff917 	ldw	r2,-28(fp)
  805d14:	e0bffa15 	stw	r2,-24(fp)
  805d18:	00002506 	br	805db0 <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
  805d1c:	01400304 	movi	r5,12
  805d20:	e13ff917 	ldw	r4,-28(fp)
  805d24:	08030a80 	call	8030a8 <__mulsi3>
  805d28:	1007883a 	mov	r3,r2
  805d2c:	00802034 	movhi	r2,128
  805d30:	109bbc04 	addi	r2,r2,28400
  805d34:	1885883a 	add	r2,r3,r2
  805d38:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
  805d3c:	e0fffe17 	ldw	r3,-8(fp)
  805d40:	00900034 	movhi	r2,16384
  805d44:	10bfffc4 	addi	r2,r2,-1
  805d48:	1886703a 	and	r3,r3,r2
  805d4c:	e0bffc17 	ldw	r2,-16(fp)
  805d50:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
  805d54:	e0bffb17 	ldw	r2,-20(fp)
  805d58:	1000051e 	bne	r2,zero,805d70 <open+0xd8>
  805d5c:	e13ffc17 	ldw	r4,-16(fp)
  805d60:	0805bac0 	call	805bac <alt_file_locked>
  805d64:	e0bffa15 	stw	r2,-24(fp)
  805d68:	e0bffa17 	ldw	r2,-24(fp)
  805d6c:	10001016 	blt	r2,zero,805db0 <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
  805d70:	e0bff817 	ldw	r2,-32(fp)
  805d74:	10800317 	ldw	r2,12(r2)
  805d78:	10000826 	beq	r2,zero,805d9c <open+0x104>
  805d7c:	e0bff817 	ldw	r2,-32(fp)
  805d80:	10800317 	ldw	r2,12(r2)
  805d84:	e1ffff17 	ldw	r7,-4(fp)
  805d88:	e1bffe17 	ldw	r6,-8(fp)
  805d8c:	e17ffd17 	ldw	r5,-12(fp)
  805d90:	e13ffc17 	ldw	r4,-16(fp)
  805d94:	103ee83a 	callr	r2
  805d98:	00000106 	br	805da0 <open+0x108>
  805d9c:	0005883a 	mov	r2,zero
  805da0:	e0bffa15 	stw	r2,-24(fp)
  805da4:	00000206 	br	805db0 <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
  805da8:	00bffb44 	movi	r2,-19
  805dac:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  805db0:	e0bffa17 	ldw	r2,-24(fp)
  805db4:	1000090e 	bge	r2,zero,805ddc <open+0x144>
  {
    alt_release_fd (index);  
  805db8:	e13ff917 	ldw	r4,-28(fp)
  805dbc:	08037f40 	call	8037f4 <alt_release_fd>
    ALT_ERRNO = -status;
  805dc0:	0805b700 	call	805b70 <alt_get_errno>
  805dc4:	1007883a 	mov	r3,r2
  805dc8:	e0bffa17 	ldw	r2,-24(fp)
  805dcc:	0085c83a 	sub	r2,zero,r2
  805dd0:	18800015 	stw	r2,0(r3)
    return -1;
  805dd4:	00bfffc4 	movi	r2,-1
  805dd8:	00000106 	br	805de0 <open+0x148>
  }
  
  /* return the reference upon success */

  return index;
  805ddc:	e0bff917 	ldw	r2,-28(fp)
}
  805de0:	e037883a 	mov	sp,fp
  805de4:	dfc00117 	ldw	ra,4(sp)
  805de8:	df000017 	ldw	fp,0(sp)
  805dec:	dec00204 	addi	sp,sp,8
  805df0:	f800283a 	ret

00805df4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
  805df4:	defffa04 	addi	sp,sp,-24
  805df8:	df000515 	stw	fp,20(sp)
  805dfc:	df000504 	addi	fp,sp,20
  805e00:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805e04:	0005303a 	rdctl	r2,status
  805e08:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805e0c:	e0fffc17 	ldw	r3,-16(fp)
  805e10:	00bfff84 	movi	r2,-2
  805e14:	1884703a 	and	r2,r3,r2
  805e18:	1001703a 	wrctl	status,r2
  
  return context;
  805e1c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  805e20:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
  805e24:	e0bfff17 	ldw	r2,-4(fp)
  805e28:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  805e2c:	e0bffd17 	ldw	r2,-12(fp)
  805e30:	10800017 	ldw	r2,0(r2)
  805e34:	e0fffd17 	ldw	r3,-12(fp)
  805e38:	18c00117 	ldw	r3,4(r3)
  805e3c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
  805e40:	e0bffd17 	ldw	r2,-12(fp)
  805e44:	10800117 	ldw	r2,4(r2)
  805e48:	e0fffd17 	ldw	r3,-12(fp)
  805e4c:	18c00017 	ldw	r3,0(r3)
  805e50:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  805e54:	e0bffd17 	ldw	r2,-12(fp)
  805e58:	e0fffd17 	ldw	r3,-12(fp)
  805e5c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
  805e60:	e0bffd17 	ldw	r2,-12(fp)
  805e64:	e0fffd17 	ldw	r3,-12(fp)
  805e68:	10c00015 	stw	r3,0(r2)
  805e6c:	e0bffb17 	ldw	r2,-20(fp)
  805e70:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805e74:	e0bffe17 	ldw	r2,-8(fp)
  805e78:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
  805e7c:	0001883a 	nop
  805e80:	e037883a 	mov	sp,fp
  805e84:	df000017 	ldw	fp,0(sp)
  805e88:	dec00104 	addi	sp,sp,4
  805e8c:	f800283a 	ret

00805e90 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
  805e90:	defffb04 	addi	sp,sp,-20
  805e94:	dfc00415 	stw	ra,16(sp)
  805e98:	df000315 	stw	fp,12(sp)
  805e9c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
  805ea0:	d0a01017 	ldw	r2,-32704(gp)
  805ea4:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
  805ea8:	d0a6f117 	ldw	r2,-25660(gp)
  805eac:	10800044 	addi	r2,r2,1
  805eb0:	d0a6f115 	stw	r2,-25660(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  805eb4:	00002e06 	br	805f70 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
  805eb8:	e0bffd17 	ldw	r2,-12(fp)
  805ebc:	10800017 	ldw	r2,0(r2)
  805ec0:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
  805ec4:	e0bffd17 	ldw	r2,-12(fp)
  805ec8:	10800403 	ldbu	r2,16(r2)
  805ecc:	10803fcc 	andi	r2,r2,255
  805ed0:	10000426 	beq	r2,zero,805ee4 <alt_tick+0x54>
  805ed4:	d0a6f117 	ldw	r2,-25660(gp)
  805ed8:	1000021e 	bne	r2,zero,805ee4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
  805edc:	e0bffd17 	ldw	r2,-12(fp)
  805ee0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
  805ee4:	e0bffd17 	ldw	r2,-12(fp)
  805ee8:	10800217 	ldw	r2,8(r2)
  805eec:	d0e6f117 	ldw	r3,-25660(gp)
  805ef0:	18801d36 	bltu	r3,r2,805f68 <alt_tick+0xd8>
  805ef4:	e0bffd17 	ldw	r2,-12(fp)
  805ef8:	10800403 	ldbu	r2,16(r2)
  805efc:	10803fcc 	andi	r2,r2,255
  805f00:	1000191e 	bne	r2,zero,805f68 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
  805f04:	e0bffd17 	ldw	r2,-12(fp)
  805f08:	10800317 	ldw	r2,12(r2)
  805f0c:	e0fffd17 	ldw	r3,-12(fp)
  805f10:	18c00517 	ldw	r3,20(r3)
  805f14:	1809883a 	mov	r4,r3
  805f18:	103ee83a 	callr	r2
  805f1c:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
  805f20:	e0bfff17 	ldw	r2,-4(fp)
  805f24:	1000031e 	bne	r2,zero,805f34 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
  805f28:	e13ffd17 	ldw	r4,-12(fp)
  805f2c:	0805df40 	call	805df4 <alt_alarm_stop>
  805f30:	00000d06 	br	805f68 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
  805f34:	e0bffd17 	ldw	r2,-12(fp)
  805f38:	10c00217 	ldw	r3,8(r2)
  805f3c:	e0bfff17 	ldw	r2,-4(fp)
  805f40:	1887883a 	add	r3,r3,r2
  805f44:	e0bffd17 	ldw	r2,-12(fp)
  805f48:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
  805f4c:	e0bffd17 	ldw	r2,-12(fp)
  805f50:	10c00217 	ldw	r3,8(r2)
  805f54:	d0a6f117 	ldw	r2,-25660(gp)
  805f58:	1880032e 	bgeu	r3,r2,805f68 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
  805f5c:	e0bffd17 	ldw	r2,-12(fp)
  805f60:	00c00044 	movi	r3,1
  805f64:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
  805f68:	e0bffe17 	ldw	r2,-8(fp)
  805f6c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  805f70:	e0fffd17 	ldw	r3,-12(fp)
  805f74:	d0a01004 	addi	r2,gp,-32704
  805f78:	18bfcf1e 	bne	r3,r2,805eb8 <__alt_data_end+0xff805eb8>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
  805f7c:	0001883a 	nop
}
  805f80:	0001883a 	nop
  805f84:	e037883a 	mov	sp,fp
  805f88:	dfc00117 	ldw	ra,4(sp)
  805f8c:	df000017 	ldw	fp,0(sp)
  805f90:	dec00204 	addi	sp,sp,8
  805f94:	f800283a 	ret

00805f98 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
  805f98:	deffff04 	addi	sp,sp,-4
  805f9c:	df000015 	stw	fp,0(sp)
  805fa0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
  805fa4:	000170fa 	wrctl	ienable,zero
}
  805fa8:	0001883a 	nop
  805fac:	e037883a 	mov	sp,fp
  805fb0:	df000017 	ldw	fp,0(sp)
  805fb4:	dec00104 	addi	sp,sp,4
  805fb8:	f800283a 	ret

00805fbc <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
  805fbc:	defffb04 	addi	sp,sp,-20
  805fc0:	dfc00415 	stw	ra,16(sp)
  805fc4:	df000315 	stw	fp,12(sp)
  805fc8:	df000304 	addi	fp,sp,12
  805fcc:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
  805fd0:	d0a00417 	ldw	r2,-32752(gp)
  805fd4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  805fd8:	00003106 	br	8060a0 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
  805fdc:	e0bffd17 	ldw	r2,-12(fp)
  805fe0:	10800217 	ldw	r2,8(r2)
  805fe4:	1009883a 	mov	r4,r2
  805fe8:	08003980 	call	800398 <strlen>
  805fec:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
  805ff0:	e0bffd17 	ldw	r2,-12(fp)
  805ff4:	10c00217 	ldw	r3,8(r2)
  805ff8:	e0bffe17 	ldw	r2,-8(fp)
  805ffc:	10bfffc4 	addi	r2,r2,-1
  806000:	1885883a 	add	r2,r3,r2
  806004:	10800003 	ldbu	r2,0(r2)
  806008:	10803fcc 	andi	r2,r2,255
  80600c:	1080201c 	xori	r2,r2,128
  806010:	10bfe004 	addi	r2,r2,-128
  806014:	10800bd8 	cmpnei	r2,r2,47
  806018:	1000031e 	bne	r2,zero,806028 <alt_find_file+0x6c>
    {
      len -= 1;
  80601c:	e0bffe17 	ldw	r2,-8(fp)
  806020:	10bfffc4 	addi	r2,r2,-1
  806024:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  806028:	e0bffe17 	ldw	r2,-8(fp)
  80602c:	e0ffff17 	ldw	r3,-4(fp)
  806030:	1885883a 	add	r2,r3,r2
  806034:	10800003 	ldbu	r2,0(r2)
  806038:	10803fcc 	andi	r2,r2,255
  80603c:	1080201c 	xori	r2,r2,128
  806040:	10bfe004 	addi	r2,r2,-128
  806044:	10800be0 	cmpeqi	r2,r2,47
  806048:	1000081e 	bne	r2,zero,80606c <alt_find_file+0xb0>
  80604c:	e0bffe17 	ldw	r2,-8(fp)
  806050:	e0ffff17 	ldw	r3,-4(fp)
  806054:	1885883a 	add	r2,r3,r2
  806058:	10800003 	ldbu	r2,0(r2)
  80605c:	10803fcc 	andi	r2,r2,255
  806060:	1080201c 	xori	r2,r2,128
  806064:	10bfe004 	addi	r2,r2,-128
  806068:	10000a1e 	bne	r2,zero,806094 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
  80606c:	e0bffd17 	ldw	r2,-12(fp)
  806070:	10800217 	ldw	r2,8(r2)
  806074:	e0fffe17 	ldw	r3,-8(fp)
  806078:	180d883a 	mov	r6,r3
  80607c:	e17fff17 	ldw	r5,-4(fp)
  806080:	1009883a 	mov	r4,r2
  806084:	08063000 	call	806300 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  806088:	1000021e 	bne	r2,zero,806094 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
  80608c:	e0bffd17 	ldw	r2,-12(fp)
  806090:	00000706 	br	8060b0 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
  806094:	e0bffd17 	ldw	r2,-12(fp)
  806098:	10800017 	ldw	r2,0(r2)
  80609c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  8060a0:	e0fffd17 	ldw	r3,-12(fp)
  8060a4:	d0a00404 	addi	r2,gp,-32752
  8060a8:	18bfcc1e 	bne	r3,r2,805fdc <__alt_data_end+0xff805fdc>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
  8060ac:	0005883a 	mov	r2,zero
}
  8060b0:	e037883a 	mov	sp,fp
  8060b4:	dfc00117 	ldw	ra,4(sp)
  8060b8:	df000017 	ldw	fp,0(sp)
  8060bc:	dec00204 	addi	sp,sp,8
  8060c0:	f800283a 	ret

008060c4 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
  8060c4:	defffa04 	addi	sp,sp,-24
  8060c8:	dfc00515 	stw	ra,20(sp)
  8060cc:	df000415 	stw	fp,16(sp)
  8060d0:	dc000315 	stw	r16,12(sp)
  8060d4:	df000404 	addi	fp,sp,16
  8060d8:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
  8060dc:	00bffa04 	movi	r2,-24
  8060e0:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  8060e4:	e03ffc15 	stw	zero,-16(fp)
  8060e8:	00001d06 	br	806160 <alt_get_fd+0x9c>
  {
    if (!alt_fd_list[i].dev)
  8060ec:	04002034 	movhi	r16,128
  8060f0:	841bbc04 	addi	r16,r16,28400
  8060f4:	e0bffc17 	ldw	r2,-16(fp)
  8060f8:	01400304 	movi	r5,12
  8060fc:	1009883a 	mov	r4,r2
  806100:	08030a80 	call	8030a8 <__mulsi3>
  806104:	8085883a 	add	r2,r16,r2
  806108:	10800017 	ldw	r2,0(r2)
  80610c:	1000111e 	bne	r2,zero,806154 <alt_get_fd+0x90>
    {
      alt_fd_list[i].dev = dev;
  806110:	04002034 	movhi	r16,128
  806114:	841bbc04 	addi	r16,r16,28400
  806118:	e0bffc17 	ldw	r2,-16(fp)
  80611c:	01400304 	movi	r5,12
  806120:	1009883a 	mov	r4,r2
  806124:	08030a80 	call	8030a8 <__mulsi3>
  806128:	8085883a 	add	r2,r16,r2
  80612c:	e0fffe17 	ldw	r3,-8(fp)
  806130:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
  806134:	d0e00817 	ldw	r3,-32736(gp)
  806138:	e0bffc17 	ldw	r2,-16(fp)
  80613c:	1880020e 	bge	r3,r2,806148 <alt_get_fd+0x84>
      {
        alt_max_fd = i;
  806140:	e0bffc17 	ldw	r2,-16(fp)
  806144:	d0a00815 	stw	r2,-32736(gp)
      }
      rc = i;
  806148:	e0bffc17 	ldw	r2,-16(fp)
  80614c:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
  806150:	00000606 	br	80616c <alt_get_fd+0xa8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  806154:	e0bffc17 	ldw	r2,-16(fp)
  806158:	10800044 	addi	r2,r2,1
  80615c:	e0bffc15 	stw	r2,-16(fp)
  806160:	e0bffc17 	ldw	r2,-16(fp)
  806164:	10800810 	cmplti	r2,r2,32
  806168:	103fe01e 	bne	r2,zero,8060ec <__alt_data_end+0xff8060ec>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
  80616c:	e0bffd17 	ldw	r2,-12(fp)
}
  806170:	e6ffff04 	addi	sp,fp,-4
  806174:	dfc00217 	ldw	ra,8(sp)
  806178:	df000117 	ldw	fp,4(sp)
  80617c:	dc000017 	ldw	r16,0(sp)
  806180:	dec00304 	addi	sp,sp,12
  806184:	f800283a 	ret

00806188 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
  806188:	defffb04 	addi	sp,sp,-20
  80618c:	df000415 	stw	fp,16(sp)
  806190:	df000404 	addi	fp,sp,16
  806194:	e13ffe15 	stw	r4,-8(fp)
  806198:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
  80619c:	e0bfff17 	ldw	r2,-4(fp)
  8061a0:	10840070 	cmpltui	r2,r2,4097
  8061a4:	1000021e 	bne	r2,zero,8061b0 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
  8061a8:	00840004 	movi	r2,4096
  8061ac:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
  8061b0:	e0fffe17 	ldw	r3,-8(fp)
  8061b4:	e0bfff17 	ldw	r2,-4(fp)
  8061b8:	1885883a 	add	r2,r3,r2
  8061bc:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  8061c0:	e0bffe17 	ldw	r2,-8(fp)
  8061c4:	e0bffc15 	stw	r2,-16(fp)
  8061c8:	00000506 	br	8061e0 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
  8061cc:	e0bffc17 	ldw	r2,-16(fp)
  8061d0:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  8061d4:	e0bffc17 	ldw	r2,-16(fp)
  8061d8:	10800804 	addi	r2,r2,32
  8061dc:	e0bffc15 	stw	r2,-16(fp)
  8061e0:	e0fffc17 	ldw	r3,-16(fp)
  8061e4:	e0bffd17 	ldw	r2,-12(fp)
  8061e8:	18bff836 	bltu	r3,r2,8061cc <__alt_data_end+0xff8061cc>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
  8061ec:	e0bffe17 	ldw	r2,-8(fp)
  8061f0:	108007cc 	andi	r2,r2,31
  8061f4:	10000226 	beq	r2,zero,806200 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
  8061f8:	e0bffc17 	ldw	r2,-16(fp)
  8061fc:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
  806200:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
  806204:	0001883a 	nop
  806208:	e037883a 	mov	sp,fp
  80620c:	df000017 	ldw	fp,0(sp)
  806210:	dec00104 	addi	sp,sp,4
  806214:	f800283a 	ret

00806218 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  806218:	defffe04 	addi	sp,sp,-8
  80621c:	df000115 	stw	fp,4(sp)
  806220:	df000104 	addi	fp,sp,4
  806224:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
  806228:	e0bfff17 	ldw	r2,-4(fp)
  80622c:	10bffe84 	addi	r2,r2,-6
  806230:	10c00428 	cmpgeui	r3,r2,16
  806234:	18001a1e 	bne	r3,zero,8062a0 <alt_exception_cause_generated_bad_addr+0x88>
  806238:	100690ba 	slli	r3,r2,2
  80623c:	00802034 	movhi	r2,128
  806240:	10989404 	addi	r2,r2,25168
  806244:	1885883a 	add	r2,r3,r2
  806248:	10800017 	ldw	r2,0(r2)
  80624c:	1000683a 	jmp	r2
  806250:	00806290 	cmplti	r2,zero,394
  806254:	00806290 	cmplti	r2,zero,394
  806258:	008062a0 	cmpeqi	r2,zero,394
  80625c:	008062a0 	cmpeqi	r2,zero,394
  806260:	008062a0 	cmpeqi	r2,zero,394
  806264:	00806290 	cmplti	r2,zero,394
  806268:	00806298 	cmpnei	r2,zero,394
  80626c:	008062a0 	cmpeqi	r2,zero,394
  806270:	00806290 	cmplti	r2,zero,394
  806274:	00806290 	cmplti	r2,zero,394
  806278:	008062a0 	cmpeqi	r2,zero,394
  80627c:	00806290 	cmplti	r2,zero,394
  806280:	00806298 	cmpnei	r2,zero,394
  806284:	008062a0 	cmpeqi	r2,zero,394
  806288:	008062a0 	cmpeqi	r2,zero,394
  80628c:	00806290 	cmplti	r2,zero,394
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
  806290:	00800044 	movi	r2,1
  806294:	00000306 	br	8062a4 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
  806298:	0005883a 	mov	r2,zero
  80629c:	00000106 	br	8062a4 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
  8062a0:	0005883a 	mov	r2,zero
  }
}
  8062a4:	e037883a 	mov	sp,fp
  8062a8:	df000017 	ldw	fp,0(sp)
  8062ac:	dec00104 	addi	sp,sp,4
  8062b0:	f800283a 	ret

008062b4 <atexit>:
  8062b4:	200b883a 	mov	r5,r4
  8062b8:	000f883a 	mov	r7,zero
  8062bc:	000d883a 	mov	r6,zero
  8062c0:	0009883a 	mov	r4,zero
  8062c4:	080637c1 	jmpi	80637c <__register_exitproc>

008062c8 <exit>:
  8062c8:	defffe04 	addi	sp,sp,-8
  8062cc:	000b883a 	mov	r5,zero
  8062d0:	dc000015 	stw	r16,0(sp)
  8062d4:	dfc00115 	stw	ra,4(sp)
  8062d8:	2021883a 	mov	r16,r4
  8062dc:	08064940 	call	806494 <__call_exitprocs>
  8062e0:	00802074 	movhi	r2,129
  8062e4:	10a06b04 	addi	r2,r2,-32340
  8062e8:	11000017 	ldw	r4,0(r2)
  8062ec:	20800f17 	ldw	r2,60(r4)
  8062f0:	10000126 	beq	r2,zero,8062f8 <exit+0x30>
  8062f4:	103ee83a 	callr	r2
  8062f8:	8009883a 	mov	r4,r16
  8062fc:	08066140 	call	806614 <_exit>

00806300 <memcmp>:
  806300:	01c000c4 	movi	r7,3
  806304:	3980192e 	bgeu	r7,r6,80636c <memcmp+0x6c>
  806308:	2144b03a 	or	r2,r4,r5
  80630c:	11c4703a 	and	r2,r2,r7
  806310:	10000f26 	beq	r2,zero,806350 <memcmp+0x50>
  806314:	20800003 	ldbu	r2,0(r4)
  806318:	28c00003 	ldbu	r3,0(r5)
  80631c:	10c0151e 	bne	r2,r3,806374 <memcmp+0x74>
  806320:	31bfff84 	addi	r6,r6,-2
  806324:	01ffffc4 	movi	r7,-1
  806328:	00000406 	br	80633c <memcmp+0x3c>
  80632c:	20800003 	ldbu	r2,0(r4)
  806330:	28c00003 	ldbu	r3,0(r5)
  806334:	31bfffc4 	addi	r6,r6,-1
  806338:	10c00e1e 	bne	r2,r3,806374 <memcmp+0x74>
  80633c:	21000044 	addi	r4,r4,1
  806340:	29400044 	addi	r5,r5,1
  806344:	31fff91e 	bne	r6,r7,80632c <__alt_data_end+0xff80632c>
  806348:	0005883a 	mov	r2,zero
  80634c:	f800283a 	ret
  806350:	20c00017 	ldw	r3,0(r4)
  806354:	28800017 	ldw	r2,0(r5)
  806358:	18bfee1e 	bne	r3,r2,806314 <__alt_data_end+0xff806314>
  80635c:	31bfff04 	addi	r6,r6,-4
  806360:	21000104 	addi	r4,r4,4
  806364:	29400104 	addi	r5,r5,4
  806368:	39bff936 	bltu	r7,r6,806350 <__alt_data_end+0xff806350>
  80636c:	303fe91e 	bne	r6,zero,806314 <__alt_data_end+0xff806314>
  806370:	003ff506 	br	806348 <__alt_data_end+0xff806348>
  806374:	10c5c83a 	sub	r2,r2,r3
  806378:	f800283a 	ret

0080637c <__register_exitproc>:
  80637c:	defffa04 	addi	sp,sp,-24
  806380:	dc000315 	stw	r16,12(sp)
  806384:	04002074 	movhi	r16,129
  806388:	84206b04 	addi	r16,r16,-32340
  80638c:	80c00017 	ldw	r3,0(r16)
  806390:	dc400415 	stw	r17,16(sp)
  806394:	dfc00515 	stw	ra,20(sp)
  806398:	18805217 	ldw	r2,328(r3)
  80639c:	2023883a 	mov	r17,r4
  8063a0:	10003726 	beq	r2,zero,806480 <__register_exitproc+0x104>
  8063a4:	10c00117 	ldw	r3,4(r2)
  8063a8:	010007c4 	movi	r4,31
  8063ac:	20c00e16 	blt	r4,r3,8063e8 <__register_exitproc+0x6c>
  8063b0:	1a000044 	addi	r8,r3,1
  8063b4:	8800221e 	bne	r17,zero,806440 <__register_exitproc+0xc4>
  8063b8:	18c00084 	addi	r3,r3,2
  8063bc:	18c7883a 	add	r3,r3,r3
  8063c0:	18c7883a 	add	r3,r3,r3
  8063c4:	12000115 	stw	r8,4(r2)
  8063c8:	10c7883a 	add	r3,r2,r3
  8063cc:	19400015 	stw	r5,0(r3)
  8063d0:	0005883a 	mov	r2,zero
  8063d4:	dfc00517 	ldw	ra,20(sp)
  8063d8:	dc400417 	ldw	r17,16(sp)
  8063dc:	dc000317 	ldw	r16,12(sp)
  8063e0:	dec00604 	addi	sp,sp,24
  8063e4:	f800283a 	ret
  8063e8:	00800034 	movhi	r2,0
  8063ec:	10800004 	addi	r2,r2,0
  8063f0:	10002626 	beq	r2,zero,80648c <__register_exitproc+0x110>
  8063f4:	01006404 	movi	r4,400
  8063f8:	d9400015 	stw	r5,0(sp)
  8063fc:	d9800115 	stw	r6,4(sp)
  806400:	d9c00215 	stw	r7,8(sp)
  806404:	00000000 	call	0 <__alt_mem_sdram-0x800000>
  806408:	d9400017 	ldw	r5,0(sp)
  80640c:	d9800117 	ldw	r6,4(sp)
  806410:	d9c00217 	ldw	r7,8(sp)
  806414:	10001d26 	beq	r2,zero,80648c <__register_exitproc+0x110>
  806418:	81000017 	ldw	r4,0(r16)
  80641c:	10000115 	stw	zero,4(r2)
  806420:	02000044 	movi	r8,1
  806424:	22405217 	ldw	r9,328(r4)
  806428:	0007883a 	mov	r3,zero
  80642c:	12400015 	stw	r9,0(r2)
  806430:	20805215 	stw	r2,328(r4)
  806434:	10006215 	stw	zero,392(r2)
  806438:	10006315 	stw	zero,396(r2)
  80643c:	883fde26 	beq	r17,zero,8063b8 <__alt_data_end+0xff8063b8>
  806440:	18c9883a 	add	r4,r3,r3
  806444:	2109883a 	add	r4,r4,r4
  806448:	1109883a 	add	r4,r2,r4
  80644c:	21802215 	stw	r6,136(r4)
  806450:	01800044 	movi	r6,1
  806454:	12406217 	ldw	r9,392(r2)
  806458:	30cc983a 	sll	r6,r6,r3
  80645c:	4992b03a 	or	r9,r9,r6
  806460:	12406215 	stw	r9,392(r2)
  806464:	21c04215 	stw	r7,264(r4)
  806468:	01000084 	movi	r4,2
  80646c:	893fd21e 	bne	r17,r4,8063b8 <__alt_data_end+0xff8063b8>
  806470:	11006317 	ldw	r4,396(r2)
  806474:	218cb03a 	or	r6,r4,r6
  806478:	11806315 	stw	r6,396(r2)
  80647c:	003fce06 	br	8063b8 <__alt_data_end+0xff8063b8>
  806480:	18805304 	addi	r2,r3,332
  806484:	18805215 	stw	r2,328(r3)
  806488:	003fc606 	br	8063a4 <__alt_data_end+0xff8063a4>
  80648c:	00bfffc4 	movi	r2,-1
  806490:	003fd006 	br	8063d4 <__alt_data_end+0xff8063d4>

00806494 <__call_exitprocs>:
  806494:	defff504 	addi	sp,sp,-44
  806498:	df000915 	stw	fp,36(sp)
  80649c:	dd400615 	stw	r21,24(sp)
  8064a0:	dc800315 	stw	r18,12(sp)
  8064a4:	dfc00a15 	stw	ra,40(sp)
  8064a8:	ddc00815 	stw	r23,32(sp)
  8064ac:	dd800715 	stw	r22,28(sp)
  8064b0:	dd000515 	stw	r20,20(sp)
  8064b4:	dcc00415 	stw	r19,16(sp)
  8064b8:	dc400215 	stw	r17,8(sp)
  8064bc:	dc000115 	stw	r16,4(sp)
  8064c0:	d9000015 	stw	r4,0(sp)
  8064c4:	2839883a 	mov	fp,r5
  8064c8:	04800044 	movi	r18,1
  8064cc:	057fffc4 	movi	r21,-1
  8064d0:	00802074 	movhi	r2,129
  8064d4:	10a06b04 	addi	r2,r2,-32340
  8064d8:	12000017 	ldw	r8,0(r2)
  8064dc:	45005217 	ldw	r20,328(r8)
  8064e0:	44c05204 	addi	r19,r8,328
  8064e4:	a0001c26 	beq	r20,zero,806558 <__call_exitprocs+0xc4>
  8064e8:	a0800117 	ldw	r2,4(r20)
  8064ec:	15ffffc4 	addi	r23,r2,-1
  8064f0:	b8000d16 	blt	r23,zero,806528 <__call_exitprocs+0x94>
  8064f4:	14000044 	addi	r16,r2,1
  8064f8:	8421883a 	add	r16,r16,r16
  8064fc:	8421883a 	add	r16,r16,r16
  806500:	84402004 	addi	r17,r16,128
  806504:	a463883a 	add	r17,r20,r17
  806508:	a421883a 	add	r16,r20,r16
  80650c:	e0001e26 	beq	fp,zero,806588 <__call_exitprocs+0xf4>
  806510:	80804017 	ldw	r2,256(r16)
  806514:	e0801c26 	beq	fp,r2,806588 <__call_exitprocs+0xf4>
  806518:	bdffffc4 	addi	r23,r23,-1
  80651c:	843fff04 	addi	r16,r16,-4
  806520:	8c7fff04 	addi	r17,r17,-4
  806524:	bd7ff91e 	bne	r23,r21,80650c <__alt_data_end+0xff80650c>
  806528:	00800034 	movhi	r2,0
  80652c:	10800004 	addi	r2,r2,0
  806530:	10000926 	beq	r2,zero,806558 <__call_exitprocs+0xc4>
  806534:	a0800117 	ldw	r2,4(r20)
  806538:	1000301e 	bne	r2,zero,8065fc <__call_exitprocs+0x168>
  80653c:	a0800017 	ldw	r2,0(r20)
  806540:	10003226 	beq	r2,zero,80660c <__call_exitprocs+0x178>
  806544:	a009883a 	mov	r4,r20
  806548:	98800015 	stw	r2,0(r19)
  80654c:	00000000 	call	0 <__alt_mem_sdram-0x800000>
  806550:	9d000017 	ldw	r20,0(r19)
  806554:	a03fe41e 	bne	r20,zero,8064e8 <__alt_data_end+0xff8064e8>
  806558:	dfc00a17 	ldw	ra,40(sp)
  80655c:	df000917 	ldw	fp,36(sp)
  806560:	ddc00817 	ldw	r23,32(sp)
  806564:	dd800717 	ldw	r22,28(sp)
  806568:	dd400617 	ldw	r21,24(sp)
  80656c:	dd000517 	ldw	r20,20(sp)
  806570:	dcc00417 	ldw	r19,16(sp)
  806574:	dc800317 	ldw	r18,12(sp)
  806578:	dc400217 	ldw	r17,8(sp)
  80657c:	dc000117 	ldw	r16,4(sp)
  806580:	dec00b04 	addi	sp,sp,44
  806584:	f800283a 	ret
  806588:	a0800117 	ldw	r2,4(r20)
  80658c:	80c00017 	ldw	r3,0(r16)
  806590:	10bfffc4 	addi	r2,r2,-1
  806594:	15c01426 	beq	r2,r23,8065e8 <__call_exitprocs+0x154>
  806598:	80000015 	stw	zero,0(r16)
  80659c:	183fde26 	beq	r3,zero,806518 <__alt_data_end+0xff806518>
  8065a0:	95c8983a 	sll	r4,r18,r23
  8065a4:	a0806217 	ldw	r2,392(r20)
  8065a8:	a5800117 	ldw	r22,4(r20)
  8065ac:	2084703a 	and	r2,r4,r2
  8065b0:	10000b26 	beq	r2,zero,8065e0 <__call_exitprocs+0x14c>
  8065b4:	a0806317 	ldw	r2,396(r20)
  8065b8:	2088703a 	and	r4,r4,r2
  8065bc:	20000c1e 	bne	r4,zero,8065f0 <__call_exitprocs+0x15c>
  8065c0:	89400017 	ldw	r5,0(r17)
  8065c4:	d9000017 	ldw	r4,0(sp)
  8065c8:	183ee83a 	callr	r3
  8065cc:	a0800117 	ldw	r2,4(r20)
  8065d0:	15bfbf1e 	bne	r2,r22,8064d0 <__alt_data_end+0xff8064d0>
  8065d4:	98800017 	ldw	r2,0(r19)
  8065d8:	153fcf26 	beq	r2,r20,806518 <__alt_data_end+0xff806518>
  8065dc:	003fbc06 	br	8064d0 <__alt_data_end+0xff8064d0>
  8065e0:	183ee83a 	callr	r3
  8065e4:	003ff906 	br	8065cc <__alt_data_end+0xff8065cc>
  8065e8:	a5c00115 	stw	r23,4(r20)
  8065ec:	003feb06 	br	80659c <__alt_data_end+0xff80659c>
  8065f0:	89000017 	ldw	r4,0(r17)
  8065f4:	183ee83a 	callr	r3
  8065f8:	003ff406 	br	8065cc <__alt_data_end+0xff8065cc>
  8065fc:	a0800017 	ldw	r2,0(r20)
  806600:	a027883a 	mov	r19,r20
  806604:	1029883a 	mov	r20,r2
  806608:	003fb606 	br	8064e4 <__alt_data_end+0xff8064e4>
  80660c:	0005883a 	mov	r2,zero
  806610:	003ffb06 	br	806600 <__alt_data_end+0xff806600>

00806614 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
  806614:	defffd04 	addi	sp,sp,-12
  806618:	df000215 	stw	fp,8(sp)
  80661c:	df000204 	addi	fp,sp,8
  806620:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
  806624:	0001883a 	nop
  806628:	e0bfff17 	ldw	r2,-4(fp)
  80662c:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
  806630:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
  806634:	10000226 	beq	r2,zero,806640 <_exit+0x2c>
    ALT_SIM_FAIL();
  806638:	002af070 	cmpltui	zero,zero,43969
  80663c:	00000106 	br	806644 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
  806640:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
  806644:	003fff06 	br	806644 <__alt_data_end+0xff806644>
