{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494244270617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494244270625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 19:51:10 2017 " "Processing started: Mon May 08 19:51:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494244270625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494244270625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494244270625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1494244271060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_01_interface/interface_bsp.v 1 1 " "Found 1 design units, including 1 entities, in source file _01_interface/interface_bsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Interface_bsp " "Found entity 1: Interface_bsp" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244281736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244281736 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Clock.v(36) " "Verilog HDL information at Drive_Clock.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Clock.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494244281737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Clock " "Found entity 1: Drive_Clock" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Clock.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244281738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244281738 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "App_Led.v(29) " "Verilog HDL information at App_Led.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "_03_App/App_Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_03_App/App_Led.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494244281739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_03_app/app_led.v 1 1 " "Found 1 design units, including 1 entities, in source file _03_app/app_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 App_Led " "Found entity 1: App_Led" {  } { { "_03_App/App_Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_03_App/App_Led.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244281740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244281740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/drive_usart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/drive_usart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Usart_Top " "Found entity 1: Drive_Usart_Top" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Top.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244281742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244281742 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Usart_Handle.v(41) " "Verilog HDL information at Drive_Usart_Handle.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494244281743 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Usart_Handle.v(195) " "Verilog HDL information at Drive_Usart_Handle.v(195): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 195 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494244281744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/drive_usart_handle.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/drive_usart_handle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Usart_Handle " "Found entity 1: Drive_Usart_Handle" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244281744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244281744 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Usart_Bsp.v(79) " "Verilog HDL information at Drive_Usart_Bsp.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494244281746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/drive_usart_bsp.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/drive_usart_bsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Usart_Bsp " "Found entity 1: Drive_Usart_Bsp" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244281747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244281747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_ADC " "Found entity 1: Drive_ADC" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244281748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244281748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_DAC " "Found entity 1: Drive_DAC" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244281750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244281750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interface_bsp " "Elaborating entity \"Interface_bsp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494244281797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Clock Drive_Clock:Drive_Clock0 " "Elaborating entity \"Drive_Clock\" for hierarchy \"Drive_Clock:Drive_Clock0\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_Clock0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244281798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "App_Led App_Led:App_Led0 " "Elaborating entity \"App_Led\" for hierarchy \"App_Led:App_Led0\"" {  } { { "_01_Interface/Interface_bsp.v" "App_Led0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244281800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 App_Led.v(39) " "Verilog HDL assignment warning at App_Led.v(39): truncated value with size 32 to match size of target (16)" {  } { { "_03_App/App_Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_03_App/App_Led.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281800 "|Interface_bsp|App_Led:App_Led0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Usart_Top Drive_Usart_Top:Drive_Usart_Top " "Elaborating entity \"Drive_Usart_Top\" for hierarchy \"Drive_Usart_Top:Drive_Usart_Top\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_Usart_Top" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244281801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Usart_Handle Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle " "Elaborating entity \"Drive_Usart_Handle\" for hierarchy \"Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\"" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Top.v" "Drive_Usart_Handle" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244281802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(47) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(47): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281810 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(50) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(50): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281810 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "send_state Drive_Usart_Handle.v(87) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(87): variable \"send_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281810 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq Drive_Usart_Handle.v(142) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(142): variable \"in_test_freq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281810 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(142) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(142): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281810 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq Drive_Usart_Handle.v(143) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(143): variable \"in_test_freq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281810 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(143) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(143): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281810 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq Drive_Usart_Handle.v(144) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(144): variable \"in_test_freq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281810 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(144) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(144): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281810 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq Drive_Usart_Handle.v(145) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(145): variable \"in_test_freq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281810 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(145) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(145): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281810 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_Vpp Drive_Usart_Handle.v(157) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(157): variable \"in_test_Vpp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281811 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(157) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(157): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281811 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_Vpp Drive_Usart_Handle.v(158) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(158): variable \"in_test_Vpp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281811 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(158) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(158): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281811 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_Vpp Drive_Usart_Handle.v(159) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(159): variable \"in_test_Vpp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281811 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(159) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(159): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281811 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_Vpp Drive_Usart_Handle.v(160) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(160): variable \"in_test_Vpp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281811 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(160) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(160): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281811 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Drive_Usart_Handle.v(89) " "Verilog HDL Case Statement warning at Drive_Usart_Handle.v(89): incomplete case statement has no default case item" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 89 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1494244281811 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_start_flag Drive_Usart_Handle.v(85) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(85): inferring latch(es) for variable \"send_start_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494244281811 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_set_phase Drive_Usart_Handle.v(85) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(85): inferring latch(es) for variable \"out_set_phase\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494244281811 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_set_vpp Drive_Usart_Handle.v(85) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(85): inferring latch(es) for variable \"out_set_vpp\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494244281811 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_set_freq Drive_Usart_Handle.v(85) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(85): inferring latch(es) for variable \"out_set_freq\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494244281811 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(208) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(208): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281811 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(213) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(213): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281811 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(218) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(218): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(223) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(223): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(228) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(228): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(233) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(233): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(238) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(238): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(243) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(243): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Drive_Usart_Handle.v(201) " "Verilog HDL Case Statement warning at Drive_Usart_Handle.v(201): can't check case statement for completeness because the case expression has too many possible states" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 201 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_set_shifty Drive_Usart_Handle.v(30) " "Output port \"out_set_shifty\" at Drive_Usart_Handle.v(30) has no driver" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[0\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[0\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[1\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[1\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[2\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[2\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[3\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[3\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[4\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[4\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[5\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[5\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[6\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[6\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[7\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[7\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[8\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[8\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[9\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[9\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[10\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[10\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281812 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[11\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[11\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[12\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[12\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[13\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[13\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[14\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[14\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[15\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[15\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[16\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[16\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[17\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[17\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[18\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[18\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[19\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[19\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[20\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[20\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[21\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[21\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[22\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[22\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[23\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[23\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[24\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[24\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[25\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[25\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[26\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[26\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[27\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[27\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[28\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[28\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[29\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[29\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[30\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[30\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281813 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[31\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_freq\[31\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[0\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[0\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[1\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[1\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[2\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[2\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[3\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[3\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[4\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[4\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[5\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[5\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[6\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[6\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[7\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[7\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[8\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[8\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[9\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[9\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[10\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[10\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[11\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[11\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[12\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[12\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[13\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[13\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[14\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[14\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[15\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_vpp\[15\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[0\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[0\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[1\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[1\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[2\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[2\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[3\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[3\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281814 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[4\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[4\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[5\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[5\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[6\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[6\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[7\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[7\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[8\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[8\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[9\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[9\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[10\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[10\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[11\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[11\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[12\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[12\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[13\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[13\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[14\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[14\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[15\] Drive_Usart_Handle.v(85) " "Inferred latch for \"out_set_phase\[15\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[0\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[8\]\[0\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[1\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[8\]\[1\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[2\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[8\]\[2\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[3\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[8\]\[3\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[4\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[8\]\[4\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[5\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[8\]\[5\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[6\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[8\]\[6\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[7\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[8\]\[7\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281815 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[0\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[7\]\[0\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[1\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[7\]\[1\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[2\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[7\]\[2\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[3\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[7\]\[3\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[4\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[7\]\[4\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[5\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[7\]\[5\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[6\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[7\]\[6\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[7\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[7\]\[7\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[0\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[6\]\[0\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[1\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[6\]\[1\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[2\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[6\]\[2\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[3\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[6\]\[3\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[4\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[6\]\[4\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[5\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[6\]\[5\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[6\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[6\]\[6\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[7\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[6\]\[7\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[0\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[5\]\[0\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[1\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[5\]\[1\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[2\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[5\]\[2\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281816 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[3\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[5\]\[3\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[4\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[5\]\[4\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[5\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[5\]\[5\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[6\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[5\]\[6\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[7\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[5\]\[7\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[0\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[4\]\[0\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[1\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[4\]\[1\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[2\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[4\]\[2\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[3\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[4\]\[3\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[4\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[4\]\[4\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[5\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[4\]\[5\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[6\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[4\]\[6\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[7\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[4\]\[7\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[0\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[3\]\[0\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[1\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[3\]\[1\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[2\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[3\]\[2\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[3\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[3\]\[3\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[4\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[3\]\[4\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[5\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[3\]\[5\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281817 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[6\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[3\]\[6\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[7\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[3\]\[7\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[0\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[2\]\[0\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[1\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[2\]\[1\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[2\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[2\]\[2\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[3\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[2\]\[3\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[4\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[2\]\[4\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[5\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[2\]\[5\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[6\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[2\]\[6\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[7\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[2\]\[7\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[0\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[1\]\[0\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[1\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[1\]\[1\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[2\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[1\]\[2\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[3\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[1\]\[3\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[4\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[1\]\[4\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[5\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[1\]\[5\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[6\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[1\]\[6\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[7\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[1\]\[7\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[0\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[0\]\[0\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281818 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[1\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[0\]\[1\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281819 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[2\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[0\]\[2\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281819 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[3\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[0\]\[3\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281819 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[4\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[0\]\[4\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281819 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[5\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[0\]\[5\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281819 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[6\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[0\]\[6\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281819 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[7\] Drive_Usart_Handle.v(85) " "Inferred latch for \"send_buff\[0\]\[7\]\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281819 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_start_flag Drive_Usart_Handle.v(85) " "Inferred latch for \"send_start_flag\" at Drive_Usart_Handle.v(85)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281819 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Usart_Bsp Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp " "Elaborating entity \"Drive_Usart_Bsp\" for hierarchy \"Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\"" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Top.v" "Drive_Usart_Bsp" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244281820 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Drive_Usart_Bsp.v(53) " "Verilog HDL Case Statement warning at Drive_Usart_Bsp.v(53): can't check case statement for completeness because the case expression has too many possible states" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 53 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1494244281822 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Bsp:Drive_Usart_Bsp"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Drive_Usart_Bsp.v(89) " "Verilog HDL Case Statement warning at Drive_Usart_Bsp.v(89): can't check case statement for completeness because the case expression has too many possible states" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 89 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1494244281822 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Bsp:Drive_Usart_Bsp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_ADC Drive_ADC:Drive_ADC " "Elaborating entity \"Drive_ADC\" for hierarchy \"Drive_ADC:Drive_ADC\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_ADC" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244281823 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(34) " "Verilog HDL Always Construct warning at Drive_ADC.v(34): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281823 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(35) " "Verilog HDL Always Construct warning at Drive_ADC.v(35): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281823 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(36) " "Verilog HDL Always Construct warning at Drive_ADC.v(36): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(37) " "Verilog HDL Always Construct warning at Drive_ADC.v(37): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(38) " "Verilog HDL Always Construct warning at Drive_ADC.v(38): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(39) " "Verilog HDL Always Construct warning at Drive_ADC.v(39): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(40) " "Verilog HDL Always Construct warning at Drive_ADC.v(40): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(41) " "Verilog HDL Always Construct warning at Drive_ADC.v(41): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(42) " "Verilog HDL Always Construct warning at Drive_ADC.v(42): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(43) " "Verilog HDL Always Construct warning at Drive_ADC.v(43): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_ADC_data Drive_ADC.v(26) " "Verilog HDL Always Construct warning at Drive_ADC.v(26): inferring latch(es) for variable \"out_ADC_data\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[0\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[0\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[1\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[1\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[2\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[2\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[3\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[3\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[4\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[4\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[5\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[5\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[6\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[6\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[7\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[7\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[8\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[8\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[9\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[9\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281824 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_DAC Drive_DAC:Drive_DAC " "Elaborating entity \"Drive_DAC\" for hierarchy \"Drive_DAC:Drive_DAC\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_DAC" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244281825 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(32) " "Verilog HDL Always Construct warning at Drive_DAC.v(32): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281826 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(33) " "Verilog HDL Always Construct warning at Drive_DAC.v(33): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281826 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(34) " "Verilog HDL Always Construct warning at Drive_DAC.v(34): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281826 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(35) " "Verilog HDL Always Construct warning at Drive_DAC.v(35): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281826 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(36) " "Verilog HDL Always Construct warning at Drive_DAC.v(36): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281826 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(37) " "Verilog HDL Always Construct warning at Drive_DAC.v(37): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281826 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(38) " "Verilog HDL Always Construct warning at Drive_DAC.v(38): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281826 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(39) " "Verilog HDL Always Construct warning at Drive_DAC.v(39): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281826 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(40) " "Verilog HDL Always Construct warning at Drive_DAC.v(40): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281826 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(41) " "Verilog HDL Always Construct warning at Drive_DAC.v(41): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494244281826 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_DAC_data Drive_DAC.v(25) " "Verilog HDL Always Construct warning at Drive_DAC.v(25): inferring latch(es) for variable \"out_DAC_data\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494244281827 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[0\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[0\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281827 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[1\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[1\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281827 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[2\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[2\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281827 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[3\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[3\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281827 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[4\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[4\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281827 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[5\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[5\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281827 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[6\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[6\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281828 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[7\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[7\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281828 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[8\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[8\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281828 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[9\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[9\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494244281828 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[31\] " "Net \"w_ADC_data\[31\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[31\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[30\] " "Net \"w_ADC_data\[30\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[30\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[29\] " "Net \"w_ADC_data\[29\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[29\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[28\] " "Net \"w_ADC_data\[28\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[28\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[27\] " "Net \"w_ADC_data\[27\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[27\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[26\] " "Net \"w_ADC_data\[26\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[26\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[25\] " "Net \"w_ADC_data\[25\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[25\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[24\] " "Net \"w_ADC_data\[24\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[24\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[23\] " "Net \"w_ADC_data\[23\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[23\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[22\] " "Net \"w_ADC_data\[22\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[22\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[21\] " "Net \"w_ADC_data\[21\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[21\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[20\] " "Net \"w_ADC_data\[20\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[20\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[19\] " "Net \"w_ADC_data\[19\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[19\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[18\] " "Net \"w_ADC_data\[18\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[18\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[17\] " "Net \"w_ADC_data\[17\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[17\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[16\] " "Net \"w_ADC_data\[16\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[16\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[15\] " "Net \"w_ADC_data\[15\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[15\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[14\] " "Net \"w_ADC_data\[14\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[14\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[13\] " "Net \"w_ADC_data\[13\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[13\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[12\] " "Net \"w_ADC_data\[12\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[12\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[11\] " "Net \"w_ADC_data\[11\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[11\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[10\] " "Net \"w_ADC_data\[10\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[10\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281892 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[31\] " "Net \"w_ADC_data\[31\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[31\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[30\] " "Net \"w_ADC_data\[30\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[30\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[29\] " "Net \"w_ADC_data\[29\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[29\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[28\] " "Net \"w_ADC_data\[28\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[28\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[27\] " "Net \"w_ADC_data\[27\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[27\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[26\] " "Net \"w_ADC_data\[26\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[26\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[25\] " "Net \"w_ADC_data\[25\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[25\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[24\] " "Net \"w_ADC_data\[24\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[24\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[23\] " "Net \"w_ADC_data\[23\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[23\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[22\] " "Net \"w_ADC_data\[22\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[22\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[21\] " "Net \"w_ADC_data\[21\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[21\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[20\] " "Net \"w_ADC_data\[20\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[20\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[19\] " "Net \"w_ADC_data\[19\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[19\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[18\] " "Net \"w_ADC_data\[18\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[18\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[17\] " "Net \"w_ADC_data\[17\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[17\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[16\] " "Net \"w_ADC_data\[16\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[16\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[15\] " "Net \"w_ADC_data\[15\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[15\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[14\] " "Net \"w_ADC_data\[14\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[14\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[13\] " "Net \"w_ADC_data\[13\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[13\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[12\] " "Net \"w_ADC_data\[12\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[12\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[11\] " "Net \"w_ADC_data\[11\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[11\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[10\] " "Net \"w_ADC_data\[10\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[10\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281899 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[31\] " "Net \"w_ADC_data\[31\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[31\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[30\] " "Net \"w_ADC_data\[30\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[30\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[29\] " "Net \"w_ADC_data\[29\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[29\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[28\] " "Net \"w_ADC_data\[28\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[28\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[27\] " "Net \"w_ADC_data\[27\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[27\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[26\] " "Net \"w_ADC_data\[26\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[26\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[25\] " "Net \"w_ADC_data\[25\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[25\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[24\] " "Net \"w_ADC_data\[24\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[24\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[23\] " "Net \"w_ADC_data\[23\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[23\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[22\] " "Net \"w_ADC_data\[22\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[22\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[21\] " "Net \"w_ADC_data\[21\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[21\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[20\] " "Net \"w_ADC_data\[20\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[20\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[19\] " "Net \"w_ADC_data\[19\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[19\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[18\] " "Net \"w_ADC_data\[18\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[18\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[17\] " "Net \"w_ADC_data\[17\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[17\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[16\] " "Net \"w_ADC_data\[16\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[16\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[15\] " "Net \"w_ADC_data\[15\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[15\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[14\] " "Net \"w_ADC_data\[14\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[14\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[13\] " "Net \"w_ADC_data\[13\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[13\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[12\] " "Net \"w_ADC_data\[12\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[12\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[11\] " "Net \"w_ADC_data\[11\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[11\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[10\] " "Net \"w_ADC_data\[10\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[10\]" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494244281905 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Drive_Clock:Drive_Clock0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Drive_Clock:Drive_Clock0\|Mod2\"" {  } { { "_02_Drive/Drive_Clock.v" "Mod2" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Clock.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244283098 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "App_Led:App_Led0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"App_Led:App_Led0\|Mod0\"" {  } { { "_03_App/App_Led.v" "Mod0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_03_App/App_Led.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244283098 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Drive_Clock:Drive_Clock0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Drive_Clock:Drive_Clock0\|Mod1\"" {  } { { "_02_Drive/Drive_Clock.v" "Mod1" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Clock.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244283098 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Drive_Clock:Drive_Clock0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Drive_Clock:Drive_Clock0\|Mod0\"" {  } { { "_02_Drive/Drive_Clock.v" "Mod0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244283098 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1494244283098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\"" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Clock.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244283148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod2 " "Instantiated megafunction \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283149 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Clock.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494244283149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/lpm_divide_lcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244283201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244283201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244283214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244283214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9af " "Found entity 1: alt_u_div_9af" {  } { { "db/alt_u_div_9af.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/alt_u_div_9af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244283283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244283283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244283354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244283354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244283406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244283406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "App_Led:App_Led0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"App_Led:App_Led0\|lpm_divide:Mod0\"" {  } { { "_03_App/App_Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_03_App/App_Led.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244283414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "App_Led:App_Led0\|lpm_divide:Mod0 " "Instantiated megafunction \"App_Led:App_Led0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283415 ""}  } { { "_03_App/App_Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_03_App/App_Led.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494244283415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/lpm_divide_bbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244283467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244283467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/sign_div_unsign_0mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244283478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244283478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/alt_u_div_k7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244283505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244283505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod1\"" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Clock.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244283520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod1 " "Instantiated megafunction \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283521 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Clock.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494244283521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/lpm_divide_6bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244283573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244283573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244283585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244283585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_77f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_77f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_77f " "Found entity 1: alt_u_div_77f" {  } { { "db/alt_u_div_77f.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/alt_u_div_77f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244283634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244283634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\"" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244283659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0 " "Instantiated megafunction \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 29 " "Parameter \"LPM_WIDTHD\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494244283660 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494244283660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qcm " "Found entity 1: lpm_divide_qcm" {  } { { "db/lpm_divide_qcm.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/lpm_divide_qcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244283715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244283715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/sign_div_unsign_fnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244283727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244283727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_iaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_iaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_iaf " "Found entity 1: alt_u_div_iaf" {  } { { "db/alt_u_div_iaf.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/alt_u_div_iaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494244283824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494244283824 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1494244284709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff_flag " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff_flag" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284778 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284779 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284779 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284780 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284780 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284780 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284781 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284781 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[7\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[7\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284781 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284782 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284782 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284782 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284783 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284783 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284784 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284784 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[6\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[6\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284784 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284785 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284785 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284785 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284786 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284786 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284787 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284787 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[5\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[5\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284787 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284788 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284788 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284788 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284789 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284789 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284790 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284790 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284790 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284791 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284791 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284791 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284792 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284792 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284792 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284793 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284793 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284794 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284794 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284794 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284795 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284795 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284796 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284796 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284797 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284797 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284797 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284798 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284798 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284798 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284799 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284799 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284800 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284800 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284800 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284801 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284801 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284801 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284802 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284802 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494244284802 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494244284802 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_led_bus\[4\] GND " "Pin \"out_led_bus\[4\]\" is stuck at GND" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494244288160 "|Interface_bsp|out_led_bus[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_ADC_OE GND " "Pin \"out_ADC_OE\" is stuck at GND" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494244288160 "|Interface_bsp|out_ADC_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_ADC_PD GND " "Pin \"out_ADC_PD\" is stuck at GND" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494244288160 "|Interface_bsp|out_ADC_PD"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_DAC_data\[9\] GND " "Pin \"out_DAC_data\[9\]\" is stuck at GND" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494244288160 "|Interface_bsp|out_DAC_data[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494244288160 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1494244288352 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_16_result_int\[0\]~0 " "Logic cell \"App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_16_result_int\[0\]~0\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_16_result_int\[0\]~0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/alt_u_div_k7f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290076 ""} { "Info" "ISCL_SCL_CELL_NAME" "App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_15_result_int\[1\]~18 " "Logic cell \"App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_15_result_int\[1\]~18\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_15_result_int\[1\]~18" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/alt_u_div_k7f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290076 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\|lpm_divide_lcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_9af:divider\|add_sub_17_result_int\[1\]~28 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\|lpm_divide_lcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_9af:divider\|add_sub_17_result_int\[1\]~28\"" {  } { { "db/alt_u_div_9af.tdf" "add_sub_17_result_int\[1\]~28" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/alt_u_div_9af.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290076 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[7\]~46 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[7\]~46\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[7\]~46" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290076 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[6\]~48 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[6\]~48\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[6\]~48" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290076 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[5\]~50 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[5\]~50\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[5\]~50" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290076 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[4\]~52 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[4\]~52\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[4\]~52" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290076 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[3\]~54 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[3\]~54\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[3\]~54" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290076 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[2\]~56 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[2\]~56\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[2\]~56" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290076 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[1\]~58 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[1\]~58\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[1\]~58" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290076 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_31_result_int\[0\]~60 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_31_result_int\[0\]~60\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_31_result_int\[0\]~60" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/db/alt_u_div_iaf.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290076 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1494244290076 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/output_files/Project.map.smsg " "Generated suppressed messages file E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1494244290284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494244290522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290522 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[1\] " "No output dependent on input pin \"in_key_bus\[1\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290695 "|Interface_bsp|in_key_bus[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[2\] " "No output dependent on input pin \"in_key_bus\[2\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290695 "|Interface_bsp|in_key_bus[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[3\] " "No output dependent on input pin \"in_key_bus\[3\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290695 "|Interface_bsp|in_key_bus[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[4\] " "No output dependent on input pin \"in_key_bus\[4\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494244290695 "|Interface_bsp|in_key_bus[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1494244290695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2140 " "Implemented 2140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494244290697 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494244290697 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2103 " "Implemented 2103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494244290697 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494244290697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 269 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 269 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "771 " "Peak virtual memory: 771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494244290801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 19:51:30 2017 " "Processing ended: Mon May 08 19:51:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494244290801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494244290801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494244290801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494244290801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494244293041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494244293050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 19:51:32 2017 " "Processing started: Mon May 08 19:51:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494244293050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1494244293050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1494244293050 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1494244293173 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1494244293173 ""}
{ "Info" "0" "" "Revision = Project" {  } {  } 0 0 "Revision = Project" 0 0 "Fitter" 0 0 1494244293174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1494244293292 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project EP4CE22E22C8 " "Selected device EP4CE22E22C8 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1494244293325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494244293416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494244293416 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1494244293644 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494244293779 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494244293779 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494244293779 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1494244293779 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/15/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 4095 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494244293788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/15/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 4097 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494244293788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/15/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 4099 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494244293788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/15/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 4101 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494244293788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/15/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 4103 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494244293788 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1494244293788 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1494244293790 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "80 " "TimeQuest Timing Analyzer is analyzing 80 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1494244295010 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1494244295013 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1494244295013 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1494244295043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1494244295044 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1494244295045 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "in_clk_50M~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node in_clk_50M~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494244295233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_DAC_WRT~output " "Destination node out_DAC_WRT~output" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 4076 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_DAC_CLK~output " "Destination node out_DAC_CLK~output" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 4077 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_ADC_CLK~output " "Destination node out_ADC_CLK~output" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 4065 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295233 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494244295233 ""}  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_01_Interface/Interface_bsp.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 4078 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494244295233 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Clock:Drive_Clock0\|clk_us  " "Automatically promoted node Drive_Clock:Drive_Clock0\|clk_us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494244295234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_state " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_state" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 194 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 450 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Clock:Drive_Clock0\|clk_us~0 " "Destination node Drive_Clock:Drive_Clock0\|clk_us~0" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Clock.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 2915 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295234 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494244295234 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Clock.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 632 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494244295234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "Automatically promoted node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494244295234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|Selector0~2 " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|Selector0~2" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 2316 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|Selector0~3 " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|Selector0~3" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 2339 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 344 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[5\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[5\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 345 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[6\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[6\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 346 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[7\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[7\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 347 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff_flag " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff_flag" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 442 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 341 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 342 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 343 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295234 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494244295234 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 174 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494244295234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag~0  " "Automatically promoted node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494244295235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 585 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295235 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494244295235 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 3475 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494244295235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Clock:Drive_Clock0\|clk_ms  " "Automatically promoted node Drive_Clock:Drive_Clock0\|clk_ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494244295235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Clock:Drive_Clock0\|clk_ms~1 " "Destination node Drive_Clock:Drive_Clock0\|clk_ms~1" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Clock.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 2276 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494244295235 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494244295235 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/_02_Drive/Drive_Clock.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 0 { 0 ""} 0 633 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494244295235 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1494244295923 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494244295925 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494244295925 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494244295928 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494244295930 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1494244295933 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1494244295934 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1494244295935 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1494244296043 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1494244296045 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1494244296045 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494244296175 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1494244296183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1494244297747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494244298399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1494244298436 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1494244302771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494244302771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1494244303539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1494244306223 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1494244306223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494244309619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1494244309620 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1494244309620 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.26 " "Total time spent on timing analysis during the Fitter is 2.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1494244309685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494244309772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494244310211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494244310285 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494244310865 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494244311646 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/output_files/Project.fit.smsg " "Generated suppressed messages file E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/output_files/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1494244312389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1709 " "Peak virtual memory: 1709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494244313119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 19:51:53 2017 " "Processing ended: Mon May 08 19:51:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494244313119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494244313119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494244313119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1494244313119 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1494244315151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494244315159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 19:51:54 2017 " "Processing started: Mon May 08 19:51:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494244315159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1494244315159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1494244315160 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1494244316501 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1494244316546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494244316952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 19:51:56 2017 " "Processing ended: Mon May 08 19:51:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494244316952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494244316952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494244316952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1494244316952 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1494244317578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1494244319111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494244319119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 19:51:58 2017 " "Processing started: Mon May 08 19:51:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494244319119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494244319119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494244319119 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1494244319238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1494244319426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1494244319517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1494244319517 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "80 " "TimeQuest Timing Analyzer is analyzing 80 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1494244319864 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1494244319955 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1494244319956 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " "create_clock -period 1.000 -name Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494244319971 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Drive_Clock:Drive_Clock0\|clk_us Drive_Clock:Drive_Clock0\|clk_us " "create_clock -period 1.000 -name Drive_Clock:Drive_Clock0\|clk_us Drive_Clock:Drive_Clock0\|clk_us" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494244319971 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in_clk_50M in_clk_50M " "create_clock -period 1.000 -name in_clk_50M in_clk_50M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494244319971 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " "create_clock -period 1.000 -name Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494244319971 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Drive_Clock:Drive_Clock0\|clk_ms Drive_Clock:Drive_Clock0\|clk_ms " "create_clock -period 1.000 -name Drive_Clock:Drive_Clock0\|clk_ms Drive_Clock:Drive_Clock0\|clk_ms" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494244319971 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494244319971 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1494244320097 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320099 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1494244320101 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1494244320111 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1494244320263 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1494244320263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -77.610 " "Worst-case setup slack is -77.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -77.610            -557.107 in_clk_50M  " "  -77.610            -557.107 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.224            -740.557 Drive_Clock:Drive_Clock0\|clk_us  " "   -8.224            -740.557 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.243             -60.008 Drive_Clock:Drive_Clock0\|clk_ms  " "   -7.243             -60.008 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.229            -251.875 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "   -4.229            -251.875 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.610            -169.105 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "   -3.610            -169.105 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494244320268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.767 " "Worst-case hold slack is -0.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767             -27.034 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "   -0.767             -27.034 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 Drive_Clock:Drive_Clock0\|clk_us  " "    0.434               0.000 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 Drive_Clock:Drive_Clock0\|clk_ms  " "    0.455               0.000 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "    0.455               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 in_clk_50M  " "    0.466               0.000 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494244320283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1494244320288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1494244320291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.097 in_clk_50M  " "   -3.000             -49.097 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -240.894 Drive_Clock:Drive_Clock0\|clk_us  " "   -1.487            -240.894 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -111.525 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "   -1.487            -111.525 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 Drive_Clock:Drive_Clock0\|clk_ms  " "   -1.487             -14.870 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "    0.375               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244320296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494244320296 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1494244320972 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1494244321009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1494244321671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1494244321879 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1494244321879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -70.813 " "Worst-case setup slack is -70.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -70.813            -505.384 in_clk_50M  " "  -70.813            -505.384 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.721            -672.133 Drive_Clock:Drive_Clock0\|clk_us  " "   -7.721            -672.133 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.579             -53.920 Drive_Clock:Drive_Clock0\|clk_ms  " "   -6.579             -53.920 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.795            -230.327 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "   -3.795            -230.327 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.431            -173.345 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "   -3.431            -173.345 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494244321888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.685 " "Worst-case hold slack is -0.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685             -24.815 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "   -0.685             -24.815 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 Drive_Clock:Drive_Clock0\|clk_us  " "    0.384               0.000 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "    0.402               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Drive_Clock:Drive_Clock0\|clk_ms  " "    0.403               0.000 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 in_clk_50M  " "    0.418               0.000 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494244321907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1494244321915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1494244321923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.097 in_clk_50M  " "   -3.000             -49.097 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -241.258 Drive_Clock:Drive_Clock0\|clk_us  " "   -1.487            -241.258 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -111.525 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "   -1.487            -111.525 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 Drive_Clock:Drive_Clock0\|clk_ms  " "   -1.487             -14.870 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "    0.206               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244321932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494244321932 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1494244322650 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1494244322928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1494244322940 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1494244322940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.699 " "Worst-case setup slack is -32.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244322955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244322955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.699            -226.746 in_clk_50M  " "  -32.699            -226.746 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244322955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.001            -230.415 Drive_Clock:Drive_Clock0\|clk_us  " "   -3.001            -230.415 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244322955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.500             -20.054 Drive_Clock:Drive_Clock0\|clk_ms  " "   -2.500             -20.054 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244322955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.323             -63.507 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "   -1.323             -63.507 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244322955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166             -42.356 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "   -1.166             -42.356 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244322955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494244322955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.351 " "Worst-case hold slack is -0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244322979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244322979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -9.906 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "   -0.351              -9.906 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244322979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 in_clk_50M  " "    0.076               0.000 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244322979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 Drive_Clock:Drive_Clock0\|clk_us  " "    0.179               0.000 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244322979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Drive_Clock:Drive_Clock0\|clk_ms  " "    0.186               0.000 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244322979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "    0.186               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244322979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494244322979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1494244322992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1494244323004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244323019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244323019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.791 in_clk_50M  " "   -3.000             -35.791 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244323019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -162.000 Drive_Clock:Drive_Clock0\|clk_us  " "   -1.000            -162.000 Drive_Clock:Drive_Clock0\|clk_us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244323019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -75.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "   -1.000             -75.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244323019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Drive_Clock:Drive_Clock0\|clk_ms  " "   -1.000             -10.000 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244323019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]  " "    0.276               0.000 Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494244323019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494244323019 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1494244324325 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1494244324325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494244324563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 19:52:04 2017 " "Processing ended: Mon May 08 19:52:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494244324563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494244324563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494244324563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494244324563 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494244326804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494244326812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 19:52:06 2017 " "Processing started: Mon May 08 19:52:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494244326812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494244326812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494244326812 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_85c_slow.vo E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_85c_slow.vo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494244327988 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_0c_slow.vo E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_0c_slow.vo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494244328374 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_min_1200mv_0c_fast.vo E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/ simulation " "Generated file Project_min_1200mv_0c_fast.vo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494244328738 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project.vo E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/ simulation " "Generated file Project.vo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494244329112 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_85c_v_slow.sdo E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_85c_v_slow.sdo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494244329381 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_0c_v_slow.sdo E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_0c_v_slow.sdo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494244329655 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_min_1200mv_0c_v_fast.sdo E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/ simulation " "Generated file Project_min_1200mv_0c_v_fast.sdo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494244329912 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_v.sdo E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/ simulation " "Generated file Project_v.sdo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494244330176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494244330245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 19:52:10 2017 " "Processing ended: Mon May 08 19:52:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494244330245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494244330245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494244330245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494244330245 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 277 s " "Quartus II Full Compilation was successful. 0 errors, 277 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494244330937 ""}
