$date
	Mon May 18 23:48:08 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tff_tb $end
$var wire 1 ! q $end
$var wire 1 " nq $end
$var reg 1 # clk $end
$var reg 1 $ clrn $end
$var reg 1 % prn $end
$var reg 1 & t $end
$scope module tf1 $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 1 " nq $end
$var wire 1 % prn $end
$var wire 1 ! q $end
$var wire 1 & t $end
$var wire 1 ' w1 $end
$var wire 1 ( w10 $end
$var wire 1 ) w11 $end
$var wire 1 * w12 $end
$var wire 1 + w13 $end
$var wire 1 , w14 $end
$var wire 1 - w15 $end
$var wire 1 . w16 $end
$var wire 1 / w2 $end
$var wire 1 0 w3 $end
$var wire 1 1 w4 $end
$var wire 1 2 w5 $end
$var wire 1 3 w6 $end
$var wire 1 4 w7 $end
$var wire 1 5 w8 $end
$var wire 1 6 w9 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
06
15
14
13
12
01
10
1/
0.
1-
1,
1+
0*
0)
0(
1'
1&
0%
1$
1#
0"
1!
$end
#1
1*
0/
0#
#2
0*
1/
1#
#3
1)
0+
05
1(
16
0-
03
1*
04
0/
02
0#
1%
#4
11
0!
0'
1"
06
1.
13
0,
1/
12
1#
#5
1+
0(
0)
15
14
0.
00
1,
0/
02
0#
#6
1'
0"
01
1!
10
0*
1-
1/
12
1#
0%
#7
1*
0/
0#
#8
0*
1/
1#
#9
1)
0+
05
1(
16
0-
03
1*
04
0/
02
0#
1%
#10
11
0!
0'
1"
06
1.
13
0,
1/
12
1#
#11
1+
0(
0)
15
14
0.
00
1,
0/
02
0#
#12
1'
0"
01
1!
10
0*
1-
1/
12
1#
0%
#13
1*
0/
0#
#14
0*
1/
1#
#15
1)
0+
05
1(
16
0-
03
1*
04
0/
02
0#
1%
#16
11
0!
0'
1"
06
1.
13
0,
1/
12
1#
#17
1+
0(
0)
15
14
0.
00
1,
0/
02
0#
#18
1'
0"
01
1!
10
0*
1-
1/
12
1#
0%
#19
1*
0/
0#
#20
0*
1/
1#
#21
1)
0+
05
1(
16
0-
03
1*
04
0/
02
0#
1%
#22
11
0!
0'
1"
06
1.
13
0,
1/
12
1#
#23
1+
0(
0)
15
14
0.
00
1,
0/
02
0#
