// Seed: 1253851341
module module_0;
  wire id_1;
  wire id_2;
  module_2 modCall_1 ();
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always id_3 <= id_3;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1, id_2;
  module_4 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_3 ();
  initial id_1 <= 1;
  assign id_2 = -1;
  module_2 modCall_1 ();
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
