// test case to check implementation of Name, Number and Single - Shift Register
module shiftregister;

	wire sl, sr, din, clk, reset, Q;

	evl_input(sl, sr, din, clk, reset);
	
	evl_output (Q);

	evl_clk(clk);

endmodule


