
---------- Begin Simulation Statistics ----------
final_tick                                58006095500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 375549                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688792                       # Number of bytes of host memory used
host_op_rate                                   410971                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   266.28                       # Real time elapsed on the host
host_tick_rate                              217841293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058006                       # Number of seconds simulated
sim_ticks                                 58006095500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.596939                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8748061                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9986720                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155024                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16528198                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300026                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          540256                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           240230                       # Number of indirect misses.
system.cpu.branchPred.lookups                20635628                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050689                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1210                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.160122                       # CPI: cycles per instruction
system.cpu.discardedOps                        732448                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49964742                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17199283                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10036327                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4543402                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.861978                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        116012191                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       111468789                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26226                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69346                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          541                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        51097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1214                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       106801                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1219                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  58006095500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4313                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26064                       # Transaction distribution
system.membus.trans_dist::CleanEvict              157                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4313                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       112471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 112471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4428096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4428096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             43125                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   43125    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               43125                       # Request fanout histogram
system.membus.respLayer1.occupancy          230514250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           181650500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  58006095500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             15685                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73766                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40023                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           519                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15166                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       161471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                162509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6585024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6618240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           27347                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1668096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83055                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021299                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.144797                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  81291     97.88%     97.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1759      2.12%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83055                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          101102500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          82785995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            778999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  58006095500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12571                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12577                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data               12571                       # number of overall hits
system.l2.overall_hits::total                   12577                       # number of overall hits
system.l2.demand_misses::.cpu.inst                513                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42618                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43131                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               513                       # number of overall misses
system.l2.overall_misses::.cpu.data             42618                       # number of overall misses
system.l2.overall_misses::total                 43131                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39269500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3421624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3460894000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39269500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3421624500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3460894000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              519                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            55189                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                55708                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             519                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           55189                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               55708                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.988439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.772219                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.774234                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.772219                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.774234                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76548.732943                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80285.900324                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80241.450465                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76548.732943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80285.900324                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80241.450465                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26064                       # number of writebacks
system.l2.writebacks::total                     26064                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43125                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43125                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34085000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2995153500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3029238500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34085000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2995153500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3029238500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.772129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.774126                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.772129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.774126                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66572.265625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70287.318424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70243.211594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66572.265625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70287.318424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70243.211594                       # average overall mshr miss latency
system.l2.replacements                          27347                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47702                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47702                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47702                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47702                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           93                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            93                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1211                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3086777000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3086777000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.969742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79531.510873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79531.510873                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2698657000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2698657000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.969742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.969742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69531.510873                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69531.510873                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39269500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39269500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76548.732943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76548.732943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34085000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34085000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66572.265625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66572.265625                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3806                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3806                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    334847500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    334847500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15166                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15166                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.250956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.250956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87978.849185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87978.849185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3801                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3801                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    296496500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    296496500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.250626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.250626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78004.867140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78004.867140                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  58006095500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15485.294175                       # Cycle average of tags in use
system.l2.tags.total_refs                      106161                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43731                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.427591                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     141.500226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        28.826631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15314.967317                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.934751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945147                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          558                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11419                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    256251                       # Number of tag accesses
system.l2.tags.data_accesses                   256251                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58006095500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2727232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2760000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1668096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1668096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               43125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26064                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26064                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            564906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          47016300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47581206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       564906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           564906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       28757254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28757254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       28757254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           564906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         47016300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             76338460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002675416750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1453                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1453                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              126892                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24615                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43125                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26064                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43125                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1626                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    451422250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  215570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1259809750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10470.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29220.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27881                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20685                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43125                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26064                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.003061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.246039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.831663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7515     36.51%     36.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8437     40.99%     77.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1580      7.68%     85.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          885      4.30%     89.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          811      3.94%     93.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          319      1.55%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          187      0.91%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          239      1.16%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          610      2.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20583                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.663455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.012820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    323.598979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1452     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1453                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.918789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.908489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.592897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              106      7.30%      7.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.07%      7.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1251     86.10%     93.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               95      6.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1453                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2759296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1666304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2760000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1668096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        47.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     47.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58005570000                       # Total gap between requests
system.mem_ctrls.avgGap                     838364.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2726528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1666304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 564906.148527097423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 47004163.553811341524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 28726360.318459980190                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26064                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13120500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1246689250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1263154466750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25625.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29256.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  48463569.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             72306780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             38431965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           153859860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           67865220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4578453360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15543235380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9185300640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29639453205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        510.971355                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  23728952500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1936740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32340403000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             74662980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             39680520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           153974100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           68042700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4578453360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15215937960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9460919520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29591671140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        510.147613                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24449278250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1936740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31620077250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     58006095500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58006095500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28670970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28670970                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28670970                       # number of overall hits
system.cpu.icache.overall_hits::total        28670970                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          519                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            519                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          519                       # number of overall misses
system.cpu.icache.overall_misses::total           519                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40636500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40636500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40636500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40636500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28671489                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28671489                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28671489                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28671489                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78297.687861                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78297.687861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78297.687861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78297.687861                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          519                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          519                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          519                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          519                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40117500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40117500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40117500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40117500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77297.687861                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77297.687861                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77297.687861                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77297.687861                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28670970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28670970                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          519                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           519                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40636500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40636500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28671489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28671489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78297.687861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78297.687861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40117500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40117500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77297.687861                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77297.687861                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58006095500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           517.916438                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28671489                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               519                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          55243.716763                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   517.916438                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.063222                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.063222                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          519                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          519                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.063354                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         114686475                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        114686475                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58006095500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58006095500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58006095500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35662729                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35662729                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35666055                       # number of overall hits
system.cpu.dcache.overall_hits::total        35666055                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        74670                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          74670                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        74705                       # number of overall misses
system.cpu.dcache.overall_misses::total         74705                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4826110500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4826110500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4826110500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4826110500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35737399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35737399                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35740760                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35740760                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002089                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002089                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002090                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002090                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64632.523102                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64632.523102                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64602.242152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64602.242152                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47702                       # number of writebacks
system.cpu.dcache.writebacks::total             47702                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19510                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19510                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19510                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19510                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        55160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        55189                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55189                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3641778000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3641778000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3643141000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3643141000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001543                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001543                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001544                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001544                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66022.081218                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66022.081218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66012.085742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66012.085742                       # average overall mshr miss latency
system.cpu.dcache.replacements                  51093                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21465321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21465321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    541984000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    541984000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21482648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21482648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000807                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000807                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31279.736827                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31279.736827                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2186                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2186                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    479581500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    479581500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31674.361007                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31674.361007                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14197408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14197408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        57343                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57343                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4284126500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4284126500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74710.540083                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74710.540083                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17324                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17324                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3162196500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3162196500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79017.379245                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79017.379245                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3326                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3326                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010414                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010414                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1363000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1363000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.008628                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008628                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        47000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        47000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58006095500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3992.961015                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35899408                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             55189                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            650.481219                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3992.961015                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974844                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974844                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          556                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          200                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35974113                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35974113                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58006095500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58006095500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
