
mesh-drones-FRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a018  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000320  0800a128  0800a128  0000b128  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a448  0800a448  0000c090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800a448  0800a448  0000c090  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800a448  0800a448  0000c090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a448  0800a448  0000b448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a44c  0800a44c  0000b44c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  0800a450  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041b0  20000090  0800a4e0  0000c090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004240  0800a4e0  0000c240  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ea7f  00000000  00000000  0000c0b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f3c  00000000  00000000  0002ab38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a40  00000000  00000000  0002fa78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000140d  00000000  00000000  000314b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d977  00000000  00000000  000328c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001be78  00000000  00000000  0005023c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099ba3  00000000  00000000  0006c0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00105c57  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000072e4  00000000  00000000  00105c9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0010cf80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000090 	.word	0x20000090
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a110 	.word	0x0800a110

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000094 	.word	0x20000094
 800014c:	0800a110 	.word	0x0800a110

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <Command_Queue_init>:

#include <stdio.h>

#include "commands.h"
QueueHandle_t command_queue=NULL;
QueueHandle_t Command_Queue_init() {
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
command_queue = xQueueCreate(5,sizeof(Commands));
 8000940:	2200      	movs	r2, #0
 8000942:	2101      	movs	r1, #1
 8000944:	2005      	movs	r0, #5
 8000946:	f005 fd6e 	bl	8006426 <xQueueGenericCreate>
 800094a:	4603      	mov	r3, r0
 800094c:	4a07      	ldr	r2, [pc, #28]	@ (800096c <Command_Queue_init+0x30>)
 800094e:	6013      	str	r3, [r2, #0]




    if (command_queue != NULL) {
 8000950:	4b06      	ldr	r3, [pc, #24]	@ (800096c <Command_Queue_init+0x30>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d002      	beq.n	800095e <Command_Queue_init+0x22>
        return command_queue;
 8000958:	4b04      	ldr	r3, [pc, #16]	@ (800096c <Command_Queue_init+0x30>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	e003      	b.n	8000966 <Command_Queue_init+0x2a>
    }else {
        printf("Command_Queue_init failed\n");
 800095e:	4804      	ldr	r0, [pc, #16]	@ (8000970 <Command_Queue_init+0x34>)
 8000960:	f008 fcfe 	bl	8009360 <puts>
        return NULL;
 8000964:	2300      	movs	r3, #0
    }




}
 8000966:	4618      	mov	r0, r3
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	200000ac 	.word	0x200000ac
 8000970:	0800a128 	.word	0x0800a128

08000974 <xDrone_link_task>:
//msp_rc_frame.channels[3]   == YAW
//msp_rc_frame.channels[4]   == ARM == AUX1

extern UART_HandleTypeDef huart2; // UART connected to FC

void xDrone_link_task(void *args) {
 8000974:	b5b0      	push	{r4, r5, r7, lr}
 8000976:	b086      	sub	sp, #24
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
    Commands current_command = STABLE;
 800097c:	230b      	movs	r3, #11
 800097e:	73fb      	strb	r3, [r7, #15]
    static uint8_t counter = MAX_COMMAND_TIME_COUNTER;

    for (;;) {
        if (counter==0) {
 8000980:	4b4d      	ldr	r3, [pc, #308]	@ (8000ab8 <xDrone_link_task+0x144>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d104      	bne.n	8000992 <xDrone_link_task+0x1e>
            current_command = STABLE;
 8000988:	230b      	movs	r3, #11
 800098a:	73fb      	strb	r3, [r7, #15]
            counter = MAX_COMMAND_TIME_COUNTER;
 800098c:	4b4a      	ldr	r3, [pc, #296]	@ (8000ab8 <xDrone_link_task+0x144>)
 800098e:	220f      	movs	r2, #15
 8000990:	701a      	strb	r2, [r3, #0]
        }
       if (xQueueReceive(command_queue, &current_command, pdMS_TO_TICKS(2))) {
 8000992:	4b4a      	ldr	r3, [pc, #296]	@ (8000abc <xDrone_link_task+0x148>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	f107 010f 	add.w	r1, r7, #15
 800099a:	2202      	movs	r2, #2
 800099c:	4618      	mov	r0, r3
 800099e:	f005 ff73 	bl	8006888 <xQueueReceive>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d002      	beq.n	80009ae <xDrone_link_task+0x3a>
           counter= MAX_COMMAND_TIME_COUNTER;
 80009a8:	4b43      	ldr	r3, [pc, #268]	@ (8000ab8 <xDrone_link_task+0x144>)
 80009aa:	220f      	movs	r2, #15
 80009ac:	701a      	strb	r2, [r3, #0]
       }


        if (counter==MAX_COMMAND_TIME_COUNTER/2) {
 80009ae:	4b42      	ldr	r3, [pc, #264]	@ (8000ab8 <xDrone_link_task+0x144>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	2b07      	cmp	r3, #7
 80009b4:	d101      	bne.n	80009ba <xDrone_link_task+0x46>
            current_command=MOVE_FORWARD;
 80009b6:	2300      	movs	r3, #0
 80009b8:	73fb      	strb	r3, [r7, #15]
        }
        switch (current_command) {
 80009ba:	7bfb      	ldrb	r3, [r7, #15]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d012      	beq.n	80009e6 <xDrone_link_task+0x72>
 80009c0:	2b0b      	cmp	r3, #11
 80009c2:	d121      	bne.n	8000a08 <xDrone_link_task+0x94>
            case STABLE: {
                current_rc_values.pitch = 1500;
 80009c4:	4b3e      	ldr	r3, [pc, #248]	@ (8000ac0 <xDrone_link_task+0x14c>)
 80009c6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80009ca:	801a      	strh	r2, [r3, #0]
                current_rc_values.roll = 1500;
 80009cc:	4b3c      	ldr	r3, [pc, #240]	@ (8000ac0 <xDrone_link_task+0x14c>)
 80009ce:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80009d2:	805a      	strh	r2, [r3, #2]
                current_rc_values.yaw = 1500;
 80009d4:	4b3a      	ldr	r3, [pc, #232]	@ (8000ac0 <xDrone_link_task+0x14c>)
 80009d6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80009da:	809a      	strh	r2, [r3, #4]
                current_rc_values.throttle = 1500;
 80009dc:	4b38      	ldr	r3, [pc, #224]	@ (8000ac0 <xDrone_link_task+0x14c>)
 80009de:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80009e2:	80da      	strh	r2, [r3, #6]
                break;
 80009e4:	e010      	b.n	8000a08 <xDrone_link_task+0x94>
            }
            case MOVE_FORWARD: {
                current_rc_values.pitch = 1600;
 80009e6:	4b36      	ldr	r3, [pc, #216]	@ (8000ac0 <xDrone_link_task+0x14c>)
 80009e8:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 80009ec:	801a      	strh	r2, [r3, #0]
                current_rc_values.throttle = 1600;
 80009ee:	4b34      	ldr	r3, [pc, #208]	@ (8000ac0 <xDrone_link_task+0x14c>)
 80009f0:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 80009f4:	80da      	strh	r2, [r3, #6]
                current_rc_values.roll = 1500;
 80009f6:	4b32      	ldr	r3, [pc, #200]	@ (8000ac0 <xDrone_link_task+0x14c>)
 80009f8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80009fc:	805a      	strh	r2, [r3, #2]
                current_rc_values.yaw = 1500;
 80009fe:	4b30      	ldr	r3, [pc, #192]	@ (8000ac0 <xDrone_link_task+0x14c>)
 8000a00:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000a04:	809a      	strh	r2, [r3, #4]


                break;
 8000a06:	bf00      	nop
            }
        }



        msp_rc_frame.channels[0]= current_rc_values.roll;
 8000a08:	4b2d      	ldr	r3, [pc, #180]	@ (8000ac0 <xDrone_link_task+0x14c>)
 8000a0a:	885a      	ldrh	r2, [r3, #2]
 8000a0c:	4b2d      	ldr	r3, [pc, #180]	@ (8000ac4 <xDrone_link_task+0x150>)
 8000a0e:	f8a3 2005 	strh.w	r2, [r3, #5]
        msp_rc_frame.channels[1]= current_rc_values.pitch;
 8000a12:	4b2b      	ldr	r3, [pc, #172]	@ (8000ac0 <xDrone_link_task+0x14c>)
 8000a14:	881a      	ldrh	r2, [r3, #0]
 8000a16:	4b2b      	ldr	r3, [pc, #172]	@ (8000ac4 <xDrone_link_task+0x150>)
 8000a18:	f8a3 2007 	strh.w	r2, [r3, #7]
        msp_rc_frame.channels[2] = current_rc_values.throttle;
 8000a1c:	4b28      	ldr	r3, [pc, #160]	@ (8000ac0 <xDrone_link_task+0x14c>)
 8000a1e:	88da      	ldrh	r2, [r3, #6]
 8000a20:	4b28      	ldr	r3, [pc, #160]	@ (8000ac4 <xDrone_link_task+0x150>)
 8000a22:	f8a3 2009 	strh.w	r2, [r3, #9]
        msp_rc_frame.channels[3] = current_rc_values.yaw;
 8000a26:	4b26      	ldr	r3, [pc, #152]	@ (8000ac0 <xDrone_link_task+0x14c>)
 8000a28:	889a      	ldrh	r2, [r3, #4]
 8000a2a:	4b26      	ldr	r3, [pc, #152]	@ (8000ac4 <xDrone_link_task+0x150>)
 8000a2c:	f8a3 200b 	strh.w	r2, [r3, #11]
        msp_rc_frame.channels[4] = 1500;
 8000a30:	4b24      	ldr	r3, [pc, #144]	@ (8000ac4 <xDrone_link_task+0x150>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	f062 0223 	orn	r2, r2, #35	@ 0x23
 8000a38:	735a      	strb	r2, [r3, #13]
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	f042 0205 	orr.w	r2, r2, #5
 8000a40:	739a      	strb	r2, [r3, #14]
        uint8_t *raw = (uint8_t *) &msp_rc_frame;
 8000a42:	4b20      	ldr	r3, [pc, #128]	@ (8000ac4 <xDrone_link_task+0x150>)
 8000a44:	613b      	str	r3, [r7, #16]

        uint8_t checksum = 0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	75fb      	strb	r3, [r7, #23]

        // XOR payload_size + command + payload bytes
        for (uint8_t i = 3; i < 5 + msp_rc_frame.payload_size; i++)
 8000a4a:	2303      	movs	r3, #3
 8000a4c:	75bb      	strb	r3, [r7, #22]
 8000a4e:	e009      	b.n	8000a64 <xDrone_link_task+0xf0>
            checksum ^= raw[i];
 8000a50:	7dbb      	ldrb	r3, [r7, #22]
 8000a52:	693a      	ldr	r2, [r7, #16]
 8000a54:	4413      	add	r3, r2
 8000a56:	781a      	ldrb	r2, [r3, #0]
 8000a58:	7dfb      	ldrb	r3, [r7, #23]
 8000a5a:	4053      	eors	r3, r2
 8000a5c:	75fb      	strb	r3, [r7, #23]
        for (uint8_t i = 3; i < 5 + msp_rc_frame.payload_size; i++)
 8000a5e:	7dbb      	ldrb	r3, [r7, #22]
 8000a60:	3301      	adds	r3, #1
 8000a62:	75bb      	strb	r3, [r7, #22]
 8000a64:	4b17      	ldr	r3, [pc, #92]	@ (8000ac4 <xDrone_link_task+0x150>)
 8000a66:	78db      	ldrb	r3, [r3, #3]
 8000a68:	1d1a      	adds	r2, r3, #4
 8000a6a:	7dbb      	ldrb	r3, [r7, #22]
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	daef      	bge.n	8000a50 <xDrone_link_task+0xdc>

        msp_rc_frame.checksum = checksum;
 8000a70:	4a14      	ldr	r2, [pc, #80]	@ (8000ac4 <xDrone_link_task+0x150>)
 8000a72:	7dfb      	ldrb	r3, [r7, #23]
 8000a74:	7553      	strb	r3, [r2, #21]

        // uint8_t buffer[sizeof(MSP_RC_Frame)];
        // memcpy(buffer, &msp_rc_frame, sizeof(MSP_RC_Frame));


        if (!dma_busy) {
 8000a76:	4b14      	ldr	r3, [pc, #80]	@ (8000ac8 <xDrone_link_task+0x154>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d118      	bne.n	8000ab0 <xDrone_link_task+0x13c>
            static uint8_t buffer[sizeof(MSP_RC_Frame)];
            memcpy(buffer, &msp_rc_frame, sizeof(MSP_RC_Frame));
 8000a7e:	4a13      	ldr	r2, [pc, #76]	@ (8000acc <xDrone_link_task+0x158>)
 8000a80:	4b10      	ldr	r3, [pc, #64]	@ (8000ac4 <xDrone_link_task+0x150>)
 8000a82:	4614      	mov	r4, r2
 8000a84:	461d      	mov	r5, r3
 8000a86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a8a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000a8e:	6020      	str	r0, [r4, #0]
 8000a90:	3404      	adds	r4, #4
 8000a92:	8021      	strh	r1, [r4, #0]
            dma_busy = true;
 8000a94:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac8 <xDrone_link_task+0x154>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	601a      	str	r2, [r3, #0]
            HAL_UART_Transmit_DMA(&huart2, buffer, sizeof(MSP_RC_Frame));
 8000a9a:	2216      	movs	r2, #22
 8000a9c:	490b      	ldr	r1, [pc, #44]	@ (8000acc <xDrone_link_task+0x158>)
 8000a9e:	480c      	ldr	r0, [pc, #48]	@ (8000ad0 <xDrone_link_task+0x15c>)
 8000aa0:	f004 fba0 	bl	80051e4 <HAL_UART_Transmit_DMA>
            counter--;
 8000aa4:	4b04      	ldr	r3, [pc, #16]	@ (8000ab8 <xDrone_link_task+0x144>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	3b01      	subs	r3, #1
 8000aaa:	b2da      	uxtb	r2, r3
 8000aac:	4b02      	ldr	r3, [pc, #8]	@ (8000ab8 <xDrone_link_task+0x144>)
 8000aae:	701a      	strb	r2, [r3, #0]
        }
        vTaskDelay(pdMS_TO_TICKS(200)); // 200Hz updates
 8000ab0:	20c8      	movs	r0, #200	@ 0xc8
 8000ab2:	f006 fc91 	bl	80073d8 <vTaskDelay>
    for (;;) {
 8000ab6:	e763      	b.n	8000980 <xDrone_link_task+0xc>
 8000ab8:	20000022 	.word	0x20000022
 8000abc:	200000ac 	.word	0x200000ac
 8000ac0:	20000000 	.word	0x20000000
 8000ac4:	2000000c 	.word	0x2000000c
 8000ac8:	20000268 	.word	0x20000268
 8000acc:	200000b0 	.word	0x200000b0
 8000ad0:	200002c8 	.word	0x200002c8

08000ad4 <newLoRa>:
                                          |    spreading factor = 7                    |
                                            |           bandwidth = 125 KHz        |
                                            |           coding rate = 4/5            |
                                            ----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8000ad4:	b4b0      	push	{r4, r5, r7}
 8000ad6:	b08f      	sub	sp, #60	@ 0x3c
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
    LoRa new_LoRa;

    new_LoRa.frequency             = 433       ;
 8000adc:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8000ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    new_LoRa.spredingFactor        = SF_7      ;
 8000ae2:	2307      	movs	r3, #7
 8000ae4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    new_LoRa.bandWidth             = BW_125KHz ;
 8000ae8:	2307      	movs	r3, #7
 8000aea:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    new_LoRa.crcRate               = CR_4_5    ;
 8000aee:	2301      	movs	r3, #1
 8000af0:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    new_LoRa.power                 = POWER_20db;
 8000af4:	23ff      	movs	r3, #255	@ 0xff
 8000af6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    new_LoRa.overCurrentProtection = 100       ;
 8000afa:	2364      	movs	r3, #100	@ 0x64
 8000afc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    new_LoRa.preamble              = 8         ;
 8000b00:	2308      	movs	r3, #8
 8000b02:	86bb      	strh	r3, [r7, #52]	@ 0x34

    return new_LoRa;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	461d      	mov	r5, r3
 8000b08:	f107 040c 	add.w	r4, r7, #12
 8000b0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b14:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000b18:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	373c      	adds	r7, #60	@ 0x3c
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bcb0      	pop	{r4, r5, r7}
 8000b24:	4770      	bx	lr

08000b26 <LoRa_reset>:
        arguments   :
            LoRa* LoRa --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_reset(LoRa* _LoRa){
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b082      	sub	sp, #8
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_RESET);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	6898      	ldr	r0, [r3, #8]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	899b      	ldrh	r3, [r3, #12]
 8000b36:	2200      	movs	r2, #0
 8000b38:	4619      	mov	r1, r3
 8000b3a:	f002 fe97 	bl	800386c <HAL_GPIO_WritePin>
    short_delay_ms(1);
 8000b3e:	2001      	movs	r0, #1
 8000b40:	f000 fb9e 	bl	8001280 <short_delay_ms>
    HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_SET);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	6898      	ldr	r0, [r3, #8]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	899b      	ldrh	r3, [r3, #12]
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	4619      	mov	r1, r3
 8000b50:	f002 fe8c 	bl	800386c <HAL_GPIO_WritePin>
    short_delay_ms(100);
 8000b54:	2064      	movs	r0, #100	@ 0x64
 8000b56:	f000 fb93 	bl	8001280 <short_delay_ms>
}
 8000b5a:	bf00      	nop
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <LoRa_gotoMode>:
            LoRa* LoRa    --> LoRa object handler
            mode            --> select from defined modes

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8000b62:	b580      	push	{r7, lr}
 8000b64:	b084      	sub	sp, #16
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	6078      	str	r0, [r7, #4]
 8000b6a:	6039      	str	r1, [r7, #0]
    uint8_t    read;
    uint8_t    data;

    read = LoRa_read(_LoRa, RegOpMode);
 8000b6c:	2101      	movs	r1, #1
 8000b6e:	6878      	ldr	r0, [r7, #4]
 8000b70:	f000 fa3a 	bl	8000fe8 <LoRa_read>
 8000b74:	4603      	mov	r3, r0
 8000b76:	73bb      	strb	r3, [r7, #14]
    data = read;
 8000b78:	7bbb      	ldrb	r3, [r7, #14]
 8000b7a:	73fb      	strb	r3, [r7, #15]

    if(mode == SLEEP_MODE){
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d107      	bne.n	8000b92 <LoRa_gotoMode+0x30>
        data = (read & 0xF8) | 0x00;
 8000b82:	7bbb      	ldrb	r3, [r7, #14]
 8000b84:	f023 0307 	bic.w	r3, r3, #7
 8000b88:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = SLEEP_MODE;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	61da      	str	r2, [r3, #28]
 8000b90:	e03e      	b.n	8000c10 <LoRa_gotoMode+0xae>
    }else if (mode == STNBY_MODE){
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d10c      	bne.n	8000bb2 <LoRa_gotoMode+0x50>
        data = (read & 0xF8) | 0x01;
 8000b98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b9c:	f023 0307 	bic.w	r3, r3, #7
 8000ba0:	b25b      	sxtb	r3, r3
 8000ba2:	f043 0301 	orr.w	r3, r3, #1
 8000ba6:	b25b      	sxtb	r3, r3
 8000ba8:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = STNBY_MODE;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	2201      	movs	r2, #1
 8000bae:	61da      	str	r2, [r3, #28]
 8000bb0:	e02e      	b.n	8000c10 <LoRa_gotoMode+0xae>
    }else if (mode == TRANSMIT_MODE){
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	2b03      	cmp	r3, #3
 8000bb6:	d10c      	bne.n	8000bd2 <LoRa_gotoMode+0x70>
        data = (read & 0xF8) | 0x03;
 8000bb8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000bbc:	f023 0307 	bic.w	r3, r3, #7
 8000bc0:	b25b      	sxtb	r3, r3
 8000bc2:	f043 0303 	orr.w	r3, r3, #3
 8000bc6:	b25b      	sxtb	r3, r3
 8000bc8:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = TRANSMIT_MODE;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2203      	movs	r2, #3
 8000bce:	61da      	str	r2, [r3, #28]
 8000bd0:	e01e      	b.n	8000c10 <LoRa_gotoMode+0xae>
    }else if (mode == RXCONTIN_MODE){
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	2b05      	cmp	r3, #5
 8000bd6:	d10c      	bne.n	8000bf2 <LoRa_gotoMode+0x90>
        data = (read & 0xF8) | 0x05;
 8000bd8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000bdc:	f023 0307 	bic.w	r3, r3, #7
 8000be0:	b25b      	sxtb	r3, r3
 8000be2:	f043 0305 	orr.w	r3, r3, #5
 8000be6:	b25b      	sxtb	r3, r3
 8000be8:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = RXCONTIN_MODE;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2205      	movs	r2, #5
 8000bee:	61da      	str	r2, [r3, #28]
 8000bf0:	e00e      	b.n	8000c10 <LoRa_gotoMode+0xae>
    }else if (mode == RXSINGLE_MODE){
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	2b06      	cmp	r3, #6
 8000bf6:	d10b      	bne.n	8000c10 <LoRa_gotoMode+0xae>
        data = (read & 0xF8) | 0x06;
 8000bf8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000bfc:	f023 0307 	bic.w	r3, r3, #7
 8000c00:	b25b      	sxtb	r3, r3
 8000c02:	f043 0306 	orr.w	r3, r3, #6
 8000c06:	b25b      	sxtb	r3, r3
 8000c08:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = RXSINGLE_MODE;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	2206      	movs	r2, #6
 8000c0e:	61da      	str	r2, [r3, #28]
    }

    LoRa_write(_LoRa, RegOpMode, data);
 8000c10:	7bfb      	ldrb	r3, [r7, #15]
 8000c12:	461a      	mov	r2, r3
 8000c14:	2101      	movs	r1, #1
 8000c16:	6878      	ldr	r0, [r7, #4]
 8000c18:	f000 fa00 	bl	800101c <LoRa_write>
    //HAL_Delay(10);
}
 8000c1c:	bf00      	nop
 8000c1e:	3710      	adds	r7, #16
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <LoRa_readReg>:
            uint8_t* output     --> pointer to the beginning of output array
            uint16_t w_length   --> detemines number of bytes that you want to read

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	603b      	str	r3, [r7, #0]
 8000c30:	4613      	mov	r3, r2
 8000c32:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	6818      	ldr	r0, [r3, #0]
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	889b      	ldrh	r3, [r3, #4]
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	4619      	mov	r1, r3
 8000c40:	f002 fe14 	bl	800386c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	6998      	ldr	r0, [r3, #24]
 8000c48:	88fa      	ldrh	r2, [r7, #6]
 8000c4a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000c4e:	68b9      	ldr	r1, [r7, #8]
 8000c50:	f003 fb1a 	bl	8004288 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000c54:	bf00      	nop
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	699b      	ldr	r3, [r3, #24]
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f003 ff1a 	bl	8004a94 <HAL_SPI_GetState>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d1f7      	bne.n	8000c56 <LoRa_readReg+0x32>
        ;
    HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	6998      	ldr	r0, [r3, #24]
 8000c6a:	8b3a      	ldrh	r2, [r7, #24]
 8000c6c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000c70:	6839      	ldr	r1, [r7, #0]
 8000c72:	f003 fc4d 	bl	8004510 <HAL_SPI_Receive>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000c76:	bf00      	nop
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	699b      	ldr	r3, [r3, #24]
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f003 ff09 	bl	8004a94 <HAL_SPI_GetState>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d1f7      	bne.n	8000c78 <LoRa_readReg+0x54>
        ;
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	6818      	ldr	r0, [r3, #0]
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	889b      	ldrh	r3, [r3, #4]
 8000c90:	2201      	movs	r2, #1
 8000c92:	4619      	mov	r1, r3
 8000c94:	f002 fdea 	bl	800386c <HAL_GPIO_WritePin>
}
 8000c98:	bf00      	nop
 8000c9a:	3710      	adds	r7, #16
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <LoRa_writeReg>:
            uint8_t* output     --> pointer to the beginning of values array
            uint16_t w_length   --> detemines number of bytes that you want to send

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b084      	sub	sp, #16
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	603b      	str	r3, [r7, #0]
 8000cac:	4613      	mov	r3, r2
 8000cae:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	6818      	ldr	r0, [r3, #0]
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	889b      	ldrh	r3, [r3, #4]
 8000cb8:	2200      	movs	r2, #0
 8000cba:	4619      	mov	r1, r3
 8000cbc:	f002 fdd6 	bl	800386c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	6998      	ldr	r0, [r3, #24]
 8000cc4:	88fa      	ldrh	r2, [r7, #6]
 8000cc6:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000cca:	68b9      	ldr	r1, [r7, #8]
 8000ccc:	f003 fadc 	bl	8004288 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000cd0:	bf00      	nop
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	699b      	ldr	r3, [r3, #24]
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f003 fedc 	bl	8004a94 <HAL_SPI_GetState>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	d1f7      	bne.n	8000cd2 <LoRa_writeReg+0x32>
        ;
    HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	6998      	ldr	r0, [r3, #24]
 8000ce6:	8b3a      	ldrh	r2, [r7, #24]
 8000ce8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000cec:	6839      	ldr	r1, [r7, #0]
 8000cee:	f003 facb 	bl	8004288 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000cf2:	bf00      	nop
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	699b      	ldr	r3, [r3, #24]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f003 fecb 	bl	8004a94 <HAL_SPI_GetState>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b01      	cmp	r3, #1
 8000d02:	d1f7      	bne.n	8000cf4 <LoRa_writeReg+0x54>
        ;
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	6818      	ldr	r0, [r3, #0]
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	889b      	ldrh	r3, [r3, #4]
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	4619      	mov	r1, r3
 8000d10:	f002 fdac 	bl	800386c <HAL_GPIO_WritePin>
}
 8000d14:	bf00      	nop
 8000d16:	3710      	adds	r7, #16
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <LoRa_setLowDaraRateOptimization>:
            LoRa*   LoRa         --> LoRa object handler
            uint8_t value        --> 0 to disable, otherwise to enable

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	460b      	mov	r3, r1
 8000d26:	70fb      	strb	r3, [r7, #3]
    uint8_t data;
    uint8_t read;

    read = LoRa_read(_LoRa, RegModemConfig3);
 8000d28:	2126      	movs	r1, #38	@ 0x26
 8000d2a:	6878      	ldr	r0, [r7, #4]
 8000d2c:	f000 f95c 	bl	8000fe8 <LoRa_read>
 8000d30:	4603      	mov	r3, r0
 8000d32:	73bb      	strb	r3, [r7, #14]

    if(value)
 8000d34:	78fb      	ldrb	r3, [r7, #3]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d004      	beq.n	8000d44 <LoRa_setLowDaraRateOptimization+0x28>
        data = read | 0x08;
 8000d3a:	7bbb      	ldrb	r3, [r7, #14]
 8000d3c:	f043 0308 	orr.w	r3, r3, #8
 8000d40:	73fb      	strb	r3, [r7, #15]
 8000d42:	e003      	b.n	8000d4c <LoRa_setLowDaraRateOptimization+0x30>
    else
        data = read & 0xF7;
 8000d44:	7bbb      	ldrb	r3, [r7, #14]
 8000d46:	f023 0308 	bic.w	r3, r3, #8
 8000d4a:	73fb      	strb	r3, [r7, #15]

    LoRa_write(_LoRa, RegModemConfig3, data);
 8000d4c:	7bfb      	ldrb	r3, [r7, #15]
 8000d4e:	461a      	mov	r2, r3
 8000d50:	2126      	movs	r1, #38	@ 0x26
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f000 f962 	bl	800101c <LoRa_write>
    // HAL_Delay(10);
}
 8000d58:	bf00      	nop
 8000d5a:	3710      	adds	r7, #16
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <LoRa_setAutoLDO>:
        arguments   :
            LoRa*   LoRa         --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b096      	sub	sp, #88	@ 0x58
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
    double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8000d68:	4a17      	ldr	r2, [pc, #92]	@ (8000dc8 <LoRa_setAutoLDO+0x68>)
 8000d6a:	f107 0308 	add.w	r3, r7, #8
 8000d6e:	4611      	mov	r1, r2
 8000d70:	2250      	movs	r2, #80	@ 0x50
 8000d72:	4618      	mov	r0, r3
 8000d74:	f008 fcad 	bl	80096d2 <memcpy>

    LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000d7e:	461a      	mov	r2, r3
 8000d80:	2301      	movs	r3, #1
 8000d82:	4093      	lsls	r3, r2
 8000d84:	4618      	mov	r0, r3
 8000d86:	f7ff fb35 	bl	80003f4 <__aeabi_i2d>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000d90:	00db      	lsls	r3, r3, #3
 8000d92:	3358      	adds	r3, #88	@ 0x58
 8000d94:	443b      	add	r3, r7
 8000d96:	3b50      	subs	r3, #80	@ 0x50
 8000d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d9c:	f7ff fcbe 	bl	800071c <__aeabi_ddiv>
 8000da0:	4602      	mov	r2, r0
 8000da2:	460b      	mov	r3, r1
 8000da4:	4610      	mov	r0, r2
 8000da6:	4619      	mov	r1, r3
 8000da8:	f7ff fda0 	bl	80008ec <__aeabi_d2iz>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b10      	cmp	r3, #16
 8000db0:	bfcc      	ite	gt
 8000db2:	2301      	movgt	r3, #1
 8000db4:	2300      	movle	r3, #0
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	4619      	mov	r1, r3
 8000dba:	6878      	ldr	r0, [r7, #4]
 8000dbc:	f7ff ffae 	bl	8000d1c <LoRa_setLowDaraRateOptimization>
}
 8000dc0:	bf00      	nop
 8000dc2:	3758      	adds	r7, #88	@ 0x58
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	0800a148 	.word	0x0800a148

08000dcc <LoRa_setFrequency>:
//    data = F >> 0;
//    LoRa_write(_LoRa, RegFrLsb, data);
//    HAL_Delay(5);
//}

void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b088      	sub	sp, #32
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	6039      	str	r1, [r7, #0]
    uint8_t data;
    uint32_t F = (freq * 524288) >> 5;
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	04db      	lsls	r3, r3, #19
 8000dda:	115b      	asrs	r3, r3, #5
 8000ddc:	61fb      	str	r3, [r7, #28]

    // Write MSB
    data = F >> 16;
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	0c1b      	lsrs	r3, r3, #16
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6818      	ldr	r0, [r3, #0]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	889b      	ldrh	r3, [r3, #4]
 8000dee:	2200      	movs	r2, #0
 8000df0:	4619      	mov	r1, r3
 8000df2:	f002 fd3b 	bl	800386c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6998      	ldr	r0, [r3, #24]
 8000dfa:	f107 011b 	add.w	r1, r7, #27
 8000dfe:	2364      	movs	r3, #100	@ 0x64
 8000e00:	2201      	movs	r2, #1
 8000e02:	f003 fa41 	bl	8004288 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	6818      	ldr	r0, [r3, #0]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	889b      	ldrh	r3, [r3, #4]
 8000e0e:	2201      	movs	r2, #1
 8000e10:	4619      	mov	r1, r3
 8000e12:	f002 fd2b 	bl	800386c <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++); // ~5 ms crude delay
 8000e16:	2300      	movs	r3, #0
 8000e18:	617b      	str	r3, [r7, #20]
 8000e1a:	e002      	b.n	8000e22 <LoRa_setFrequency+0x56>
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	617b      	str	r3, [r7, #20]
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000e28:	dbf8      	blt.n	8000e1c <LoRa_setFrequency+0x50>

    // Write MID
    data = F >> 8;
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	0a1b      	lsrs	r3, r3, #8
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	6818      	ldr	r0, [r3, #0]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	889b      	ldrh	r3, [r3, #4]
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	f002 fd15 	bl	800386c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	6998      	ldr	r0, [r3, #24]
 8000e46:	f107 011b 	add.w	r1, r7, #27
 8000e4a:	2364      	movs	r3, #100	@ 0x64
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	f003 fa1b 	bl	8004288 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6818      	ldr	r0, [r3, #0]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	889b      	ldrh	r3, [r3, #4]
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	f002 fd05 	bl	800386c <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++);
 8000e62:	2300      	movs	r3, #0
 8000e64:	613b      	str	r3, [r7, #16]
 8000e66:	e002      	b.n	8000e6e <LoRa_setFrequency+0xa2>
 8000e68:	693b      	ldr	r3, [r7, #16]
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	613b      	str	r3, [r7, #16]
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000e74:	dbf8      	blt.n	8000e68 <LoRa_setFrequency+0x9c>

    // Write LSB
    data = F >> 0;
 8000e76:	69fb      	ldr	r3, [r7, #28]
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6818      	ldr	r0, [r3, #0]
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	889b      	ldrh	r3, [r3, #4]
 8000e84:	2200      	movs	r2, #0
 8000e86:	4619      	mov	r1, r3
 8000e88:	f002 fcf0 	bl	800386c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6998      	ldr	r0, [r3, #24]
 8000e90:	f107 011b 	add.w	r1, r7, #27
 8000e94:	2364      	movs	r3, #100	@ 0x64
 8000e96:	2201      	movs	r2, #1
 8000e98:	f003 f9f6 	bl	8004288 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6818      	ldr	r0, [r3, #0]
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	889b      	ldrh	r3, [r3, #4]
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	f002 fce0 	bl	800386c <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++);
 8000eac:	2300      	movs	r3, #0
 8000eae:	60fb      	str	r3, [r7, #12]
 8000eb0:	e002      	b.n	8000eb8 <LoRa_setFrequency+0xec>
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	60fb      	str	r3, [r7, #12]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000ebe:	dbf8      	blt.n	8000eb2 <LoRa_setFrequency+0xe6>
}
 8000ec0:	bf00      	nop
 8000ec2:	bf00      	nop
 8000ec4:	3720      	adds	r7, #32
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}

08000eca <LoRa_setSpreadingFactor>:
            LoRa* LoRa        --> LoRa object handler
            int   SP          --> desired spreading factor e.g 7

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	b084      	sub	sp, #16
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
 8000ed2:	6039      	str	r1, [r7, #0]
    uint8_t data;
    uint8_t read;

    if(SF>12)
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	2b0c      	cmp	r3, #12
 8000ed8:	dd01      	ble.n	8000ede <LoRa_setSpreadingFactor+0x14>
        SF = 12;
 8000eda:	230c      	movs	r3, #12
 8000edc:	603b      	str	r3, [r7, #0]
    if(SF<7)
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	2b06      	cmp	r3, #6
 8000ee2:	dc01      	bgt.n	8000ee8 <LoRa_setSpreadingFactor+0x1e>
        SF = 7;
 8000ee4:	2307      	movs	r3, #7
 8000ee6:	603b      	str	r3, [r7, #0]

    read = LoRa_read(_LoRa, RegModemConfig2);
 8000ee8:	211e      	movs	r1, #30
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f000 f87c 	bl	8000fe8 <LoRa_read>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	73fb      	strb	r3, [r7, #15]
    // HAL_Delay(10);

    data = (SF << 4) + (read & 0x0F);
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	011b      	lsls	r3, r3, #4
 8000efa:	b2da      	uxtb	r2, r3
 8000efc:	7bfb      	ldrb	r3, [r7, #15]
 8000efe:	f003 030f 	and.w	r3, r3, #15
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	4413      	add	r3, r2
 8000f06:	73bb      	strb	r3, [r7, #14]
    LoRa_write(_LoRa, RegModemConfig2, data);
 8000f08:	7bbb      	ldrb	r3, [r7, #14]
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	211e      	movs	r1, #30
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	f000 f884 	bl	800101c <LoRa_write>
    // HAL_Delay(10);

    LoRa_setAutoLDO(_LoRa);
 8000f14:	6878      	ldr	r0, [r7, #4]
 8000f16:	f7ff ff23 	bl	8000d60 <LoRa_setAutoLDO>
}
 8000f1a:	bf00      	nop
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <LoRa_setPower>:
            LoRa* LoRa        --> LoRa object handler
            int   power       --> desired power like POWER_17db

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b082      	sub	sp, #8
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	70fb      	strb	r3, [r7, #3]
    LoRa_write(_LoRa, RegPaConfig, power);
 8000f2e:	78fb      	ldrb	r3, [r7, #3]
 8000f30:	461a      	mov	r2, r3
 8000f32:	2109      	movs	r1, #9
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f000 f871 	bl	800101c <LoRa_write>
    // HAL_Delay(10);
}
 8000f3a:	bf00      	nop
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
	...

08000f44 <LoRa_setOCP>:
            LoRa* LoRa        --> LoRa object handler
            int   current     --> desired max currnet in mA, e.g 120

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	460b      	mov	r3, r1
 8000f4e:	70fb      	strb	r3, [r7, #3]
    uint8_t OcpTrim = 0;
 8000f50:	2300      	movs	r3, #0
 8000f52:	73fb      	strb	r3, [r7, #15]

    if(current<45)
 8000f54:	78fb      	ldrb	r3, [r7, #3]
 8000f56:	2b2c      	cmp	r3, #44	@ 0x2c
 8000f58:	d801      	bhi.n	8000f5e <LoRa_setOCP+0x1a>
        current = 45;
 8000f5a:	232d      	movs	r3, #45	@ 0x2d
 8000f5c:	70fb      	strb	r3, [r7, #3]
    if(current>240)
 8000f5e:	78fb      	ldrb	r3, [r7, #3]
 8000f60:	2bf0      	cmp	r3, #240	@ 0xf0
 8000f62:	d901      	bls.n	8000f68 <LoRa_setOCP+0x24>
        current = 240;
 8000f64:	23f0      	movs	r3, #240	@ 0xf0
 8000f66:	70fb      	strb	r3, [r7, #3]

    if(current <= 120)
 8000f68:	78fb      	ldrb	r3, [r7, #3]
 8000f6a:	2b78      	cmp	r3, #120	@ 0x78
 8000f6c:	d809      	bhi.n	8000f82 <LoRa_setOCP+0x3e>
        OcpTrim = (current - 45)/5;
 8000f6e:	78fb      	ldrb	r3, [r7, #3]
 8000f70:	3b2d      	subs	r3, #45	@ 0x2d
 8000f72:	4a10      	ldr	r2, [pc, #64]	@ (8000fb4 <LoRa_setOCP+0x70>)
 8000f74:	fb82 1203 	smull	r1, r2, r2, r3
 8000f78:	1052      	asrs	r2, r2, #1
 8000f7a:	17db      	asrs	r3, r3, #31
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	73fb      	strb	r3, [r7, #15]
 8000f80:	e00b      	b.n	8000f9a <LoRa_setOCP+0x56>
    else if(current <= 240)
 8000f82:	78fb      	ldrb	r3, [r7, #3]
 8000f84:	2bf0      	cmp	r3, #240	@ 0xf0
 8000f86:	d808      	bhi.n	8000f9a <LoRa_setOCP+0x56>
        OcpTrim = (current + 30)/10;
 8000f88:	78fb      	ldrb	r3, [r7, #3]
 8000f8a:	331e      	adds	r3, #30
 8000f8c:	4a09      	ldr	r2, [pc, #36]	@ (8000fb4 <LoRa_setOCP+0x70>)
 8000f8e:	fb82 1203 	smull	r1, r2, r2, r3
 8000f92:	1092      	asrs	r2, r2, #2
 8000f94:	17db      	asrs	r3, r3, #31
 8000f96:	1ad3      	subs	r3, r2, r3
 8000f98:	73fb      	strb	r3, [r7, #15]

    OcpTrim = OcpTrim + (1 << 5);
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	3320      	adds	r3, #32
 8000f9e:	73fb      	strb	r3, [r7, #15]
    LoRa_write(_LoRa, RegOcp, OcpTrim);
 8000fa0:	7bfb      	ldrb	r3, [r7, #15]
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	210b      	movs	r1, #11
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	f000 f838 	bl	800101c <LoRa_write>
    // HAL_Delay(10);
}
 8000fac:	bf00      	nop
 8000fae:	3710      	adds	r7, #16
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	66666667 	.word	0x66666667

08000fb8 <LoRa_setTOMsb_setCRCon>:
        arguments   :
            LoRa* LoRa        --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
    uint8_t read, data;

    read = LoRa_read(_LoRa, RegModemConfig2);
 8000fc0:	211e      	movs	r1, #30
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f000 f810 	bl	8000fe8 <LoRa_read>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	73fb      	strb	r3, [r7, #15]

    data = read | 0x07;
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
 8000fce:	f043 0307 	orr.w	r3, r3, #7
 8000fd2:	73bb      	strb	r3, [r7, #14]
    LoRa_write(_LoRa, RegModemConfig2, data);\
 8000fd4:	7bbb      	ldrb	r3, [r7, #14]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	211e      	movs	r1, #30
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f000 f81e 	bl	800101c <LoRa_write>
    // HAL_Delay(10);
}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <LoRa_read>:
            LoRa*   LoRa        --> LoRa object handler
            uint8_t address     --> address of the register e.g 0x1D

        returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	70fb      	strb	r3, [r7, #3]
    uint8_t read_data;
    uint8_t data_addr;

    data_addr = address & 0x7F;
 8000ff4:	78fb      	ldrb	r3, [r7, #3]
 8000ff6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	73bb      	strb	r3, [r7, #14]
    LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8000ffe:	f107 030f 	add.w	r3, r7, #15
 8001002:	f107 010e 	add.w	r1, r7, #14
 8001006:	2201      	movs	r2, #1
 8001008:	9200      	str	r2, [sp, #0]
 800100a:	2201      	movs	r2, #1
 800100c:	6878      	ldr	r0, [r7, #4]
 800100e:	f7ff fe09 	bl	8000c24 <LoRa_readReg>
    //HAL_Delay(5);

    return read_data;
 8001012:	7bfb      	ldrb	r3, [r7, #15]
}
 8001014:	4618      	mov	r0, r3
 8001016:	3710      	adds	r7, #16
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}

0800101c <LoRa_write>:
            uint8_t address     --> address of the register e.g 0x1D
            uint8_t value       --> value that you want to write

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 800101c:	b580      	push	{r7, lr}
 800101e:	b086      	sub	sp, #24
 8001020:	af02      	add	r7, sp, #8
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	460b      	mov	r3, r1
 8001026:	70fb      	strb	r3, [r7, #3]
 8001028:	4613      	mov	r3, r2
 800102a:	70bb      	strb	r3, [r7, #2]
    uint8_t data;
    uint8_t addr;

    addr = address | 0x80;
 800102c:	78fb      	ldrb	r3, [r7, #3]
 800102e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001032:	b2db      	uxtb	r3, r3
 8001034:	73bb      	strb	r3, [r7, #14]
    data = value;
 8001036:	78bb      	ldrb	r3, [r7, #2]
 8001038:	73fb      	strb	r3, [r7, #15]
    LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 800103a:	f107 030f 	add.w	r3, r7, #15
 800103e:	f107 010e 	add.w	r1, r7, #14
 8001042:	2201      	movs	r2, #1
 8001044:	9200      	str	r2, [sp, #0]
 8001046:	2201      	movs	r2, #1
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f7ff fe29 	bl	8000ca0 <LoRa_writeReg>
    //HAL_Delay(5);
}
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <LoRa_BurstWrite>:
            uint8_t address     --> address of the register e.g 0x1D
            uint8_t *value      --> address of values that you want to write

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8001056:	b580      	push	{r7, lr}
 8001058:	b086      	sub	sp, #24
 800105a:	af00      	add	r7, sp, #0
 800105c:	60f8      	str	r0, [r7, #12]
 800105e:	607a      	str	r2, [r7, #4]
 8001060:	461a      	mov	r2, r3
 8001062:	460b      	mov	r3, r1
 8001064:	72fb      	strb	r3, [r7, #11]
 8001066:	4613      	mov	r3, r2
 8001068:	72bb      	strb	r3, [r7, #10]
    uint8_t addr;
    addr = address | 0x80;
 800106a:	7afb      	ldrb	r3, [r7, #11]
 800106c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001070:	b2db      	uxtb	r3, r3
 8001072:	75fb      	strb	r3, [r7, #23]

    //NSS = 1
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	6818      	ldr	r0, [r3, #0]
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	889b      	ldrh	r3, [r3, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	4619      	mov	r1, r3
 8001080:	f002 fbf4 	bl	800386c <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	6998      	ldr	r0, [r3, #24]
 8001088:	f107 0117 	add.w	r1, r7, #23
 800108c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001090:	2201      	movs	r2, #1
 8001092:	f003 f8f9 	bl	8004288 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001096:	bf00      	nop
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	699b      	ldr	r3, [r3, #24]
 800109c:	4618      	mov	r0, r3
 800109e:	f003 fcf9 	bl	8004a94 <HAL_SPI_GetState>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d1f7      	bne.n	8001098 <LoRa_BurstWrite+0x42>
        ;
    //Write data in FiFo
    HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	6998      	ldr	r0, [r3, #24]
 80010ac:	7abb      	ldrb	r3, [r7, #10]
 80010ae:	b29a      	uxth	r2, r3
 80010b0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80010b4:	6879      	ldr	r1, [r7, #4]
 80010b6:	f003 f8e7 	bl	8004288 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80010ba:	bf00      	nop
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f003 fce7 	bl	8004a94 <HAL_SPI_GetState>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d1f7      	bne.n	80010bc <LoRa_BurstWrite+0x66>
        ;
    //NSS = 0
    //HAL_Delay(5);
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	6818      	ldr	r0, [r3, #0]
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	889b      	ldrh	r3, [r3, #4]
 80010d4:	2201      	movs	r2, #1
 80010d6:	4619      	mov	r1, r3
 80010d8:	f002 fbc8 	bl	800386c <HAL_GPIO_WritePin>
}
 80010dc:	bf00      	nop
 80010de:	3718      	adds	r7, #24
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <LoRa_isvalid>:
        arguments   :
            LoRa* LoRa --> LoRa object handler

        returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]

    return 1;
 80010ec:	2301      	movs	r3, #1
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	370c      	adds	r7, #12
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bc80      	pop	{r7}
 80010f6:	4770      	bx	lr

080010f8 <LoRa_transmit>:
            uint8_t  data           --> A pointer to the data you wanna send
            uint8_t  length   --> Size of your data in Bytes
            uint16_t timeOut    --> Timeout in milliseconds
        returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b086      	sub	sp, #24
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	4611      	mov	r1, r2
 8001104:	461a      	mov	r2, r3
 8001106:	460b      	mov	r3, r1
 8001108:	71fb      	strb	r3, [r7, #7]
 800110a:	4613      	mov	r3, r2
 800110c:	80bb      	strh	r3, [r7, #4]
    uint8_t read;

    int mode = _LoRa->current_mode;
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	69db      	ldr	r3, [r3, #28]
 8001112:	617b      	str	r3, [r7, #20]
    LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001114:	2101      	movs	r1, #1
 8001116:	68f8      	ldr	r0, [r7, #12]
 8001118:	f7ff fd23 	bl	8000b62 <LoRa_gotoMode>
    read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 800111c:	210e      	movs	r1, #14
 800111e:	68f8      	ldr	r0, [r7, #12]
 8001120:	f7ff ff62 	bl	8000fe8 <LoRa_read>
 8001124:	4603      	mov	r3, r0
 8001126:	74fb      	strb	r3, [r7, #19]
    LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8001128:	7cfb      	ldrb	r3, [r7, #19]
 800112a:	461a      	mov	r2, r3
 800112c:	210d      	movs	r1, #13
 800112e:	68f8      	ldr	r0, [r7, #12]
 8001130:	f7ff ff74 	bl	800101c <LoRa_write>
    LoRa_write(_LoRa, RegPayloadLength, length);
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	461a      	mov	r2, r3
 8001138:	2122      	movs	r1, #34	@ 0x22
 800113a:	68f8      	ldr	r0, [r7, #12]
 800113c:	f7ff ff6e 	bl	800101c <LoRa_write>
    LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	68ba      	ldr	r2, [r7, #8]
 8001144:	2100      	movs	r1, #0
 8001146:	68f8      	ldr	r0, [r7, #12]
 8001148:	f7ff ff85 	bl	8001056 <LoRa_BurstWrite>
    LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 800114c:	2103      	movs	r1, #3
 800114e:	68f8      	ldr	r0, [r7, #12]
 8001150:	f7ff fd07 	bl	8000b62 <LoRa_gotoMode>
    while(1){
        read = LoRa_read(_LoRa, RegIrqFlags);
 8001154:	2112      	movs	r1, #18
 8001156:	68f8      	ldr	r0, [r7, #12]
 8001158:	f7ff ff46 	bl	8000fe8 <LoRa_read>
 800115c:	4603      	mov	r3, r0
 800115e:	74fb      	strb	r3, [r7, #19]
        if((read & 0x08)!=0){
 8001160:	7cfb      	ldrb	r3, [r7, #19]
 8001162:	f003 0308 	and.w	r3, r3, #8
 8001166:	2b00      	cmp	r3, #0
 8001168:	d00a      	beq.n	8001180 <LoRa_transmit+0x88>
            LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 800116a:	22ff      	movs	r2, #255	@ 0xff
 800116c:	2112      	movs	r1, #18
 800116e:	68f8      	ldr	r0, [r7, #12]
 8001170:	f7ff ff54 	bl	800101c <LoRa_write>
            LoRa_gotoMode(_LoRa, mode);
 8001174:	6979      	ldr	r1, [r7, #20]
 8001176:	68f8      	ldr	r0, [r7, #12]
 8001178:	f7ff fcf3 	bl	8000b62 <LoRa_gotoMode>
            return 1;
 800117c:	2301      	movs	r3, #1
 800117e:	e00f      	b.n	80011a0 <LoRa_transmit+0xa8>
        }
        else{
            if(--timeout==0){
 8001180:	88bb      	ldrh	r3, [r7, #4]
 8001182:	3b01      	subs	r3, #1
 8001184:	80bb      	strh	r3, [r7, #4]
 8001186:	88bb      	ldrh	r3, [r7, #4]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d105      	bne.n	8001198 <LoRa_transmit+0xa0>
                LoRa_gotoMode(_LoRa, mode);
 800118c:	6979      	ldr	r1, [r7, #20]
 800118e:	68f8      	ldr	r0, [r7, #12]
 8001190:	f7ff fce7 	bl	8000b62 <LoRa_gotoMode>
                return 0;
 8001194:	2300      	movs	r3, #0
 8001196:	e003      	b.n	80011a0 <LoRa_transmit+0xa8>
            }
        }
        HAL_Delay(1);
 8001198:	2001      	movs	r0, #1
 800119a:	f001 fe3d 	bl	8002e18 <HAL_Delay>
        read = LoRa_read(_LoRa, RegIrqFlags);
 800119e:	e7d9      	b.n	8001154 <LoRa_transmit+0x5c>
    }
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3718      	adds	r7, #24
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <LoRa_startReceiving>:
        arguments   :
            LoRa*    LoRa     --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
    LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80011b0:	2105      	movs	r1, #5
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f7ff fcd5 	bl	8000b62 <LoRa_gotoMode>
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <LoRa_receive>:
            uint8_t  data           --> A pointer to the array that you want to write bytes in it
            uint8_t  length   --> Determines how many bytes you want to read

        returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length){
 80011c0:	b590      	push	{r4, r7, lr}
 80011c2:	b089      	sub	sp, #36	@ 0x24
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	4613      	mov	r3, r2
 80011cc:	71fb      	strb	r3, [r7, #7]
    uint8_t read;
    uint8_t number_of_bytes;
    uint8_t min = 0;
 80011ce:	2300      	movs	r3, #0
 80011d0:	77fb      	strb	r3, [r7, #31]

    for(int i=0; i<length; i++)
 80011d2:	2300      	movs	r3, #0
 80011d4:	61bb      	str	r3, [r7, #24]
 80011d6:	e007      	b.n	80011e8 <LoRa_receive+0x28>
        data[i]=0;
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	68ba      	ldr	r2, [r7, #8]
 80011dc:	4413      	add	r3, r2
 80011de:	2200      	movs	r2, #0
 80011e0:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<length; i++)
 80011e2:	69bb      	ldr	r3, [r7, #24]
 80011e4:	3301      	adds	r3, #1
 80011e6:	61bb      	str	r3, [r7, #24]
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	dbf3      	blt.n	80011d8 <LoRa_receive+0x18>

    LoRa_gotoMode(_LoRa, STNBY_MODE);
 80011f0:	2101      	movs	r1, #1
 80011f2:	68f8      	ldr	r0, [r7, #12]
 80011f4:	f7ff fcb5 	bl	8000b62 <LoRa_gotoMode>
    read = LoRa_read(_LoRa, RegIrqFlags);
 80011f8:	2112      	movs	r1, #18
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f7ff fef4 	bl	8000fe8 <LoRa_read>
 8001200:	4603      	mov	r3, r0
 8001202:	74fb      	strb	r3, [r7, #19]
    if((read & 0x40) != 0){
 8001204:	7cfb      	ldrb	r3, [r7, #19]
 8001206:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800120a:	2b00      	cmp	r3, #0
 800120c:	d02f      	beq.n	800126e <LoRa_receive+0xae>
        LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 800120e:	22ff      	movs	r2, #255	@ 0xff
 8001210:	2112      	movs	r1, #18
 8001212:	68f8      	ldr	r0, [r7, #12]
 8001214:	f7ff ff02 	bl	800101c <LoRa_write>
        number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8001218:	2113      	movs	r1, #19
 800121a:	68f8      	ldr	r0, [r7, #12]
 800121c:	f7ff fee4 	bl	8000fe8 <LoRa_read>
 8001220:	4603      	mov	r3, r0
 8001222:	74bb      	strb	r3, [r7, #18]
        read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 8001224:	2110      	movs	r1, #16
 8001226:	68f8      	ldr	r0, [r7, #12]
 8001228:	f7ff fede 	bl	8000fe8 <LoRa_read>
 800122c:	4603      	mov	r3, r0
 800122e:	74fb      	strb	r3, [r7, #19]
        LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8001230:	7cfb      	ldrb	r3, [r7, #19]
 8001232:	461a      	mov	r2, r3
 8001234:	210d      	movs	r1, #13
 8001236:	68f8      	ldr	r0, [r7, #12]
 8001238:	f7ff fef0 	bl	800101c <LoRa_write>
        min = length >= number_of_bytes ? number_of_bytes : length;
 800123c:	7cba      	ldrb	r2, [r7, #18]
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	4293      	cmp	r3, r2
 8001242:	bf28      	it	cs
 8001244:	4613      	movcs	r3, r2
 8001246:	77fb      	strb	r3, [r7, #31]
        for(int i=0; i<min; i++)
 8001248:	2300      	movs	r3, #0
 800124a:	617b      	str	r3, [r7, #20]
 800124c:	e00b      	b.n	8001266 <LoRa_receive+0xa6>
            data[i] = LoRa_read(_LoRa, RegFiFo);
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	68ba      	ldr	r2, [r7, #8]
 8001252:	18d4      	adds	r4, r2, r3
 8001254:	2100      	movs	r1, #0
 8001256:	68f8      	ldr	r0, [r7, #12]
 8001258:	f7ff fec6 	bl	8000fe8 <LoRa_read>
 800125c:	4603      	mov	r3, r0
 800125e:	7023      	strb	r3, [r4, #0]
        for(int i=0; i<min; i++)
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	3301      	adds	r3, #1
 8001264:	617b      	str	r3, [r7, #20]
 8001266:	7ffb      	ldrb	r3, [r7, #31]
 8001268:	697a      	ldr	r2, [r7, #20]
 800126a:	429a      	cmp	r2, r3
 800126c:	dbef      	blt.n	800124e <LoRa_receive+0x8e>
    }
    LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 800126e:	2105      	movs	r1, #5
 8001270:	68f8      	ldr	r0, [r7, #12]
 8001272:	f7ff fc76 	bl	8000b62 <LoRa_gotoMode>
    return min;
 8001276:	7ffb      	ldrb	r3, [r7, #31]
}
 8001278:	4618      	mov	r0, r3
 800127a:	3724      	adds	r7, #36	@ 0x24
 800127c:	46bd      	mov	sp, r7
 800127e:	bd90      	pop	{r4, r7, pc}

08001280 <short_delay_ms>:
        arguments   :
            LoRa* LoRa        --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void short_delay_ms(uint32_t ms) {
 8001280:	b480      	push	{r7}
 8001282:	b085      	sub	sp, #20
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
    volatile uint32_t count;
    while (ms--) {
 8001288:	e008      	b.n	800129c <short_delay_ms+0x1c>
        count = 8000; // tweak for ~1 ms
 800128a:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800128e:	60fb      	str	r3, [r7, #12]
        while (count--);
 8001290:	bf00      	nop
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	1e5a      	subs	r2, r3, #1
 8001296:	60fa      	str	r2, [r7, #12]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d1fa      	bne.n	8001292 <short_delay_ms+0x12>
    while (ms--) {
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	1e5a      	subs	r2, r3, #1
 80012a0:	607a      	str	r2, [r7, #4]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d1f1      	bne.n	800128a <short_delay_ms+0xa>
    }
}
 80012a6:	bf00      	nop
 80012a8:	bf00      	nop
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bc80      	pop	{r7}
 80012b0:	4770      	bx	lr

080012b2 <LoRa_init>:

uint16_t LoRa_init(LoRa* _LoRa){
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b084      	sub	sp, #16
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
    uint8_t    data;
    uint8_t    read;

    if(LoRa_isvalid(_LoRa)){
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f7ff ff12 	bl	80010e4 <LoRa_isvalid>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	f000 808b 	beq.w	80013de <LoRa_init+0x12c>
        // goto sleep mode:
            LoRa_gotoMode(_LoRa, SLEEP_MODE);
 80012c8:	2100      	movs	r1, #0
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff fc49 	bl	8000b62 <LoRa_gotoMode>
            // HAL_Delay(10);
        short_delay_ms(10);
 80012d0:	200a      	movs	r0, #10
 80012d2:	f7ff ffd5 	bl	8001280 <short_delay_ms>

        // turn on LoRa mode:
            read = LoRa_read(_LoRa, RegOpMode);
 80012d6:	2101      	movs	r1, #1
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7ff fe85 	bl	8000fe8 <LoRa_read>
 80012de:	4603      	mov	r3, r0
 80012e0:	73fb      	strb	r3, [r7, #15]
            // HAL_Delay(10);
        short_delay_ms(10);
 80012e2:	200a      	movs	r0, #10
 80012e4:	f7ff ffcc 	bl	8001280 <short_delay_ms>

            data = read | 0x80;
 80012e8:	7bfb      	ldrb	r3, [r7, #15]
 80012ea:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80012ee:	73bb      	strb	r3, [r7, #14]
            LoRa_write(_LoRa, RegOpMode, data);
 80012f0:	7bbb      	ldrb	r3, [r7, #14]
 80012f2:	461a      	mov	r2, r3
 80012f4:	2101      	movs	r1, #1
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f7ff fe90 	bl	800101c <LoRa_write>
            // HAL_Delay(100);
        short_delay_ms(100);
 80012fc:	2064      	movs	r0, #100	@ 0x64
 80012fe:	f7ff ffbf 	bl	8001280 <short_delay_ms>

        // set frequency:
            LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6a1b      	ldr	r3, [r3, #32]
 8001306:	4619      	mov	r1, r3
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f7ff fd5f 	bl	8000dcc <LoRa_setFrequency>

        // set output power gain:
            LoRa_setPower(_LoRa, _LoRa->power);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001314:	4619      	mov	r1, r3
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f7ff fe03 	bl	8000f22 <LoRa_setPower>

        // set over current protection:
            LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8001322:	4619      	mov	r1, r3
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f7ff fe0d 	bl	8000f44 <LoRa_setOCP>

        // set LNA gain:
            LoRa_write(_LoRa, RegLna, 0x23);
 800132a:	2223      	movs	r2, #35	@ 0x23
 800132c:	210c      	movs	r1, #12
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f7ff fe74 	bl	800101c <LoRa_write>

        // set spreading factor, CRC on, and Timeout Msb:
            LoRa_setTOMsb_setCRCon(_LoRa);
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7ff fe3f 	bl	8000fb8 <LoRa_setTOMsb_setCRCon>
            LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001340:	4619      	mov	r1, r3
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f7ff fdc1 	bl	8000eca <LoRa_setSpreadingFactor>

        // set Timeout Lsb:
            LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 8001348:	22ff      	movs	r2, #255	@ 0xff
 800134a:	211f      	movs	r1, #31
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f7ff fe65 	bl	800101c <LoRa_write>

        // set bandwidth, coding rate and expilicit mode:
            // 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
            //       bits represent --> |   bandwidth   |     CR    |I/E|
            data = 0;
 8001352:	2300      	movs	r3, #0
 8001354:	73bb      	strb	r3, [r7, #14]
            data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800135c:	011b      	lsls	r3, r3, #4
 800135e:	b2da      	uxtb	r2, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	b2db      	uxtb	r3, r3
 800136a:	4413      	add	r3, r2
 800136c:	73bb      	strb	r3, [r7, #14]
            LoRa_write(_LoRa, RegModemConfig1, data);
 800136e:	7bbb      	ldrb	r3, [r7, #14]
 8001370:	461a      	mov	r2, r3
 8001372:	211d      	movs	r1, #29
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f7ff fe51 	bl	800101c <LoRa_write>
            LoRa_setAutoLDO(_LoRa);
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f7ff fcf0 	bl	8000d60 <LoRa_setAutoLDO>

        // set preamble:
            LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001384:	0a1b      	lsrs	r3, r3, #8
 8001386:	b29b      	uxth	r3, r3
 8001388:	b2db      	uxtb	r3, r3
 800138a:	461a      	mov	r2, r3
 800138c:	2120      	movs	r1, #32
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f7ff fe44 	bl	800101c <LoRa_write>
            LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001398:	b2db      	uxtb	r3, r3
 800139a:	461a      	mov	r2, r3
 800139c:	2121      	movs	r1, #33	@ 0x21
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f7ff fe3c 	bl	800101c <LoRa_write>
        //     data = read | 0x3F;
        //     LoRa_write(_LoRa, RegDioMapping1, data);
        // // LoRa_write(_LoRa, RegDioMapping1, 0x00);


        LoRa_write(_LoRa, RegDioMapping1, 0x00); // DIO0DIO3 = RxDone
 80013a4:	2200      	movs	r2, #0
 80013a6:	2140      	movs	r1, #64	@ 0x40
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7ff fe37 	bl	800101c <LoRa_write>



        // goto standby mode:
            LoRa_gotoMode(_LoRa, STNBY_MODE);
 80013ae:	2101      	movs	r1, #1
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f7ff fbd6 	bl	8000b62 <LoRa_gotoMode>
            _LoRa->current_mode = STNBY_MODE;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2201      	movs	r2, #1
 80013ba:	61da      	str	r2, [r3, #28]
            // HAL_Delay(10);
        short_delay_ms(10);
 80013bc:	200a      	movs	r0, #10
 80013be:	f7ff ff5f 	bl	8001280 <short_delay_ms>

            read = LoRa_read(_LoRa, RegVersion);
 80013c2:	2142      	movs	r1, #66	@ 0x42
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f7ff fe0f 	bl	8000fe8 <LoRa_read>
 80013ca:	4603      	mov	r3, r0
 80013cc:	73fb      	strb	r3, [r7, #15]
            if(read == 0x12)
 80013ce:	7bfb      	ldrb	r3, [r7, #15]
 80013d0:	2b12      	cmp	r3, #18
 80013d2:	d101      	bne.n	80013d8 <LoRa_init+0x126>
                return LORA_OK;
 80013d4:	23c8      	movs	r3, #200	@ 0xc8
 80013d6:	e004      	b.n	80013e2 <LoRa_init+0x130>
            else
                return LORA_NOT_FOUND;
 80013d8:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 80013dc:	e001      	b.n	80013e2 <LoRa_init+0x130>
    }
    else {
        return LORA_UNAVAILABLE;
 80013de:	f240 13f7 	movw	r3, #503	@ 0x1f7
    }
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <mesh_crc>:
#include "packet.h"
#include <stdint.h>
#include <string.h>


uint8_t mesh_crc(const uint8_t *data, uint8_t len) {
 80013ea:	b480      	push	{r7}
 80013ec:	b085      	sub	sp, #20
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
 80013f2:	460b      	mov	r3, r1
 80013f4:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0x00;
 80013f6:	2300      	movs	r3, #0
 80013f8:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < len; i++) {
 80013fa:	2300      	movs	r3, #0
 80013fc:	73bb      	strb	r3, [r7, #14]
 80013fe:	e022      	b.n	8001446 <mesh_crc+0x5c>
        crc ^= data[i];
 8001400:	7bbb      	ldrb	r3, [r7, #14]
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	4413      	add	r3, r2
 8001406:	781a      	ldrb	r2, [r3, #0]
 8001408:	7bfb      	ldrb	r3, [r7, #15]
 800140a:	4053      	eors	r3, r2
 800140c:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 800140e:	2300      	movs	r3, #0
 8001410:	737b      	strb	r3, [r7, #13]
 8001412:	e012      	b.n	800143a <mesh_crc+0x50>
            if (crc & 0x80)
 8001414:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001418:	2b00      	cmp	r3, #0
 800141a:	da08      	bge.n	800142e <mesh_crc+0x44>
                crc = (crc << 1) ^ 0x07;
 800141c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	b25b      	sxtb	r3, r3
 8001424:	f083 0307 	eor.w	r3, r3, #7
 8001428:	b25b      	sxtb	r3, r3
 800142a:	73fb      	strb	r3, [r7, #15]
 800142c:	e002      	b.n	8001434 <mesh_crc+0x4a>
            else
                crc <<= 1;
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	005b      	lsls	r3, r3, #1
 8001432:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 8001434:	7b7b      	ldrb	r3, [r7, #13]
 8001436:	3301      	adds	r3, #1
 8001438:	737b      	strb	r3, [r7, #13]
 800143a:	7b7b      	ldrb	r3, [r7, #13]
 800143c:	2b07      	cmp	r3, #7
 800143e:	d9e9      	bls.n	8001414 <mesh_crc+0x2a>
    for (uint8_t i = 0; i < len; i++) {
 8001440:	7bbb      	ldrb	r3, [r7, #14]
 8001442:	3301      	adds	r3, #1
 8001444:	73bb      	strb	r3, [r7, #14]
 8001446:	7bba      	ldrb	r2, [r7, #14]
 8001448:	78fb      	ldrb	r3, [r7, #3]
 800144a:	429a      	cmp	r2, r3
 800144c:	d3d8      	bcc.n	8001400 <mesh_crc+0x16>
        }
    }
    return crc;
 800144e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001450:	4618      	mov	r0, r3
 8001452:	3714      	adds	r7, #20
 8001454:	46bd      	mov	sp, r7
 8001456:	bc80      	pop	{r7}
 8001458:	4770      	bx	lr

0800145a <mesh_build_packet>:
    uint8_t calc = mesh_crc((uint8_t *) pkt, 9 + pkt->length);
    return (calc == pkt->crc);
}

int mesh_build_packet(MeshPacket *pkt, uint8_t src, uint8_t dst, uint8_t flags, uint8_t msg_id, const uint8_t *payload,
                       uint8_t length) {
 800145a:	b580      	push	{r7, lr}
 800145c:	b084      	sub	sp, #16
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]
 8001462:	4608      	mov	r0, r1
 8001464:	4611      	mov	r1, r2
 8001466:	461a      	mov	r2, r3
 8001468:	4603      	mov	r3, r0
 800146a:	70fb      	strb	r3, [r7, #3]
 800146c:	460b      	mov	r3, r1
 800146e:	70bb      	strb	r3, [r7, #2]
 8001470:	4613      	mov	r3, r2
 8001472:	707b      	strb	r3, [r7, #1]
    if (!pkt || !payload || length > MESH_MAX_PAYLOAD) return false;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d006      	beq.n	8001488 <mesh_build_packet+0x2e>
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d003      	beq.n	8001488 <mesh_build_packet+0x2e>
 8001480:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001484:	2b0a      	cmp	r3, #10
 8001486:	d901      	bls.n	800148c <mesh_build_packet+0x32>
 8001488:	2300      	movs	r3, #0
 800148a:	e060      	b.n	800154e <mesh_build_packet+0xf4>

    pkt->preamble = MESH_PREAMBLE;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	22aa      	movs	r2, #170	@ 0xaa
 8001490:	701a      	strb	r2, [r3, #0]
    pkt->version = MESH_VERSION;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2201      	movs	r2, #1
 8001496:	705a      	strb	r2, [r3, #1]
    pkt->flags     = flags;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	787a      	ldrb	r2, [r7, #1]
 800149c:	709a      	strb	r2, [r3, #2]
    pkt->src_id    = src;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	78fa      	ldrb	r2, [r7, #3]
 80014a2:	70da      	strb	r2, [r3, #3]
    pkt->dst_id    = dst;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	78ba      	ldrb	r2, [r7, #2]
 80014a8:	711a      	strb	r2, [r3, #4]
    pkt->hop_count = 0;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2200      	movs	r2, #0
 80014ae:	715a      	strb	r2, [r3, #5]
    pkt->max_hops  = 10;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	220a      	movs	r2, #10
 80014b4:	719a      	strb	r2, [r3, #6]
    pkt->msg_id    = msg_id;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	7e3a      	ldrb	r2, [r7, #24]
 80014ba:	71da      	strb	r2, [r3, #7]
    pkt->length    = length;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f897 2020 	ldrb.w	r2, [r7, #32]
 80014c2:	721a      	strb	r2, [r3, #8]
    if (payload && length > 0) {
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d00b      	beq.n	80014e2 <mesh_build_packet+0x88>
 80014ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d007      	beq.n	80014e2 <mesh_build_packet+0x88>
        memcpy(pkt->payload, payload, length);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	3309      	adds	r3, #9
 80014d6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80014da:	69f9      	ldr	r1, [r7, #28]
 80014dc:	4618      	mov	r0, r3
 80014de:	f008 f8f8 	bl	80096d2 <memcpy>
    }

    uint8_t *data = (uint8_t *)pkt;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	60fb      	str	r3, [r7, #12]
    pkt->crc = mesh_crc(data, offsetof(MeshPacket, crc));
 80014e6:	2113      	movs	r1, #19
 80014e8:	68f8      	ldr	r0, [r7, #12]
 80014ea:	f7ff ff7e 	bl	80013ea <mesh_crc>
 80014ee:	4603      	mov	r3, r0
 80014f0:	461a      	mov	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	74da      	strb	r2, [r3, #19]

    uint8_t computed_crc = mesh_crc((uint8_t*)pkt, offsetof(MeshPacket, crc));
 80014f6:	2113      	movs	r1, #19
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f7ff ff76 	bl	80013ea <mesh_crc>
 80014fe:	4603      	mov	r3, r0
 8001500:	72fb      	strb	r3, [r7, #11]
    if (computed_crc != pkt->crc)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	7cdb      	ldrb	r3, [r3, #19]
 8001506:	7afa      	ldrb	r2, [r7, #11]
 8001508:	429a      	cmp	r2, r3
 800150a:	d001      	beq.n	8001510 <mesh_build_packet+0xb6>
        return false;
 800150c:	2300      	movs	r3, #0
 800150e:	e01e      	b.n	800154e <mesh_build_packet+0xf4>

    // 2 Check all fields are logically valid
    if (pkt->preamble != 0xAA || pkt->version != 1)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	2baa      	cmp	r3, #170	@ 0xaa
 8001516:	d103      	bne.n	8001520 <mesh_build_packet+0xc6>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	785b      	ldrb	r3, [r3, #1]
 800151c:	2b01      	cmp	r3, #1
 800151e:	d001      	beq.n	8001524 <mesh_build_packet+0xca>
        return false;
 8001520:	2300      	movs	r3, #0
 8001522:	e014      	b.n	800154e <mesh_build_packet+0xf4>
    if (pkt->length != length)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	7a1b      	ldrb	r3, [r3, #8]
 8001528:	f897 2020 	ldrb.w	r2, [r7, #32]
 800152c:	429a      	cmp	r2, r3
 800152e:	d001      	beq.n	8001534 <mesh_build_packet+0xda>
        return false;
 8001530:	2300      	movs	r3, #0
 8001532:	e00c      	b.n	800154e <mesh_build_packet+0xf4>
    if (pkt->src_id != src || pkt->dst_id != dst)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	78db      	ldrb	r3, [r3, #3]
 8001538:	78fa      	ldrb	r2, [r7, #3]
 800153a:	429a      	cmp	r2, r3
 800153c:	d104      	bne.n	8001548 <mesh_build_packet+0xee>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	791b      	ldrb	r3, [r3, #4]
 8001542:	78ba      	ldrb	r2, [r7, #2]
 8001544:	429a      	cmp	r2, r3
 8001546:	d001      	beq.n	800154c <mesh_build_packet+0xf2>
        return false;
 8001548:	2300      	movs	r3, #0
 800154a:	e000      	b.n	800154e <mesh_build_packet+0xf4>

    // Everything OK
    return true;
 800154c:	2301      	movs	r3, #1

}
 800154e:	4618      	mov	r0, r3
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
	...

08001558 <xPing_task>:
#include "../Routing/NetworkData.h"


//TODO : fix complexity

void xPing_task(void *args) {
 8001558:	b580      	push	{r7, lr}
 800155a:	b092      	sub	sp, #72	@ 0x48
 800155c:	af04      	add	r7, sp, #16
 800155e:	6078      	str	r0, [r7, #4]
    Ping_task_args *ping_args = (Ping_task_args *)args;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	633b      	str	r3, [r7, #48]	@ 0x30
    const TickType_t timeout_ticks = pdMS_TO_TICKS(MAX_NODE_TIMEOUT);
 8001564:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001568:	62fb      	str	r3, [r7, #44]	@ 0x2c
    MeshPacket packet = {0};
 800156a:	f107 030c 	add.w	r3, r7, #12
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]
 8001574:	609a      	str	r2, [r3, #8]
 8001576:	60da      	str	r2, [r3, #12]
 8001578:	611a      	str	r2, [r3, #16]
 800157a:	751a      	strb	r2, [r3, #20]
    uint8_t payload[1]={PING_COMMAND};
 800157c:	2309      	movs	r3, #9
 800157e:	723b      	strb	r3, [r7, #8]
    mesh_build_packet(&packet,mesh_id,BROADCAST_ADDRESS,0,0,payload,1);
 8001580:	4b3f      	ldr	r3, [pc, #252]	@ (8001680 <xPing_task+0x128>)
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	b2d9      	uxtb	r1, r3
 8001586:	f107 000c 	add.w	r0, r7, #12
 800158a:	2301      	movs	r3, #1
 800158c:	9302      	str	r3, [sp, #8]
 800158e:	f107 0308 	add.w	r3, r7, #8
 8001592:	9301      	str	r3, [sp, #4]
 8001594:	2300      	movs	r3, #0
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	2300      	movs	r3, #0
 800159a:	22ff      	movs	r2, #255	@ 0xff
 800159c:	f7ff ff5d 	bl	800145a <mesh_build_packet>
    for (;;) {
        vTaskDelay(pdMS_TO_TICKS(PING_TIMING_INTERVAL_MS));
 80015a0:	f242 7010 	movw	r0, #10000	@ 0x2710
 80015a4:	f005 ff18 	bl	80073d8 <vTaskDelay>

        TickType_t now = xTaskGetTickCount();
 80015a8:	f006 f868 	bl	800767c <xTaskGetTickCount>
 80015ac:	62b8      	str	r0, [r7, #40]	@ 0x28
        if (xSemaphoreTake(ping_args->_network_mutex_handle, pdMS_TO_TICKS(100)) == pdTRUE) {
 80015ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	2164      	movs	r1, #100	@ 0x64
 80015b4:	4618      	mov	r0, r3
 80015b6:	f005 fa49 	bl	8006a4c <xQueueSemaphoreTake>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d14e      	bne.n	800165e <xPing_task+0x106>
            for (int i = 0; i < MAX_NODES; ++i) {
 80015c0:	2300      	movs	r3, #0
 80015c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80015c4:	e041      	b.n	800164a <xPing_task+0xf2>
                if (connected_nodes[i].id != 0 &&
 80015c6:	492f      	ldr	r1, [pc, #188]	@ (8001684 <xPing_task+0x12c>)
 80015c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80015ca:	4613      	mov	r3, r2
 80015cc:	005b      	lsls	r3, r3, #1
 80015ce:	4413      	add	r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	440b      	add	r3, r1
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d034      	beq.n	8001644 <xPing_task+0xec>
                    (now - connected_nodes[i].last_seen > timeout_ticks)) {
 80015da:	492a      	ldr	r1, [pc, #168]	@ (8001684 <xPing_task+0x12c>)
 80015dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80015de:	4613      	mov	r3, r2
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	4413      	add	r3, r2
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	440b      	add	r3, r1
 80015e8:	3308      	adds	r3, #8
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80015ee:	1ad3      	subs	r3, r2, r3
                if (connected_nodes[i].id != 0 &&
 80015f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d226      	bcs.n	8001644 <xPing_task+0xec>
                    // Node timed out
                    connected_nodes[i].id = 0;
 80015f6:	4923      	ldr	r1, [pc, #140]	@ (8001684 <xPing_task+0x12c>)
 80015f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80015fa:	4613      	mov	r3, r2
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	4413      	add	r3, r2
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	440b      	add	r3, r1
 8001604:	2200      	movs	r2, #0
 8001606:	701a      	strb	r2, [r3, #0]
                    connected_nodes[i].rssi = 0;
 8001608:	491e      	ldr	r1, [pc, #120]	@ (8001684 <xPing_task+0x12c>)
 800160a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800160c:	4613      	mov	r3, r2
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	4413      	add	r3, r2
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	440b      	add	r3, r1
 8001616:	3304      	adds	r3, #4
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
                    connected_nodes[i].type = 0;
 800161c:	4919      	ldr	r1, [pc, #100]	@ (8001684 <xPing_task+0x12c>)
 800161e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001620:	4613      	mov	r3, r2
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	4413      	add	r3, r2
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	440b      	add	r3, r1
 800162a:	3301      	adds	r3, #1
 800162c:	2200      	movs	r2, #0
 800162e:	701a      	strb	r2, [r3, #0]
                    connected_nodes[i].last_seen = 0;
 8001630:	4914      	ldr	r1, [pc, #80]	@ (8001684 <xPing_task+0x12c>)
 8001632:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001634:	4613      	mov	r3, r2
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	4413      	add	r3, r2
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	440b      	add	r3, r1
 800163e:	3308      	adds	r3, #8
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
            for (int i = 0; i < MAX_NODES; ++i) {
 8001644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001646:	3301      	adds	r3, #1
 8001648:	637b      	str	r3, [r7, #52]	@ 0x34
 800164a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800164c:	2b09      	cmp	r3, #9
 800164e:	ddba      	ble.n	80015c6 <xPing_task+0x6e>
                    }
            }
            xSemaphoreGive(ping_args->_network_mutex_handle);
 8001650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001652:	6818      	ldr	r0, [r3, #0]
 8001654:	2300      	movs	r3, #0
 8001656:	2200      	movs	r2, #0
 8001658:	2100      	movs	r1, #0
 800165a:	f004 ff75 	bl	8006548 <xQueueGenericSend>
        }

        BaseType_t sent = xQueueSend(ping_args->_tx_queue_handle, &packet, portMAX_DELAY);
 800165e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001660:	6858      	ldr	r0, [r3, #4]
 8001662:	f107 010c 	add.w	r1, r7, #12
 8001666:	2300      	movs	r3, #0
 8001668:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800166c:	f004 ff6c 	bl	8006548 <xQueueGenericSend>
 8001670:	6278      	str	r0, [r7, #36]	@ 0x24
        if (sent != pdTRUE) {
 8001672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001674:	2b01      	cmp	r3, #1
 8001676:	d093      	beq.n	80015a0 <xPing_task+0x48>
            printf("Ping task: Failed to send packet to TX queue!\n");
 8001678:	4803      	ldr	r0, [pc, #12]	@ (8001688 <xPing_task+0x130>)
 800167a:	f007 fe71 	bl	8009360 <puts>
    for (;;) {
 800167e:	e78f      	b.n	80015a0 <xPing_task+0x48>
 8001680:	2000026c 	.word	0x2000026c
 8001684:	200000dc 	.word	0x200000dc
 8001688:	0800a198 	.word	0x0800a198

0800168c <RX_Queue_init>:
#include "queue.h"
#include "stdio.h"

QueueHandle_t rx_queue_handle = NULL;

QueueHandle_t RX_Queue_init() {
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
    rx_queue_handle = xQueueCreate(RX_QUEUE_LENGTH, RX_ITEM_SIZE);
 8001690:	2200      	movs	r2, #0
 8001692:	2115      	movs	r1, #21
 8001694:	2005      	movs	r0, #5
 8001696:	f004 fec6 	bl	8006426 <xQueueGenericCreate>
 800169a:	4603      	mov	r3, r0
 800169c:	4a07      	ldr	r2, [pc, #28]	@ (80016bc <RX_Queue_init+0x30>)
 800169e:	6013      	str	r3, [r2, #0]
    if (rx_queue_handle != NULL) {
 80016a0:	4b06      	ldr	r3, [pc, #24]	@ (80016bc <RX_Queue_init+0x30>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d002      	beq.n	80016ae <RX_Queue_init+0x22>
        return rx_queue_handle;
 80016a8:	4b04      	ldr	r3, [pc, #16]	@ (80016bc <RX_Queue_init+0x30>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	e003      	b.n	80016b6 <RX_Queue_init+0x2a>
    }else {
        printf("RX Queue creation failed : NO MEMORY \n");
 80016ae:	4804      	ldr	r0, [pc, #16]	@ (80016c0 <RX_Queue_init+0x34>)
 80016b0:	f007 fe56 	bl	8009360 <puts>
        return NULL;
 80016b4:	2300      	movs	r3, #0





 80016b6:	4618      	mov	r0, r3
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	200000c8 	.word	0x200000c8
 80016c0:	0800a1c8 	.word	0x0800a1c8

080016c4 <LoRa_receive_safe>:
#include "semphr.h"
#include "stm32f1xx_hal_gpio.h"
#include "task.h"
#include "../Inc/LoRa.h"

uint8_t LoRa_receive_safe(LoRa *lora, uint8_t *data, uint8_t length, SemaphoreHandle_t lora_mutex_handle) {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	60b9      	str	r1, [r7, #8]
 80016ce:	603b      	str	r3, [r7, #0]
 80016d0:	4613      	mov	r3, r2
 80016d2:	71fb      	strb	r3, [r7, #7]
    uint8_t bytes = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	75fb      	strb	r3, [r7, #23]
    if (xSemaphoreTake(lora_mutex_handle, portMAX_DELAY) == pdTRUE) {
 80016d8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80016dc:	6838      	ldr	r0, [r7, #0]
 80016de:	f005 f9b5 	bl	8006a4c <xQueueSemaphoreTake>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d10d      	bne.n	8001704 <LoRa_receive_safe+0x40>
        bytes = LoRa_receive(lora, data, length);
 80016e8:	79fb      	ldrb	r3, [r7, #7]
 80016ea:	461a      	mov	r2, r3
 80016ec:	68b9      	ldr	r1, [r7, #8]
 80016ee:	68f8      	ldr	r0, [r7, #12]
 80016f0:	f7ff fd66 	bl	80011c0 <LoRa_receive>
 80016f4:	4603      	mov	r3, r0
 80016f6:	75fb      	strb	r3, [r7, #23]
        xSemaphoreGive(lora_mutex_handle);
 80016f8:	2300      	movs	r3, #0
 80016fa:	2200      	movs	r2, #0
 80016fc:	2100      	movs	r1, #0
 80016fe:	6838      	ldr	r0, [r7, #0]
 8001700:	f004 ff22 	bl	8006548 <xQueueGenericSend>
    }
    return bytes;
 8001704:	7dfb      	ldrb	r3, [r7, #23]
}
 8001706:	4618      	mov	r0, r3
 8001708:	3718      	adds	r7, #24
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
	...

08001710 <xRX_Task>:

void xRX_Task(void *args) {
 8001710:	b580      	push	{r7, lr}
 8001712:	b08a      	sub	sp, #40	@ 0x28
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
    RX_Task_args *task_args = (RX_Task_args *) args;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t received_bytes_array[sizeof(MeshPacket)];

    for (;;) {
        uint8_t notified = ulTaskNotifyTake(pdTRUE,portMAX_DELAY);
 800171c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001720:	2001      	movs	r0, #1
 8001722:	f006 fc7d 	bl	8008020 <ulTaskNotifyTake>
 8001726:	4603      	mov	r3, r0
 8001728:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        if (notified) {
 800172c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001730:	2b00      	cmp	r3, #0
 8001732:	d0f3      	beq.n	800171c <xRX_Task+0xc>
            if (LoRa_receive_safe(task_args->lora,
 8001734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001736:	6818      	ldr	r0, [r3, #0]
 8001738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f107 010c 	add.w	r1, r7, #12
 8001740:	2215      	movs	r2, #21
 8001742:	f7ff ffbf 	bl	80016c4 <LoRa_receive_safe>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d0e7      	beq.n	800171c <xRX_Task+0xc>
                received_bytes_array,
                sizeof(received_bytes_array),
                task_args->lora_mutex)) {
                if (xQueueSend(task_args->_rx_queue_handle,received_bytes_array,pdMS_TO_TICKS(2000))==pdTRUE) {
 800174c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174e:	6898      	ldr	r0, [r3, #8]
 8001750:	f107 010c 	add.w	r1, r7, #12
 8001754:	2300      	movs	r3, #0
 8001756:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800175a:	f004 fef5 	bl	8006548 <xQueueGenericSend>
 800175e:	4603      	mov	r3, r0
 8001760:	2b01      	cmp	r3, #1
 8001762:	d1db      	bne.n	800171c <xRX_Task+0xc>
                    printf("xRX : SENDING TO RX_QUEUE \r\n ");
 8001764:	4801      	ldr	r0, [pc, #4]	@ (800176c <xRX_Task+0x5c>)
 8001766:	f007 fd93 	bl	8009290 <iprintf>
    for (;;) {
 800176a:	e7d7      	b.n	800171c <xRX_Task+0xc>
 800176c:	0800a1f0 	.word	0x0800a1f0

08001770 <send_connection_made_to_node>:
#include "queue.h"


//I turned it into a task because i dont want it to block the "packet pipeline"

uint8_t send_connection_made_to_node(uint8_t node_id,QueueHandle_t tx_queue) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b08e      	sub	sp, #56	@ 0x38
 8001774:	af04      	add	r7, sp, #16
 8001776:	4603      	mov	r3, r0
 8001778:	6039      	str	r1, [r7, #0]
 800177a:	71fb      	strb	r3, [r7, #7]
    // Connect_to_node_args *connect_to_node_args = (Connect_to_node_args *) args;
    MeshPacket packet;
    memset(&packet, 0, sizeof(packet));
 800177c:	f107 0310 	add.w	r3, r7, #16
 8001780:	2215      	movs	r2, #21
 8001782:	2100      	movs	r1, #0
 8001784:	4618      	mov	r0, r3
 8001786:	f007 fecb 	bl	8009520 <memset>
    uint8_t payload[1] = {CONNECTION_MADE};
 800178a:	2308      	movs	r3, #8
 800178c:	733b      	strb	r3, [r7, #12]
    mesh_build_packet(&packet, mesh_id,node_id,0,0,payload,1);
 800178e:	4b11      	ldr	r3, [pc, #68]	@ (80017d4 <send_connection_made_to_node+0x64>)
 8001790:	881b      	ldrh	r3, [r3, #0]
 8001792:	b2d9      	uxtb	r1, r3
 8001794:	79fa      	ldrb	r2, [r7, #7]
 8001796:	f107 0010 	add.w	r0, r7, #16
 800179a:	2301      	movs	r3, #1
 800179c:	9302      	str	r3, [sp, #8]
 800179e:	f107 030c 	add.w	r3, r7, #12
 80017a2:	9301      	str	r3, [sp, #4]
 80017a4:	2300      	movs	r3, #0
 80017a6:	9300      	str	r3, [sp, #0]
 80017a8:	2300      	movs	r3, #0
 80017aa:	f7ff fe56 	bl	800145a <mesh_build_packet>

    if (xQueueSend(tx_queue,&packet,portMAX_DELAY)==pdTRUE) {
 80017ae:	f107 0110 	add.w	r1, r7, #16
 80017b2:	2300      	movs	r3, #0
 80017b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017b8:	6838      	ldr	r0, [r7, #0]
 80017ba:	f004 fec5 	bl	8006548 <xQueueGenericSend>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d101      	bne.n	80017c8 <send_connection_made_to_node+0x58>
        return 1;
 80017c4:	2301      	movs	r3, #1
 80017c6:	e000      	b.n	80017ca <send_connection_made_to_node+0x5a>

    }
return 0;
 80017c8:	2300      	movs	r3, #0


}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3728      	adds	r7, #40	@ 0x28
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	2000026c 	.word	0x2000026c

080017d8 <add_connection_request>:

CompressedPacket last_received_packets[10] = {0};
CompressedPacket last_packets_sent[LAST_PACKETS_SENT_MAX] = {0};


int add_connection_request(uint8_t value, SemaphoreHandle_t network_data_mutex) {
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	4603      	mov	r3, r0
 80017e0:	6039      	str	r1, [r7, #0]
 80017e2:	71fb      	strb	r3, [r7, #7]
    if (xSemaphoreTake(network_data_mutex, portMAX_DELAY) == pdTRUE) {
 80017e4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80017e8:	6838      	ldr	r0, [r7, #0]
 80017ea:	f005 f92f 	bl	8006a4c <xQueueSemaphoreTake>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d124      	bne.n	800183e <add_connection_request+0x66>
        for (int i = 0; i < MAX_CONNECTIONS_REQUESTS; i++) {
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	e015      	b.n	8001826 <add_connection_request+0x4e>
            if (connection_requests[i] == 0) {
 80017fa:	4a14      	ldr	r2, [pc, #80]	@ (800184c <add_connection_request+0x74>)
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	4413      	add	r3, r2
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d10c      	bne.n	8001820 <add_connection_request+0x48>
                // first empty slot
                connection_requests[i] = value;
 8001806:	4a11      	ldr	r2, [pc, #68]	@ (800184c <add_connection_request+0x74>)
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	4413      	add	r3, r2
 800180c:	79fa      	ldrb	r2, [r7, #7]
 800180e:	701a      	strb	r2, [r3, #0]
                xSemaphoreGive(network_data_mutex);
 8001810:	2300      	movs	r3, #0
 8001812:	2200      	movs	r2, #0
 8001814:	2100      	movs	r1, #0
 8001816:	6838      	ldr	r0, [r7, #0]
 8001818:	f004 fe96 	bl	8006548 <xQueueGenericSend>

                return i; // return index where added
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	e010      	b.n	8001842 <add_connection_request+0x6a>
        for (int i = 0; i < MAX_CONNECTIONS_REQUESTS; i++) {
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	3301      	adds	r3, #1
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	2b09      	cmp	r3, #9
 800182a:	dde6      	ble.n	80017fa <add_connection_request+0x22>
            }
        }
        xSemaphoreGive(network_data_mutex);
 800182c:	2300      	movs	r3, #0
 800182e:	2200      	movs	r2, #0
 8001830:	2100      	movs	r1, #0
 8001832:	6838      	ldr	r0, [r7, #0]
 8001834:	f004 fe88 	bl	8006548 <xQueueGenericSend>
        return -1; // array full
 8001838:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800183c:	e001      	b.n	8001842 <add_connection_request+0x6a>
    }
    return -1;
 800183e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001842:	4618      	mov	r0, r3
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200000d0 	.word	0x200000d0

08001850 <remove_connection_request>:


int remove_connection_request(uint8_t value, SemaphoreHandle_t network_data_mutex) {
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	4603      	mov	r3, r0
 8001858:	6039      	str	r1, [r7, #0]
 800185a:	71fb      	strb	r3, [r7, #7]
    if (xSemaphoreTake(network_data_mutex, portMAX_DELAY) == pdTRUE) {
 800185c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001860:	6838      	ldr	r0, [r7, #0]
 8001862:	f005 f8f3 	bl	8006a4c <xQueueSemaphoreTake>
 8001866:	4603      	mov	r3, r0
 8001868:	2b01      	cmp	r3, #1
 800186a:	d125      	bne.n	80018b8 <remove_connection_request+0x68>
        for (int i = 0; i < MAX_CONNECTIONS_REQUESTS; i++) {
 800186c:	2300      	movs	r3, #0
 800186e:	60fb      	str	r3, [r7, #12]
 8001870:	e016      	b.n	80018a0 <remove_connection_request+0x50>
            if (connection_requests[i] == value) {
 8001872:	4a14      	ldr	r2, [pc, #80]	@ (80018c4 <remove_connection_request+0x74>)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4413      	add	r3, r2
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	79fa      	ldrb	r2, [r7, #7]
 800187c:	429a      	cmp	r2, r3
 800187e:	d10c      	bne.n	800189a <remove_connection_request+0x4a>
                connection_requests[i] = 0;
 8001880:	4a10      	ldr	r2, [pc, #64]	@ (80018c4 <remove_connection_request+0x74>)
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	4413      	add	r3, r2
 8001886:	2200      	movs	r2, #0
 8001888:	701a      	strb	r2, [r3, #0]
                xSemaphoreGive(network_data_mutex);
 800188a:	2300      	movs	r3, #0
 800188c:	2200      	movs	r2, #0
 800188e:	2100      	movs	r1, #0
 8001890:	6838      	ldr	r0, [r7, #0]
 8001892:	f004 fe59 	bl	8006548 <xQueueGenericSend>
                return i;
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	e010      	b.n	80018bc <remove_connection_request+0x6c>
        for (int i = 0; i < MAX_CONNECTIONS_REQUESTS; i++) {
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	3301      	adds	r3, #1
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	2b09      	cmp	r3, #9
 80018a4:	dde5      	ble.n	8001872 <remove_connection_request+0x22>
            }
        }
        xSemaphoreGive(network_data_mutex);
 80018a6:	2300      	movs	r3, #0
 80018a8:	2200      	movs	r2, #0
 80018aa:	2100      	movs	r1, #0
 80018ac:	6838      	ldr	r0, [r7, #0]
 80018ae:	f004 fe4b 	bl	8006548 <xQueueGenericSend>
        return -1; // not found
 80018b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018b6:	e001      	b.n	80018bc <remove_connection_request+0x6c>
    }
    return -1;
 80018b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3710      	adds	r7, #16
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	200000d0 	.word	0x200000d0

080018c8 <is_connection_request_exist>:

int is_connection_request_exist(uint8_t value, SemaphoreHandle_t network_data_mutex) {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	6039      	str	r1, [r7, #0]
 80018d2:	71fb      	strb	r3, [r7, #7]
    if (xSemaphoreTake(network_data_mutex, portMAX_DELAY) == pdTRUE) {
 80018d4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80018d8:	6838      	ldr	r0, [r7, #0]
 80018da:	f005 f8b7 	bl	8006a4c <xQueueSemaphoreTake>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d11f      	bne.n	8001924 <is_connection_request_exist+0x5c>
        for (int i = 0; i < MAX_CONNECTIONS_REQUESTS; i++) {
 80018e4:	2300      	movs	r3, #0
 80018e6:	60fb      	str	r3, [r7, #12]
 80018e8:	e011      	b.n	800190e <is_connection_request_exist+0x46>
            if (connection_requests[i] == value) {
 80018ea:	4a11      	ldr	r2, [pc, #68]	@ (8001930 <is_connection_request_exist+0x68>)
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	4413      	add	r3, r2
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	79fa      	ldrb	r2, [r7, #7]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d107      	bne.n	8001908 <is_connection_request_exist+0x40>
                xSemaphoreGive(network_data_mutex);
 80018f8:	2300      	movs	r3, #0
 80018fa:	2200      	movs	r2, #0
 80018fc:	2100      	movs	r1, #0
 80018fe:	6838      	ldr	r0, [r7, #0]
 8001900:	f004 fe22 	bl	8006548 <xQueueGenericSend>
                return 1; // exists
 8001904:	2301      	movs	r3, #1
 8001906:	e00f      	b.n	8001928 <is_connection_request_exist+0x60>
        for (int i = 0; i < MAX_CONNECTIONS_REQUESTS; i++) {
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	3301      	adds	r3, #1
 800190c:	60fb      	str	r3, [r7, #12]
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	2b09      	cmp	r3, #9
 8001912:	ddea      	ble.n	80018ea <is_connection_request_exist+0x22>
            }
        }
        xSemaphoreGive(network_data_mutex);
 8001914:	2300      	movs	r3, #0
 8001916:	2200      	movs	r2, #0
 8001918:	2100      	movs	r1, #0
 800191a:	6838      	ldr	r0, [r7, #0]
 800191c:	f004 fe14 	bl	8006548 <xQueueGenericSend>

        return 0; // does not exist
 8001920:	2300      	movs	r3, #0
 8001922:	e001      	b.n	8001928 <is_connection_request_exist+0x60>
    }
    return -1; //i couldnt get the mutex ;
 8001924:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001928:	4618      	mov	r0, r3
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	200000d0 	.word	0x200000d0

08001934 <add_connected_node>:


int add_connected_node(uint8_t id, uint8_t type, int rssi, SemaphoreHandle_t network_data_mutex) {
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0
 800193a:	60ba      	str	r2, [r7, #8]
 800193c:	607b      	str	r3, [r7, #4]
 800193e:	4603      	mov	r3, r0
 8001940:	73fb      	strb	r3, [r7, #15]
 8001942:	460b      	mov	r3, r1
 8001944:	73bb      	strb	r3, [r7, #14]
    // Already exists? Update it


    if (xSemaphoreTake(network_data_mutex, portMAX_DELAY) == pdTRUE) {
 8001946:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f005 f87e 	bl	8006a4c <xQueueSemaphoreTake>
 8001950:	4603      	mov	r3, r0
 8001952:	2b01      	cmp	r3, #1
 8001954:	d179      	bne.n	8001a4a <add_connected_node+0x116>
        int idx = find_node(id);
 8001956:	7bfb      	ldrb	r3, [r7, #15]
 8001958:	4618      	mov	r0, r3
 800195a:	f000 f87f 	bl	8001a5c <find_node>
 800195e:	6138      	str	r0, [r7, #16]


        if (idx >= 0) {
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	2b00      	cmp	r3, #0
 8001964:	db27      	blt.n	80019b6 <add_connected_node+0x82>
            connected_nodes[idx].last_seen = xTaskGetTickCount();
 8001966:	f005 fe89 	bl	800767c <xTaskGetTickCount>
 800196a:	4601      	mov	r1, r0
 800196c:	483a      	ldr	r0, [pc, #232]	@ (8001a58 <add_connected_node+0x124>)
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	4613      	mov	r3, r2
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	4413      	add	r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	4403      	add	r3, r0
 800197a:	3308      	adds	r3, #8
 800197c:	6019      	str	r1, [r3, #0]
            connected_nodes[idx].type = type;
 800197e:	4936      	ldr	r1, [pc, #216]	@ (8001a58 <add_connected_node+0x124>)
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	4613      	mov	r3, r2
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	4413      	add	r3, r2
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	440b      	add	r3, r1
 800198c:	3301      	adds	r3, #1
 800198e:	7bba      	ldrb	r2, [r7, #14]
 8001990:	701a      	strb	r2, [r3, #0]
            connected_nodes[idx].rssi = rssi;
 8001992:	4931      	ldr	r1, [pc, #196]	@ (8001a58 <add_connected_node+0x124>)
 8001994:	693a      	ldr	r2, [r7, #16]
 8001996:	4613      	mov	r3, r2
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	4413      	add	r3, r2
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	440b      	add	r3, r1
 80019a0:	3304      	adds	r3, #4
 80019a2:	68ba      	ldr	r2, [r7, #8]
 80019a4:	601a      	str	r2, [r3, #0]
            xSemaphoreGive(network_data_mutex);
 80019a6:	2300      	movs	r3, #0
 80019a8:	2200      	movs	r2, #0
 80019aa:	2100      	movs	r1, #0
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f004 fdcb 	bl	8006548 <xQueueGenericSend>
            return idx;
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	e04b      	b.n	8001a4e <add_connected_node+0x11a>
        }

        // Find first empty slot
        for (int i = 0; i < MAX_NODES; i++) {
 80019b6:	2300      	movs	r3, #0
 80019b8:	617b      	str	r3, [r7, #20]
 80019ba:	e03d      	b.n	8001a38 <add_connected_node+0x104>
            if (connected_nodes[i].id == 0) {
 80019bc:	4926      	ldr	r1, [pc, #152]	@ (8001a58 <add_connected_node+0x124>)
 80019be:	697a      	ldr	r2, [r7, #20]
 80019c0:	4613      	mov	r3, r2
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	4413      	add	r3, r2
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	440b      	add	r3, r1
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d130      	bne.n	8001a32 <add_connected_node+0xfe>
                // empty slot
                connected_nodes[i].last_seen = xTaskGetTickCount();
 80019d0:	f005 fe54 	bl	800767c <xTaskGetTickCount>
 80019d4:	4601      	mov	r1, r0
 80019d6:	4820      	ldr	r0, [pc, #128]	@ (8001a58 <add_connected_node+0x124>)
 80019d8:	697a      	ldr	r2, [r7, #20]
 80019da:	4613      	mov	r3, r2
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	4413      	add	r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	4403      	add	r3, r0
 80019e4:	3308      	adds	r3, #8
 80019e6:	6019      	str	r1, [r3, #0]
                connected_nodes[i].id = id;
 80019e8:	491b      	ldr	r1, [pc, #108]	@ (8001a58 <add_connected_node+0x124>)
 80019ea:	697a      	ldr	r2, [r7, #20]
 80019ec:	4613      	mov	r3, r2
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	4413      	add	r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	440b      	add	r3, r1
 80019f6:	7bfa      	ldrb	r2, [r7, #15]
 80019f8:	701a      	strb	r2, [r3, #0]
                connected_nodes[i].type = type;
 80019fa:	4917      	ldr	r1, [pc, #92]	@ (8001a58 <add_connected_node+0x124>)
 80019fc:	697a      	ldr	r2, [r7, #20]
 80019fe:	4613      	mov	r3, r2
 8001a00:	005b      	lsls	r3, r3, #1
 8001a02:	4413      	add	r3, r2
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	440b      	add	r3, r1
 8001a08:	3301      	adds	r3, #1
 8001a0a:	7bba      	ldrb	r2, [r7, #14]
 8001a0c:	701a      	strb	r2, [r3, #0]
                connected_nodes[i].rssi = rssi;
 8001a0e:	4912      	ldr	r1, [pc, #72]	@ (8001a58 <add_connected_node+0x124>)
 8001a10:	697a      	ldr	r2, [r7, #20]
 8001a12:	4613      	mov	r3, r2
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	4413      	add	r3, r2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	440b      	add	r3, r1
 8001a1c:	3304      	adds	r3, #4
 8001a1e:	68ba      	ldr	r2, [r7, #8]
 8001a20:	601a      	str	r2, [r3, #0]
                xSemaphoreGive(network_data_mutex);
 8001a22:	2300      	movs	r3, #0
 8001a24:	2200      	movs	r2, #0
 8001a26:	2100      	movs	r1, #0
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f004 fd8d 	bl	8006548 <xQueueGenericSend>
                return i;
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	e00d      	b.n	8001a4e <add_connected_node+0x11a>
        for (int i = 0; i < MAX_NODES; i++) {
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	3301      	adds	r3, #1
 8001a36:	617b      	str	r3, [r7, #20]
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	2b09      	cmp	r3, #9
 8001a3c:	ddbe      	ble.n	80019bc <add_connected_node+0x88>
            }
        }
        xSemaphoreGive(network_data_mutex);
 8001a3e:	2300      	movs	r3, #0
 8001a40:	2200      	movs	r2, #0
 8001a42:	2100      	movs	r1, #0
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f004 fd7f 	bl	8006548 <xQueueGenericSend>
    }


    return -1; // no empty slot
 8001a4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3718      	adds	r7, #24
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	200000dc 	.word	0x200000dc

08001a5c <find_node>:
    }

    return -2;
}

int find_node(uint8_t id) {
 8001a5c:	b480      	push	{r7}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	4603      	mov	r3, r0
 8001a64:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < MAX_NODES; i++) {
 8001a66:	2300      	movs	r3, #0
 8001a68:	60fb      	str	r3, [r7, #12]
 8001a6a:	e00f      	b.n	8001a8c <find_node+0x30>
        if (connected_nodes[i].id == id) {
 8001a6c:	490c      	ldr	r1, [pc, #48]	@ (8001aa0 <find_node+0x44>)
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	4613      	mov	r3, r2
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	4413      	add	r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	440b      	add	r3, r1
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	79fa      	ldrb	r2, [r7, #7]
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d101      	bne.n	8001a86 <find_node+0x2a>
            return i;
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	e007      	b.n	8001a96 <find_node+0x3a>
    for (int i = 0; i < MAX_NODES; i++) {
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	3301      	adds	r3, #1
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2b09      	cmp	r3, #9
 8001a90:	ddec      	ble.n	8001a6c <find_node+0x10>
        }
    }
    return -1;
 8001a92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3714      	adds	r7, #20
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr
 8001aa0:	200000dc 	.word	0x200000dc

08001aa4 <compute_key>:
    connected_nodes[idx].rssi = 0;

    return idx;
}

inline uint8_t compute_key(uint8_t dst_id, uint8_t msg_id) {
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	4603      	mov	r3, r0
 8001aac:	460a      	mov	r2, r1
 8001aae:	71fb      	strb	r3, [r7, #7]
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	71bb      	strb	r3, [r7, #6]
    return dst_id ^ msg_id;
 8001ab4:	79fa      	ldrb	r2, [r7, #7]
 8001ab6:	79bb      	ldrb	r3, [r7, #6]
 8001ab8:	4053      	eors	r3, r2
 8001aba:	b2db      	uxtb	r3, r3
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bc80      	pop	{r7}
 8001ac4:	4770      	bx	lr
	...

08001ac8 <find_in_last_packets>:

int find_in_last_packets(uint8_t dst_id, uint8_t msg_id) {
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	4603      	mov	r3, r0
 8001ad0:	460a      	mov	r2, r1
 8001ad2:	71fb      	strb	r3, [r7, #7]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	71bb      	strb	r3, [r7, #6]
    uint8_t key = compute_key(dst_id, msg_id);
 8001ad8:	79ba      	ldrb	r2, [r7, #6]
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	4611      	mov	r1, r2
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7ff ffe0 	bl	8001aa4 <compute_key>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	72fb      	strb	r3, [r7, #11]

    for (int i = 0; i < 10; i++) {
 8001ae8:	2300      	movs	r3, #0
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	e01c      	b.n	8001b28 <find_in_last_packets+0x60>
        if ((last_received_packets[i].dst_id ^ last_received_packets[i].msg_id) == key) {
 8001aee:	4913      	ldr	r1, [pc, #76]	@ (8001b3c <find_in_last_packets+0x74>)
 8001af0:	68fa      	ldr	r2, [r7, #12]
 8001af2:	4613      	mov	r3, r2
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	4413      	add	r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	4413      	add	r3, r2
 8001afc:	440b      	add	r3, r1
 8001afe:	7819      	ldrb	r1, [r3, #0]
 8001b00:	480e      	ldr	r0, [pc, #56]	@ (8001b3c <find_in_last_packets+0x74>)
 8001b02:	68fa      	ldr	r2, [r7, #12]
 8001b04:	4613      	mov	r3, r2
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	4413      	add	r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	4413      	add	r3, r2
 8001b0e:	4403      	add	r3, r0
 8001b10:	3302      	adds	r3, #2
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	404b      	eors	r3, r1
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	7afa      	ldrb	r2, [r7, #11]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d101      	bne.n	8001b22 <find_in_last_packets+0x5a>
            return i; // return index
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	e007      	b.n	8001b32 <find_in_last_packets+0x6a>
    for (int i = 0; i < 10; i++) {
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	3301      	adds	r3, #1
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2b09      	cmp	r3, #9
 8001b2c:	dddf      	ble.n	8001aee <find_in_last_packets+0x26>
        }
    }

    return -1; // not found
 8001b2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	20000154 	.word	0x20000154

08001b40 <get_global_msg_id>:

    // Clear entry
    memset(&last_received_packets[index], 0, sizeof(CompressedPacket));
}

uint8_t get_global_msg_id() {
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
    return ++global_msg_id;
 8001b44:	4b05      	ldr	r3, [pc, #20]	@ (8001b5c <get_global_msg_id+0x1c>)
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	b2da      	uxtb	r2, r3
 8001b4c:	4b03      	ldr	r3, [pc, #12]	@ (8001b5c <get_global_msg_id+0x1c>)
 8001b4e:	701a      	strb	r2, [r3, #0]
 8001b50:	4b02      	ldr	r3, [pc, #8]	@ (8001b5c <get_global_msg_id+0x1c>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr
 8001b5c:	200000cc 	.word	0x200000cc

08001b60 <add_received_packet>:

void add_received_packet(CompressedPacket *pkt) {
 8001b60:	b490      	push	{r4, r7}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 10; i++) {
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	e01f      	b.n	8001bae <add_received_packet+0x4e>
        if (last_received_packets[i].dst_id == 0) {
 8001b6e:	4918      	ldr	r1, [pc, #96]	@ (8001bd0 <add_received_packet+0x70>)
 8001b70:	68fa      	ldr	r2, [r7, #12]
 8001b72:	4613      	mov	r3, r2
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	4413      	add	r3, r2
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	4413      	add	r3, r2
 8001b7c:	440b      	add	r3, r1
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d111      	bne.n	8001ba8 <add_received_packet+0x48>
            last_received_packets[i] = *pkt;
 8001b84:	4912      	ldr	r1, [pc, #72]	@ (8001bd0 <add_received_packet+0x70>)
 8001b86:	68fa      	ldr	r2, [r7, #12]
 8001b88:	4613      	mov	r3, r2
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	4413      	add	r3, r2
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	4413      	add	r3, r2
 8001b92:	440b      	add	r3, r1
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	6814      	ldr	r4, [r2, #0]
 8001b98:	6850      	ldr	r0, [r2, #4]
 8001b9a:	6891      	ldr	r1, [r2, #8]
 8001b9c:	601c      	str	r4, [r3, #0]
 8001b9e:	6058      	str	r0, [r3, #4]
 8001ba0:	6099      	str	r1, [r3, #8]
 8001ba2:	7b12      	ldrb	r2, [r2, #12]
 8001ba4:	731a      	strb	r2, [r3, #12]
            return;
 8001ba6:	e00e      	b.n	8001bc6 <add_received_packet+0x66>
    for (int i = 0; i < 10; i++) {
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	3301      	adds	r3, #1
 8001bac:	60fb      	str	r3, [r7, #12]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2b09      	cmp	r3, #9
 8001bb2:	dddc      	ble.n	8001b6e <add_received_packet+0xe>
        }
    }

    // Table full  overwrite slot 0
    last_received_packets[0] = *pkt;
 8001bb4:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <add_received_packet+0x70>)
 8001bb6:	687a      	ldr	r2, [r7, #4]
 8001bb8:	4614      	mov	r4, r2
 8001bba:	6820      	ldr	r0, [r4, #0]
 8001bbc:	6861      	ldr	r1, [r4, #4]
 8001bbe:	68a2      	ldr	r2, [r4, #8]
 8001bc0:	c307      	stmia	r3!, {r0, r1, r2}
 8001bc2:	7b22      	ldrb	r2, [r4, #12]
 8001bc4:	701a      	strb	r2, [r3, #0]
}
 8001bc6:	3710      	adds	r7, #16
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bc90      	pop	{r4, r7}
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	20000154 	.word	0x20000154

08001bd4 <packet_key>:

static uint8_t fifo_start_sent = 0;
static uint8_t fifo_count_sent = 0;

// Compute key
static inline uint8_t packet_key(const CompressedPacket* pkt) {
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
    return pkt->dst_id ^ pkt->msg_id;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	781a      	ldrb	r2, [r3, #0]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	789b      	ldrb	r3, [r3, #2]
 8001be4:	4053      	eors	r3, r2
 8001be6:	b2db      	uxtb	r3, r3
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bc80      	pop	{r7}
 8001bf0:	4770      	bx	lr
	...

08001bf4 <last_packets_sent_add>:

// Add a packet (FIFO, overwrite oldest if full)
void last_packets_sent_add(const CompressedPacket* pkt) {
 8001bf4:	b490      	push	{r4, r7}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
    if (fifo_count_sent < LAST_PACKETS_SENT_MAX) {
 8001bfc:	4b2b      	ldr	r3, [pc, #172]	@ (8001cac <last_packets_sent_add+0xb8>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	2b09      	cmp	r3, #9
 8001c02:	d82a      	bhi.n	8001c5a <last_packets_sent_add+0x66>
        uint8_t end = (fifo_start_sent + fifo_count_sent) % LAST_PACKETS_SENT_MAX;
 8001c04:	4b2a      	ldr	r3, [pc, #168]	@ (8001cb0 <last_packets_sent_add+0xbc>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	4b28      	ldr	r3, [pc, #160]	@ (8001cac <last_packets_sent_add+0xb8>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	441a      	add	r2, r3
 8001c10:	4b28      	ldr	r3, [pc, #160]	@ (8001cb4 <last_packets_sent_add+0xc0>)
 8001c12:	fb83 1302 	smull	r1, r3, r3, r2
 8001c16:	1099      	asrs	r1, r3, #2
 8001c18:	17d3      	asrs	r3, r2, #31
 8001c1a:	1ac9      	subs	r1, r1, r3
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	440b      	add	r3, r1
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	1ad1      	subs	r1, r2, r3
 8001c26:	460b      	mov	r3, r1
 8001c28:	73fb      	strb	r3, [r7, #15]
        last_packets_sent[end] = *pkt;
 8001c2a:	7bfa      	ldrb	r2, [r7, #15]
 8001c2c:	4922      	ldr	r1, [pc, #136]	@ (8001cb8 <last_packets_sent_add+0xc4>)
 8001c2e:	4613      	mov	r3, r2
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	4413      	add	r3, r2
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	4413      	add	r3, r2
 8001c38:	440b      	add	r3, r1
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	6814      	ldr	r4, [r2, #0]
 8001c3e:	6850      	ldr	r0, [r2, #4]
 8001c40:	6891      	ldr	r1, [r2, #8]
 8001c42:	601c      	str	r4, [r3, #0]
 8001c44:	6058      	str	r0, [r3, #4]
 8001c46:	6099      	str	r1, [r3, #8]
 8001c48:	7b12      	ldrb	r2, [r2, #12]
 8001c4a:	731a      	strb	r2, [r3, #12]
        fifo_count_sent++;
 8001c4c:	4b17      	ldr	r3, [pc, #92]	@ (8001cac <last_packets_sent_add+0xb8>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	3301      	adds	r3, #1
 8001c52:	b2da      	uxtb	r2, r3
 8001c54:	4b15      	ldr	r3, [pc, #84]	@ (8001cac <last_packets_sent_add+0xb8>)
 8001c56:	701a      	strb	r2, [r3, #0]
    } else {
        // FIFO full  overwrite oldest
        last_packets_sent[fifo_start_sent] = *pkt;
        fifo_start_sent = (fifo_start_sent + 1) % LAST_PACKETS_SENT_MAX;
    }
}
 8001c58:	e023      	b.n	8001ca2 <last_packets_sent_add+0xae>
        last_packets_sent[fifo_start_sent] = *pkt;
 8001c5a:	4b15      	ldr	r3, [pc, #84]	@ (8001cb0 <last_packets_sent_add+0xbc>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	461a      	mov	r2, r3
 8001c60:	4915      	ldr	r1, [pc, #84]	@ (8001cb8 <last_packets_sent_add+0xc4>)
 8001c62:	4613      	mov	r3, r2
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	4413      	add	r3, r2
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	4413      	add	r3, r2
 8001c6c:	440b      	add	r3, r1
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	6814      	ldr	r4, [r2, #0]
 8001c72:	6850      	ldr	r0, [r2, #4]
 8001c74:	6891      	ldr	r1, [r2, #8]
 8001c76:	601c      	str	r4, [r3, #0]
 8001c78:	6058      	str	r0, [r3, #4]
 8001c7a:	6099      	str	r1, [r3, #8]
 8001c7c:	7b12      	ldrb	r2, [r2, #12]
 8001c7e:	731a      	strb	r2, [r3, #12]
        fifo_start_sent = (fifo_start_sent + 1) % LAST_PACKETS_SENT_MAX;
 8001c80:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb0 <last_packets_sent_add+0xbc>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	1c5a      	adds	r2, r3, #1
 8001c86:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb4 <last_packets_sent_add+0xc0>)
 8001c88:	fb83 1302 	smull	r1, r3, r3, r2
 8001c8c:	1099      	asrs	r1, r3, #2
 8001c8e:	17d3      	asrs	r3, r2, #31
 8001c90:	1ac9      	subs	r1, r1, r3
 8001c92:	460b      	mov	r3, r1
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	440b      	add	r3, r1
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	1ad1      	subs	r1, r2, r3
 8001c9c:	b2ca      	uxtb	r2, r1
 8001c9e:	4b04      	ldr	r3, [pc, #16]	@ (8001cb0 <last_packets_sent_add+0xbc>)
 8001ca0:	701a      	strb	r2, [r3, #0]
}
 8001ca2:	bf00      	nop
 8001ca4:	3710      	adds	r7, #16
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bc90      	pop	{r4, r7}
 8001caa:	4770      	bx	lr
 8001cac:	2000025b 	.word	0x2000025b
 8001cb0:	2000025a 	.word	0x2000025a
 8001cb4:	66666667 	.word	0x66666667
 8001cb8:	200001d8 	.word	0x200001d8

08001cbc <last_packets_sent_remove>:
    }
    return NULL; // not found
}

// Remove a packet by key (dst_id ^ msg_id)
bool last_packets_sent_remove(uint8_t dst_id, uint8_t msg_id) {
 8001cbc:	b590      	push	{r4, r7, lr}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	460a      	mov	r2, r1
 8001cc6:	71fb      	strb	r3, [r7, #7]
 8001cc8:	4613      	mov	r3, r2
 8001cca:	71bb      	strb	r3, [r7, #6]
    uint8_t key = dst_id ^ msg_id;
 8001ccc:	79fa      	ldrb	r2, [r7, #7]
 8001cce:	79bb      	ldrb	r3, [r7, #6]
 8001cd0:	4053      	eors	r3, r2
 8001cd2:	737b      	strb	r3, [r7, #13]
    for (uint8_t i = 0; i < fifo_count_sent; i++) {
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	73fb      	strb	r3, [r7, #15]
 8001cd8:	e076      	b.n	8001dc8 <last_packets_sent_remove+0x10c>
        uint8_t idx = (fifo_start_sent + i) % LAST_PACKETS_SENT_MAX;
 8001cda:	4b40      	ldr	r3, [pc, #256]	@ (8001ddc <last_packets_sent_remove+0x120>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	461a      	mov	r2, r3
 8001ce0:	7bfb      	ldrb	r3, [r7, #15]
 8001ce2:	441a      	add	r2, r3
 8001ce4:	4b3e      	ldr	r3, [pc, #248]	@ (8001de0 <last_packets_sent_remove+0x124>)
 8001ce6:	fb83 1302 	smull	r1, r3, r3, r2
 8001cea:	1099      	asrs	r1, r3, #2
 8001cec:	17d3      	asrs	r3, r2, #31
 8001cee:	1ac9      	subs	r1, r1, r3
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	440b      	add	r3, r1
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	1ad1      	subs	r1, r2, r3
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	733b      	strb	r3, [r7, #12]
        if (packet_key(&last_packets_sent[idx]) == key) {
 8001cfe:	7b3a      	ldrb	r2, [r7, #12]
 8001d00:	4613      	mov	r3, r2
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	4413      	add	r3, r2
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	4413      	add	r3, r2
 8001d0a:	4a36      	ldr	r2, [pc, #216]	@ (8001de4 <last_packets_sent_remove+0x128>)
 8001d0c:	4413      	add	r3, r2
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff ff60 	bl	8001bd4 <packet_key>
 8001d14:	4603      	mov	r3, r0
 8001d16:	461a      	mov	r2, r3
 8001d18:	7b7b      	ldrb	r3, [r7, #13]
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d151      	bne.n	8001dc2 <last_packets_sent_remove+0x106>
            // shift everything after it left
            for (uint8_t j = i; j < fifo_count_sent - 1; j++) {
 8001d1e:	7bfb      	ldrb	r3, [r7, #15]
 8001d20:	73bb      	strb	r3, [r7, #14]
 8001d22:	e040      	b.n	8001da6 <last_packets_sent_remove+0xea>
                uint8_t from = (fifo_start_sent + j + 1) % LAST_PACKETS_SENT_MAX;
 8001d24:	4b2d      	ldr	r3, [pc, #180]	@ (8001ddc <last_packets_sent_remove+0x120>)
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	7bbb      	ldrb	r3, [r7, #14]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	1c5a      	adds	r2, r3, #1
 8001d30:	4b2b      	ldr	r3, [pc, #172]	@ (8001de0 <last_packets_sent_remove+0x124>)
 8001d32:	fb83 1302 	smull	r1, r3, r3, r2
 8001d36:	1099      	asrs	r1, r3, #2
 8001d38:	17d3      	asrs	r3, r2, #31
 8001d3a:	1ac9      	subs	r1, r1, r3
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	440b      	add	r3, r1
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	1ad1      	subs	r1, r2, r3
 8001d46:	460b      	mov	r3, r1
 8001d48:	72fb      	strb	r3, [r7, #11]
                uint8_t to   = (fifo_start_sent + j) % LAST_PACKETS_SENT_MAX;
 8001d4a:	4b24      	ldr	r3, [pc, #144]	@ (8001ddc <last_packets_sent_remove+0x120>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	461a      	mov	r2, r3
 8001d50:	7bbb      	ldrb	r3, [r7, #14]
 8001d52:	441a      	add	r2, r3
 8001d54:	4b22      	ldr	r3, [pc, #136]	@ (8001de0 <last_packets_sent_remove+0x124>)
 8001d56:	fb83 1302 	smull	r1, r3, r3, r2
 8001d5a:	1099      	asrs	r1, r3, #2
 8001d5c:	17d3      	asrs	r3, r2, #31
 8001d5e:	1ac9      	subs	r1, r1, r3
 8001d60:	460b      	mov	r3, r1
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	440b      	add	r3, r1
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	1ad1      	subs	r1, r2, r3
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	72bb      	strb	r3, [r7, #10]
                last_packets_sent[to] = last_packets_sent[from];
 8001d6e:	7afa      	ldrb	r2, [r7, #11]
 8001d70:	7ab9      	ldrb	r1, [r7, #10]
 8001d72:	481c      	ldr	r0, [pc, #112]	@ (8001de4 <last_packets_sent_remove+0x128>)
 8001d74:	460b      	mov	r3, r1
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	440b      	add	r3, r1
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	440b      	add	r3, r1
 8001d7e:	4418      	add	r0, r3
 8001d80:	4918      	ldr	r1, [pc, #96]	@ (8001de4 <last_packets_sent_remove+0x128>)
 8001d82:	4613      	mov	r3, r2
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	4413      	add	r3, r2
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	4413      	add	r3, r2
 8001d8c:	18ca      	adds	r2, r1, r3
 8001d8e:	4603      	mov	r3, r0
 8001d90:	6814      	ldr	r4, [r2, #0]
 8001d92:	6850      	ldr	r0, [r2, #4]
 8001d94:	6891      	ldr	r1, [r2, #8]
 8001d96:	601c      	str	r4, [r3, #0]
 8001d98:	6058      	str	r0, [r3, #4]
 8001d9a:	6099      	str	r1, [r3, #8]
 8001d9c:	7b12      	ldrb	r2, [r2, #12]
 8001d9e:	731a      	strb	r2, [r3, #12]
            for (uint8_t j = i; j < fifo_count_sent - 1; j++) {
 8001da0:	7bbb      	ldrb	r3, [r7, #14]
 8001da2:	3301      	adds	r3, #1
 8001da4:	73bb      	strb	r3, [r7, #14]
 8001da6:	7bba      	ldrb	r2, [r7, #14]
 8001da8:	4b0f      	ldr	r3, [pc, #60]	@ (8001de8 <last_packets_sent_remove+0x12c>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	3b01      	subs	r3, #1
 8001dae:	429a      	cmp	r2, r3
 8001db0:	dbb8      	blt.n	8001d24 <last_packets_sent_remove+0x68>
            }
            fifo_count_sent--;
 8001db2:	4b0d      	ldr	r3, [pc, #52]	@ (8001de8 <last_packets_sent_remove+0x12c>)
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	3b01      	subs	r3, #1
 8001db8:	b2da      	uxtb	r2, r3
 8001dba:	4b0b      	ldr	r3, [pc, #44]	@ (8001de8 <last_packets_sent_remove+0x12c>)
 8001dbc:	701a      	strb	r2, [r3, #0]
            return true;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e008      	b.n	8001dd4 <last_packets_sent_remove+0x118>
    for (uint8_t i = 0; i < fifo_count_sent; i++) {
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	73fb      	strb	r3, [r7, #15]
 8001dc8:	4b07      	ldr	r3, [pc, #28]	@ (8001de8 <last_packets_sent_remove+0x12c>)
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	7bfa      	ldrb	r2, [r7, #15]
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d383      	bcc.n	8001cda <last_packets_sent_remove+0x1e>
        }
    }
    return false;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3714      	adds	r7, #20
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd90      	pop	{r4, r7, pc}
 8001ddc:	2000025a 	.word	0x2000025a
 8001de0:	66666667 	.word	0x66666667
 8001de4:	200001d8 	.word	0x200001d8
 8001de8:	2000025b 	.word	0x2000025b

08001dec <routing_task>:
#include "../DRONE/Command_Queue.h"
#include "../DRONE/RC_Values.h"
#include "../TX/TX_Queue.h"
#include "../Network/PONG_Queue.h"

void routing_task(void *args) {
 8001dec:	b5b0      	push	{r4, r5, r7, lr}
 8001dee:	b09e      	sub	sp, #120	@ 0x78
 8001df0:	af04      	add	r7, sp, #16
 8001df2:	6078      	str	r0, [r7, #4]
    Routing_task_args *routing_task_args = (Routing_task_args *) args;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	667b      	str	r3, [r7, #100]	@ 0x64
    uint8_t received_byte_array[sizeof(MeshPacket)];
    MeshPacket pkt;
    CompressedPacket compressed_packet;
    MeshPacket packet_to_send;
    for (;;) {
        if (xQueueReceive(routing_task_args->_rx_queue_handle, received_byte_array,portMAX_DELAY) == pdPASS) {
 8001df8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8001e00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e04:	4618      	mov	r0, r3
 8001e06:	f004 fd3f 	bl	8006888 <xQueueReceive>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d1f3      	bne.n	8001df8 <routing_task+0xc>
            memcpy(&pkt, received_byte_array, sizeof(MeshPacket));
 8001e10:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8001e14:	f107 054c 	add.w	r5, r7, #76	@ 0x4c
 8001e18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e1c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001e20:	6020      	str	r0, [r4, #0]
 8001e22:	3404      	adds	r4, #4
 8001e24:	7021      	strb	r1, [r4, #0]
            //TODO : get rid of this line ( just for structure phase)
            printf("ROUTER : sending to TX_QUEUE \r\n");
 8001e26:	4874      	ldr	r0, [pc, #464]	@ (8001ff8 <routing_task+0x20c>)
 8001e28:	f007 fa9a 	bl	8009360 <puts>


            Commands command = (Commands) pkt.payload[0];
 8001e2c:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001e30:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
            // xQueueSend(routing_task_args->_tx_queue_handle,&pkt,portMAX_DELAY);


            if (pkt.dst_id == mesh_id) {
 8001e34:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4b70      	ldr	r3, [pc, #448]	@ (8001ffc <routing_task+0x210>)
 8001e3c:	881b      	ldrh	r3, [r3, #0]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d153      	bne.n	8001eea <routing_task+0xfe>


                switch (command) {
 8001e42:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8001e46:	2b0a      	cmp	r3, #10
 8001e48:	d046      	beq.n	8001ed8 <routing_task+0xec>
 8001e4a:	2b0a      	cmp	r3, #10
 8001e4c:	f300 80ce 	bgt.w	8001fec <routing_task+0x200>
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d01b      	beq.n	8001e8c <routing_task+0xa0>
 8001e54:	2b07      	cmp	r3, #7
 8001e56:	f040 80c9 	bne.w	8001fec <routing_task+0x200>
                    case CONNECTION_ACK: {
                        remove_connection_request(pkt.src_id, routing_task_args->network_data_mutex);
 8001e5a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001e5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	4619      	mov	r1, r3
 8001e64:	4610      	mov	r0, r2
 8001e66:	f7ff fcf3 	bl	8001850 <remove_connection_request>
                        add_connected_node(pkt.src_id, 0, 0, routing_task_args->network_data_mutex);
 8001e6a:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 8001e6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	2200      	movs	r2, #0
 8001e74:	2100      	movs	r1, #0
 8001e76:	f7ff fd5d 	bl	8001934 <add_connected_node>
                        last_packets_sent_remove(pkt.src_id , pkt.msg_id);
 8001e7a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001e7e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8001e82:	4611      	mov	r1, r2
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff ff19 	bl	8001cbc <last_packets_sent_remove>


                        continue;
 8001e8a:	e0b4      	b.n	8001ff6 <routing_task+0x20a>
                    }


                    case MOVE_FORWARD: {
                        // update_rc_values(MOVE_FORWARD); deprecated
                        Commands cmd_to_queue= MOVE_FORWARD;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	72fb      	strb	r3, [r7, #11]
                        xQueueSend(command_queue,&cmd_to_queue,pdMS_TO_TICKS(20));
 8001e90:	4b5b      	ldr	r3, [pc, #364]	@ (8002000 <routing_task+0x214>)
 8001e92:	6818      	ldr	r0, [r3, #0]
 8001e94:	f107 010b 	add.w	r1, r7, #11
 8001e98:	2300      	movs	r3, #0
 8001e9a:	2214      	movs	r2, #20
 8001e9c:	f004 fb54 	bl	8006548 <xQueueGenericSend>

                        uint8_t ack_payload[1]={ACKNOWLEDGE};
 8001ea0:	230a      	movs	r3, #10
 8001ea2:	723b      	strb	r3, [r7, #8]
                        mesh_build_packet(&packet_to_send,mesh_id,pkt.src_id,0,0,ack_payload,sizeof(ack_payload));
 8001ea4:	4b55      	ldr	r3, [pc, #340]	@ (8001ffc <routing_task+0x210>)
 8001ea6:	881b      	ldrh	r3, [r3, #0]
 8001ea8:	b2d9      	uxtb	r1, r3
 8001eaa:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001eae:	f107 000c 	add.w	r0, r7, #12
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	9302      	str	r3, [sp, #8]
 8001eb6:	f107 0308 	add.w	r3, r7, #8
 8001eba:	9301      	str	r3, [sp, #4]
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	9300      	str	r3, [sp, #0]
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	f7ff faca 	bl	800145a <mesh_build_packet>

                        xQueueSend(routing_task_args->_tx_queue_handle,&packet_to_send,pdMS_TO_TICKS(100));
 8001ec6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001ec8:	6858      	ldr	r0, [r3, #4]
 8001eca:	f107 010c 	add.w	r1, r7, #12
 8001ece:	2300      	movs	r3, #0
 8001ed0:	2264      	movs	r2, #100	@ 0x64
 8001ed2:	f004 fb39 	bl	8006548 <xQueueGenericSend>


                        continue;
 8001ed6:	e08e      	b.n	8001ff6 <routing_task+0x20a>
                    }
                    case ACKNOWLEDGE : {
                        last_packets_sent_remove(pkt.src_id,pkt.msg_id);
 8001ed8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001edc:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8001ee0:	4611      	mov	r1, r2
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff feea 	bl	8001cbc <last_packets_sent_remove>
                    }


                    default: {
                        // last_packets_sent_remove(pkt.src_id ^ pkt.dst_id); /TODO 
                        continue;
 8001ee8:	e080      	b.n	8001fec <routing_task+0x200>
                continue;
            }



            if (pkt.dst_id == BROADCAST_ADDRESS) {
 8001eea:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001eee:	2bff      	cmp	r3, #255	@ 0xff
 8001ef0:	d139      	bne.n	8001f66 <routing_task+0x17a>
                switch (command) {
 8001ef2:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8001ef6:	2b06      	cmp	r3, #6
 8001ef8:	d002      	beq.n	8001f00 <routing_task+0x114>
 8001efa:	2b09      	cmp	r3, #9
 8001efc:	d02a      	beq.n	8001f54 <routing_task+0x168>
                        add_connected_node(pkt.src_id, 0, 0, routing_task_args->network_data_mutex);
                        continue;
                    }


                    default: continue;
 8001efe:	e07a      	b.n	8001ff6 <routing_task+0x20a>
                        if (!is_connection_request_exist(pkt.src_id, routing_task_args->network_data_mutex)) {
 8001f00:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001f04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4610      	mov	r0, r2
 8001f0c:	f7ff fcdc 	bl	80018c8 <is_connection_request_exist>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d16c      	bne.n	8001ff0 <routing_task+0x204>
                            add_connection_request(pkt.src_id, routing_task_args->network_data_mutex);
 8001f16:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001f1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4610      	mov	r0, r2
 8001f22:	f7ff fc59 	bl	80017d8 <add_connection_request>
                            add_connected_node(pkt.src_id, 0, 0, routing_task_args->network_data_mutex);
 8001f26:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 8001f2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2100      	movs	r1, #0
 8001f32:	f7ff fcff 	bl	8001934 <add_connected_node>
                            send_connection_made_to_node(pkt.src_id, tx_Queue_handle);
 8001f36:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001f3a:	4a32      	ldr	r2, [pc, #200]	@ (8002004 <routing_task+0x218>)
 8001f3c:	6812      	ldr	r2, [r2, #0]
 8001f3e:	4611      	mov	r1, r2
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff fc15 	bl	8001770 <send_connection_made_to_node>
                            printf("CONNECTION REQUEST FROM %x \r\n", pkt.src_id);
 8001f46:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	482e      	ldr	r0, [pc, #184]	@ (8002008 <routing_task+0x21c>)
 8001f4e:	f007 f99f 	bl	8009290 <iprintf>
                        continue;
 8001f52:	e050      	b.n	8001ff6 <routing_task+0x20a>
                        add_connected_node(pkt.src_id, 0, 0, routing_task_args->network_data_mutex);
 8001f54:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 8001f58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2100      	movs	r1, #0
 8001f60:	f7ff fce8 	bl	8001934 <add_connected_node>
                        continue;
 8001f64:	e047      	b.n	8001ff6 <routing_task+0x20a>
                }
            }

            if (pkt.dst_id != mesh_id && pkt.dst_id != BROADCAST_ADDRESS) {
 8001f66:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	4b23      	ldr	r3, [pc, #140]	@ (8001ffc <routing_task+0x210>)
 8001f6e:	881b      	ldrh	r3, [r3, #0]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	f43f af41 	beq.w	8001df8 <routing_task+0xc>
 8001f76:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001f7a:	2bff      	cmp	r3, #255	@ 0xff
 8001f7c:	f43f af3c 	beq.w	8001df8 <routing_task+0xc>
                // i need to forward this packet
                if (!find_in_last_packets(pkt.dst_id, pkt.msg_id)) {
 8001f80:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001f84:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8001f88:	4611      	mov	r1, r2
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7ff fd9c 	bl	8001ac8 <find_in_last_packets>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d12e      	bne.n	8001ff4 <routing_task+0x208>
                    compressed_packet.dst_id = pkt.dst_id;
 8001f96:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001f9a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                    compressed_packet.msg_id = pkt.msg_id;
 8001f9e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001fa2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                    memcpy(&compressed_packet.payload, pkt.payload, sizeof(pkt.payload));
 8001fa6:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 8001faa:	f107 023d 	add.w	r2, r7, #61	@ 0x3d
 8001fae:	6810      	ldr	r0, [r2, #0]
 8001fb0:	6851      	ldr	r1, [r2, #4]
 8001fb2:	6018      	str	r0, [r3, #0]
 8001fb4:	6059      	str	r1, [r3, #4]
 8001fb6:	8912      	ldrh	r2, [r2, #8]
 8001fb8:	811a      	strh	r2, [r3, #8]


                    add_received_packet(&compressed_packet);
 8001fba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff fdce 	bl	8001b60 <add_received_packet>
                    pkt.max_hops--;
 8001fc4:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8001fc8:	3b01      	subs	r3, #1
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
                    xQueueSend(routing_task_args->_tx_queue_handle, &pkt, pdMS_TO_TICKS(100));
 8001fd0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001fd2:	6858      	ldr	r0, [r3, #4]
 8001fd4:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001fd8:	2300      	movs	r3, #0
 8001fda:	2264      	movs	r2, #100	@ 0x64
 8001fdc:	f004 fab4 	bl	8006548 <xQueueGenericSend>
                } else {
                    continue;
                }


                handle_forwarding(&pkt);
 8001fe0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f000 f811 	bl	800200c <handle_forwarding>
                continue;
 8001fea:	e004      	b.n	8001ff6 <routing_task+0x20a>
                        continue;
 8001fec:	bf00      	nop
 8001fee:	e703      	b.n	8001df8 <routing_task+0xc>
                            continue;
 8001ff0:	bf00      	nop
 8001ff2:	e701      	b.n	8001df8 <routing_task+0xc>
                    continue;
 8001ff4:	bf00      	nop
        if (xQueueReceive(routing_task_args->_rx_queue_handle, received_byte_array,portMAX_DELAY) == pdPASS) {
 8001ff6:	e6ff      	b.n	8001df8 <routing_task+0xc>
 8001ff8:	0800a210 	.word	0x0800a210
 8001ffc:	2000026c 	.word	0x2000026c
 8002000:	200000ac 	.word	0x200000ac
 8002004:	2000025c 	.word	0x2000025c
 8002008:	0800a230 	.word	0x0800a230

0800200c <handle_forwarding>:





uint8_t handle_forwarding(MeshPacket *packet) {
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
    //TODO  : make the forwarding logic
    return 1;
 8002014:	2301      	movs	r3, #1
}
 8002016:	4618      	mov	r0, r3
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	bc80      	pop	{r7}
 800201e:	4770      	bx	lr

08002020 <xTX_test_Task>:
#include "task.h"
#include "semphr.h"
#include "LoRa.h"  // your LoRa driver
#include "packet.h"

void xTX_test_Task(void *args) {
 8002020:	b580      	push	{r7, lr}
 8002022:	b08e      	sub	sp, #56	@ 0x38
 8002024:	af04      	add	r7, sp, #16
 8002026:	6078      	str	r0, [r7, #4]
    TX_TEST_Task_args *task_args = (TX_TEST_Task_args *) args;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	627b      	str	r3, [r7, #36]	@ 0x24

    // Example test payload
    uint8_t test_payload[1] = { CONNECT_REQUEST};
 800202c:	2306      	movs	r3, #6
 800202e:	f887 3020 	strb.w	r3, [r7, #32]
    MeshPacket packet;
    mesh_build_packet(&packet,mesh_id,BROADCAST_ADDRESS,0,0,test_payload,1);
 8002032:	4b19      	ldr	r3, [pc, #100]	@ (8002098 <xTX_test_Task+0x78>)
 8002034:	881b      	ldrh	r3, [r3, #0]
 8002036:	b2d9      	uxtb	r1, r3
 8002038:	f107 0008 	add.w	r0, r7, #8
 800203c:	2301      	movs	r3, #1
 800203e:	9302      	str	r3, [sp, #8]
 8002040:	f107 0320 	add.w	r3, r7, #32
 8002044:	9301      	str	r3, [sp, #4]
 8002046:	2300      	movs	r3, #0
 8002048:	9300      	str	r3, [sp, #0]
 800204a:	2300      	movs	r3, #0
 800204c:	22ff      	movs	r2, #255	@ 0xff
 800204e:	f7ff fa04 	bl	800145a <mesh_build_packet>

    for (;;) {
        // Wait 5 seconds
        vTaskDelay(pdMS_TO_TICKS(5000));
 8002052:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002056:	f005 f9bf 	bl	80073d8 <vTaskDelay>

        // Send packet safely with mutex
        if (xSemaphoreTake(task_args->lora_mutex, portMAX_DELAY) == pdTRUE) {
 800205a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002062:	4618      	mov	r0, r3
 8002064:	f004 fcf2 	bl	8006a4c <xQueueSemaphoreTake>
 8002068:	4603      	mov	r3, r0
 800206a:	2b01      	cmp	r3, #1
 800206c:	d1f1      	bne.n	8002052 <xTX_test_Task+0x32>
            LoRa_transmit(task_args->lora, &packet, sizeof(packet), 1000);
 800206e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002070:	6818      	ldr	r0, [r3, #0]
 8002072:	f107 0108 	add.w	r1, r7, #8
 8002076:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800207a:	2215      	movs	r2, #21
 800207c:	f7ff f83c 	bl	80010f8 <LoRa_transmit>
            HAL_GPIO_TogglePin(RECEIVING_LED_GPIO_Port, RECEIVING_LED_Pin);
 8002080:	2140      	movs	r1, #64	@ 0x40
 8002082:	4806      	ldr	r0, [pc, #24]	@ (800209c <xTX_test_Task+0x7c>)
 8002084:	f001 fc0a 	bl	800389c <HAL_GPIO_TogglePin>
            xSemaphoreGive(task_args->lora_mutex);
 8002088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800208a:	6858      	ldr	r0, [r3, #4]
 800208c:	2300      	movs	r3, #0
 800208e:	2200      	movs	r2, #0
 8002090:	2100      	movs	r1, #0
 8002092:	f004 fa59 	bl	8006548 <xQueueGenericSend>
        vTaskDelay(pdMS_TO_TICKS(5000));
 8002096:	e7dc      	b.n	8002052 <xTX_test_Task+0x32>
 8002098:	2000026c 	.word	0x2000026c
 800209c:	40010c00 	.word	0x40010c00

080020a0 <TX_Queue_init>:

#include "packet.h"

QueueHandle_t tx_Queue_handle = NULL; //  define it exactly once

QueueHandle_t TX_Queue_init(void) {
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
    tx_Queue_handle = xQueueCreate(10, sizeof(MeshPacket));
 80020a4:	2200      	movs	r2, #0
 80020a6:	2115      	movs	r1, #21
 80020a8:	200a      	movs	r0, #10
 80020aa:	f004 f9bc 	bl	8006426 <xQueueGenericCreate>
 80020ae:	4603      	mov	r3, r0
 80020b0:	4a06      	ldr	r2, [pc, #24]	@ (80020cc <TX_Queue_init+0x2c>)
 80020b2:	6013      	str	r3, [r2, #0]
    if (!tx_Queue_handle) {
 80020b4:	4b05      	ldr	r3, [pc, #20]	@ (80020cc <TX_Queue_init+0x2c>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d102      	bne.n	80020c2 <TX_Queue_init+0x22>
        printf("TX Queue creation failed\n");
 80020bc:	4804      	ldr	r0, [pc, #16]	@ (80020d0 <TX_Queue_init+0x30>)
 80020be:	f007 f94f 	bl	8009360 <puts>
    }
    return tx_Queue_handle;
 80020c2:	4b02      	ldr	r3, [pc, #8]	@ (80020cc <TX_Queue_init+0x2c>)
 80020c4:	681b      	ldr	r3, [r3, #0]
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	2000025c 	.word	0x2000025c
 80020d0:	0800a250 	.word	0x0800a250

080020d4 <LoRa_transmit_safe>:
#include <string.h>

#include "packet.h"
#include "../Routing/NetworkData.h"

uint8_t LoRa_transmit_safe(LoRa *lora, uint8_t *data, uint8_t length, uint16_t timeout, SemaphoreHandle_t lora_mutex_handle) {
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	4611      	mov	r1, r2
 80020e0:	461a      	mov	r2, r3
 80020e2:	460b      	mov	r3, r1
 80020e4:	71fb      	strb	r3, [r7, #7]
 80020e6:	4613      	mov	r3, r2
 80020e8:	80bb      	strh	r3, [r7, #4]
    uint8_t status = 0;
 80020ea:	2300      	movs	r3, #0
 80020ec:	75fb      	strb	r3, [r7, #23]


    if (xSemaphoreTake(lora_mutex_handle, portMAX_DELAY) == pdTRUE) {
 80020ee:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80020f2:	6a38      	ldr	r0, [r7, #32]
 80020f4:	f004 fcaa 	bl	8006a4c <xQueueSemaphoreTake>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d10d      	bne.n	800211a <LoRa_transmit_safe+0x46>
        status = LoRa_transmit(lora, data, length, timeout);
 80020fe:	88bb      	ldrh	r3, [r7, #4]
 8002100:	79fa      	ldrb	r2, [r7, #7]
 8002102:	68b9      	ldr	r1, [r7, #8]
 8002104:	68f8      	ldr	r0, [r7, #12]
 8002106:	f7fe fff7 	bl	80010f8 <LoRa_transmit>
 800210a:	4603      	mov	r3, r0
 800210c:	75fb      	strb	r3, [r7, #23]
        xSemaphoreGive(lora_mutex_handle);
 800210e:	2300      	movs	r3, #0
 8002110:	2200      	movs	r2, #0
 8002112:	2100      	movs	r1, #0
 8002114:	6a38      	ldr	r0, [r7, #32]
 8002116:	f004 fa17 	bl	8006548 <xQueueGenericSend>
    }

    return status;
 800211a:	7dfb      	ldrb	r3, [r7, #23]
}
 800211c:	4618      	mov	r0, r3
 800211e:	3718      	adds	r7, #24
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}

08002124 <xTX_task>:

void xTX_task(void *args) {
 8002124:	b580      	push	{r7, lr}
 8002126:	b090      	sub	sp, #64	@ 0x40
 8002128:	af02      	add	r7, sp, #8
 800212a:	6078      	str	r0, [r7, #4]
    TX_task_args *task_args = (TX_task_args *) args;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	637b      	str	r3, [r7, #52]	@ 0x34
    MeshPacket packet_from_queue;
    CompressedPacket compressed_packet_from_queue;

    for (;;) {
        if (xQueueReceive(task_args->_tx_queue_handle,&packet_from_queue,portMAX_DELAY) == pdTRUE) {
 8002130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f107 011c 	add.w	r1, r7, #28
 8002138:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800213c:	4618      	mov	r0, r3
 800213e:	f004 fba3 	bl	8006888 <xQueueReceive>
 8002142:	4603      	mov	r3, r0
 8002144:	2b01      	cmp	r3, #1
 8002146:	d1f3      	bne.n	8002130 <xTX_task+0xc>
            packet_from_queue.msg_id=get_global_msg_id();
 8002148:	f7ff fcfa 	bl	8001b40 <get_global_msg_id>
 800214c:	4603      	mov	r3, r0
 800214e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

            if (LoRa_transmit_safe(
 8002152:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002154:	6818      	ldr	r0, [r3, #0]
 8002156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	f107 011c 	add.w	r1, r7, #28
 800215e:	9300      	str	r3, [sp, #0]
 8002160:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002164:	2215      	movs	r2, #21
 8002166:	f7ff ffb5 	bl	80020d4 <LoRa_transmit_safe>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d0df      	beq.n	8002130 <xTX_task+0xc>
            2000,
            task_args->_lora_mutex_handle


            )) {
                compressed_packet_from_queue.msg_id=packet_from_queue.msg_id;
 8002170:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002174:	73bb      	strb	r3, [r7, #14]
                compressed_packet_from_queue.dst_id=packet_from_queue.dst_id;
 8002176:	f897 3020 	ldrb.w	r3, [r7, #32]
 800217a:	733b      	strb	r3, [r7, #12]
                compressed_packet_from_queue.flags=packet_from_queue.flags;
 800217c:	7fbb      	ldrb	r3, [r7, #30]
 800217e:	737b      	strb	r3, [r7, #13]
                memcpy(compressed_packet_from_queue.payload,packet_from_queue.payload,sizeof(packet_from_queue.payload));
 8002180:	f107 030f 	add.w	r3, r7, #15
 8002184:	f107 0225 	add.w	r2, r7, #37	@ 0x25
 8002188:	6810      	ldr	r0, [r2, #0]
 800218a:	6851      	ldr	r1, [r2, #4]
 800218c:	6018      	str	r0, [r3, #0]
 800218e:	6059      	str	r1, [r3, #4]
 8002190:	8912      	ldrh	r2, [r2, #8]
 8002192:	811a      	strh	r2, [r3, #8]

                last_packets_sent_add(&compressed_packet_from_queue);
 8002194:	f107 030c 	add.w	r3, r7, #12
 8002198:	4618      	mov	r0, r3
 800219a:	f7ff fd2b 	bl	8001bf4 <last_packets_sent_add>
        if (xQueueReceive(task_args->_tx_queue_handle,&packet_from_queue,portMAX_DELAY) == pdTRUE) {
 800219e:	e7c7      	b.n	8002130 <xTX_task+0xc>

080021a0 <flags_init>:
SemaphoreHandle_t get_flags_mutex(void) {
    return flags_mutex;
}

// Initialize the flags system
void flags_init(void) {
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
    // Create mutex
    flags_mutex = xSemaphoreCreateMutex();
 80021a4:	2001      	movs	r0, #1
 80021a6:	f004 f9b6 	bl	8006516 <xQueueCreateMutex>
 80021aa:	4603      	mov	r3, r0
 80021ac:	4a06      	ldr	r2, [pc, #24]	@ (80021c8 <flags_init+0x28>)
 80021ae:	6013      	str	r3, [r2, #0]
        // Handle failure (out of memory)
        // Could assert or halt
    }

    // Initialize all flags to false
    flags_instance.broadcasting = false;
 80021b0:	4b06      	ldr	r3, [pc, #24]	@ (80021cc <flags_init+0x2c>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	701a      	strb	r2, [r3, #0]
    flags_instance.connected = false;
 80021b6:	4b05      	ldr	r3, [pc, #20]	@ (80021cc <flags_init+0x2c>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	705a      	strb	r2, [r3, #1]
    flags_instance.reply_pending = false;
 80021bc:	4b03      	ldr	r3, [pc, #12]	@ (80021cc <flags_init+0x2c>)
 80021be:	2200      	movs	r2, #0
 80021c0:	709a      	strb	r2, [r3, #2]
}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20000264 	.word	0x20000264
 80021cc:	20000260 	.word	0x20000260

080021d0 <get_unique_id_part>:
//
// Created by royivri on 11/8/25.
//

#include "id.h"
inline uint32_t get_unique_id_part(uint8_t index) {
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	4603      	mov	r3, r0
 80021d8:	71fb      	strb	r3, [r7, #7]
    return *((uint32_t *)(UNIQUE_ID_BASE + (index * 4)));
 80021da:	79fb      	ldrb	r3, [r7, #7]
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80021e2:	f6a3 0318 	subw	r3, r3, #2072	@ 0x818
 80021e6:	681b      	ldr	r3, [r3, #0]

}
 80021e8:	4618      	mov	r0, r3
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bc80      	pop	{r7}
 80021f0:	4770      	bx	lr
	...

080021f4 <node_id_init>:



uint16_t mesh_id;

void node_id_init(void) {
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
    uint32_t id0 = get_unique_id_part(0);
 80021fa:	2000      	movs	r0, #0
 80021fc:	f7ff ffe8 	bl	80021d0 <get_unique_id_part>
 8002200:	60f8      	str	r0, [r7, #12]
    uint32_t id1 = get_unique_id_part(1);
 8002202:	2001      	movs	r0, #1
 8002204:	f7ff ffe4 	bl	80021d0 <get_unique_id_part>
 8002208:	60b8      	str	r0, [r7, #8]
    uint32_t id2 = get_unique_id_part(2);
 800220a:	2002      	movs	r0, #2
 800220c:	f7ff ffe0 	bl	80021d0 <get_unique_id_part>
 8002210:	6078      	str	r0, [r7, #4]

    mesh_id = (uint16_t)((id0 ^ id1 ^ id2) & 0xFFFF);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	b29a      	uxth	r2, r3
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	b29b      	uxth	r3, r3
 800221a:	4053      	eors	r3, r2
 800221c:	b29a      	uxth	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	b29b      	uxth	r3, r3
 8002222:	4053      	eors	r3, r2
 8002224:	b29a      	uxth	r2, r3
 8002226:	4b03      	ldr	r3, [pc, #12]	@ (8002234 <node_id_init+0x40>)
 8002228:	801a      	strh	r2, [r3, #0]
 800222a:	bf00      	nop
 800222c:	3710      	adds	r7, #16
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	2000026c 	.word	0x2000026c

08002238 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002238:	b5b0      	push	{r4, r5, r7, lr}
 800223a:	b096      	sub	sp, #88	@ 0x58
 800223c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800223e:	f000 fdb9 	bl	8002db4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002242:	f000 f977 	bl	8002534 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002246:	f000 fa2f 	bl	80026a8 <MX_GPIO_Init>
  MX_DMA_Init();
 800224a:	f000 fa0f 	bl	800266c <MX_DMA_Init>
  MX_SPI2_Init();
 800224e:	f000 f9ad 	bl	80025ac <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8002252:	f000 f9e1 	bl	8002618 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

    // init_packet_queue(); //Deprecated
    flags_init();
 8002256:	f7ff ffa3 	bl	80021a0 <flags_init>
    node_id_init();
 800225a:	f7ff ffcb 	bl	80021f4 <node_id_init>
    RX_Queue_init();
 800225e:	f7ff fa15 	bl	800168c <RX_Queue_init>
    TX_Queue_init();
 8002262:	f7ff ff1d 	bl	80020a0 <TX_Queue_init>
    Command_Queue_init();
 8002266:	f7fe fb69 	bl	800093c <Command_Queue_init>


    myLoRa = newLoRa();
 800226a:	4c87      	ldr	r4, [pc, #540]	@ (8002488 <main+0x250>)
 800226c:	463b      	mov	r3, r7
 800226e:	4618      	mov	r0, r3
 8002270:	f7fe fc30 	bl	8000ad4 <newLoRa>
 8002274:	4625      	mov	r5, r4
 8002276:	463c      	mov	r4, r7
 8002278:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800227a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800227c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800227e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002280:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002284:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    myLoRa.CS_port = NSS_GPIO_Port;
 8002288:	4b7f      	ldr	r3, [pc, #508]	@ (8002488 <main+0x250>)
 800228a:	4a80      	ldr	r2, [pc, #512]	@ (800248c <main+0x254>)
 800228c:	601a      	str	r2, [r3, #0]
    myLoRa.CS_pin = NSS_Pin;
 800228e:	4b7e      	ldr	r3, [pc, #504]	@ (8002488 <main+0x250>)
 8002290:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002294:	809a      	strh	r2, [r3, #4]
    myLoRa.reset_port = RESET_GPIO_Port;
 8002296:	4b7c      	ldr	r3, [pc, #496]	@ (8002488 <main+0x250>)
 8002298:	4a7d      	ldr	r2, [pc, #500]	@ (8002490 <main+0x258>)
 800229a:	609a      	str	r2, [r3, #8]
    myLoRa.reset_pin = RESET_Pin;
 800229c:	4b7a      	ldr	r3, [pc, #488]	@ (8002488 <main+0x250>)
 800229e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022a2:	819a      	strh	r2, [r3, #12]
    myLoRa.DIO0_port = DID0_GPIO_Port;
 80022a4:	4b78      	ldr	r3, [pc, #480]	@ (8002488 <main+0x250>)
 80022a6:	4a7a      	ldr	r2, [pc, #488]	@ (8002490 <main+0x258>)
 80022a8:	611a      	str	r2, [r3, #16]
    myLoRa.DIO0_pin = DID0_Pin;
 80022aa:	4b77      	ldr	r3, [pc, #476]	@ (8002488 <main+0x250>)
 80022ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022b0:	829a      	strh	r2, [r3, #20]
    myLoRa.power = POWER_17db;
 80022b2:	4b75      	ldr	r3, [pc, #468]	@ (8002488 <main+0x250>)
 80022b4:	22fc      	movs	r2, #252	@ 0xfc
 80022b6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    myLoRa.hSPIx = &hspi2;
 80022ba:	4b73      	ldr	r3, [pc, #460]	@ (8002488 <main+0x250>)
 80022bc:	4a75      	ldr	r2, [pc, #468]	@ (8002494 <main+0x25c>)
 80022be:	619a      	str	r2, [r3, #24]
    uint16_t LoRa_status = 0;
 80022c0:	2300      	movs	r3, #0
 80022c2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    LoRa_reset(&myLoRa);
 80022c6:	4870      	ldr	r0, [pc, #448]	@ (8002488 <main+0x250>)
 80022c8:	f7fe fc2d 	bl	8000b26 <LoRa_reset>

    LoRa_status = LoRa_init(&myLoRa); // TODO : check status with  a warning
 80022cc:	486e      	ldr	r0, [pc, #440]	@ (8002488 <main+0x250>)
 80022ce:	f7fe fff0 	bl	80012b2 <LoRa_init>
 80022d2:	4603      	mov	r3, r0
 80022d4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    //STARTUP NOTES
    printf("DEVICE ID  : %x\r\n", mesh_id);
 80022d8:	4b6f      	ldr	r3, [pc, #444]	@ (8002498 <main+0x260>)
 80022da:	881b      	ldrh	r3, [r3, #0]
 80022dc:	4619      	mov	r1, r3
 80022de:	486f      	ldr	r0, [pc, #444]	@ (800249c <main+0x264>)
 80022e0:	f006 ffd6 	bl	8009290 <iprintf>
    if (LoRa_status == 200) {
 80022e4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80022e8:	2bc8      	cmp	r3, #200	@ 0xc8
 80022ea:	d103      	bne.n	80022f4 <main+0xbc>
        printf("LoRa status : OK\r\n");
 80022ec:	486c      	ldr	r0, [pc, #432]	@ (80024a0 <main+0x268>)
 80022ee:	f007 f837 	bl	8009360 <puts>
 80022f2:	e002      	b.n	80022fa <main+0xc2>
    } else {
        printf("LoRa status : FAILED\r\n");
 80022f4:	486b      	ldr	r0, [pc, #428]	@ (80024a4 <main+0x26c>)
 80022f6:	f007 f833 	bl	8009360 <puts>
    }


    lora_mutex_handle = xSemaphoreCreateMutex();
 80022fa:	2001      	movs	r0, #1
 80022fc:	f004 f90b 	bl	8006516 <xQueueCreateMutex>
 8002300:	4603      	mov	r3, r0
 8002302:	4a69      	ldr	r2, [pc, #420]	@ (80024a8 <main+0x270>)
 8002304:	6013      	str	r3, [r2, #0]
    network_data_mutex_handle = xSemaphoreCreateMutex();
 8002306:	2001      	movs	r0, #1
 8002308:	f004 f905 	bl	8006516 <xQueueCreateMutex>
 800230c:	4603      	mov	r3, r0
 800230e:	4a67      	ldr	r2, [pc, #412]	@ (80024ac <main+0x274>)
 8002310:	6013      	str	r3, [r2, #0]

    if (network_data_mutex_handle == NULL) {
 8002312:	4b66      	ldr	r3, [pc, #408]	@ (80024ac <main+0x274>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d104      	bne.n	8002324 <main+0xec>
        printf("Network data mutex creation failed\r\n");
 800231a:	4865      	ldr	r0, [pc, #404]	@ (80024b0 <main+0x278>)
 800231c:	f007 f820 	bl	8009360 <puts>
        while (1);
 8002320:	bf00      	nop
 8002322:	e7fd      	b.n	8002320 <main+0xe8>
    }

    if (lora_mutex_handle == NULL) {
 8002324:	4b60      	ldr	r3, [pc, #384]	@ (80024a8 <main+0x270>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d104      	bne.n	8002336 <main+0xfe>
        printf("Failed to create LoRa mutex!\n");
 800232c:	4861      	ldr	r0, [pc, #388]	@ (80024b4 <main+0x27c>)
 800232e:	f007 f817 	bl	8009360 <puts>
        while (1);
 8002332:	bf00      	nop
 8002334:	e7fd      	b.n	8002332 <main+0xfa>
    }

    rx_args.lora = &myLoRa;
 8002336:	4b60      	ldr	r3, [pc, #384]	@ (80024b8 <main+0x280>)
 8002338:	4a53      	ldr	r2, [pc, #332]	@ (8002488 <main+0x250>)
 800233a:	601a      	str	r2, [r3, #0]
    rx_args.lora_mutex = lora_mutex_handle;
 800233c:	4b5a      	ldr	r3, [pc, #360]	@ (80024a8 <main+0x270>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a5d      	ldr	r2, [pc, #372]	@ (80024b8 <main+0x280>)
 8002342:	6053      	str	r3, [r2, #4]
    rx_args._rx_queue_handle = rx_queue_handle;
 8002344:	4b5d      	ldr	r3, [pc, #372]	@ (80024bc <main+0x284>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a5b      	ldr	r2, [pc, #364]	@ (80024b8 <main+0x280>)
 800234a:	6093      	str	r3, [r2, #8]

    tx_TEST_args.lora = &myLoRa;
 800234c:	4b5c      	ldr	r3, [pc, #368]	@ (80024c0 <main+0x288>)
 800234e:	4a4e      	ldr	r2, [pc, #312]	@ (8002488 <main+0x250>)
 8002350:	601a      	str	r2, [r3, #0]
    tx_TEST_args.lora_mutex = lora_mutex_handle;
 8002352:	4b55      	ldr	r3, [pc, #340]	@ (80024a8 <main+0x270>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a5a      	ldr	r2, [pc, #360]	@ (80024c0 <main+0x288>)
 8002358:	6053      	str	r3, [r2, #4]


    routing_args._tx_queue_handle = tx_Queue_handle;
 800235a:	4b5a      	ldr	r3, [pc, #360]	@ (80024c4 <main+0x28c>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a5a      	ldr	r2, [pc, #360]	@ (80024c8 <main+0x290>)
 8002360:	6053      	str	r3, [r2, #4]
    routing_args._rx_queue_handle = rx_queue_handle;
 8002362:	4b56      	ldr	r3, [pc, #344]	@ (80024bc <main+0x284>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a58      	ldr	r2, [pc, #352]	@ (80024c8 <main+0x290>)
 8002368:	6013      	str	r3, [r2, #0]
    routing_args.network_data_mutex = network_data_mutex_handle;
 800236a:	4b50      	ldr	r3, [pc, #320]	@ (80024ac <main+0x274>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a56      	ldr	r2, [pc, #344]	@ (80024c8 <main+0x290>)
 8002370:	60d3      	str	r3, [r2, #12]

    tx_args._lora_mutex_handle = lora_mutex_handle;
 8002372:	4b4d      	ldr	r3, [pc, #308]	@ (80024a8 <main+0x270>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a55      	ldr	r2, [pc, #340]	@ (80024cc <main+0x294>)
 8002378:	6093      	str	r3, [r2, #8]
    tx_args._tx_queue_handle = tx_Queue_handle;
 800237a:	4b52      	ldr	r3, [pc, #328]	@ (80024c4 <main+0x28c>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a53      	ldr	r2, [pc, #332]	@ (80024cc <main+0x294>)
 8002380:	6053      	str	r3, [r2, #4]
    tx_args._lora = &myLoRa;
 8002382:	4b52      	ldr	r3, [pc, #328]	@ (80024cc <main+0x294>)
 8002384:	4a40      	ldr	r2, [pc, #256]	@ (8002488 <main+0x250>)
 8002386:	601a      	str	r2, [r3, #0]

    ping_args._network_mutex_handle = network_data_mutex_handle;
 8002388:	4b48      	ldr	r3, [pc, #288]	@ (80024ac <main+0x274>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a50      	ldr	r2, [pc, #320]	@ (80024d0 <main+0x298>)
 800238e:	6013      	str	r3, [r2, #0]
    ping_args._tx_queue_handle = tx_Queue_handle;
 8002390:	4b4c      	ldr	r3, [pc, #304]	@ (80024c4 <main+0x28c>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a4e      	ldr	r2, [pc, #312]	@ (80024d0 <main+0x298>)
 8002396:	6053      	str	r3, [r2, #4]


    LoRa_startReceiving(&myLoRa);
 8002398:	483b      	ldr	r0, [pc, #236]	@ (8002488 <main+0x250>)
 800239a:	f7fe ff05 	bl	80011a8 <LoRa_startReceiving>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800239e:	f003 fd83 	bl	8005ea8 <osKernelInitialize>
    /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80023a2:	4a4c      	ldr	r2, [pc, #304]	@ (80024d4 <main+0x29c>)
 80023a4:	2100      	movs	r1, #0
 80023a6:	484c      	ldr	r0, [pc, #304]	@ (80024d8 <main+0x2a0>)
 80023a8:	f003 fdc6 	bl	8005f38 <osThreadNew>
 80023ac:	4603      	mov	r3, r0
 80023ae:	4a4b      	ldr	r2, [pc, #300]	@ (80024dc <main+0x2a4>)
 80023b0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */


    if (is_test_mode) {
 80023b2:	4b4b      	ldr	r3, [pc, #300]	@ (80024e0 <main+0x2a8>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d00c      	beq.n	80023d4 <main+0x19c>
        BaseType_t tx_test_status = xTaskCreate(
 80023ba:	2300      	movs	r3, #0
 80023bc:	9301      	str	r3, [sp, #4]
 80023be:	2302      	movs	r3, #2
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	4b3f      	ldr	r3, [pc, #252]	@ (80024c0 <main+0x288>)
 80023c4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023c8:	4946      	ldr	r1, [pc, #280]	@ (80024e4 <main+0x2ac>)
 80023ca:	4847      	ldr	r0, [pc, #284]	@ (80024e8 <main+0x2b0>)
 80023cc:	f004 fe32 	bl	8007034 <xTaskCreate>
 80023d0:	6338      	str	r0, [r7, #48]	@ 0x30
 80023d2:	e054      	b.n	800247e <main+0x246>
            &tx_TEST_args, // task arguments
            2, // task priority
            NULL // handle
        );
    } else {
        printf("sizeof(MeshPacket) = %u\n", (unsigned) sizeof(MeshPacket));
 80023d4:	2115      	movs	r1, #21
 80023d6:	4845      	ldr	r0, [pc, #276]	@ (80024ec <main+0x2b4>)
 80023d8:	f006 ff5a 	bl	8009290 <iprintf>
        printf("Free heap before tasks: %u bytes\n", xPortGetFreeHeapSize());
 80023dc:	f006 fdd2 	bl	8008f84 <xPortGetFreeHeapSize>
 80023e0:	4603      	mov	r3, r0
 80023e2:	4619      	mov	r1, r3
 80023e4:	4842      	ldr	r0, [pc, #264]	@ (80024f0 <main+0x2b8>)
 80023e6:	f006 ff53 	bl	8009290 <iprintf>
        uint16_t before = xPortGetFreeHeapSize();
 80023ea:	f006 fdcb 	bl	8008f84 <xPortGetFreeHeapSize>
 80023ee:	4603      	mov	r3, r0
 80023f0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
        BaseType_t rx_task_status = xTaskCreate(xRX_Task, "RX_Task", configMINIMAL_STACK_SIZE, &rx_args, 6, &rxTaskHandle);
 80023f4:	4b3f      	ldr	r3, [pc, #252]	@ (80024f4 <main+0x2bc>)
 80023f6:	9301      	str	r3, [sp, #4]
 80023f8:	2306      	movs	r3, #6
 80023fa:	9300      	str	r3, [sp, #0]
 80023fc:	4b2e      	ldr	r3, [pc, #184]	@ (80024b8 <main+0x280>)
 80023fe:	2280      	movs	r2, #128	@ 0x80
 8002400:	493d      	ldr	r1, [pc, #244]	@ (80024f8 <main+0x2c0>)
 8002402:	483e      	ldr	r0, [pc, #248]	@ (80024fc <main+0x2c4>)
 8002404:	f004 fe16 	bl	8007034 <xTaskCreate>
 8002408:	64b8      	str	r0, [r7, #72]	@ 0x48
        BaseType_t router_task_status = xTaskCreate(routing_task, "Routing_Task", configMINIMAL_STACK_SIZE, &routing_args, 5,
 800240a:	4b3d      	ldr	r3, [pc, #244]	@ (8002500 <main+0x2c8>)
 800240c:	9301      	str	r3, [sp, #4]
 800240e:	2305      	movs	r3, #5
 8002410:	9300      	str	r3, [sp, #0]
 8002412:	4b2d      	ldr	r3, [pc, #180]	@ (80024c8 <main+0x290>)
 8002414:	2280      	movs	r2, #128	@ 0x80
 8002416:	493b      	ldr	r1, [pc, #236]	@ (8002504 <main+0x2cc>)
 8002418:	483b      	ldr	r0, [pc, #236]	@ (8002508 <main+0x2d0>)
 800241a:	f004 fe0b 	bl	8007034 <xTaskCreate>
 800241e:	6478      	str	r0, [r7, #68]	@ 0x44
                                                    &routingTaskHandle);
        BaseType_t ping_task_status = xTaskCreate(xPing_task, "Ping Task", 500, &ping_args, 5, &pingTaskHandle);
 8002420:	4b3a      	ldr	r3, [pc, #232]	@ (800250c <main+0x2d4>)
 8002422:	9301      	str	r3, [sp, #4]
 8002424:	2305      	movs	r3, #5
 8002426:	9300      	str	r3, [sp, #0]
 8002428:	4b29      	ldr	r3, [pc, #164]	@ (80024d0 <main+0x298>)
 800242a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800242e:	4938      	ldr	r1, [pc, #224]	@ (8002510 <main+0x2d8>)
 8002430:	4838      	ldr	r0, [pc, #224]	@ (8002514 <main+0x2dc>)
 8002432:	f004 fdff 	bl	8007034 <xTaskCreate>
 8002436:	6438      	str	r0, [r7, #64]	@ 0x40
        BaseType_t tx_status = xTaskCreate(xTX_task, "TX_Task", 500, &tx_args, 5, &txTaskHandle);
 8002438:	4b37      	ldr	r3, [pc, #220]	@ (8002518 <main+0x2e0>)
 800243a:	9301      	str	r3, [sp, #4]
 800243c:	2305      	movs	r3, #5
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	4b22      	ldr	r3, [pc, #136]	@ (80024cc <main+0x294>)
 8002442:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002446:	4935      	ldr	r1, [pc, #212]	@ (800251c <main+0x2e4>)
 8002448:	4835      	ldr	r0, [pc, #212]	@ (8002520 <main+0x2e8>)
 800244a:	f004 fdf3 	bl	8007034 <xTaskCreate>
 800244e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        BaseType_t drone_link_status = xTaskCreate(xDrone_link_task, "Drone_Link_Task", 300, 0, 5, &drone_linkTaskHandle);
 8002450:	4b34      	ldr	r3, [pc, #208]	@ (8002524 <main+0x2ec>)
 8002452:	9301      	str	r3, [sp, #4]
 8002454:	2305      	movs	r3, #5
 8002456:	9300      	str	r3, [sp, #0]
 8002458:	2300      	movs	r3, #0
 800245a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800245e:	4932      	ldr	r1, [pc, #200]	@ (8002528 <main+0x2f0>)
 8002460:	4832      	ldr	r0, [pc, #200]	@ (800252c <main+0x2f4>)
 8002462:	f004 fde7 	bl	8007034 <xTaskCreate>
 8002466:	63b8      	str	r0, [r7, #56]	@ 0x38

        uint16_t after = xPortGetFreeHeapSize();
 8002468:	f006 fd8c 	bl	8008f84 <xPortGetFreeHeapSize>
 800246c:	4603      	mov	r3, r0
 800246e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        printf("Free heap after tasks: %u bytes\n", xPortGetFreeHeapSize());
 8002470:	f006 fd88 	bl	8008f84 <xPortGetFreeHeapSize>
 8002474:	4603      	mov	r3, r0
 8002476:	4619      	mov	r1, r3
 8002478:	482d      	ldr	r0, [pc, #180]	@ (8002530 <main+0x2f8>)
 800247a:	f006 ff09 	bl	8009290 <iprintf>
  /* USER CODE BEGIN RTOS_EVENTS */
    /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800247e:	f003 fd35 	bl	8005eec <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    while (1) {
 8002482:	bf00      	nop
 8002484:	e7fd      	b.n	8002482 <main+0x24a>
 8002486:	bf00      	nop
 8002488:	20000360 	.word	0x20000360
 800248c:	40010c00 	.word	0x40010c00
 8002490:	40010800 	.word	0x40010800
 8002494:	20000270 	.word	0x20000270
 8002498:	2000026c 	.word	0x2000026c
 800249c:	0800a278 	.word	0x0800a278
 80024a0:	0800a28c 	.word	0x0800a28c
 80024a4:	0800a2a0 	.word	0x0800a2a0
 80024a8:	20000358 	.word	0x20000358
 80024ac:	2000035c 	.word	0x2000035c
 80024b0:	0800a2b8 	.word	0x0800a2b8
 80024b4:	0800a2dc 	.word	0x0800a2dc
 80024b8:	20000390 	.word	0x20000390
 80024bc:	200000c8 	.word	0x200000c8
 80024c0:	2000039c 	.word	0x2000039c
 80024c4:	2000025c 	.word	0x2000025c
 80024c8:	200003b0 	.word	0x200003b0
 80024cc:	200003a4 	.word	0x200003a4
 80024d0:	200003c0 	.word	0x200003c0
 80024d4:	0800a3c4 	.word	0x0800a3c4
 80024d8:	08002845 	.word	0x08002845
 80024dc:	20000354 	.word	0x20000354
 80024e0:	2000038c 	.word	0x2000038c
 80024e4:	0800a2fc 	.word	0x0800a2fc
 80024e8:	08002021 	.word	0x08002021
 80024ec:	0800a30c 	.word	0x0800a30c
 80024f0:	0800a328 	.word	0x0800a328
 80024f4:	200003c8 	.word	0x200003c8
 80024f8:	0800a34c 	.word	0x0800a34c
 80024fc:	08001711 	.word	0x08001711
 8002500:	200003d0 	.word	0x200003d0
 8002504:	0800a354 	.word	0x0800a354
 8002508:	08001ded 	.word	0x08001ded
 800250c:	200003d4 	.word	0x200003d4
 8002510:	0800a364 	.word	0x0800a364
 8002514:	08001559 	.word	0x08001559
 8002518:	200003cc 	.word	0x200003cc
 800251c:	0800a370 	.word	0x0800a370
 8002520:	08002125 	.word	0x08002125
 8002524:	200003d8 	.word	0x200003d8
 8002528:	0800a378 	.word	0x0800a378
 800252c:	08000975 	.word	0x08000975
 8002530:	0800a388 	.word	0x0800a388

08002534 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b090      	sub	sp, #64	@ 0x40
 8002538:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800253a:	f107 0318 	add.w	r3, r7, #24
 800253e:	2228      	movs	r2, #40	@ 0x28
 8002540:	2100      	movs	r1, #0
 8002542:	4618      	mov	r0, r3
 8002544:	f006 ffec 	bl	8009520 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002548:	1d3b      	adds	r3, r7, #4
 800254a:	2200      	movs	r2, #0
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	605a      	str	r2, [r3, #4]
 8002550:	609a      	str	r2, [r3, #8]
 8002552:	60da      	str	r2, [r3, #12]
 8002554:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002556:	2302      	movs	r3, #2
 8002558:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800255a:	2301      	movs	r3, #1
 800255c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800255e:	2310      	movs	r3, #16
 8002560:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002562:	2300      	movs	r3, #0
 8002564:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002566:	f107 0318 	add.w	r3, r7, #24
 800256a:	4618      	mov	r0, r3
 800256c:	f001 f9c8 	bl	8003900 <HAL_RCC_OscConfig>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8002576:	f000 f987 	bl	8002888 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800257a:	230f      	movs	r3, #15
 800257c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800257e:	2300      	movs	r3, #0
 8002580:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002582:	2300      	movs	r3, #0
 8002584:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002586:	2300      	movs	r3, #0
 8002588:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800258a:	2300      	movs	r3, #0
 800258c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800258e:	1d3b      	adds	r3, r7, #4
 8002590:	2100      	movs	r1, #0
 8002592:	4618      	mov	r0, r3
 8002594:	f001 fc36 	bl	8003e04 <HAL_RCC_ClockConfig>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800259e:	f000 f973 	bl	8002888 <Error_Handler>
  }
}
 80025a2:	bf00      	nop
 80025a4:	3740      	adds	r7, #64	@ 0x40
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
	...

080025ac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80025b0:	4b17      	ldr	r3, [pc, #92]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025b2:	4a18      	ldr	r2, [pc, #96]	@ (8002614 <MX_SPI2_Init+0x68>)
 80025b4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80025b6:	4b16      	ldr	r3, [pc, #88]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80025bc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80025be:	4b14      	ldr	r3, [pc, #80]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80025c4:	4b12      	ldr	r3, [pc, #72]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025ca:	4b11      	ldr	r3, [pc, #68]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80025d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025dc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80025de:	4b0c      	ldr	r3, [pc, #48]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025e0:	2220      	movs	r2, #32
 80025e2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80025ea:	4b09      	ldr	r3, [pc, #36]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025f0:	4b07      	ldr	r3, [pc, #28]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80025f6:	4b06      	ldr	r3, [pc, #24]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025f8:	220a      	movs	r2, #10
 80025fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80025fc:	4804      	ldr	r0, [pc, #16]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025fe:	f001 fdbf 	bl	8004180 <HAL_SPI_Init>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002608:	f000 f93e 	bl	8002888 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800260c:	bf00      	nop
 800260e:	bd80      	pop	{r7, pc}
 8002610:	20000270 	.word	0x20000270
 8002614:	40003800 	.word	0x40003800

08002618 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800261c:	4b11      	ldr	r3, [pc, #68]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 800261e:	4a12      	ldr	r2, [pc, #72]	@ (8002668 <MX_USART2_UART_Init+0x50>)
 8002620:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002622:	4b10      	ldr	r3, [pc, #64]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 8002624:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002628:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800262a:	4b0e      	ldr	r3, [pc, #56]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 800262c:	2200      	movs	r2, #0
 800262e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002630:	4b0c      	ldr	r3, [pc, #48]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 8002632:	2200      	movs	r2, #0
 8002634:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002636:	4b0b      	ldr	r3, [pc, #44]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 8002638:	2200      	movs	r2, #0
 800263a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800263c:	4b09      	ldr	r3, [pc, #36]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 800263e:	220c      	movs	r2, #12
 8002640:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002642:	4b08      	ldr	r3, [pc, #32]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 8002644:	2200      	movs	r2, #0
 8002646:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002648:	4b06      	ldr	r3, [pc, #24]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 800264a:	2200      	movs	r2, #0
 800264c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800264e:	4805      	ldr	r0, [pc, #20]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 8002650:	f002 fd78 	bl	8005144 <HAL_UART_Init>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800265a:	f000 f915 	bl	8002888 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	200002c8 	.word	0x200002c8
 8002668:	40004400 	.word	0x40004400

0800266c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002672:	4b0c      	ldr	r3, [pc, #48]	@ (80026a4 <MX_DMA_Init+0x38>)
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	4a0b      	ldr	r2, [pc, #44]	@ (80026a4 <MX_DMA_Init+0x38>)
 8002678:	f043 0301 	orr.w	r3, r3, #1
 800267c:	6153      	str	r3, [r2, #20]
 800267e:	4b09      	ldr	r3, [pc, #36]	@ (80026a4 <MX_DMA_Init+0x38>)
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	f003 0301 	and.w	r3, r3, #1
 8002686:	607b      	str	r3, [r7, #4]
 8002688:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800268a:	2200      	movs	r2, #0
 800268c:	2105      	movs	r1, #5
 800268e:	2011      	movs	r0, #17
 8002690:	f000 fc9b 	bl	8002fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002694:	2011      	movs	r0, #17
 8002696:	f000 fcb4 	bl	8003002 <HAL_NVIC_EnableIRQ>

}
 800269a:	bf00      	nop
 800269c:	3708      	adds	r7, #8
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	40021000 	.word	0x40021000

080026a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b088      	sub	sp, #32
 80026ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ae:	f107 0310 	add.w	r3, r7, #16
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]
 80026b6:	605a      	str	r2, [r3, #4]
 80026b8:	609a      	str	r2, [r3, #8]
 80026ba:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026bc:	4b3c      	ldr	r3, [pc, #240]	@ (80027b0 <MX_GPIO_Init+0x108>)
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	4a3b      	ldr	r2, [pc, #236]	@ (80027b0 <MX_GPIO_Init+0x108>)
 80026c2:	f043 0320 	orr.w	r3, r3, #32
 80026c6:	6193      	str	r3, [r2, #24]
 80026c8:	4b39      	ldr	r3, [pc, #228]	@ (80027b0 <MX_GPIO_Init+0x108>)
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	f003 0320 	and.w	r3, r3, #32
 80026d0:	60fb      	str	r3, [r7, #12]
 80026d2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d4:	4b36      	ldr	r3, [pc, #216]	@ (80027b0 <MX_GPIO_Init+0x108>)
 80026d6:	699b      	ldr	r3, [r3, #24]
 80026d8:	4a35      	ldr	r2, [pc, #212]	@ (80027b0 <MX_GPIO_Init+0x108>)
 80026da:	f043 0304 	orr.w	r3, r3, #4
 80026de:	6193      	str	r3, [r2, #24]
 80026e0:	4b33      	ldr	r3, [pc, #204]	@ (80027b0 <MX_GPIO_Init+0x108>)
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	f003 0304 	and.w	r3, r3, #4
 80026e8:	60bb      	str	r3, [r7, #8]
 80026ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026ec:	4b30      	ldr	r3, [pc, #192]	@ (80027b0 <MX_GPIO_Init+0x108>)
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	4a2f      	ldr	r2, [pc, #188]	@ (80027b0 <MX_GPIO_Init+0x108>)
 80026f2:	f043 0308 	orr.w	r3, r3, #8
 80026f6:	6193      	str	r3, [r2, #24]
 80026f8:	4b2d      	ldr	r3, [pc, #180]	@ (80027b0 <MX_GPIO_Init+0x108>)
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	f003 0308 	and.w	r3, r3, #8
 8002700:	607b      	str	r3, [r7, #4]
 8002702:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8002704:	2201      	movs	r2, #1
 8002706:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800270a:	482a      	ldr	r0, [pc, #168]	@ (80027b4 <MX_GPIO_Init+0x10c>)
 800270c:	f001 f8ae 	bl	800386c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8002710:	2201      	movs	r2, #1
 8002712:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002716:	4828      	ldr	r0, [pc, #160]	@ (80027b8 <MX_GPIO_Init+0x110>)
 8002718:	f001 f8a8 	bl	800386c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RECEIVING_LED_Pin|TRANSMITING_LED_Pin|OK_LED_Pin, GPIO_PIN_RESET);
 800271c:	2200      	movs	r2, #0
 800271e:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8002722:	4824      	ldr	r0, [pc, #144]	@ (80027b4 <MX_GPIO_Init+0x10c>)
 8002724:	f001 f8a2 	bl	800386c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NSS_Pin RECEIVING_LED_Pin TRANSMITING_LED_Pin OK_LED_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RECEIVING_LED_Pin|TRANSMITING_LED_Pin|OK_LED_Pin;
 8002728:	f44f 539a 	mov.w	r3, #4928	@ 0x1340
 800272c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800272e:	2301      	movs	r3, #1
 8002730:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002732:	2300      	movs	r3, #0
 8002734:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002736:	2302      	movs	r3, #2
 8002738:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800273a:	f107 0310 	add.w	r3, r7, #16
 800273e:	4619      	mov	r1, r3
 8002740:	481c      	ldr	r0, [pc, #112]	@ (80027b4 <MX_GPIO_Init+0x10c>)
 8002742:	f000 ff0f 	bl	8003564 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_Pin */
  GPIO_InitStruct.Pin = RESET_Pin;
 8002746:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800274a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800274c:	2301      	movs	r3, #1
 800274e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002750:	2300      	movs	r3, #0
 8002752:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002754:	2302      	movs	r3, #2
 8002756:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 8002758:	f107 0310 	add.w	r3, r7, #16
 800275c:	4619      	mov	r1, r3
 800275e:	4816      	ldr	r0, [pc, #88]	@ (80027b8 <MX_GPIO_Init+0x110>)
 8002760:	f000 ff00 	bl	8003564 <HAL_GPIO_Init>

  /*Configure GPIO pin : DID0_Pin */
  GPIO_InitStruct.Pin = DID0_Pin;
 8002764:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002768:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800276a:	4b14      	ldr	r3, [pc, #80]	@ (80027bc <MX_GPIO_Init+0x114>)
 800276c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276e:	2300      	movs	r3, #0
 8002770:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DID0_GPIO_Port, &GPIO_InitStruct);
 8002772:	f107 0310 	add.w	r3, r7, #16
 8002776:	4619      	mov	r1, r3
 8002778:	480f      	ldr	r0, [pc, #60]	@ (80027b8 <MX_GPIO_Init+0x110>)
 800277a:	f000 fef3 	bl	8003564 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800277e:	2380      	movs	r3, #128	@ 0x80
 8002780:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002782:	4b0e      	ldr	r3, [pc, #56]	@ (80027bc <MX_GPIO_Init+0x114>)
 8002784:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002786:	2302      	movs	r3, #2
 8002788:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800278a:	f107 0310 	add.w	r3, r7, #16
 800278e:	4619      	mov	r1, r3
 8002790:	4808      	ldr	r0, [pc, #32]	@ (80027b4 <MX_GPIO_Init+0x10c>)
 8002792:	f000 fee7 	bl	8003564 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002796:	2200      	movs	r2, #0
 8002798:	2105      	movs	r1, #5
 800279a:	2017      	movs	r0, #23
 800279c:	f000 fc15 	bl	8002fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80027a0:	2017      	movs	r0, #23
 80027a2:	f000 fc2e 	bl	8003002 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80027a6:	bf00      	nop
 80027a8:	3720      	adds	r7, #32
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	40021000 	.word	0x40021000
 80027b4:	40010c00 	.word	0x40010c00
 80027b8:	40010800 	.word	0x40010800
 80027bc:	10110000 	.word	0x10110000

080027c0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	80fb      	strh	r3, [r7, #6]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80027ca:	2300      	movs	r3, #0
 80027cc:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_TogglePin(RECEIVING_LED_GPIO_Port,RECEIVING_LED_Pin);
 80027ce:	2140      	movs	r1, #64	@ 0x40
 80027d0:	480e      	ldr	r0, [pc, #56]	@ (800280c <HAL_GPIO_EXTI_Callback+0x4c>)
 80027d2:	f001 f863 	bl	800389c <HAL_GPIO_TogglePin>
    if (GPIO_Pin == DID0_Pin) {
 80027d6:	88fb      	ldrh	r3, [r7, #6]
 80027d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027dc:	d112      	bne.n	8002804 <HAL_GPIO_EXTI_Callback+0x44>
        // HAL_GPIO_WritePin(OK_LED_GPIO_Port, OK_LED_Pin, SET);
        vTaskNotifyGiveFromISR(rxTaskHandle, &xHigherPriorityTaskWoken);
 80027de:	4b0c      	ldr	r3, [pc, #48]	@ (8002810 <HAL_GPIO_EXTI_Callback+0x50>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f107 020c 	add.w	r2, r7, #12
 80027e6:	4611      	mov	r1, r2
 80027e8:	4618      	mov	r0, r3
 80027ea:	f005 fc65 	bl	80080b8 <vTaskNotifyGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d007      	beq.n	8002804 <HAL_GPIO_EXTI_Callback+0x44>
 80027f4:	4b07      	ldr	r3, [pc, #28]	@ (8002814 <HAL_GPIO_EXTI_Callback+0x54>)
 80027f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	f3bf 8f4f 	dsb	sy
 8002800:	f3bf 8f6f 	isb	sy
    }
}
 8002804:	bf00      	nop
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40010c00 	.word	0x40010c00
 8002810:	200003c8 	.word	0x200003c8
 8002814:	e000ed04 	.word	0xe000ed04

08002818 <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2) {
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a05      	ldr	r2, [pc, #20]	@ (800283c <HAL_UART_TxCpltCallback+0x24>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d102      	bne.n	8002830 <HAL_UART_TxCpltCallback+0x18>
    dma_busy = pdFALSE;
 800282a:	4b05      	ldr	r3, [pc, #20]	@ (8002840 <HAL_UART_TxCpltCallback+0x28>)
 800282c:	2200      	movs	r2, #0
 800282e:	601a      	str	r2, [r3, #0]



  }
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	bc80      	pop	{r7}
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	40004400 	.word	0x40004400
 8002840:	20000268 	.word	0x20000268

08002844 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
    vTaskDelete(defaultTaskHandle);
 800284c:	4b04      	ldr	r3, [pc, #16]	@ (8002860 <StartDefaultTask+0x1c>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4618      	mov	r0, r3
 8002852:	f004 fd4d 	bl	80072f0 <vTaskDelete>
    /* Infinite loop */
    for (;;) {
        osDelay(1);
 8002856:	2001      	movs	r0, #1
 8002858:	f003 fc00 	bl	800605c <osDelay>
 800285c:	e7fb      	b.n	8002856 <StartDefaultTask+0x12>
 800285e:	bf00      	nop
 8002860:	20000354 	.word	0x20000354

08002864 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a04      	ldr	r2, [pc, #16]	@ (8002884 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d101      	bne.n	800287a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002876:	f000 fab3 	bl	8002de0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800287a:	bf00      	nop
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	40000400 	.word	0x40000400

08002888 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800288c:	b672      	cpsid	i
}
 800288e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8002890:	bf00      	nop
 8002892:	e7fd      	b.n	8002890 <Error_Handler+0x8>

08002894 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800289a:	4b18      	ldr	r3, [pc, #96]	@ (80028fc <HAL_MspInit+0x68>)
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	4a17      	ldr	r2, [pc, #92]	@ (80028fc <HAL_MspInit+0x68>)
 80028a0:	f043 0301 	orr.w	r3, r3, #1
 80028a4:	6193      	str	r3, [r2, #24]
 80028a6:	4b15      	ldr	r3, [pc, #84]	@ (80028fc <HAL_MspInit+0x68>)
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	60bb      	str	r3, [r7, #8]
 80028b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028b2:	4b12      	ldr	r3, [pc, #72]	@ (80028fc <HAL_MspInit+0x68>)
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	4a11      	ldr	r2, [pc, #68]	@ (80028fc <HAL_MspInit+0x68>)
 80028b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028bc:	61d3      	str	r3, [r2, #28]
 80028be:	4b0f      	ldr	r3, [pc, #60]	@ (80028fc <HAL_MspInit+0x68>)
 80028c0:	69db      	ldr	r3, [r3, #28]
 80028c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028c6:	607b      	str	r3, [r7, #4]
 80028c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80028ca:	2200      	movs	r2, #0
 80028cc:	210f      	movs	r1, #15
 80028ce:	f06f 0001 	mvn.w	r0, #1
 80028d2:	f000 fb7a 	bl	8002fca <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80028d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002900 <HAL_MspInit+0x6c>)
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	60fb      	str	r3, [r7, #12]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80028ea:	60fb      	str	r3, [r7, #12]
 80028ec:	4a04      	ldr	r2, [pc, #16]	@ (8002900 <HAL_MspInit+0x6c>)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028f2:	bf00      	nop
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	40021000 	.word	0x40021000
 8002900:	40010000 	.word	0x40010000

08002904 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b088      	sub	sp, #32
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800290c:	f107 0310 	add.w	r3, r7, #16
 8002910:	2200      	movs	r2, #0
 8002912:	601a      	str	r2, [r3, #0]
 8002914:	605a      	str	r2, [r3, #4]
 8002916:	609a      	str	r2, [r3, #8]
 8002918:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a1c      	ldr	r2, [pc, #112]	@ (8002990 <HAL_SPI_MspInit+0x8c>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d131      	bne.n	8002988 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002924:	4b1b      	ldr	r3, [pc, #108]	@ (8002994 <HAL_SPI_MspInit+0x90>)
 8002926:	69db      	ldr	r3, [r3, #28]
 8002928:	4a1a      	ldr	r2, [pc, #104]	@ (8002994 <HAL_SPI_MspInit+0x90>)
 800292a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800292e:	61d3      	str	r3, [r2, #28]
 8002930:	4b18      	ldr	r3, [pc, #96]	@ (8002994 <HAL_SPI_MspInit+0x90>)
 8002932:	69db      	ldr	r3, [r3, #28]
 8002934:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002938:	60fb      	str	r3, [r7, #12]
 800293a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800293c:	4b15      	ldr	r3, [pc, #84]	@ (8002994 <HAL_SPI_MspInit+0x90>)
 800293e:	699b      	ldr	r3, [r3, #24]
 8002940:	4a14      	ldr	r2, [pc, #80]	@ (8002994 <HAL_SPI_MspInit+0x90>)
 8002942:	f043 0308 	orr.w	r3, r3, #8
 8002946:	6193      	str	r3, [r2, #24]
 8002948:	4b12      	ldr	r3, [pc, #72]	@ (8002994 <HAL_SPI_MspInit+0x90>)
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	f003 0308 	and.w	r3, r3, #8
 8002950:	60bb      	str	r3, [r7, #8]
 8002952:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|MOSI_Pin;
 8002954:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002958:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295a:	2302      	movs	r3, #2
 800295c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800295e:	2303      	movs	r3, #3
 8002960:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002962:	f107 0310 	add.w	r3, r7, #16
 8002966:	4619      	mov	r1, r3
 8002968:	480b      	ldr	r0, [pc, #44]	@ (8002998 <HAL_SPI_MspInit+0x94>)
 800296a:	f000 fdfb 	bl	8003564 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MISO_Pin;
 800296e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002972:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002974:	2300      	movs	r3, #0
 8002976:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002978:	2300      	movs	r3, #0
 800297a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 800297c:	f107 0310 	add.w	r3, r7, #16
 8002980:	4619      	mov	r1, r3
 8002982:	4805      	ldr	r0, [pc, #20]	@ (8002998 <HAL_SPI_MspInit+0x94>)
 8002984:	f000 fdee 	bl	8003564 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002988:	bf00      	nop
 800298a:	3720      	adds	r7, #32
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}
 8002990:	40003800 	.word	0x40003800
 8002994:	40021000 	.word	0x40021000
 8002998:	40010c00 	.word	0x40010c00

0800299c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b088      	sub	sp, #32
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a4:	f107 0310 	add.w	r3, r7, #16
 80029a8:	2200      	movs	r2, #0
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	605a      	str	r2, [r3, #4]
 80029ae:	609a      	str	r2, [r3, #8]
 80029b0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a33      	ldr	r2, [pc, #204]	@ (8002a84 <HAL_UART_MspInit+0xe8>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d15e      	bne.n	8002a7a <HAL_UART_MspInit+0xde>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029bc:	4b32      	ldr	r3, [pc, #200]	@ (8002a88 <HAL_UART_MspInit+0xec>)
 80029be:	69db      	ldr	r3, [r3, #28]
 80029c0:	4a31      	ldr	r2, [pc, #196]	@ (8002a88 <HAL_UART_MspInit+0xec>)
 80029c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029c6:	61d3      	str	r3, [r2, #28]
 80029c8:	4b2f      	ldr	r3, [pc, #188]	@ (8002a88 <HAL_UART_MspInit+0xec>)
 80029ca:	69db      	ldr	r3, [r3, #28]
 80029cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d0:	60fb      	str	r3, [r7, #12]
 80029d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029d4:	4b2c      	ldr	r3, [pc, #176]	@ (8002a88 <HAL_UART_MspInit+0xec>)
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	4a2b      	ldr	r2, [pc, #172]	@ (8002a88 <HAL_UART_MspInit+0xec>)
 80029da:	f043 0304 	orr.w	r3, r3, #4
 80029de:	6193      	str	r3, [r2, #24]
 80029e0:	4b29      	ldr	r3, [pc, #164]	@ (8002a88 <HAL_UART_MspInit+0xec>)
 80029e2:	699b      	ldr	r3, [r3, #24]
 80029e4:	f003 0304 	and.w	r3, r3, #4
 80029e8:	60bb      	str	r3, [r7, #8]
 80029ea:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80029ec:	2304      	movs	r3, #4
 80029ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f0:	2302      	movs	r3, #2
 80029f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029f4:	2303      	movs	r3, #3
 80029f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f8:	f107 0310 	add.w	r3, r7, #16
 80029fc:	4619      	mov	r1, r3
 80029fe:	4823      	ldr	r0, [pc, #140]	@ (8002a8c <HAL_UART_MspInit+0xf0>)
 8002a00:	f000 fdb0 	bl	8003564 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a04:	2308      	movs	r3, #8
 8002a06:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a10:	f107 0310 	add.w	r3, r7, #16
 8002a14:	4619      	mov	r1, r3
 8002a16:	481d      	ldr	r0, [pc, #116]	@ (8002a8c <HAL_UART_MspInit+0xf0>)
 8002a18:	f000 fda4 	bl	8003564 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8002a1c:	4b1c      	ldr	r3, [pc, #112]	@ (8002a90 <HAL_UART_MspInit+0xf4>)
 8002a1e:	4a1d      	ldr	r2, [pc, #116]	@ (8002a94 <HAL_UART_MspInit+0xf8>)
 8002a20:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a22:	4b1b      	ldr	r3, [pc, #108]	@ (8002a90 <HAL_UART_MspInit+0xf4>)
 8002a24:	2210      	movs	r2, #16
 8002a26:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a28:	4b19      	ldr	r3, [pc, #100]	@ (8002a90 <HAL_UART_MspInit+0xf4>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a2e:	4b18      	ldr	r3, [pc, #96]	@ (8002a90 <HAL_UART_MspInit+0xf4>)
 8002a30:	2280      	movs	r2, #128	@ 0x80
 8002a32:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a34:	4b16      	ldr	r3, [pc, #88]	@ (8002a90 <HAL_UART_MspInit+0xf4>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a3a:	4b15      	ldr	r3, [pc, #84]	@ (8002a90 <HAL_UART_MspInit+0xf4>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002a40:	4b13      	ldr	r3, [pc, #76]	@ (8002a90 <HAL_UART_MspInit+0xf4>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002a46:	4b12      	ldr	r3, [pc, #72]	@ (8002a90 <HAL_UART_MspInit+0xf4>)
 8002a48:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8002a4c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002a4e:	4810      	ldr	r0, [pc, #64]	@ (8002a90 <HAL_UART_MspInit+0xf4>)
 8002a50:	f000 fae6 	bl	8003020 <HAL_DMA_Init>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8002a5a:	f7ff ff15 	bl	8002888 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a0b      	ldr	r2, [pc, #44]	@ (8002a90 <HAL_UART_MspInit+0xf4>)
 8002a62:	639a      	str	r2, [r3, #56]	@ 0x38
 8002a64:	4a0a      	ldr	r2, [pc, #40]	@ (8002a90 <HAL_UART_MspInit+0xf4>)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	2105      	movs	r1, #5
 8002a6e:	2026      	movs	r0, #38	@ 0x26
 8002a70:	f000 faab 	bl	8002fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a74:	2026      	movs	r0, #38	@ 0x26
 8002a76:	f000 fac4 	bl	8003002 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002a7a:	bf00      	nop
 8002a7c:	3720      	adds	r7, #32
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	40004400 	.word	0x40004400
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	40010800 	.word	0x40010800
 8002a90:	20000310 	.word	0x20000310
 8002a94:	40020080 	.word	0x40020080

08002a98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b08e      	sub	sp, #56	@ 0x38
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002aae:	4b34      	ldr	r3, [pc, #208]	@ (8002b80 <HAL_InitTick+0xe8>)
 8002ab0:	69db      	ldr	r3, [r3, #28]
 8002ab2:	4a33      	ldr	r2, [pc, #204]	@ (8002b80 <HAL_InitTick+0xe8>)
 8002ab4:	f043 0302 	orr.w	r3, r3, #2
 8002ab8:	61d3      	str	r3, [r2, #28]
 8002aba:	4b31      	ldr	r3, [pc, #196]	@ (8002b80 <HAL_InitTick+0xe8>)
 8002abc:	69db      	ldr	r3, [r3, #28]
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	60fb      	str	r3, [r7, #12]
 8002ac4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002ac6:	f107 0210 	add.w	r2, r7, #16
 8002aca:	f107 0314 	add.w	r3, r7, #20
 8002ace:	4611      	mov	r1, r2
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f001 fb07 	bl	80040e4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002ad6:	6a3b      	ldr	r3, [r7, #32]
 8002ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d103      	bne.n	8002ae8 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002ae0:	f001 fad8 	bl	8004094 <HAL_RCC_GetPCLK1Freq>
 8002ae4:	6378      	str	r0, [r7, #52]	@ 0x34
 8002ae6:	e004      	b.n	8002af2 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002ae8:	f001 fad4 	bl	8004094 <HAL_RCC_GetPCLK1Freq>
 8002aec:	4603      	mov	r3, r0
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002af4:	4a23      	ldr	r2, [pc, #140]	@ (8002b84 <HAL_InitTick+0xec>)
 8002af6:	fba2 2303 	umull	r2, r3, r2, r3
 8002afa:	0c9b      	lsrs	r3, r3, #18
 8002afc:	3b01      	subs	r3, #1
 8002afe:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8002b00:	4b21      	ldr	r3, [pc, #132]	@ (8002b88 <HAL_InitTick+0xf0>)
 8002b02:	4a22      	ldr	r2, [pc, #136]	@ (8002b8c <HAL_InitTick+0xf4>)
 8002b04:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8002b06:	4b20      	ldr	r3, [pc, #128]	@ (8002b88 <HAL_InitTick+0xf0>)
 8002b08:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002b0c:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8002b0e:	4a1e      	ldr	r2, [pc, #120]	@ (8002b88 <HAL_InitTick+0xf0>)
 8002b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b12:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8002b14:	4b1c      	ldr	r3, [pc, #112]	@ (8002b88 <HAL_InitTick+0xf0>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b1a:	4b1b      	ldr	r3, [pc, #108]	@ (8002b88 <HAL_InitTick+0xf0>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b20:	4b19      	ldr	r3, [pc, #100]	@ (8002b88 <HAL_InitTick+0xf0>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8002b26:	4818      	ldr	r0, [pc, #96]	@ (8002b88 <HAL_InitTick+0xf0>)
 8002b28:	f002 f8cd 	bl	8004cc6 <HAL_TIM_Base_Init>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002b32:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d11b      	bne.n	8002b72 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8002b3a:	4813      	ldr	r0, [pc, #76]	@ (8002b88 <HAL_InitTick+0xf0>)
 8002b3c:	f002 f91c 	bl	8004d78 <HAL_TIM_Base_Start_IT>
 8002b40:	4603      	mov	r3, r0
 8002b42:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002b46:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d111      	bne.n	8002b72 <HAL_InitTick+0xda>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002b4e:	201d      	movs	r0, #29
 8002b50:	f000 fa57 	bl	8003002 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2b0f      	cmp	r3, #15
 8002b58:	d808      	bhi.n	8002b6c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	6879      	ldr	r1, [r7, #4]
 8002b5e:	201d      	movs	r0, #29
 8002b60:	f000 fa33 	bl	8002fca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002b64:	4a0a      	ldr	r2, [pc, #40]	@ (8002b90 <HAL_InitTick+0xf8>)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6013      	str	r3, [r2, #0]
 8002b6a:	e002      	b.n	8002b72 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002b72:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3738      	adds	r7, #56	@ 0x38
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	40021000 	.word	0x40021000
 8002b84:	431bde83 	.word	0x431bde83
 8002b88:	200003dc 	.word	0x200003dc
 8002b8c:	40000400 	.word	0x40000400
 8002b90:	20000028 	.word	0x20000028

08002b94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b98:	bf00      	nop
 8002b9a:	e7fd      	b.n	8002b98 <NMI_Handler+0x4>

08002b9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ba0:	bf00      	nop
 8002ba2:	e7fd      	b.n	8002ba0 <HardFault_Handler+0x4>

08002ba4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ba8:	bf00      	nop
 8002baa:	e7fd      	b.n	8002ba8 <MemManage_Handler+0x4>

08002bac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bb0:	bf00      	nop
 8002bb2:	e7fd      	b.n	8002bb0 <BusFault_Handler+0x4>

08002bb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bb8:	bf00      	nop
 8002bba:	e7fd      	b.n	8002bb8 <UsageFault_Handler+0x4>

08002bbc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bc0:	bf00      	nop
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr

08002bc8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002bcc:	4802      	ldr	r0, [pc, #8]	@ (8002bd8 <DMA1_Channel7_IRQHandler+0x10>)
 8002bce:	f000 fb95 	bl	80032fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002bd2:	bf00      	nop
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	20000310 	.word	0x20000310

08002bdc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8002be0:	2080      	movs	r0, #128	@ 0x80
 8002be2:	f000 fe75 	bl	80038d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DID0_Pin);
 8002be6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002bea:	f000 fe71 	bl	80038d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002bee:	bf00      	nop
 8002bf0:	bd80      	pop	{r7, pc}
	...

08002bf4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002bf8:	4802      	ldr	r0, [pc, #8]	@ (8002c04 <TIM3_IRQHandler+0x10>)
 8002bfa:	f002 f90f 	bl	8004e1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002bfe:	bf00      	nop
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	200003dc 	.word	0x200003dc

08002c08 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002c0c:	4802      	ldr	r0, [pc, #8]	@ (8002c18 <USART2_IRQHandler+0x10>)
 8002c0e:	f002 fb59 	bl	80052c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	200002c8 	.word	0x200002c8

08002c1c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c28:	2300      	movs	r3, #0
 8002c2a:	617b      	str	r3, [r7, #20]
 8002c2c:	e00a      	b.n	8002c44 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c2e:	f3af 8000 	nop.w
 8002c32:	4601      	mov	r1, r0
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	1c5a      	adds	r2, r3, #1
 8002c38:	60ba      	str	r2, [r7, #8]
 8002c3a:	b2ca      	uxtb	r2, r1
 8002c3c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	3301      	adds	r3, #1
 8002c42:	617b      	str	r3, [r7, #20]
 8002c44:	697a      	ldr	r2, [r7, #20]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	dbf0      	blt.n	8002c2e <_read+0x12>
  }

  return len;
 8002c4c:	687b      	ldr	r3, [r7, #4]
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3718      	adds	r7, #24
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c56:	b580      	push	{r7, lr}
 8002c58:	b086      	sub	sp, #24
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	60f8      	str	r0, [r7, #12]
 8002c5e:	60b9      	str	r1, [r7, #8]
 8002c60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c62:	2300      	movs	r3, #0
 8002c64:	617b      	str	r3, [r7, #20]
 8002c66:	e009      	b.n	8002c7c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	1c5a      	adds	r2, r3, #1
 8002c6c:	60ba      	str	r2, [r7, #8]
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	3301      	adds	r3, #1
 8002c7a:	617b      	str	r3, [r7, #20]
 8002c7c:	697a      	ldr	r2, [r7, #20]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	dbf1      	blt.n	8002c68 <_write+0x12>
  }
  return len;
 8002c84:	687b      	ldr	r3, [r7, #4]
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3718      	adds	r7, #24
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <_close>:

int _close(int file)
{
 8002c8e:	b480      	push	{r7}
 8002c90:	b083      	sub	sp, #12
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr

08002ca4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002cb4:	605a      	str	r2, [r3, #4]
  return 0;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr

08002cc2 <_isatty>:

int _isatty(int file)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b083      	sub	sp, #12
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002cca:	2301      	movs	r3, #1
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	370c      	adds	r7, #12
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bc80      	pop	{r7}
 8002cd4:	4770      	bx	lr

08002cd6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cd6:	b480      	push	{r7}
 8002cd8:	b085      	sub	sp, #20
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	60f8      	str	r0, [r7, #12]
 8002cde:	60b9      	str	r1, [r7, #8]
 8002ce0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ce2:	2300      	movs	r3, #0
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3714      	adds	r7, #20
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bc80      	pop	{r7}
 8002cec:	4770      	bx	lr
	...

08002cf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cf8:	4a14      	ldr	r2, [pc, #80]	@ (8002d4c <_sbrk+0x5c>)
 8002cfa:	4b15      	ldr	r3, [pc, #84]	@ (8002d50 <_sbrk+0x60>)
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d04:	4b13      	ldr	r3, [pc, #76]	@ (8002d54 <_sbrk+0x64>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d102      	bne.n	8002d12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d0c:	4b11      	ldr	r3, [pc, #68]	@ (8002d54 <_sbrk+0x64>)
 8002d0e:	4a12      	ldr	r2, [pc, #72]	@ (8002d58 <_sbrk+0x68>)
 8002d10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d12:	4b10      	ldr	r3, [pc, #64]	@ (8002d54 <_sbrk+0x64>)
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4413      	add	r3, r2
 8002d1a:	693a      	ldr	r2, [r7, #16]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d207      	bcs.n	8002d30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d20:	f006 fcaa 	bl	8009678 <__errno>
 8002d24:	4603      	mov	r3, r0
 8002d26:	220c      	movs	r2, #12
 8002d28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d2e:	e009      	b.n	8002d44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d30:	4b08      	ldr	r3, [pc, #32]	@ (8002d54 <_sbrk+0x64>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d36:	4b07      	ldr	r3, [pc, #28]	@ (8002d54 <_sbrk+0x64>)
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	4a05      	ldr	r2, [pc, #20]	@ (8002d54 <_sbrk+0x64>)
 8002d40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d42:	68fb      	ldr	r3, [r7, #12]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3718      	adds	r7, #24
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	20005000 	.word	0x20005000
 8002d50:	00000400 	.word	0x00000400
 8002d54:	20000424 	.word	0x20000424
 8002d58:	20004240 	.word	0x20004240

08002d5c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d60:	bf00      	nop
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bc80      	pop	{r7}
 8002d66:	4770      	bx	lr

08002d68 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d68:	f7ff fff8 	bl	8002d5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d6c:	480b      	ldr	r0, [pc, #44]	@ (8002d9c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002d6e:	490c      	ldr	r1, [pc, #48]	@ (8002da0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002d70:	4a0c      	ldr	r2, [pc, #48]	@ (8002da4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002d72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d74:	e002      	b.n	8002d7c <LoopCopyDataInit>

08002d76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d7a:	3304      	adds	r3, #4

08002d7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d80:	d3f9      	bcc.n	8002d76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d82:	4a09      	ldr	r2, [pc, #36]	@ (8002da8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002d84:	4c09      	ldr	r4, [pc, #36]	@ (8002dac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d88:	e001      	b.n	8002d8e <LoopFillZerobss>

08002d8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d8c:	3204      	adds	r2, #4

08002d8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d90:	d3fb      	bcc.n	8002d8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d92:	f006 fc77 	bl	8009684 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d96:	f7ff fa4f 	bl	8002238 <main>
  bx lr
 8002d9a:	4770      	bx	lr
  ldr r0, =_sdata
 8002d9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002da0:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002da4:	0800a450 	.word	0x0800a450
  ldr r2, =_sbss
 8002da8:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8002dac:	20004240 	.word	0x20004240

08002db0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002db0:	e7fe      	b.n	8002db0 <ADC1_2_IRQHandler>
	...

08002db4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002db8:	4b08      	ldr	r3, [pc, #32]	@ (8002ddc <HAL_Init+0x28>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a07      	ldr	r2, [pc, #28]	@ (8002ddc <HAL_Init+0x28>)
 8002dbe:	f043 0310 	orr.w	r3, r3, #16
 8002dc2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dc4:	2003      	movs	r0, #3
 8002dc6:	f000 f8f5 	bl	8002fb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dca:	200f      	movs	r0, #15
 8002dcc:	f7ff fe64 	bl	8002a98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dd0:	f7ff fd60 	bl	8002894 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dd4:	2300      	movs	r3, #0
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	40022000 	.word	0x40022000

08002de0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002de4:	4b05      	ldr	r3, [pc, #20]	@ (8002dfc <HAL_IncTick+0x1c>)
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	461a      	mov	r2, r3
 8002dea:	4b05      	ldr	r3, [pc, #20]	@ (8002e00 <HAL_IncTick+0x20>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4413      	add	r3, r2
 8002df0:	4a03      	ldr	r2, [pc, #12]	@ (8002e00 <HAL_IncTick+0x20>)
 8002df2:	6013      	str	r3, [r2, #0]
}
 8002df4:	bf00      	nop
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bc80      	pop	{r7}
 8002dfa:	4770      	bx	lr
 8002dfc:	2000002c 	.word	0x2000002c
 8002e00:	20000428 	.word	0x20000428

08002e04 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  return uwTick;
 8002e08:	4b02      	ldr	r3, [pc, #8]	@ (8002e14 <HAL_GetTick+0x10>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bc80      	pop	{r7}
 8002e12:	4770      	bx	lr
 8002e14:	20000428 	.word	0x20000428

08002e18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e20:	f7ff fff0 	bl	8002e04 <HAL_GetTick>
 8002e24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e30:	d005      	beq.n	8002e3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e32:	4b0a      	ldr	r3, [pc, #40]	@ (8002e5c <HAL_Delay+0x44>)
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	461a      	mov	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	4413      	add	r3, r2
 8002e3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e3e:	bf00      	nop
 8002e40:	f7ff ffe0 	bl	8002e04 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	68fa      	ldr	r2, [r7, #12]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d8f7      	bhi.n	8002e40 <HAL_Delay+0x28>
  {
  }
}
 8002e50:	bf00      	nop
 8002e52:	bf00      	nop
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	2000002c 	.word	0x2000002c

08002e60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b085      	sub	sp, #20
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f003 0307 	and.w	r3, r3, #7
 8002e6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e70:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e76:	68ba      	ldr	r2, [r7, #8]
 8002e78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e92:	4a04      	ldr	r2, [pc, #16]	@ (8002ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	60d3      	str	r3, [r2, #12]
}
 8002e98:	bf00      	nop
 8002e9a:	3714      	adds	r7, #20
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bc80      	pop	{r7}
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	e000ed00 	.word	0xe000ed00

08002ea8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002eac:	4b04      	ldr	r3, [pc, #16]	@ (8002ec0 <__NVIC_GetPriorityGrouping+0x18>)
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	0a1b      	lsrs	r3, r3, #8
 8002eb2:	f003 0307 	and.w	r3, r3, #7
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bc80      	pop	{r7}
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	e000ed00 	.word	0xe000ed00

08002ec4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	4603      	mov	r3, r0
 8002ecc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	db0b      	blt.n	8002eee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ed6:	79fb      	ldrb	r3, [r7, #7]
 8002ed8:	f003 021f 	and.w	r2, r3, #31
 8002edc:	4906      	ldr	r1, [pc, #24]	@ (8002ef8 <__NVIC_EnableIRQ+0x34>)
 8002ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee2:	095b      	lsrs	r3, r3, #5
 8002ee4:	2001      	movs	r0, #1
 8002ee6:	fa00 f202 	lsl.w	r2, r0, r2
 8002eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002eee:	bf00      	nop
 8002ef0:	370c      	adds	r7, #12
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bc80      	pop	{r7}
 8002ef6:	4770      	bx	lr
 8002ef8:	e000e100 	.word	0xe000e100

08002efc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	4603      	mov	r3, r0
 8002f04:	6039      	str	r1, [r7, #0]
 8002f06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	db0a      	blt.n	8002f26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	b2da      	uxtb	r2, r3
 8002f14:	490c      	ldr	r1, [pc, #48]	@ (8002f48 <__NVIC_SetPriority+0x4c>)
 8002f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1a:	0112      	lsls	r2, r2, #4
 8002f1c:	b2d2      	uxtb	r2, r2
 8002f1e:	440b      	add	r3, r1
 8002f20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f24:	e00a      	b.n	8002f3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	b2da      	uxtb	r2, r3
 8002f2a:	4908      	ldr	r1, [pc, #32]	@ (8002f4c <__NVIC_SetPriority+0x50>)
 8002f2c:	79fb      	ldrb	r3, [r7, #7]
 8002f2e:	f003 030f 	and.w	r3, r3, #15
 8002f32:	3b04      	subs	r3, #4
 8002f34:	0112      	lsls	r2, r2, #4
 8002f36:	b2d2      	uxtb	r2, r2
 8002f38:	440b      	add	r3, r1
 8002f3a:	761a      	strb	r2, [r3, #24]
}
 8002f3c:	bf00      	nop
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bc80      	pop	{r7}
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	e000e100 	.word	0xe000e100
 8002f4c:	e000ed00 	.word	0xe000ed00

08002f50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b089      	sub	sp, #36	@ 0x24
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f003 0307 	and.w	r3, r3, #7
 8002f62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	f1c3 0307 	rsb	r3, r3, #7
 8002f6a:	2b04      	cmp	r3, #4
 8002f6c:	bf28      	it	cs
 8002f6e:	2304      	movcs	r3, #4
 8002f70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	3304      	adds	r3, #4
 8002f76:	2b06      	cmp	r3, #6
 8002f78:	d902      	bls.n	8002f80 <NVIC_EncodePriority+0x30>
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	3b03      	subs	r3, #3
 8002f7e:	e000      	b.n	8002f82 <NVIC_EncodePriority+0x32>
 8002f80:	2300      	movs	r3, #0
 8002f82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f88:	69bb      	ldr	r3, [r7, #24]
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	43da      	mvns	r2, r3
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	401a      	ands	r2, r3
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f98:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa2:	43d9      	mvns	r1, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fa8:	4313      	orrs	r3, r2
         );
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3724      	adds	r7, #36	@ 0x24
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bc80      	pop	{r7}
 8002fb2:	4770      	bx	lr

08002fb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f7ff ff4f 	bl	8002e60 <__NVIC_SetPriorityGrouping>
}
 8002fc2:	bf00      	nop
 8002fc4:	3708      	adds	r7, #8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}

08002fca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	b086      	sub	sp, #24
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	60b9      	str	r1, [r7, #8]
 8002fd4:	607a      	str	r2, [r7, #4]
 8002fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fdc:	f7ff ff64 	bl	8002ea8 <__NVIC_GetPriorityGrouping>
 8002fe0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	68b9      	ldr	r1, [r7, #8]
 8002fe6:	6978      	ldr	r0, [r7, #20]
 8002fe8:	f7ff ffb2 	bl	8002f50 <NVIC_EncodePriority>
 8002fec:	4602      	mov	r2, r0
 8002fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ff2:	4611      	mov	r1, r2
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff ff81 	bl	8002efc <__NVIC_SetPriority>
}
 8002ffa:	bf00      	nop
 8002ffc:	3718      	adds	r7, #24
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b082      	sub	sp, #8
 8003006:	af00      	add	r7, sp, #0
 8003008:	4603      	mov	r3, r0
 800300a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800300c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003010:	4618      	mov	r0, r3
 8003012:	f7ff ff57 	bl	8002ec4 <__NVIC_EnableIRQ>
}
 8003016:	bf00      	nop
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
	...

08003020 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003020:	b480      	push	{r7}
 8003022:	b085      	sub	sp, #20
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003028:	2300      	movs	r3, #0
 800302a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e043      	b.n	80030be <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	461a      	mov	r2, r3
 800303c:	4b22      	ldr	r3, [pc, #136]	@ (80030c8 <HAL_DMA_Init+0xa8>)
 800303e:	4413      	add	r3, r2
 8003040:	4a22      	ldr	r2, [pc, #136]	@ (80030cc <HAL_DMA_Init+0xac>)
 8003042:	fba2 2303 	umull	r2, r3, r2, r3
 8003046:	091b      	lsrs	r3, r3, #4
 8003048:	009a      	lsls	r2, r3, #2
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a1f      	ldr	r2, [pc, #124]	@ (80030d0 <HAL_DMA_Init+0xb0>)
 8003052:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2202      	movs	r2, #2
 8003058:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800306a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800306e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003078:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	68db      	ldr	r3, [r3, #12]
 800307e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003084:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003090:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003098:	68fa      	ldr	r2, [r7, #12]
 800309a:	4313      	orrs	r3, r2
 800309c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68fa      	ldr	r2, [r7, #12]
 80030a4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3714      	adds	r7, #20
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bc80      	pop	{r7}
 80030c6:	4770      	bx	lr
 80030c8:	bffdfff8 	.word	0xbffdfff8
 80030cc:	cccccccd 	.word	0xcccccccd
 80030d0:	40020000 	.word	0x40020000

080030d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b086      	sub	sp, #24
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	607a      	str	r2, [r7, #4]
 80030e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030e2:	2300      	movs	r3, #0
 80030e4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d101      	bne.n	80030f4 <HAL_DMA_Start_IT+0x20>
 80030f0:	2302      	movs	r3, #2
 80030f2:	e04b      	b.n	800318c <HAL_DMA_Start_IT+0xb8>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003102:	b2db      	uxtb	r3, r3
 8003104:	2b01      	cmp	r3, #1
 8003106:	d13a      	bne.n	800317e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2202      	movs	r2, #2
 800310c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f022 0201 	bic.w	r2, r2, #1
 8003124:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	68b9      	ldr	r1, [r7, #8]
 800312c:	68f8      	ldr	r0, [r7, #12]
 800312e:	f000 f9eb 	bl	8003508 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003136:	2b00      	cmp	r3, #0
 8003138:	d008      	beq.n	800314c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f042 020e 	orr.w	r2, r2, #14
 8003148:	601a      	str	r2, [r3, #0]
 800314a:	e00f      	b.n	800316c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f022 0204 	bic.w	r2, r2, #4
 800315a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f042 020a 	orr.w	r2, r2, #10
 800316a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0201 	orr.w	r2, r2, #1
 800317a:	601a      	str	r2, [r3, #0]
 800317c:	e005      	b.n	800318a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003186:	2302      	movs	r3, #2
 8003188:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800318a:	7dfb      	ldrb	r3, [r7, #23]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3718      	adds	r7, #24
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003194:	b480      	push	{r7}
 8003196:	b085      	sub	sp, #20
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800319c:	2300      	movs	r3, #0
 800319e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d008      	beq.n	80031be <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2204      	movs	r2, #4
 80031b0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e020      	b.n	8003200 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f022 020e 	bic.w	r2, r2, #14
 80031cc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f022 0201 	bic.w	r2, r2, #1
 80031dc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e6:	2101      	movs	r1, #1
 80031e8:	fa01 f202 	lsl.w	r2, r1, r2
 80031ec:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2201      	movs	r2, #1
 80031f2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80031fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003200:	4618      	mov	r0, r3
 8003202:	3714      	adds	r7, #20
 8003204:	46bd      	mov	sp, r7
 8003206:	bc80      	pop	{r7}
 8003208:	4770      	bx	lr
	...

0800320c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003214:	2300      	movs	r3, #0
 8003216:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800321e:	b2db      	uxtb	r3, r3
 8003220:	2b02      	cmp	r3, #2
 8003222:	d005      	beq.n	8003230 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2204      	movs	r2, #4
 8003228:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	73fb      	strb	r3, [r7, #15]
 800322e:	e051      	b.n	80032d4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f022 020e 	bic.w	r2, r2, #14
 800323e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f022 0201 	bic.w	r2, r2, #1
 800324e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a22      	ldr	r2, [pc, #136]	@ (80032e0 <HAL_DMA_Abort_IT+0xd4>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d029      	beq.n	80032ae <HAL_DMA_Abort_IT+0xa2>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a21      	ldr	r2, [pc, #132]	@ (80032e4 <HAL_DMA_Abort_IT+0xd8>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d022      	beq.n	80032aa <HAL_DMA_Abort_IT+0x9e>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a1f      	ldr	r2, [pc, #124]	@ (80032e8 <HAL_DMA_Abort_IT+0xdc>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d01a      	beq.n	80032a4 <HAL_DMA_Abort_IT+0x98>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a1e      	ldr	r2, [pc, #120]	@ (80032ec <HAL_DMA_Abort_IT+0xe0>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d012      	beq.n	800329e <HAL_DMA_Abort_IT+0x92>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a1c      	ldr	r2, [pc, #112]	@ (80032f0 <HAL_DMA_Abort_IT+0xe4>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d00a      	beq.n	8003298 <HAL_DMA_Abort_IT+0x8c>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a1b      	ldr	r2, [pc, #108]	@ (80032f4 <HAL_DMA_Abort_IT+0xe8>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d102      	bne.n	8003292 <HAL_DMA_Abort_IT+0x86>
 800328c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003290:	e00e      	b.n	80032b0 <HAL_DMA_Abort_IT+0xa4>
 8003292:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003296:	e00b      	b.n	80032b0 <HAL_DMA_Abort_IT+0xa4>
 8003298:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800329c:	e008      	b.n	80032b0 <HAL_DMA_Abort_IT+0xa4>
 800329e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80032a2:	e005      	b.n	80032b0 <HAL_DMA_Abort_IT+0xa4>
 80032a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80032a8:	e002      	b.n	80032b0 <HAL_DMA_Abort_IT+0xa4>
 80032aa:	2310      	movs	r3, #16
 80032ac:	e000      	b.n	80032b0 <HAL_DMA_Abort_IT+0xa4>
 80032ae:	2301      	movs	r3, #1
 80032b0:	4a11      	ldr	r2, [pc, #68]	@ (80032f8 <HAL_DMA_Abort_IT+0xec>)
 80032b2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d003      	beq.n	80032d4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	4798      	blx	r3
    } 
  }
  return status;
 80032d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	40020008 	.word	0x40020008
 80032e4:	4002001c 	.word	0x4002001c
 80032e8:	40020030 	.word	0x40020030
 80032ec:	40020044 	.word	0x40020044
 80032f0:	40020058 	.word	0x40020058
 80032f4:	4002006c 	.word	0x4002006c
 80032f8:	40020000 	.word	0x40020000

080032fc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003318:	2204      	movs	r2, #4
 800331a:	409a      	lsls	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	4013      	ands	r3, r2
 8003320:	2b00      	cmp	r3, #0
 8003322:	d04f      	beq.n	80033c4 <HAL_DMA_IRQHandler+0xc8>
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	f003 0304 	and.w	r3, r3, #4
 800332a:	2b00      	cmp	r3, #0
 800332c:	d04a      	beq.n	80033c4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0320 	and.w	r3, r3, #32
 8003338:	2b00      	cmp	r3, #0
 800333a:	d107      	bne.n	800334c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f022 0204 	bic.w	r2, r2, #4
 800334a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a66      	ldr	r2, [pc, #408]	@ (80034ec <HAL_DMA_IRQHandler+0x1f0>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d029      	beq.n	80033aa <HAL_DMA_IRQHandler+0xae>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a65      	ldr	r2, [pc, #404]	@ (80034f0 <HAL_DMA_IRQHandler+0x1f4>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d022      	beq.n	80033a6 <HAL_DMA_IRQHandler+0xaa>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a63      	ldr	r2, [pc, #396]	@ (80034f4 <HAL_DMA_IRQHandler+0x1f8>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d01a      	beq.n	80033a0 <HAL_DMA_IRQHandler+0xa4>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a62      	ldr	r2, [pc, #392]	@ (80034f8 <HAL_DMA_IRQHandler+0x1fc>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d012      	beq.n	800339a <HAL_DMA_IRQHandler+0x9e>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a60      	ldr	r2, [pc, #384]	@ (80034fc <HAL_DMA_IRQHandler+0x200>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d00a      	beq.n	8003394 <HAL_DMA_IRQHandler+0x98>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a5f      	ldr	r2, [pc, #380]	@ (8003500 <HAL_DMA_IRQHandler+0x204>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d102      	bne.n	800338e <HAL_DMA_IRQHandler+0x92>
 8003388:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800338c:	e00e      	b.n	80033ac <HAL_DMA_IRQHandler+0xb0>
 800338e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003392:	e00b      	b.n	80033ac <HAL_DMA_IRQHandler+0xb0>
 8003394:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003398:	e008      	b.n	80033ac <HAL_DMA_IRQHandler+0xb0>
 800339a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800339e:	e005      	b.n	80033ac <HAL_DMA_IRQHandler+0xb0>
 80033a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033a4:	e002      	b.n	80033ac <HAL_DMA_IRQHandler+0xb0>
 80033a6:	2340      	movs	r3, #64	@ 0x40
 80033a8:	e000      	b.n	80033ac <HAL_DMA_IRQHandler+0xb0>
 80033aa:	2304      	movs	r3, #4
 80033ac:	4a55      	ldr	r2, [pc, #340]	@ (8003504 <HAL_DMA_IRQHandler+0x208>)
 80033ae:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f000 8094 	beq.w	80034e2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80033c2:	e08e      	b.n	80034e2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c8:	2202      	movs	r2, #2
 80033ca:	409a      	lsls	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	4013      	ands	r3, r2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d056      	beq.n	8003482 <HAL_DMA_IRQHandler+0x186>
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	f003 0302 	and.w	r3, r3, #2
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d051      	beq.n	8003482 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0320 	and.w	r3, r3, #32
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d10b      	bne.n	8003404 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f022 020a 	bic.w	r2, r2, #10
 80033fa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a38      	ldr	r2, [pc, #224]	@ (80034ec <HAL_DMA_IRQHandler+0x1f0>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d029      	beq.n	8003462 <HAL_DMA_IRQHandler+0x166>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a37      	ldr	r2, [pc, #220]	@ (80034f0 <HAL_DMA_IRQHandler+0x1f4>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d022      	beq.n	800345e <HAL_DMA_IRQHandler+0x162>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a35      	ldr	r2, [pc, #212]	@ (80034f4 <HAL_DMA_IRQHandler+0x1f8>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d01a      	beq.n	8003458 <HAL_DMA_IRQHandler+0x15c>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a34      	ldr	r2, [pc, #208]	@ (80034f8 <HAL_DMA_IRQHandler+0x1fc>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d012      	beq.n	8003452 <HAL_DMA_IRQHandler+0x156>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a32      	ldr	r2, [pc, #200]	@ (80034fc <HAL_DMA_IRQHandler+0x200>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d00a      	beq.n	800344c <HAL_DMA_IRQHandler+0x150>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a31      	ldr	r2, [pc, #196]	@ (8003500 <HAL_DMA_IRQHandler+0x204>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d102      	bne.n	8003446 <HAL_DMA_IRQHandler+0x14a>
 8003440:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003444:	e00e      	b.n	8003464 <HAL_DMA_IRQHandler+0x168>
 8003446:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800344a:	e00b      	b.n	8003464 <HAL_DMA_IRQHandler+0x168>
 800344c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003450:	e008      	b.n	8003464 <HAL_DMA_IRQHandler+0x168>
 8003452:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003456:	e005      	b.n	8003464 <HAL_DMA_IRQHandler+0x168>
 8003458:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800345c:	e002      	b.n	8003464 <HAL_DMA_IRQHandler+0x168>
 800345e:	2320      	movs	r3, #32
 8003460:	e000      	b.n	8003464 <HAL_DMA_IRQHandler+0x168>
 8003462:	2302      	movs	r3, #2
 8003464:	4a27      	ldr	r2, [pc, #156]	@ (8003504 <HAL_DMA_IRQHandler+0x208>)
 8003466:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003474:	2b00      	cmp	r3, #0
 8003476:	d034      	beq.n	80034e2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003480:	e02f      	b.n	80034e2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003486:	2208      	movs	r2, #8
 8003488:	409a      	lsls	r2, r3
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	4013      	ands	r3, r2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d028      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x1e8>
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	f003 0308 	and.w	r3, r3, #8
 8003498:	2b00      	cmp	r3, #0
 800349a:	d023      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f022 020e 	bic.w	r2, r2, #14
 80034aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034b4:	2101      	movs	r1, #1
 80034b6:	fa01 f202 	lsl.w	r2, r1, r2
 80034ba:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2201      	movs	r2, #1
 80034c0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2201      	movs	r2, #1
 80034c6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d004      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	4798      	blx	r3
    }
  }
  return;
 80034e2:	bf00      	nop
 80034e4:	bf00      	nop
}
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	40020008 	.word	0x40020008
 80034f0:	4002001c 	.word	0x4002001c
 80034f4:	40020030 	.word	0x40020030
 80034f8:	40020044 	.word	0x40020044
 80034fc:	40020058 	.word	0x40020058
 8003500:	4002006c 	.word	0x4002006c
 8003504:	40020000 	.word	0x40020000

08003508 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003508:	b480      	push	{r7}
 800350a:	b085      	sub	sp, #20
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
 8003514:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800351e:	2101      	movs	r1, #1
 8003520:	fa01 f202 	lsl.w	r2, r1, r2
 8003524:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	683a      	ldr	r2, [r7, #0]
 800352c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	2b10      	cmp	r3, #16
 8003534:	d108      	bne.n	8003548 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	68ba      	ldr	r2, [r7, #8]
 8003544:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003546:	e007      	b.n	8003558 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68ba      	ldr	r2, [r7, #8]
 800354e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	687a      	ldr	r2, [r7, #4]
 8003556:	60da      	str	r2, [r3, #12]
}
 8003558:	bf00      	nop
 800355a:	3714      	adds	r7, #20
 800355c:	46bd      	mov	sp, r7
 800355e:	bc80      	pop	{r7}
 8003560:	4770      	bx	lr
	...

08003564 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003564:	b480      	push	{r7}
 8003566:	b08b      	sub	sp, #44	@ 0x2c
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800356e:	2300      	movs	r3, #0
 8003570:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003572:	2300      	movs	r3, #0
 8003574:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003576:	e169      	b.n	800384c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003578:	2201      	movs	r2, #1
 800357a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357c:	fa02 f303 	lsl.w	r3, r2, r3
 8003580:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	69fa      	ldr	r2, [r7, #28]
 8003588:	4013      	ands	r3, r2
 800358a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	429a      	cmp	r2, r3
 8003592:	f040 8158 	bne.w	8003846 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	4a9a      	ldr	r2, [pc, #616]	@ (8003804 <HAL_GPIO_Init+0x2a0>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d05e      	beq.n	800365e <HAL_GPIO_Init+0xfa>
 80035a0:	4a98      	ldr	r2, [pc, #608]	@ (8003804 <HAL_GPIO_Init+0x2a0>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d875      	bhi.n	8003692 <HAL_GPIO_Init+0x12e>
 80035a6:	4a98      	ldr	r2, [pc, #608]	@ (8003808 <HAL_GPIO_Init+0x2a4>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d058      	beq.n	800365e <HAL_GPIO_Init+0xfa>
 80035ac:	4a96      	ldr	r2, [pc, #600]	@ (8003808 <HAL_GPIO_Init+0x2a4>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d86f      	bhi.n	8003692 <HAL_GPIO_Init+0x12e>
 80035b2:	4a96      	ldr	r2, [pc, #600]	@ (800380c <HAL_GPIO_Init+0x2a8>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d052      	beq.n	800365e <HAL_GPIO_Init+0xfa>
 80035b8:	4a94      	ldr	r2, [pc, #592]	@ (800380c <HAL_GPIO_Init+0x2a8>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d869      	bhi.n	8003692 <HAL_GPIO_Init+0x12e>
 80035be:	4a94      	ldr	r2, [pc, #592]	@ (8003810 <HAL_GPIO_Init+0x2ac>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d04c      	beq.n	800365e <HAL_GPIO_Init+0xfa>
 80035c4:	4a92      	ldr	r2, [pc, #584]	@ (8003810 <HAL_GPIO_Init+0x2ac>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d863      	bhi.n	8003692 <HAL_GPIO_Init+0x12e>
 80035ca:	4a92      	ldr	r2, [pc, #584]	@ (8003814 <HAL_GPIO_Init+0x2b0>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d046      	beq.n	800365e <HAL_GPIO_Init+0xfa>
 80035d0:	4a90      	ldr	r2, [pc, #576]	@ (8003814 <HAL_GPIO_Init+0x2b0>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d85d      	bhi.n	8003692 <HAL_GPIO_Init+0x12e>
 80035d6:	2b12      	cmp	r3, #18
 80035d8:	d82a      	bhi.n	8003630 <HAL_GPIO_Init+0xcc>
 80035da:	2b12      	cmp	r3, #18
 80035dc:	d859      	bhi.n	8003692 <HAL_GPIO_Init+0x12e>
 80035de:	a201      	add	r2, pc, #4	@ (adr r2, 80035e4 <HAL_GPIO_Init+0x80>)
 80035e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035e4:	0800365f 	.word	0x0800365f
 80035e8:	08003639 	.word	0x08003639
 80035ec:	0800364b 	.word	0x0800364b
 80035f0:	0800368d 	.word	0x0800368d
 80035f4:	08003693 	.word	0x08003693
 80035f8:	08003693 	.word	0x08003693
 80035fc:	08003693 	.word	0x08003693
 8003600:	08003693 	.word	0x08003693
 8003604:	08003693 	.word	0x08003693
 8003608:	08003693 	.word	0x08003693
 800360c:	08003693 	.word	0x08003693
 8003610:	08003693 	.word	0x08003693
 8003614:	08003693 	.word	0x08003693
 8003618:	08003693 	.word	0x08003693
 800361c:	08003693 	.word	0x08003693
 8003620:	08003693 	.word	0x08003693
 8003624:	08003693 	.word	0x08003693
 8003628:	08003641 	.word	0x08003641
 800362c:	08003655 	.word	0x08003655
 8003630:	4a79      	ldr	r2, [pc, #484]	@ (8003818 <HAL_GPIO_Init+0x2b4>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d013      	beq.n	800365e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003636:	e02c      	b.n	8003692 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	623b      	str	r3, [r7, #32]
          break;
 800363e:	e029      	b.n	8003694 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	3304      	adds	r3, #4
 8003646:	623b      	str	r3, [r7, #32]
          break;
 8003648:	e024      	b.n	8003694 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	3308      	adds	r3, #8
 8003650:	623b      	str	r3, [r7, #32]
          break;
 8003652:	e01f      	b.n	8003694 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	330c      	adds	r3, #12
 800365a:	623b      	str	r3, [r7, #32]
          break;
 800365c:	e01a      	b.n	8003694 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d102      	bne.n	800366c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003666:	2304      	movs	r3, #4
 8003668:	623b      	str	r3, [r7, #32]
          break;
 800366a:	e013      	b.n	8003694 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	2b01      	cmp	r3, #1
 8003672:	d105      	bne.n	8003680 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003674:	2308      	movs	r3, #8
 8003676:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	69fa      	ldr	r2, [r7, #28]
 800367c:	611a      	str	r2, [r3, #16]
          break;
 800367e:	e009      	b.n	8003694 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003680:	2308      	movs	r3, #8
 8003682:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	69fa      	ldr	r2, [r7, #28]
 8003688:	615a      	str	r2, [r3, #20]
          break;
 800368a:	e003      	b.n	8003694 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800368c:	2300      	movs	r3, #0
 800368e:	623b      	str	r3, [r7, #32]
          break;
 8003690:	e000      	b.n	8003694 <HAL_GPIO_Init+0x130>
          break;
 8003692:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	2bff      	cmp	r3, #255	@ 0xff
 8003698:	d801      	bhi.n	800369e <HAL_GPIO_Init+0x13a>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	e001      	b.n	80036a2 <HAL_GPIO_Init+0x13e>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	3304      	adds	r3, #4
 80036a2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	2bff      	cmp	r3, #255	@ 0xff
 80036a8:	d802      	bhi.n	80036b0 <HAL_GPIO_Init+0x14c>
 80036aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	e002      	b.n	80036b6 <HAL_GPIO_Init+0x152>
 80036b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b2:	3b08      	subs	r3, #8
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	210f      	movs	r1, #15
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	fa01 f303 	lsl.w	r3, r1, r3
 80036c4:	43db      	mvns	r3, r3
 80036c6:	401a      	ands	r2, r3
 80036c8:	6a39      	ldr	r1, [r7, #32]
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	fa01 f303 	lsl.w	r3, r1, r3
 80036d0:	431a      	orrs	r2, r3
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f000 80b1 	beq.w	8003846 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80036e4:	4b4d      	ldr	r3, [pc, #308]	@ (800381c <HAL_GPIO_Init+0x2b8>)
 80036e6:	699b      	ldr	r3, [r3, #24]
 80036e8:	4a4c      	ldr	r2, [pc, #304]	@ (800381c <HAL_GPIO_Init+0x2b8>)
 80036ea:	f043 0301 	orr.w	r3, r3, #1
 80036ee:	6193      	str	r3, [r2, #24]
 80036f0:	4b4a      	ldr	r3, [pc, #296]	@ (800381c <HAL_GPIO_Init+0x2b8>)
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	60bb      	str	r3, [r7, #8]
 80036fa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80036fc:	4a48      	ldr	r2, [pc, #288]	@ (8003820 <HAL_GPIO_Init+0x2bc>)
 80036fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003700:	089b      	lsrs	r3, r3, #2
 8003702:	3302      	adds	r3, #2
 8003704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003708:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800370a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370c:	f003 0303 	and.w	r3, r3, #3
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	220f      	movs	r2, #15
 8003714:	fa02 f303 	lsl.w	r3, r2, r3
 8003718:	43db      	mvns	r3, r3
 800371a:	68fa      	ldr	r2, [r7, #12]
 800371c:	4013      	ands	r3, r2
 800371e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a40      	ldr	r2, [pc, #256]	@ (8003824 <HAL_GPIO_Init+0x2c0>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d013      	beq.n	8003750 <HAL_GPIO_Init+0x1ec>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	4a3f      	ldr	r2, [pc, #252]	@ (8003828 <HAL_GPIO_Init+0x2c4>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d00d      	beq.n	800374c <HAL_GPIO_Init+0x1e8>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	4a3e      	ldr	r2, [pc, #248]	@ (800382c <HAL_GPIO_Init+0x2c8>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d007      	beq.n	8003748 <HAL_GPIO_Init+0x1e4>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	4a3d      	ldr	r2, [pc, #244]	@ (8003830 <HAL_GPIO_Init+0x2cc>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d101      	bne.n	8003744 <HAL_GPIO_Init+0x1e0>
 8003740:	2303      	movs	r3, #3
 8003742:	e006      	b.n	8003752 <HAL_GPIO_Init+0x1ee>
 8003744:	2304      	movs	r3, #4
 8003746:	e004      	b.n	8003752 <HAL_GPIO_Init+0x1ee>
 8003748:	2302      	movs	r3, #2
 800374a:	e002      	b.n	8003752 <HAL_GPIO_Init+0x1ee>
 800374c:	2301      	movs	r3, #1
 800374e:	e000      	b.n	8003752 <HAL_GPIO_Init+0x1ee>
 8003750:	2300      	movs	r3, #0
 8003752:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003754:	f002 0203 	and.w	r2, r2, #3
 8003758:	0092      	lsls	r2, r2, #2
 800375a:	4093      	lsls	r3, r2
 800375c:	68fa      	ldr	r2, [r7, #12]
 800375e:	4313      	orrs	r3, r2
 8003760:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003762:	492f      	ldr	r1, [pc, #188]	@ (8003820 <HAL_GPIO_Init+0x2bc>)
 8003764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003766:	089b      	lsrs	r3, r3, #2
 8003768:	3302      	adds	r3, #2
 800376a:	68fa      	ldr	r2, [r7, #12]
 800376c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d006      	beq.n	800378a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800377c:	4b2d      	ldr	r3, [pc, #180]	@ (8003834 <HAL_GPIO_Init+0x2d0>)
 800377e:	689a      	ldr	r2, [r3, #8]
 8003780:	492c      	ldr	r1, [pc, #176]	@ (8003834 <HAL_GPIO_Init+0x2d0>)
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	4313      	orrs	r3, r2
 8003786:	608b      	str	r3, [r1, #8]
 8003788:	e006      	b.n	8003798 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800378a:	4b2a      	ldr	r3, [pc, #168]	@ (8003834 <HAL_GPIO_Init+0x2d0>)
 800378c:	689a      	ldr	r2, [r3, #8]
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	43db      	mvns	r3, r3
 8003792:	4928      	ldr	r1, [pc, #160]	@ (8003834 <HAL_GPIO_Init+0x2d0>)
 8003794:	4013      	ands	r3, r2
 8003796:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d006      	beq.n	80037b2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80037a4:	4b23      	ldr	r3, [pc, #140]	@ (8003834 <HAL_GPIO_Init+0x2d0>)
 80037a6:	68da      	ldr	r2, [r3, #12]
 80037a8:	4922      	ldr	r1, [pc, #136]	@ (8003834 <HAL_GPIO_Init+0x2d0>)
 80037aa:	69bb      	ldr	r3, [r7, #24]
 80037ac:	4313      	orrs	r3, r2
 80037ae:	60cb      	str	r3, [r1, #12]
 80037b0:	e006      	b.n	80037c0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80037b2:	4b20      	ldr	r3, [pc, #128]	@ (8003834 <HAL_GPIO_Init+0x2d0>)
 80037b4:	68da      	ldr	r2, [r3, #12]
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	43db      	mvns	r3, r3
 80037ba:	491e      	ldr	r1, [pc, #120]	@ (8003834 <HAL_GPIO_Init+0x2d0>)
 80037bc:	4013      	ands	r3, r2
 80037be:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d006      	beq.n	80037da <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80037cc:	4b19      	ldr	r3, [pc, #100]	@ (8003834 <HAL_GPIO_Init+0x2d0>)
 80037ce:	685a      	ldr	r2, [r3, #4]
 80037d0:	4918      	ldr	r1, [pc, #96]	@ (8003834 <HAL_GPIO_Init+0x2d0>)
 80037d2:	69bb      	ldr	r3, [r7, #24]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	604b      	str	r3, [r1, #4]
 80037d8:	e006      	b.n	80037e8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80037da:	4b16      	ldr	r3, [pc, #88]	@ (8003834 <HAL_GPIO_Init+0x2d0>)
 80037dc:	685a      	ldr	r2, [r3, #4]
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	43db      	mvns	r3, r3
 80037e2:	4914      	ldr	r1, [pc, #80]	@ (8003834 <HAL_GPIO_Init+0x2d0>)
 80037e4:	4013      	ands	r3, r2
 80037e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d021      	beq.n	8003838 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80037f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003834 <HAL_GPIO_Init+0x2d0>)
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	490e      	ldr	r1, [pc, #56]	@ (8003834 <HAL_GPIO_Init+0x2d0>)
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	600b      	str	r3, [r1, #0]
 8003800:	e021      	b.n	8003846 <HAL_GPIO_Init+0x2e2>
 8003802:	bf00      	nop
 8003804:	10320000 	.word	0x10320000
 8003808:	10310000 	.word	0x10310000
 800380c:	10220000 	.word	0x10220000
 8003810:	10210000 	.word	0x10210000
 8003814:	10120000 	.word	0x10120000
 8003818:	10110000 	.word	0x10110000
 800381c:	40021000 	.word	0x40021000
 8003820:	40010000 	.word	0x40010000
 8003824:	40010800 	.word	0x40010800
 8003828:	40010c00 	.word	0x40010c00
 800382c:	40011000 	.word	0x40011000
 8003830:	40011400 	.word	0x40011400
 8003834:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003838:	4b0b      	ldr	r3, [pc, #44]	@ (8003868 <HAL_GPIO_Init+0x304>)
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	43db      	mvns	r3, r3
 8003840:	4909      	ldr	r1, [pc, #36]	@ (8003868 <HAL_GPIO_Init+0x304>)
 8003842:	4013      	ands	r3, r2
 8003844:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003848:	3301      	adds	r3, #1
 800384a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003852:	fa22 f303 	lsr.w	r3, r2, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	f47f ae8e 	bne.w	8003578 <HAL_GPIO_Init+0x14>
  }
}
 800385c:	bf00      	nop
 800385e:	bf00      	nop
 8003860:	372c      	adds	r7, #44	@ 0x2c
 8003862:	46bd      	mov	sp, r7
 8003864:	bc80      	pop	{r7}
 8003866:	4770      	bx	lr
 8003868:	40010400 	.word	0x40010400

0800386c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	460b      	mov	r3, r1
 8003876:	807b      	strh	r3, [r7, #2]
 8003878:	4613      	mov	r3, r2
 800387a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800387c:	787b      	ldrb	r3, [r7, #1]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d003      	beq.n	800388a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003882:	887a      	ldrh	r2, [r7, #2]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003888:	e003      	b.n	8003892 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800388a:	887b      	ldrh	r3, [r7, #2]
 800388c:	041a      	lsls	r2, r3, #16
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	611a      	str	r2, [r3, #16]
}
 8003892:	bf00      	nop
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	bc80      	pop	{r7}
 800389a:	4770      	bx	lr

0800389c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	460b      	mov	r3, r1
 80038a6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	68db      	ldr	r3, [r3, #12]
 80038ac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80038ae:	887a      	ldrh	r2, [r7, #2]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	4013      	ands	r3, r2
 80038b4:	041a      	lsls	r2, r3, #16
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	43d9      	mvns	r1, r3
 80038ba:	887b      	ldrh	r3, [r7, #2]
 80038bc:	400b      	ands	r3, r1
 80038be:	431a      	orrs	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	611a      	str	r2, [r3, #16]
}
 80038c4:	bf00      	nop
 80038c6:	3714      	adds	r7, #20
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bc80      	pop	{r7}
 80038cc:	4770      	bx	lr
	...

080038d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	4603      	mov	r3, r0
 80038d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80038da:	4b08      	ldr	r3, [pc, #32]	@ (80038fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038dc:	695a      	ldr	r2, [r3, #20]
 80038de:	88fb      	ldrh	r3, [r7, #6]
 80038e0:	4013      	ands	r3, r2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d006      	beq.n	80038f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038e6:	4a05      	ldr	r2, [pc, #20]	@ (80038fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038e8:	88fb      	ldrh	r3, [r7, #6]
 80038ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038ec:	88fb      	ldrh	r3, [r7, #6]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7fe ff66 	bl	80027c0 <HAL_GPIO_EXTI_Callback>
  }
}
 80038f4:	bf00      	nop
 80038f6:	3708      	adds	r7, #8
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	40010400 	.word	0x40010400

08003900 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b086      	sub	sp, #24
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e272      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0301 	and.w	r3, r3, #1
 800391a:	2b00      	cmp	r3, #0
 800391c:	f000 8087 	beq.w	8003a2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003920:	4b92      	ldr	r3, [pc, #584]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f003 030c 	and.w	r3, r3, #12
 8003928:	2b04      	cmp	r3, #4
 800392a:	d00c      	beq.n	8003946 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800392c:	4b8f      	ldr	r3, [pc, #572]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f003 030c 	and.w	r3, r3, #12
 8003934:	2b08      	cmp	r3, #8
 8003936:	d112      	bne.n	800395e <HAL_RCC_OscConfig+0x5e>
 8003938:	4b8c      	ldr	r3, [pc, #560]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003940:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003944:	d10b      	bne.n	800395e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003946:	4b89      	ldr	r3, [pc, #548]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d06c      	beq.n	8003a2c <HAL_RCC_OscConfig+0x12c>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d168      	bne.n	8003a2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e24c      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003966:	d106      	bne.n	8003976 <HAL_RCC_OscConfig+0x76>
 8003968:	4b80      	ldr	r3, [pc, #512]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a7f      	ldr	r2, [pc, #508]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 800396e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003972:	6013      	str	r3, [r2, #0]
 8003974:	e02e      	b.n	80039d4 <HAL_RCC_OscConfig+0xd4>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d10c      	bne.n	8003998 <HAL_RCC_OscConfig+0x98>
 800397e:	4b7b      	ldr	r3, [pc, #492]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a7a      	ldr	r2, [pc, #488]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003984:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003988:	6013      	str	r3, [r2, #0]
 800398a:	4b78      	ldr	r3, [pc, #480]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a77      	ldr	r2, [pc, #476]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003990:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003994:	6013      	str	r3, [r2, #0]
 8003996:	e01d      	b.n	80039d4 <HAL_RCC_OscConfig+0xd4>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039a0:	d10c      	bne.n	80039bc <HAL_RCC_OscConfig+0xbc>
 80039a2:	4b72      	ldr	r3, [pc, #456]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a71      	ldr	r2, [pc, #452]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 80039a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039ac:	6013      	str	r3, [r2, #0]
 80039ae:	4b6f      	ldr	r3, [pc, #444]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a6e      	ldr	r2, [pc, #440]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 80039b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039b8:	6013      	str	r3, [r2, #0]
 80039ba:	e00b      	b.n	80039d4 <HAL_RCC_OscConfig+0xd4>
 80039bc:	4b6b      	ldr	r3, [pc, #428]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a6a      	ldr	r2, [pc, #424]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 80039c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039c6:	6013      	str	r3, [r2, #0]
 80039c8:	4b68      	ldr	r3, [pc, #416]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a67      	ldr	r2, [pc, #412]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 80039ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039d2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d013      	beq.n	8003a04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039dc:	f7ff fa12 	bl	8002e04 <HAL_GetTick>
 80039e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039e2:	e008      	b.n	80039f6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039e4:	f7ff fa0e 	bl	8002e04 <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	2b64      	cmp	r3, #100	@ 0x64
 80039f0:	d901      	bls.n	80039f6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80039f2:	2303      	movs	r3, #3
 80039f4:	e200      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039f6:	4b5d      	ldr	r3, [pc, #372]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d0f0      	beq.n	80039e4 <HAL_RCC_OscConfig+0xe4>
 8003a02:	e014      	b.n	8003a2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a04:	f7ff f9fe 	bl	8002e04 <HAL_GetTick>
 8003a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a0a:	e008      	b.n	8003a1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a0c:	f7ff f9fa 	bl	8002e04 <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	2b64      	cmp	r3, #100	@ 0x64
 8003a18:	d901      	bls.n	8003a1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e1ec      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a1e:	4b53      	ldr	r3, [pc, #332]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d1f0      	bne.n	8003a0c <HAL_RCC_OscConfig+0x10c>
 8003a2a:	e000      	b.n	8003a2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0302 	and.w	r3, r3, #2
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d063      	beq.n	8003b02 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a3a:	4b4c      	ldr	r3, [pc, #304]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	f003 030c 	and.w	r3, r3, #12
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00b      	beq.n	8003a5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003a46:	4b49      	ldr	r3, [pc, #292]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f003 030c 	and.w	r3, r3, #12
 8003a4e:	2b08      	cmp	r3, #8
 8003a50:	d11c      	bne.n	8003a8c <HAL_RCC_OscConfig+0x18c>
 8003a52:	4b46      	ldr	r3, [pc, #280]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d116      	bne.n	8003a8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a5e:	4b43      	ldr	r3, [pc, #268]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0302 	and.w	r3, r3, #2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d005      	beq.n	8003a76 <HAL_RCC_OscConfig+0x176>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d001      	beq.n	8003a76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e1c0      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a76:	4b3d      	ldr	r3, [pc, #244]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	695b      	ldr	r3, [r3, #20]
 8003a82:	00db      	lsls	r3, r3, #3
 8003a84:	4939      	ldr	r1, [pc, #228]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a8a:	e03a      	b.n	8003b02 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d020      	beq.n	8003ad6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a94:	4b36      	ldr	r3, [pc, #216]	@ (8003b70 <HAL_RCC_OscConfig+0x270>)
 8003a96:	2201      	movs	r2, #1
 8003a98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a9a:	f7ff f9b3 	bl	8002e04 <HAL_GetTick>
 8003a9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aa0:	e008      	b.n	8003ab4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aa2:	f7ff f9af 	bl	8002e04 <HAL_GetTick>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d901      	bls.n	8003ab4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e1a1      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ab4:	4b2d      	ldr	r3, [pc, #180]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0302 	and.w	r3, r3, #2
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d0f0      	beq.n	8003aa2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ac0:	4b2a      	ldr	r3, [pc, #168]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	695b      	ldr	r3, [r3, #20]
 8003acc:	00db      	lsls	r3, r3, #3
 8003ace:	4927      	ldr	r1, [pc, #156]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	600b      	str	r3, [r1, #0]
 8003ad4:	e015      	b.n	8003b02 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ad6:	4b26      	ldr	r3, [pc, #152]	@ (8003b70 <HAL_RCC_OscConfig+0x270>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003adc:	f7ff f992 	bl	8002e04 <HAL_GetTick>
 8003ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ae2:	e008      	b.n	8003af6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ae4:	f7ff f98e 	bl	8002e04 <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	2b02      	cmp	r3, #2
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e180      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003af6:	4b1d      	ldr	r3, [pc, #116]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d1f0      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0308 	and.w	r3, r3, #8
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d03a      	beq.n	8003b84 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	699b      	ldr	r3, [r3, #24]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d019      	beq.n	8003b4a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b16:	4b17      	ldr	r3, [pc, #92]	@ (8003b74 <HAL_RCC_OscConfig+0x274>)
 8003b18:	2201      	movs	r2, #1
 8003b1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b1c:	f7ff f972 	bl	8002e04 <HAL_GetTick>
 8003b20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b22:	e008      	b.n	8003b36 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b24:	f7ff f96e 	bl	8002e04 <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e160      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b36:	4b0d      	ldr	r3, [pc, #52]	@ (8003b6c <HAL_RCC_OscConfig+0x26c>)
 8003b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d0f0      	beq.n	8003b24 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003b42:	2001      	movs	r0, #1
 8003b44:	f000 fafe 	bl	8004144 <RCC_Delay>
 8003b48:	e01c      	b.n	8003b84 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8003b74 <HAL_RCC_OscConfig+0x274>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b50:	f7ff f958 	bl	8002e04 <HAL_GetTick>
 8003b54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b56:	e00f      	b.n	8003b78 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b58:	f7ff f954 	bl	8002e04 <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d908      	bls.n	8003b78 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e146      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
 8003b6a:	bf00      	nop
 8003b6c:	40021000 	.word	0x40021000
 8003b70:	42420000 	.word	0x42420000
 8003b74:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b78:	4b92      	ldr	r3, [pc, #584]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7c:	f003 0302 	and.w	r3, r3, #2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1e9      	bne.n	8003b58 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0304 	and.w	r3, r3, #4
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	f000 80a6 	beq.w	8003cde <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b92:	2300      	movs	r3, #0
 8003b94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b96:	4b8b      	ldr	r3, [pc, #556]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003b98:	69db      	ldr	r3, [r3, #28]
 8003b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d10d      	bne.n	8003bbe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ba2:	4b88      	ldr	r3, [pc, #544]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003ba4:	69db      	ldr	r3, [r3, #28]
 8003ba6:	4a87      	ldr	r2, [pc, #540]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003ba8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bac:	61d3      	str	r3, [r2, #28]
 8003bae:	4b85      	ldr	r3, [pc, #532]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003bb0:	69db      	ldr	r3, [r3, #28]
 8003bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bb6:	60bb      	str	r3, [r7, #8]
 8003bb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bbe:	4b82      	ldr	r3, [pc, #520]	@ (8003dc8 <HAL_RCC_OscConfig+0x4c8>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d118      	bne.n	8003bfc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bca:	4b7f      	ldr	r3, [pc, #508]	@ (8003dc8 <HAL_RCC_OscConfig+0x4c8>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a7e      	ldr	r2, [pc, #504]	@ (8003dc8 <HAL_RCC_OscConfig+0x4c8>)
 8003bd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bd6:	f7ff f915 	bl	8002e04 <HAL_GetTick>
 8003bda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bdc:	e008      	b.n	8003bf0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bde:	f7ff f911 	bl	8002e04 <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	2b64      	cmp	r3, #100	@ 0x64
 8003bea:	d901      	bls.n	8003bf0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	e103      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bf0:	4b75      	ldr	r3, [pc, #468]	@ (8003dc8 <HAL_RCC_OscConfig+0x4c8>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d0f0      	beq.n	8003bde <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d106      	bne.n	8003c12 <HAL_RCC_OscConfig+0x312>
 8003c04:	4b6f      	ldr	r3, [pc, #444]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003c06:	6a1b      	ldr	r3, [r3, #32]
 8003c08:	4a6e      	ldr	r2, [pc, #440]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003c0a:	f043 0301 	orr.w	r3, r3, #1
 8003c0e:	6213      	str	r3, [r2, #32]
 8003c10:	e02d      	b.n	8003c6e <HAL_RCC_OscConfig+0x36e>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10c      	bne.n	8003c34 <HAL_RCC_OscConfig+0x334>
 8003c1a:	4b6a      	ldr	r3, [pc, #424]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003c1c:	6a1b      	ldr	r3, [r3, #32]
 8003c1e:	4a69      	ldr	r2, [pc, #420]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003c20:	f023 0301 	bic.w	r3, r3, #1
 8003c24:	6213      	str	r3, [r2, #32]
 8003c26:	4b67      	ldr	r3, [pc, #412]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003c28:	6a1b      	ldr	r3, [r3, #32]
 8003c2a:	4a66      	ldr	r2, [pc, #408]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003c2c:	f023 0304 	bic.w	r3, r3, #4
 8003c30:	6213      	str	r3, [r2, #32]
 8003c32:	e01c      	b.n	8003c6e <HAL_RCC_OscConfig+0x36e>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	2b05      	cmp	r3, #5
 8003c3a:	d10c      	bne.n	8003c56 <HAL_RCC_OscConfig+0x356>
 8003c3c:	4b61      	ldr	r3, [pc, #388]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003c3e:	6a1b      	ldr	r3, [r3, #32]
 8003c40:	4a60      	ldr	r2, [pc, #384]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003c42:	f043 0304 	orr.w	r3, r3, #4
 8003c46:	6213      	str	r3, [r2, #32]
 8003c48:	4b5e      	ldr	r3, [pc, #376]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003c4a:	6a1b      	ldr	r3, [r3, #32]
 8003c4c:	4a5d      	ldr	r2, [pc, #372]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003c4e:	f043 0301 	orr.w	r3, r3, #1
 8003c52:	6213      	str	r3, [r2, #32]
 8003c54:	e00b      	b.n	8003c6e <HAL_RCC_OscConfig+0x36e>
 8003c56:	4b5b      	ldr	r3, [pc, #364]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003c58:	6a1b      	ldr	r3, [r3, #32]
 8003c5a:	4a5a      	ldr	r2, [pc, #360]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003c5c:	f023 0301 	bic.w	r3, r3, #1
 8003c60:	6213      	str	r3, [r2, #32]
 8003c62:	4b58      	ldr	r3, [pc, #352]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	4a57      	ldr	r2, [pc, #348]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003c68:	f023 0304 	bic.w	r3, r3, #4
 8003c6c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d015      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c76:	f7ff f8c5 	bl	8002e04 <HAL_GetTick>
 8003c7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c7c:	e00a      	b.n	8003c94 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c7e:	f7ff f8c1 	bl	8002e04 <HAL_GetTick>
 8003c82:	4602      	mov	r2, r0
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	1ad3      	subs	r3, r2, r3
 8003c88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d901      	bls.n	8003c94 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e0b1      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c94:	4b4b      	ldr	r3, [pc, #300]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003c96:	6a1b      	ldr	r3, [r3, #32]
 8003c98:	f003 0302 	and.w	r3, r3, #2
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d0ee      	beq.n	8003c7e <HAL_RCC_OscConfig+0x37e>
 8003ca0:	e014      	b.n	8003ccc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ca2:	f7ff f8af 	bl	8002e04 <HAL_GetTick>
 8003ca6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ca8:	e00a      	b.n	8003cc0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003caa:	f7ff f8ab 	bl	8002e04 <HAL_GetTick>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	1ad3      	subs	r3, r2, r3
 8003cb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d901      	bls.n	8003cc0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e09b      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cc0:	4b40      	ldr	r3, [pc, #256]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003cc2:	6a1b      	ldr	r3, [r3, #32]
 8003cc4:	f003 0302 	and.w	r3, r3, #2
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d1ee      	bne.n	8003caa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ccc:	7dfb      	ldrb	r3, [r7, #23]
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d105      	bne.n	8003cde <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cd2:	4b3c      	ldr	r3, [pc, #240]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003cd4:	69db      	ldr	r3, [r3, #28]
 8003cd6:	4a3b      	ldr	r2, [pc, #236]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003cd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cdc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	69db      	ldr	r3, [r3, #28]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	f000 8087 	beq.w	8003df6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ce8:	4b36      	ldr	r3, [pc, #216]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f003 030c 	and.w	r3, r3, #12
 8003cf0:	2b08      	cmp	r3, #8
 8003cf2:	d061      	beq.n	8003db8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	69db      	ldr	r3, [r3, #28]
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d146      	bne.n	8003d8a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cfc:	4b33      	ldr	r3, [pc, #204]	@ (8003dcc <HAL_RCC_OscConfig+0x4cc>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d02:	f7ff f87f 	bl	8002e04 <HAL_GetTick>
 8003d06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d08:	e008      	b.n	8003d1c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d0a:	f7ff f87b 	bl	8002e04 <HAL_GetTick>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	1ad3      	subs	r3, r2, r3
 8003d14:	2b02      	cmp	r3, #2
 8003d16:	d901      	bls.n	8003d1c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	e06d      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d1c:	4b29      	ldr	r3, [pc, #164]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d1f0      	bne.n	8003d0a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6a1b      	ldr	r3, [r3, #32]
 8003d2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d30:	d108      	bne.n	8003d44 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003d32:	4b24      	ldr	r3, [pc, #144]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	4921      	ldr	r1, [pc, #132]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d44:	4b1f      	ldr	r3, [pc, #124]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a19      	ldr	r1, [r3, #32]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d54:	430b      	orrs	r3, r1
 8003d56:	491b      	ldr	r1, [pc, #108]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d5c:	4b1b      	ldr	r3, [pc, #108]	@ (8003dcc <HAL_RCC_OscConfig+0x4cc>)
 8003d5e:	2201      	movs	r2, #1
 8003d60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d62:	f7ff f84f 	bl	8002e04 <HAL_GetTick>
 8003d66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d68:	e008      	b.n	8003d7c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d6a:	f7ff f84b 	bl	8002e04 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e03d      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d7c:	4b11      	ldr	r3, [pc, #68]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d0f0      	beq.n	8003d6a <HAL_RCC_OscConfig+0x46a>
 8003d88:	e035      	b.n	8003df6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d8a:	4b10      	ldr	r3, [pc, #64]	@ (8003dcc <HAL_RCC_OscConfig+0x4cc>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d90:	f7ff f838 	bl	8002e04 <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d98:	f7ff f834 	bl	8002e04 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e026      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003daa:	4b06      	ldr	r3, [pc, #24]	@ (8003dc4 <HAL_RCC_OscConfig+0x4c4>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1f0      	bne.n	8003d98 <HAL_RCC_OscConfig+0x498>
 8003db6:	e01e      	b.n	8003df6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	69db      	ldr	r3, [r3, #28]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d107      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e019      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
 8003dc4:	40021000 	.word	0x40021000
 8003dc8:	40007000 	.word	0x40007000
 8003dcc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8003e00 <HAL_RCC_OscConfig+0x500>)
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d106      	bne.n	8003df2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d001      	beq.n	8003df6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e000      	b.n	8003df8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003df6:	2300      	movs	r3, #0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3718      	adds	r7, #24
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	40021000 	.word	0x40021000

08003e04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d101      	bne.n	8003e18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e0d0      	b.n	8003fba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e18:	4b6a      	ldr	r3, [pc, #424]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0307 	and.w	r3, r3, #7
 8003e20:	683a      	ldr	r2, [r7, #0]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d910      	bls.n	8003e48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e26:	4b67      	ldr	r3, [pc, #412]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f023 0207 	bic.w	r2, r3, #7
 8003e2e:	4965      	ldr	r1, [pc, #404]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e36:	4b63      	ldr	r3, [pc, #396]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0307 	and.w	r3, r3, #7
 8003e3e:	683a      	ldr	r2, [r7, #0]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d001      	beq.n	8003e48 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e0b8      	b.n	8003fba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d020      	beq.n	8003e96 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0304 	and.w	r3, r3, #4
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d005      	beq.n	8003e6c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e60:	4b59      	ldr	r3, [pc, #356]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	4a58      	ldr	r2, [pc, #352]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e66:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003e6a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0308 	and.w	r3, r3, #8
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d005      	beq.n	8003e84 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e78:	4b53      	ldr	r3, [pc, #332]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	4a52      	ldr	r2, [pc, #328]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e7e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003e82:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e84:	4b50      	ldr	r3, [pc, #320]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	494d      	ldr	r1, [pc, #308]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0301 	and.w	r3, r3, #1
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d040      	beq.n	8003f24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d107      	bne.n	8003eba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eaa:	4b47      	ldr	r3, [pc, #284]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d115      	bne.n	8003ee2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e07f      	b.n	8003fba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d107      	bne.n	8003ed2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ec2:	4b41      	ldr	r3, [pc, #260]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d109      	bne.n	8003ee2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e073      	b.n	8003fba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ed2:	4b3d      	ldr	r3, [pc, #244]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0302 	and.w	r3, r3, #2
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d101      	bne.n	8003ee2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e06b      	b.n	8003fba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ee2:	4b39      	ldr	r3, [pc, #228]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f023 0203 	bic.w	r2, r3, #3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	4936      	ldr	r1, [pc, #216]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ef4:	f7fe ff86 	bl	8002e04 <HAL_GetTick>
 8003ef8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003efa:	e00a      	b.n	8003f12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003efc:	f7fe ff82 	bl	8002e04 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d901      	bls.n	8003f12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e053      	b.n	8003fba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f12:	4b2d      	ldr	r3, [pc, #180]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f003 020c 	and.w	r2, r3, #12
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d1eb      	bne.n	8003efc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f24:	4b27      	ldr	r3, [pc, #156]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0307 	and.w	r3, r3, #7
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d210      	bcs.n	8003f54 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f32:	4b24      	ldr	r3, [pc, #144]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f023 0207 	bic.w	r2, r3, #7
 8003f3a:	4922      	ldr	r1, [pc, #136]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f42:	4b20      	ldr	r3, [pc, #128]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0307 	and.w	r3, r3, #7
 8003f4a:	683a      	ldr	r2, [r7, #0]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d001      	beq.n	8003f54 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e032      	b.n	8003fba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0304 	and.w	r3, r3, #4
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d008      	beq.n	8003f72 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f60:	4b19      	ldr	r3, [pc, #100]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	4916      	ldr	r1, [pc, #88]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0308 	and.w	r3, r3, #8
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d009      	beq.n	8003f92 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f7e:	4b12      	ldr	r3, [pc, #72]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	00db      	lsls	r3, r3, #3
 8003f8c:	490e      	ldr	r1, [pc, #56]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f92:	f000 f821 	bl	8003fd8 <HAL_RCC_GetSysClockFreq>
 8003f96:	4602      	mov	r2, r0
 8003f98:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	091b      	lsrs	r3, r3, #4
 8003f9e:	f003 030f 	and.w	r3, r3, #15
 8003fa2:	490a      	ldr	r1, [pc, #40]	@ (8003fcc <HAL_RCC_ClockConfig+0x1c8>)
 8003fa4:	5ccb      	ldrb	r3, [r1, r3]
 8003fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8003faa:	4a09      	ldr	r2, [pc, #36]	@ (8003fd0 <HAL_RCC_ClockConfig+0x1cc>)
 8003fac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003fae:	4b09      	ldr	r3, [pc, #36]	@ (8003fd4 <HAL_RCC_ClockConfig+0x1d0>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f7fe fd70 	bl	8002a98 <HAL_InitTick>

  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	40022000 	.word	0x40022000
 8003fc8:	40021000 	.word	0x40021000
 8003fcc:	0800a3e8 	.word	0x0800a3e8
 8003fd0:	20000024 	.word	0x20000024
 8003fd4:	20000028 	.word	0x20000028

08003fd8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b087      	sub	sp, #28
 8003fdc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	60fb      	str	r3, [r7, #12]
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	60bb      	str	r3, [r7, #8]
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	617b      	str	r3, [r7, #20]
 8003fea:	2300      	movs	r3, #0
 8003fec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003ff2:	4b1e      	ldr	r3, [pc, #120]	@ (800406c <HAL_RCC_GetSysClockFreq+0x94>)
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f003 030c 	and.w	r3, r3, #12
 8003ffe:	2b04      	cmp	r3, #4
 8004000:	d002      	beq.n	8004008 <HAL_RCC_GetSysClockFreq+0x30>
 8004002:	2b08      	cmp	r3, #8
 8004004:	d003      	beq.n	800400e <HAL_RCC_GetSysClockFreq+0x36>
 8004006:	e027      	b.n	8004058 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004008:	4b19      	ldr	r3, [pc, #100]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x98>)
 800400a:	613b      	str	r3, [r7, #16]
      break;
 800400c:	e027      	b.n	800405e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	0c9b      	lsrs	r3, r3, #18
 8004012:	f003 030f 	and.w	r3, r3, #15
 8004016:	4a17      	ldr	r2, [pc, #92]	@ (8004074 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004018:	5cd3      	ldrb	r3, [r2, r3]
 800401a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d010      	beq.n	8004048 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004026:	4b11      	ldr	r3, [pc, #68]	@ (800406c <HAL_RCC_GetSysClockFreq+0x94>)
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	0c5b      	lsrs	r3, r3, #17
 800402c:	f003 0301 	and.w	r3, r3, #1
 8004030:	4a11      	ldr	r2, [pc, #68]	@ (8004078 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004032:	5cd3      	ldrb	r3, [r2, r3]
 8004034:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a0d      	ldr	r2, [pc, #52]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x98>)
 800403a:	fb03 f202 	mul.w	r2, r3, r2
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	fbb2 f3f3 	udiv	r3, r2, r3
 8004044:	617b      	str	r3, [r7, #20]
 8004046:	e004      	b.n	8004052 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a0c      	ldr	r2, [pc, #48]	@ (800407c <HAL_RCC_GetSysClockFreq+0xa4>)
 800404c:	fb02 f303 	mul.w	r3, r2, r3
 8004050:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	613b      	str	r3, [r7, #16]
      break;
 8004056:	e002      	b.n	800405e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004058:	4b05      	ldr	r3, [pc, #20]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x98>)
 800405a:	613b      	str	r3, [r7, #16]
      break;
 800405c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800405e:	693b      	ldr	r3, [r7, #16]
}
 8004060:	4618      	mov	r0, r3
 8004062:	371c      	adds	r7, #28
 8004064:	46bd      	mov	sp, r7
 8004066:	bc80      	pop	{r7}
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	40021000 	.word	0x40021000
 8004070:	007a1200 	.word	0x007a1200
 8004074:	0800a400 	.word	0x0800a400
 8004078:	0800a410 	.word	0x0800a410
 800407c:	003d0900 	.word	0x003d0900

08004080 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004080:	b480      	push	{r7}
 8004082:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004084:	4b02      	ldr	r3, [pc, #8]	@ (8004090 <HAL_RCC_GetHCLKFreq+0x10>)
 8004086:	681b      	ldr	r3, [r3, #0]
}
 8004088:	4618      	mov	r0, r3
 800408a:	46bd      	mov	sp, r7
 800408c:	bc80      	pop	{r7}
 800408e:	4770      	bx	lr
 8004090:	20000024 	.word	0x20000024

08004094 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004098:	f7ff fff2 	bl	8004080 <HAL_RCC_GetHCLKFreq>
 800409c:	4602      	mov	r2, r0
 800409e:	4b05      	ldr	r3, [pc, #20]	@ (80040b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	0a1b      	lsrs	r3, r3, #8
 80040a4:	f003 0307 	and.w	r3, r3, #7
 80040a8:	4903      	ldr	r1, [pc, #12]	@ (80040b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040aa:	5ccb      	ldrb	r3, [r1, r3]
 80040ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	40021000 	.word	0x40021000
 80040b8:	0800a3f8 	.word	0x0800a3f8

080040bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80040c0:	f7ff ffde 	bl	8004080 <HAL_RCC_GetHCLKFreq>
 80040c4:	4602      	mov	r2, r0
 80040c6:	4b05      	ldr	r3, [pc, #20]	@ (80040dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	0adb      	lsrs	r3, r3, #11
 80040cc:	f003 0307 	and.w	r3, r3, #7
 80040d0:	4903      	ldr	r1, [pc, #12]	@ (80040e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040d2:	5ccb      	ldrb	r3, [r1, r3]
 80040d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040d8:	4618      	mov	r0, r3
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	40021000 	.word	0x40021000
 80040e0:	0800a3f8 	.word	0x0800a3f8

080040e4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	220f      	movs	r2, #15
 80040f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80040f4:	4b11      	ldr	r3, [pc, #68]	@ (800413c <HAL_RCC_GetClockConfig+0x58>)
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f003 0203 	and.w	r2, r3, #3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004100:	4b0e      	ldr	r3, [pc, #56]	@ (800413c <HAL_RCC_GetClockConfig+0x58>)
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800410c:	4b0b      	ldr	r3, [pc, #44]	@ (800413c <HAL_RCC_GetClockConfig+0x58>)
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004118:	4b08      	ldr	r3, [pc, #32]	@ (800413c <HAL_RCC_GetClockConfig+0x58>)
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	08db      	lsrs	r3, r3, #3
 800411e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004126:	4b06      	ldr	r3, [pc, #24]	@ (8004140 <HAL_RCC_GetClockConfig+0x5c>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0207 	and.w	r2, r3, #7
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004132:	bf00      	nop
 8004134:	370c      	adds	r7, #12
 8004136:	46bd      	mov	sp, r7
 8004138:	bc80      	pop	{r7}
 800413a:	4770      	bx	lr
 800413c:	40021000 	.word	0x40021000
 8004140:	40022000 	.word	0x40022000

08004144 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004144:	b480      	push	{r7}
 8004146:	b085      	sub	sp, #20
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800414c:	4b0a      	ldr	r3, [pc, #40]	@ (8004178 <RCC_Delay+0x34>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a0a      	ldr	r2, [pc, #40]	@ (800417c <RCC_Delay+0x38>)
 8004152:	fba2 2303 	umull	r2, r3, r2, r3
 8004156:	0a5b      	lsrs	r3, r3, #9
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	fb02 f303 	mul.w	r3, r2, r3
 800415e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004160:	bf00      	nop
  }
  while (Delay --);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	1e5a      	subs	r2, r3, #1
 8004166:	60fa      	str	r2, [r7, #12]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1f9      	bne.n	8004160 <RCC_Delay+0x1c>
}
 800416c:	bf00      	nop
 800416e:	bf00      	nop
 8004170:	3714      	adds	r7, #20
 8004172:	46bd      	mov	sp, r7
 8004174:	bc80      	pop	{r7}
 8004176:	4770      	bx	lr
 8004178:	20000024 	.word	0x20000024
 800417c:	10624dd3 	.word	0x10624dd3

08004180 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d101      	bne.n	8004192 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e076      	b.n	8004280 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004196:	2b00      	cmp	r3, #0
 8004198:	d108      	bne.n	80041ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041a2:	d009      	beq.n	80041b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	61da      	str	r2, [r3, #28]
 80041aa:	e005      	b.n	80041b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2200      	movs	r2, #0
 80041bc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d106      	bne.n	80041d8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f7fe fb96 	bl	8002904 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2202      	movs	r2, #2
 80041dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041ee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004200:	431a      	orrs	r2, r3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800420a:	431a      	orrs	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	691b      	ldr	r3, [r3, #16]
 8004210:	f003 0302 	and.w	r3, r3, #2
 8004214:	431a      	orrs	r2, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	695b      	ldr	r3, [r3, #20]
 800421a:	f003 0301 	and.w	r3, r3, #1
 800421e:	431a      	orrs	r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	699b      	ldr	r3, [r3, #24]
 8004224:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004228:	431a      	orrs	r2, r3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	69db      	ldr	r3, [r3, #28]
 800422e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004232:	431a      	orrs	r2, r3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6a1b      	ldr	r3, [r3, #32]
 8004238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800423c:	ea42 0103 	orr.w	r1, r2, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004244:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	430a      	orrs	r2, r1
 800424e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	0c1a      	lsrs	r2, r3, #16
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f002 0204 	and.w	r2, r2, #4
 800425e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	69da      	ldr	r2, [r3, #28]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800426e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2201      	movs	r2, #1
 800427a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800427e:	2300      	movs	r3, #0
}
 8004280:	4618      	mov	r0, r3
 8004282:	3708      	adds	r7, #8
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}

08004288 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b088      	sub	sp, #32
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	603b      	str	r3, [r7, #0]
 8004294:	4613      	mov	r3, r2
 8004296:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004298:	f7fe fdb4 	bl	8002e04 <HAL_GetTick>
 800429c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800429e:	88fb      	ldrh	r3, [r7, #6]
 80042a0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d001      	beq.n	80042b2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80042ae:	2302      	movs	r3, #2
 80042b0:	e12a      	b.n	8004508 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d002      	beq.n	80042be <HAL_SPI_Transmit+0x36>
 80042b8:	88fb      	ldrh	r3, [r7, #6]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d101      	bne.n	80042c2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e122      	b.n	8004508 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d101      	bne.n	80042d0 <HAL_SPI_Transmit+0x48>
 80042cc:	2302      	movs	r3, #2
 80042ce:	e11b      	b.n	8004508 <HAL_SPI_Transmit+0x280>
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2203      	movs	r2, #3
 80042dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	68ba      	ldr	r2, [r7, #8]
 80042ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	88fa      	ldrh	r2, [r7, #6]
 80042f0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	88fa      	ldrh	r2, [r7, #6]
 80042f6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2200      	movs	r2, #0
 80042fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2200      	movs	r2, #0
 8004302:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2200      	movs	r2, #0
 8004308:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800431e:	d10f      	bne.n	8004340 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800432e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800433e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800434a:	2b40      	cmp	r3, #64	@ 0x40
 800434c:	d007      	beq.n	800435e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800435c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004366:	d152      	bne.n	800440e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d002      	beq.n	8004376 <HAL_SPI_Transmit+0xee>
 8004370:	8b7b      	ldrh	r3, [r7, #26]
 8004372:	2b01      	cmp	r3, #1
 8004374:	d145      	bne.n	8004402 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800437a:	881a      	ldrh	r2, [r3, #0]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004386:	1c9a      	adds	r2, r3, #2
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004390:	b29b      	uxth	r3, r3
 8004392:	3b01      	subs	r3, #1
 8004394:	b29a      	uxth	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800439a:	e032      	b.n	8004402 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d112      	bne.n	80043d0 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ae:	881a      	ldrh	r2, [r3, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ba:	1c9a      	adds	r2, r3, #2
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	3b01      	subs	r3, #1
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80043ce:	e018      	b.n	8004402 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043d0:	f7fe fd18 	bl	8002e04 <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	429a      	cmp	r2, r3
 80043de:	d803      	bhi.n	80043e8 <HAL_SPI_Transmit+0x160>
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043e6:	d102      	bne.n	80043ee <HAL_SPI_Transmit+0x166>
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d109      	bne.n	8004402 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e082      	b.n	8004508 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004406:	b29b      	uxth	r3, r3
 8004408:	2b00      	cmp	r3, #0
 800440a:	d1c7      	bne.n	800439c <HAL_SPI_Transmit+0x114>
 800440c:	e053      	b.n	80044b6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d002      	beq.n	800441c <HAL_SPI_Transmit+0x194>
 8004416:	8b7b      	ldrh	r3, [r7, #26]
 8004418:	2b01      	cmp	r3, #1
 800441a:	d147      	bne.n	80044ac <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	330c      	adds	r3, #12
 8004426:	7812      	ldrb	r2, [r2, #0]
 8004428:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800442e:	1c5a      	adds	r2, r3, #1
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004438:	b29b      	uxth	r3, r3
 800443a:	3b01      	subs	r3, #1
 800443c:	b29a      	uxth	r2, r3
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004442:	e033      	b.n	80044ac <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b02      	cmp	r3, #2
 8004450:	d113      	bne.n	800447a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	330c      	adds	r3, #12
 800445c:	7812      	ldrb	r2, [r2, #0]
 800445e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004464:	1c5a      	adds	r2, r3, #1
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800446e:	b29b      	uxth	r3, r3
 8004470:	3b01      	subs	r3, #1
 8004472:	b29a      	uxth	r2, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004478:	e018      	b.n	80044ac <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800447a:	f7fe fcc3 	bl	8002e04 <HAL_GetTick>
 800447e:	4602      	mov	r2, r0
 8004480:	69fb      	ldr	r3, [r7, #28]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	683a      	ldr	r2, [r7, #0]
 8004486:	429a      	cmp	r2, r3
 8004488:	d803      	bhi.n	8004492 <HAL_SPI_Transmit+0x20a>
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004490:	d102      	bne.n	8004498 <HAL_SPI_Transmit+0x210>
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d109      	bne.n	80044ac <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e02d      	b.n	8004508 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d1c6      	bne.n	8004444 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044b6:	69fa      	ldr	r2, [r7, #28]
 80044b8:	6839      	ldr	r1, [r7, #0]
 80044ba:	68f8      	ldr	r0, [r7, #12]
 80044bc:	f000 fbd2 	bl	8004c64 <SPI_EndRxTxTransaction>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d002      	beq.n	80044cc <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2220      	movs	r2, #32
 80044ca:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d10a      	bne.n	80044ea <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80044d4:	2300      	movs	r3, #0
 80044d6:	617b      	str	r3, [r7, #20]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	617b      	str	r3, [r7, #20]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	617b      	str	r3, [r7, #20]
 80044e8:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2201      	movs	r2, #1
 80044ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e000      	b.n	8004508 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004506:	2300      	movs	r3, #0
  }
}
 8004508:	4618      	mov	r0, r3
 800450a:	3720      	adds	r7, #32
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}

08004510 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b088      	sub	sp, #32
 8004514:	af02      	add	r7, sp, #8
 8004516:	60f8      	str	r0, [r7, #12]
 8004518:	60b9      	str	r1, [r7, #8]
 800451a:	603b      	str	r3, [r7, #0]
 800451c:	4613      	mov	r3, r2
 800451e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004526:	b2db      	uxtb	r3, r3
 8004528:	2b01      	cmp	r3, #1
 800452a:	d001      	beq.n	8004530 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800452c:	2302      	movs	r3, #2
 800452e:	e104      	b.n	800473a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004538:	d112      	bne.n	8004560 <HAL_SPI_Receive+0x50>
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10e      	bne.n	8004560 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2204      	movs	r2, #4
 8004546:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800454a:	88fa      	ldrh	r2, [r7, #6]
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	9300      	str	r3, [sp, #0]
 8004550:	4613      	mov	r3, r2
 8004552:	68ba      	ldr	r2, [r7, #8]
 8004554:	68b9      	ldr	r1, [r7, #8]
 8004556:	68f8      	ldr	r0, [r7, #12]
 8004558:	f000 f8f3 	bl	8004742 <HAL_SPI_TransmitReceive>
 800455c:	4603      	mov	r3, r0
 800455e:	e0ec      	b.n	800473a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004560:	f7fe fc50 	bl	8002e04 <HAL_GetTick>
 8004564:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d002      	beq.n	8004572 <HAL_SPI_Receive+0x62>
 800456c:	88fb      	ldrh	r3, [r7, #6]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d101      	bne.n	8004576 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e0e1      	b.n	800473a <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800457c:	2b01      	cmp	r3, #1
 800457e:	d101      	bne.n	8004584 <HAL_SPI_Receive+0x74>
 8004580:	2302      	movs	r3, #2
 8004582:	e0da      	b.n	800473a <HAL_SPI_Receive+0x22a>
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2204      	movs	r2, #4
 8004590:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2200      	movs	r2, #0
 8004598:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	68ba      	ldr	r2, [r7, #8]
 800459e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	88fa      	ldrh	r2, [r7, #6]
 80045a4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	88fa      	ldrh	r2, [r7, #6]
 80045aa:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2200      	movs	r2, #0
 80045b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2200      	movs	r2, #0
 80045b6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2200      	movs	r2, #0
 80045bc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045d2:	d10f      	bne.n	80045f4 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045e2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80045f2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045fe:	2b40      	cmp	r3, #64	@ 0x40
 8004600:	d007      	beq.n	8004612 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004610:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d170      	bne.n	80046fc <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800461a:	e035      	b.n	8004688 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b01      	cmp	r3, #1
 8004628:	d115      	bne.n	8004656 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f103 020c 	add.w	r2, r3, #12
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004636:	7812      	ldrb	r2, [r2, #0]
 8004638:	b2d2      	uxtb	r2, r2
 800463a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004640:	1c5a      	adds	r2, r3, #1
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800464a:	b29b      	uxth	r3, r3
 800464c:	3b01      	subs	r3, #1
 800464e:	b29a      	uxth	r2, r3
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004654:	e018      	b.n	8004688 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004656:	f7fe fbd5 	bl	8002e04 <HAL_GetTick>
 800465a:	4602      	mov	r2, r0
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	683a      	ldr	r2, [r7, #0]
 8004662:	429a      	cmp	r2, r3
 8004664:	d803      	bhi.n	800466e <HAL_SPI_Receive+0x15e>
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800466c:	d102      	bne.n	8004674 <HAL_SPI_Receive+0x164>
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d109      	bne.n	8004688 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004684:	2303      	movs	r3, #3
 8004686:	e058      	b.n	800473a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800468c:	b29b      	uxth	r3, r3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d1c4      	bne.n	800461c <HAL_SPI_Receive+0x10c>
 8004692:	e038      	b.n	8004706 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	f003 0301 	and.w	r3, r3, #1
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d113      	bne.n	80046ca <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68da      	ldr	r2, [r3, #12]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ac:	b292      	uxth	r2, r2
 80046ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b4:	1c9a      	adds	r2, r3, #2
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046be:	b29b      	uxth	r3, r3
 80046c0:	3b01      	subs	r3, #1
 80046c2:	b29a      	uxth	r2, r3
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046c8:	e018      	b.n	80046fc <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046ca:	f7fe fb9b 	bl	8002e04 <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d803      	bhi.n	80046e2 <HAL_SPI_Receive+0x1d2>
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046e0:	d102      	bne.n	80046e8 <HAL_SPI_Receive+0x1d8>
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d109      	bne.n	80046fc <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2200      	movs	r2, #0
 80046f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e01e      	b.n	800473a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004700:	b29b      	uxth	r3, r3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d1c6      	bne.n	8004694 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004706:	697a      	ldr	r2, [r7, #20]
 8004708:	6839      	ldr	r1, [r7, #0]
 800470a:	68f8      	ldr	r0, [r7, #12]
 800470c:	f000 fa58 	bl	8004bc0 <SPI_EndRxTransaction>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d002      	beq.n	800471c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2220      	movs	r2, #32
 800471a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004730:	2b00      	cmp	r3, #0
 8004732:	d001      	beq.n	8004738 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e000      	b.n	800473a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004738:	2300      	movs	r3, #0
  }
}
 800473a:	4618      	mov	r0, r3
 800473c:	3718      	adds	r7, #24
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}

08004742 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004742:	b580      	push	{r7, lr}
 8004744:	b08a      	sub	sp, #40	@ 0x28
 8004746:	af00      	add	r7, sp, #0
 8004748:	60f8      	str	r0, [r7, #12]
 800474a:	60b9      	str	r1, [r7, #8]
 800474c:	607a      	str	r2, [r7, #4]
 800474e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004750:	2301      	movs	r3, #1
 8004752:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004754:	f7fe fb56 	bl	8002e04 <HAL_GetTick>
 8004758:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004760:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004768:	887b      	ldrh	r3, [r7, #2]
 800476a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800476c:	7ffb      	ldrb	r3, [r7, #31]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d00c      	beq.n	800478c <HAL_SPI_TransmitReceive+0x4a>
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004778:	d106      	bne.n	8004788 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d102      	bne.n	8004788 <HAL_SPI_TransmitReceive+0x46>
 8004782:	7ffb      	ldrb	r3, [r7, #31]
 8004784:	2b04      	cmp	r3, #4
 8004786:	d001      	beq.n	800478c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004788:	2302      	movs	r3, #2
 800478a:	e17f      	b.n	8004a8c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d005      	beq.n	800479e <HAL_SPI_TransmitReceive+0x5c>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d002      	beq.n	800479e <HAL_SPI_TransmitReceive+0x5c>
 8004798:	887b      	ldrh	r3, [r7, #2]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d101      	bne.n	80047a2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e174      	b.n	8004a8c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d101      	bne.n	80047b0 <HAL_SPI_TransmitReceive+0x6e>
 80047ac:	2302      	movs	r3, #2
 80047ae:	e16d      	b.n	8004a8c <HAL_SPI_TransmitReceive+0x34a>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2b04      	cmp	r3, #4
 80047c2:	d003      	beq.n	80047cc <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2205      	movs	r2, #5
 80047c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2200      	movs	r2, #0
 80047d0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	887a      	ldrh	r2, [r7, #2]
 80047dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	887a      	ldrh	r2, [r7, #2]
 80047e2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	68ba      	ldr	r2, [r7, #8]
 80047e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	887a      	ldrh	r2, [r7, #2]
 80047ee:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	887a      	ldrh	r2, [r7, #2]
 80047f4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2200      	movs	r2, #0
 80047fa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2200      	movs	r2, #0
 8004800:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800480c:	2b40      	cmp	r3, #64	@ 0x40
 800480e:	d007      	beq.n	8004820 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800481e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004828:	d17e      	bne.n	8004928 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d002      	beq.n	8004838 <HAL_SPI_TransmitReceive+0xf6>
 8004832:	8afb      	ldrh	r3, [r7, #22]
 8004834:	2b01      	cmp	r3, #1
 8004836:	d16c      	bne.n	8004912 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800483c:	881a      	ldrh	r2, [r3, #0]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004848:	1c9a      	adds	r2, r3, #2
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004852:	b29b      	uxth	r3, r3
 8004854:	3b01      	subs	r3, #1
 8004856:	b29a      	uxth	r2, r3
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800485c:	e059      	b.n	8004912 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f003 0302 	and.w	r3, r3, #2
 8004868:	2b02      	cmp	r3, #2
 800486a:	d11b      	bne.n	80048a4 <HAL_SPI_TransmitReceive+0x162>
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004870:	b29b      	uxth	r3, r3
 8004872:	2b00      	cmp	r3, #0
 8004874:	d016      	beq.n	80048a4 <HAL_SPI_TransmitReceive+0x162>
 8004876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004878:	2b01      	cmp	r3, #1
 800487a:	d113      	bne.n	80048a4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004880:	881a      	ldrh	r2, [r3, #0]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800488c:	1c9a      	adds	r2, r3, #2
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004896:	b29b      	uxth	r3, r3
 8004898:	3b01      	subs	r3, #1
 800489a:	b29a      	uxth	r2, r3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048a0:	2300      	movs	r3, #0
 80048a2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f003 0301 	and.w	r3, r3, #1
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d119      	bne.n	80048e6 <HAL_SPI_TransmitReceive+0x1a4>
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d014      	beq.n	80048e6 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68da      	ldr	r2, [r3, #12]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c6:	b292      	uxth	r2, r2
 80048c8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ce:	1c9a      	adds	r2, r3, #2
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048d8:	b29b      	uxth	r3, r3
 80048da:	3b01      	subs	r3, #1
 80048dc:	b29a      	uxth	r2, r3
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80048e2:	2301      	movs	r3, #1
 80048e4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80048e6:	f7fe fa8d 	bl	8002e04 <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	6a3b      	ldr	r3, [r7, #32]
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d80d      	bhi.n	8004912 <HAL_SPI_TransmitReceive+0x1d0>
 80048f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048fc:	d009      	beq.n	8004912 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2201      	movs	r2, #1
 8004902:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2200      	movs	r2, #0
 800490a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800490e:	2303      	movs	r3, #3
 8004910:	e0bc      	b.n	8004a8c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004916:	b29b      	uxth	r3, r3
 8004918:	2b00      	cmp	r3, #0
 800491a:	d1a0      	bne.n	800485e <HAL_SPI_TransmitReceive+0x11c>
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004920:	b29b      	uxth	r3, r3
 8004922:	2b00      	cmp	r3, #0
 8004924:	d19b      	bne.n	800485e <HAL_SPI_TransmitReceive+0x11c>
 8004926:	e082      	b.n	8004a2e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d002      	beq.n	8004936 <HAL_SPI_TransmitReceive+0x1f4>
 8004930:	8afb      	ldrh	r3, [r7, #22]
 8004932:	2b01      	cmp	r3, #1
 8004934:	d171      	bne.n	8004a1a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	330c      	adds	r3, #12
 8004940:	7812      	ldrb	r2, [r2, #0]
 8004942:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004948:	1c5a      	adds	r2, r3, #1
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004952:	b29b      	uxth	r3, r3
 8004954:	3b01      	subs	r3, #1
 8004956:	b29a      	uxth	r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800495c:	e05d      	b.n	8004a1a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b02      	cmp	r3, #2
 800496a:	d11c      	bne.n	80049a6 <HAL_SPI_TransmitReceive+0x264>
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004970:	b29b      	uxth	r3, r3
 8004972:	2b00      	cmp	r3, #0
 8004974:	d017      	beq.n	80049a6 <HAL_SPI_TransmitReceive+0x264>
 8004976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004978:	2b01      	cmp	r3, #1
 800497a:	d114      	bne.n	80049a6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	330c      	adds	r3, #12
 8004986:	7812      	ldrb	r2, [r2, #0]
 8004988:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800498e:	1c5a      	adds	r2, r3, #1
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004998:	b29b      	uxth	r3, r3
 800499a:	3b01      	subs	r3, #1
 800499c:	b29a      	uxth	r2, r3
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80049a2:	2300      	movs	r3, #0
 80049a4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f003 0301 	and.w	r3, r3, #1
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d119      	bne.n	80049e8 <HAL_SPI_TransmitReceive+0x2a6>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d014      	beq.n	80049e8 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	68da      	ldr	r2, [r3, #12]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c8:	b2d2      	uxtb	r2, r2
 80049ca:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049d0:	1c5a      	adds	r2, r3, #1
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049da:	b29b      	uxth	r3, r3
 80049dc:	3b01      	subs	r3, #1
 80049de:	b29a      	uxth	r2, r3
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049e4:	2301      	movs	r3, #1
 80049e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80049e8:	f7fe fa0c 	bl	8002e04 <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	6a3b      	ldr	r3, [r7, #32]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d803      	bhi.n	8004a00 <HAL_SPI_TransmitReceive+0x2be>
 80049f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049fe:	d102      	bne.n	8004a06 <HAL_SPI_TransmitReceive+0x2c4>
 8004a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d109      	bne.n	8004a1a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e038      	b.n	8004a8c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d19c      	bne.n	800495e <HAL_SPI_TransmitReceive+0x21c>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d197      	bne.n	800495e <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a2e:	6a3a      	ldr	r2, [r7, #32]
 8004a30:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a32:	68f8      	ldr	r0, [r7, #12]
 8004a34:	f000 f916 	bl	8004c64 <SPI_EndRxTxTransaction>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d008      	beq.n	8004a50 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2220      	movs	r2, #32
 8004a42:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e01d      	b.n	8004a8c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d10a      	bne.n	8004a6e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a58:	2300      	movs	r3, #0
 8004a5a:	613b      	str	r3, [r7, #16]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	613b      	str	r3, [r7, #16]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	613b      	str	r3, [r7, #16]
 8004a6c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d001      	beq.n	8004a8a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e000      	b.n	8004a8c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004a8a:	2300      	movs	r3, #0
  }
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3728      	adds	r7, #40	@ 0x28
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004aa2:	b2db      	uxtb	r3, r3
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bc80      	pop	{r7}
 8004aac:	4770      	bx	lr
	...

08004ab0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b088      	sub	sp, #32
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	60f8      	str	r0, [r7, #12]
 8004ab8:	60b9      	str	r1, [r7, #8]
 8004aba:	603b      	str	r3, [r7, #0]
 8004abc:	4613      	mov	r3, r2
 8004abe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004ac0:	f7fe f9a0 	bl	8002e04 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac8:	1a9b      	subs	r3, r3, r2
 8004aca:	683a      	ldr	r2, [r7, #0]
 8004acc:	4413      	add	r3, r2
 8004ace:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ad0:	f7fe f998 	bl	8002e04 <HAL_GetTick>
 8004ad4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004ad6:	4b39      	ldr	r3, [pc, #228]	@ (8004bbc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	015b      	lsls	r3, r3, #5
 8004adc:	0d1b      	lsrs	r3, r3, #20
 8004ade:	69fa      	ldr	r2, [r7, #28]
 8004ae0:	fb02 f303 	mul.w	r3, r2, r3
 8004ae4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ae6:	e054      	b.n	8004b92 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004aee:	d050      	beq.n	8004b92 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004af0:	f7fe f988 	bl	8002e04 <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	69bb      	ldr	r3, [r7, #24]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	69fa      	ldr	r2, [r7, #28]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d902      	bls.n	8004b06 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d13d      	bne.n	8004b82 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	685a      	ldr	r2, [r3, #4]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b1e:	d111      	bne.n	8004b44 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b28:	d004      	beq.n	8004b34 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b32:	d107      	bne.n	8004b44 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b4c:	d10f      	bne.n	8004b6e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b5c:	601a      	str	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2201      	movs	r2, #1
 8004b72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	e017      	b.n	8004bb2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d101      	bne.n	8004b8c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	689a      	ldr	r2, [r3, #8]
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	68ba      	ldr	r2, [r7, #8]
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	bf0c      	ite	eq
 8004ba2:	2301      	moveq	r3, #1
 8004ba4:	2300      	movne	r3, #0
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	461a      	mov	r2, r3
 8004baa:	79fb      	ldrb	r3, [r7, #7]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d19b      	bne.n	8004ae8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004bb0:	2300      	movs	r3, #0
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3720      	adds	r7, #32
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	20000024 	.word	0x20000024

08004bc0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b086      	sub	sp, #24
 8004bc4:	af02      	add	r7, sp, #8
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bd4:	d111      	bne.n	8004bfa <SPI_EndRxTransaction+0x3a>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bde:	d004      	beq.n	8004bea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004be8:	d107      	bne.n	8004bfa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bf8:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c02:	d117      	bne.n	8004c34 <SPI_EndRxTransaction+0x74>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c0c:	d112      	bne.n	8004c34 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	9300      	str	r3, [sp, #0]
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	2200      	movs	r2, #0
 8004c16:	2101      	movs	r1, #1
 8004c18:	68f8      	ldr	r0, [r7, #12]
 8004c1a:	f7ff ff49 	bl	8004ab0 <SPI_WaitFlagStateUntilTimeout>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d01a      	beq.n	8004c5a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c28:	f043 0220 	orr.w	r2, r3, #32
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	e013      	b.n	8004c5c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	9300      	str	r3, [sp, #0]
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	2180      	movs	r1, #128	@ 0x80
 8004c3e:	68f8      	ldr	r0, [r7, #12]
 8004c40:	f7ff ff36 	bl	8004ab0 <SPI_WaitFlagStateUntilTimeout>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d007      	beq.n	8004c5a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c4e:	f043 0220 	orr.w	r2, r3, #32
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	e000      	b.n	8004c5c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004c5a:	2300      	movs	r3, #0
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3710      	adds	r7, #16
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}

08004c64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b086      	sub	sp, #24
 8004c68:	af02      	add	r7, sp, #8
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	9300      	str	r3, [sp, #0]
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	2201      	movs	r2, #1
 8004c78:	2102      	movs	r1, #2
 8004c7a:	68f8      	ldr	r0, [r7, #12]
 8004c7c:	f7ff ff18 	bl	8004ab0 <SPI_WaitFlagStateUntilTimeout>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d007      	beq.n	8004c96 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c8a:	f043 0220 	orr.w	r2, r3, #32
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e013      	b.n	8004cbe <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	9300      	str	r3, [sp, #0]
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	2180      	movs	r1, #128	@ 0x80
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f7ff ff05 	bl	8004ab0 <SPI_WaitFlagStateUntilTimeout>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d007      	beq.n	8004cbc <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cb0:	f043 0220 	orr.w	r2, r3, #32
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e000      	b.n	8004cbe <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004cbc:	2300      	movs	r3, #0
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3710      	adds	r7, #16
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b082      	sub	sp, #8
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d101      	bne.n	8004cd8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e041      	b.n	8004d5c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d106      	bne.n	8004cf2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f000 f839 	bl	8004d64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2202      	movs	r2, #2
 8004cf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	3304      	adds	r3, #4
 8004d02:	4619      	mov	r1, r3
 8004d04:	4610      	mov	r0, r2
 8004d06:	f000 f99d 	bl	8005044 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2201      	movs	r2, #1
 8004d26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2201      	movs	r2, #1
 8004d56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d5a:	2300      	movs	r3, #0
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3708      	adds	r7, #8
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004d6c:	bf00      	nop
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bc80      	pop	{r7}
 8004d74:	4770      	bx	lr
	...

08004d78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b085      	sub	sp, #20
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d001      	beq.n	8004d90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e03a      	b.n	8004e06 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2202      	movs	r2, #2
 8004d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	68da      	ldr	r2, [r3, #12]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f042 0201 	orr.w	r2, r2, #1
 8004da6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a18      	ldr	r2, [pc, #96]	@ (8004e10 <HAL_TIM_Base_Start_IT+0x98>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d00e      	beq.n	8004dd0 <HAL_TIM_Base_Start_IT+0x58>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dba:	d009      	beq.n	8004dd0 <HAL_TIM_Base_Start_IT+0x58>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a14      	ldr	r2, [pc, #80]	@ (8004e14 <HAL_TIM_Base_Start_IT+0x9c>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d004      	beq.n	8004dd0 <HAL_TIM_Base_Start_IT+0x58>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a13      	ldr	r2, [pc, #76]	@ (8004e18 <HAL_TIM_Base_Start_IT+0xa0>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d111      	bne.n	8004df4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f003 0307 	and.w	r3, r3, #7
 8004dda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2b06      	cmp	r3, #6
 8004de0:	d010      	beq.n	8004e04 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f042 0201 	orr.w	r2, r2, #1
 8004df0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004df2:	e007      	b.n	8004e04 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f042 0201 	orr.w	r2, r2, #1
 8004e02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e04:	2300      	movs	r3, #0
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3714      	adds	r7, #20
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bc80      	pop	{r7}
 8004e0e:	4770      	bx	lr
 8004e10:	40012c00 	.word	0x40012c00
 8004e14:	40000400 	.word	0x40000400
 8004e18:	40000800 	.word	0x40000800

08004e1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d020      	beq.n	8004e80 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f003 0302 	and.w	r3, r3, #2
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d01b      	beq.n	8004e80 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f06f 0202 	mvn.w	r2, #2
 8004e50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2201      	movs	r2, #1
 8004e56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	f003 0303 	and.w	r3, r3, #3
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d003      	beq.n	8004e6e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 f8d1 	bl	800500e <HAL_TIM_IC_CaptureCallback>
 8004e6c:	e005      	b.n	8004e7a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 f8c4 	bl	8004ffc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f000 f8d3 	bl	8005020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	f003 0304 	and.w	r3, r3, #4
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d020      	beq.n	8004ecc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	f003 0304 	and.w	r3, r3, #4
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d01b      	beq.n	8004ecc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f06f 0204 	mvn.w	r2, #4
 8004e9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2202      	movs	r2, #2
 8004ea2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	699b      	ldr	r3, [r3, #24]
 8004eaa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d003      	beq.n	8004eba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 f8ab 	bl	800500e <HAL_TIM_IC_CaptureCallback>
 8004eb8:	e005      	b.n	8004ec6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 f89e 	bl	8004ffc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f000 f8ad 	bl	8005020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	f003 0308 	and.w	r3, r3, #8
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d020      	beq.n	8004f18 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f003 0308 	and.w	r3, r3, #8
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d01b      	beq.n	8004f18 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f06f 0208 	mvn.w	r2, #8
 8004ee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2204      	movs	r2, #4
 8004eee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	69db      	ldr	r3, [r3, #28]
 8004ef6:	f003 0303 	and.w	r3, r3, #3
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d003      	beq.n	8004f06 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f000 f885 	bl	800500e <HAL_TIM_IC_CaptureCallback>
 8004f04:	e005      	b.n	8004f12 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f000 f878 	bl	8004ffc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	f000 f887 	bl	8005020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2200      	movs	r2, #0
 8004f16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	f003 0310 	and.w	r3, r3, #16
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d020      	beq.n	8004f64 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	f003 0310 	and.w	r3, r3, #16
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d01b      	beq.n	8004f64 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f06f 0210 	mvn.w	r2, #16
 8004f34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2208      	movs	r2, #8
 8004f3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	69db      	ldr	r3, [r3, #28]
 8004f42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d003      	beq.n	8004f52 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 f85f 	bl	800500e <HAL_TIM_IC_CaptureCallback>
 8004f50:	e005      	b.n	8004f5e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 f852 	bl	8004ffc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f000 f861 	bl	8005020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d00c      	beq.n	8004f88 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f003 0301 	and.w	r3, r3, #1
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d007      	beq.n	8004f88 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f06f 0201 	mvn.w	r2, #1
 8004f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7fd fc6e 	bl	8002864 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d00c      	beq.n	8004fac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d007      	beq.n	8004fac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004fa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f000 f8c3 	bl	8005132 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d00c      	beq.n	8004fd0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d007      	beq.n	8004fd0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004fc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f000 f831 	bl	8005032 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	f003 0320 	and.w	r3, r3, #32
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00c      	beq.n	8004ff4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f003 0320 	and.w	r3, r3, #32
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d007      	beq.n	8004ff4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f06f 0220 	mvn.w	r2, #32
 8004fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 f896 	bl	8005120 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ff4:	bf00      	nop
 8004ff6:	3710      	adds	r7, #16
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005004:	bf00      	nop
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	bc80      	pop	{r7}
 800500c:	4770      	bx	lr

0800500e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800500e:	b480      	push	{r7}
 8005010:	b083      	sub	sp, #12
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005016:	bf00      	nop
 8005018:	370c      	adds	r7, #12
 800501a:	46bd      	mov	sp, r7
 800501c:	bc80      	pop	{r7}
 800501e:	4770      	bx	lr

08005020 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005028:	bf00      	nop
 800502a:	370c      	adds	r7, #12
 800502c:	46bd      	mov	sp, r7
 800502e:	bc80      	pop	{r7}
 8005030:	4770      	bx	lr

08005032 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005032:	b480      	push	{r7}
 8005034:	b083      	sub	sp, #12
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800503a:	bf00      	nop
 800503c:	370c      	adds	r7, #12
 800503e:	46bd      	mov	sp, r7
 8005040:	bc80      	pop	{r7}
 8005042:	4770      	bx	lr

08005044 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005044:	b480      	push	{r7}
 8005046:	b085      	sub	sp, #20
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	4a2f      	ldr	r2, [pc, #188]	@ (8005114 <TIM_Base_SetConfig+0xd0>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d00b      	beq.n	8005074 <TIM_Base_SetConfig+0x30>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005062:	d007      	beq.n	8005074 <TIM_Base_SetConfig+0x30>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4a2c      	ldr	r2, [pc, #176]	@ (8005118 <TIM_Base_SetConfig+0xd4>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d003      	beq.n	8005074 <TIM_Base_SetConfig+0x30>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a2b      	ldr	r2, [pc, #172]	@ (800511c <TIM_Base_SetConfig+0xd8>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d108      	bne.n	8005086 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800507a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	4313      	orrs	r3, r2
 8005084:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a22      	ldr	r2, [pc, #136]	@ (8005114 <TIM_Base_SetConfig+0xd0>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d00b      	beq.n	80050a6 <TIM_Base_SetConfig+0x62>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005094:	d007      	beq.n	80050a6 <TIM_Base_SetConfig+0x62>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a1f      	ldr	r2, [pc, #124]	@ (8005118 <TIM_Base_SetConfig+0xd4>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d003      	beq.n	80050a6 <TIM_Base_SetConfig+0x62>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a1e      	ldr	r2, [pc, #120]	@ (800511c <TIM_Base_SetConfig+0xd8>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d108      	bne.n	80050b8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	68fa      	ldr	r2, [r7, #12]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	695b      	ldr	r3, [r3, #20]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	689a      	ldr	r2, [r3, #8]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a0d      	ldr	r2, [pc, #52]	@ (8005114 <TIM_Base_SetConfig+0xd0>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d103      	bne.n	80050ec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	691a      	ldr	r2, [r3, #16]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	f003 0301 	and.w	r3, r3, #1
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d005      	beq.n	800510a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	691b      	ldr	r3, [r3, #16]
 8005102:	f023 0201 	bic.w	r2, r3, #1
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	611a      	str	r2, [r3, #16]
  }
}
 800510a:	bf00      	nop
 800510c:	3714      	adds	r7, #20
 800510e:	46bd      	mov	sp, r7
 8005110:	bc80      	pop	{r7}
 8005112:	4770      	bx	lr
 8005114:	40012c00 	.word	0x40012c00
 8005118:	40000400 	.word	0x40000400
 800511c:	40000800 	.word	0x40000800

08005120 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005120:	b480      	push	{r7}
 8005122:	b083      	sub	sp, #12
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005128:	bf00      	nop
 800512a:	370c      	adds	r7, #12
 800512c:	46bd      	mov	sp, r7
 800512e:	bc80      	pop	{r7}
 8005130:	4770      	bx	lr

08005132 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005132:	b480      	push	{r7}
 8005134:	b083      	sub	sp, #12
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800513a:	bf00      	nop
 800513c:	370c      	adds	r7, #12
 800513e:	46bd      	mov	sp, r7
 8005140:	bc80      	pop	{r7}
 8005142:	4770      	bx	lr

08005144 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b082      	sub	sp, #8
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d101      	bne.n	8005156 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e042      	b.n	80051dc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800515c:	b2db      	uxtb	r3, r3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d106      	bne.n	8005170 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f7fd fc16 	bl	800299c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2224      	movs	r2, #36	@ 0x24
 8005174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	68da      	ldr	r2, [r3, #12]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005186:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f000 fdbb 	bl	8005d04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	691a      	ldr	r2, [r3, #16]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800519c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	695a      	ldr	r2, [r3, #20]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	68da      	ldr	r2, [r3, #12]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80051bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2220      	movs	r2, #32
 80051c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2220      	movs	r2, #32
 80051d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80051da:	2300      	movs	r3, #0
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3708      	adds	r7, #8
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}

080051e4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b08c      	sub	sp, #48	@ 0x30
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	4613      	mov	r3, r2
 80051f0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b20      	cmp	r3, #32
 80051fc:	d156      	bne.n	80052ac <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d002      	beq.n	800520a <HAL_UART_Transmit_DMA+0x26>
 8005204:	88fb      	ldrh	r3, [r7, #6]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d101      	bne.n	800520e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e04f      	b.n	80052ae <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800520e:	68ba      	ldr	r2, [r7, #8]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	88fa      	ldrh	r2, [r7, #6]
 8005218:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	88fa      	ldrh	r2, [r7, #6]
 800521e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2200      	movs	r2, #0
 8005224:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2221      	movs	r2, #33	@ 0x21
 800522a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005232:	4a21      	ldr	r2, [pc, #132]	@ (80052b8 <HAL_UART_Transmit_DMA+0xd4>)
 8005234:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800523a:	4a20      	ldr	r2, [pc, #128]	@ (80052bc <HAL_UART_Transmit_DMA+0xd8>)
 800523c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005242:	4a1f      	ldr	r2, [pc, #124]	@ (80052c0 <HAL_UART_Transmit_DMA+0xdc>)
 8005244:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800524a:	2200      	movs	r2, #0
 800524c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 800524e:	f107 0308 	add.w	r3, r7, #8
 8005252:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800525a:	6819      	ldr	r1, [r3, #0]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	3304      	adds	r3, #4
 8005262:	461a      	mov	r2, r3
 8005264:	88fb      	ldrh	r3, [r7, #6]
 8005266:	f7fd ff35 	bl	80030d4 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005272:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	3314      	adds	r3, #20
 800527a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800527c:	69bb      	ldr	r3, [r7, #24]
 800527e:	e853 3f00 	ldrex	r3, [r3]
 8005282:	617b      	str	r3, [r7, #20]
   return(result);
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800528a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	3314      	adds	r3, #20
 8005292:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005294:	627a      	str	r2, [r7, #36]	@ 0x24
 8005296:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005298:	6a39      	ldr	r1, [r7, #32]
 800529a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800529c:	e841 2300 	strex	r3, r2, [r1]
 80052a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80052a2:	69fb      	ldr	r3, [r7, #28]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d1e5      	bne.n	8005274 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 80052a8:	2300      	movs	r3, #0
 80052aa:	e000      	b.n	80052ae <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80052ac:	2302      	movs	r3, #2
  }
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3730      	adds	r7, #48	@ 0x30
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	bf00      	nop
 80052b8:	08005835 	.word	0x08005835
 80052bc:	080058cf 	.word	0x080058cf
 80052c0:	080058eb 	.word	0x080058eb

080052c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b0ba      	sub	sp, #232	@ 0xe8
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	695b      	ldr	r3, [r3, #20]
 80052e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80052ea:	2300      	movs	r3, #0
 80052ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80052f0:	2300      	movs	r3, #0
 80052f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80052f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052fa:	f003 030f 	and.w	r3, r3, #15
 80052fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005302:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005306:	2b00      	cmp	r3, #0
 8005308:	d10f      	bne.n	800532a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800530a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800530e:	f003 0320 	and.w	r3, r3, #32
 8005312:	2b00      	cmp	r3, #0
 8005314:	d009      	beq.n	800532a <HAL_UART_IRQHandler+0x66>
 8005316:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800531a:	f003 0320 	and.w	r3, r3, #32
 800531e:	2b00      	cmp	r3, #0
 8005320:	d003      	beq.n	800532a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 fc2f 	bl	8005b86 <UART_Receive_IT>
      return;
 8005328:	e25b      	b.n	80057e2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800532a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800532e:	2b00      	cmp	r3, #0
 8005330:	f000 80de 	beq.w	80054f0 <HAL_UART_IRQHandler+0x22c>
 8005334:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005338:	f003 0301 	and.w	r3, r3, #1
 800533c:	2b00      	cmp	r3, #0
 800533e:	d106      	bne.n	800534e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005344:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005348:	2b00      	cmp	r3, #0
 800534a:	f000 80d1 	beq.w	80054f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800534e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005352:	f003 0301 	and.w	r3, r3, #1
 8005356:	2b00      	cmp	r3, #0
 8005358:	d00b      	beq.n	8005372 <HAL_UART_IRQHandler+0xae>
 800535a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800535e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005362:	2b00      	cmp	r3, #0
 8005364:	d005      	beq.n	8005372 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800536a:	f043 0201 	orr.w	r2, r3, #1
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005376:	f003 0304 	and.w	r3, r3, #4
 800537a:	2b00      	cmp	r3, #0
 800537c:	d00b      	beq.n	8005396 <HAL_UART_IRQHandler+0xd2>
 800537e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005382:	f003 0301 	and.w	r3, r3, #1
 8005386:	2b00      	cmp	r3, #0
 8005388:	d005      	beq.n	8005396 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800538e:	f043 0202 	orr.w	r2, r3, #2
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800539a:	f003 0302 	and.w	r3, r3, #2
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00b      	beq.n	80053ba <HAL_UART_IRQHandler+0xf6>
 80053a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d005      	beq.n	80053ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053b2:	f043 0204 	orr.w	r2, r3, #4
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80053ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053be:	f003 0308 	and.w	r3, r3, #8
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d011      	beq.n	80053ea <HAL_UART_IRQHandler+0x126>
 80053c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053ca:	f003 0320 	and.w	r3, r3, #32
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d105      	bne.n	80053de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80053d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053d6:	f003 0301 	and.w	r3, r3, #1
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d005      	beq.n	80053ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053e2:	f043 0208 	orr.w	r2, r3, #8
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	f000 81f2 	beq.w	80057d8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053f8:	f003 0320 	and.w	r3, r3, #32
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d008      	beq.n	8005412 <HAL_UART_IRQHandler+0x14e>
 8005400:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005404:	f003 0320 	and.w	r3, r3, #32
 8005408:	2b00      	cmp	r3, #0
 800540a:	d002      	beq.n	8005412 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f000 fbba 	bl	8005b86 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	695b      	ldr	r3, [r3, #20]
 8005418:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800541c:	2b00      	cmp	r3, #0
 800541e:	bf14      	ite	ne
 8005420:	2301      	movne	r3, #1
 8005422:	2300      	moveq	r3, #0
 8005424:	b2db      	uxtb	r3, r3
 8005426:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800542e:	f003 0308 	and.w	r3, r3, #8
 8005432:	2b00      	cmp	r3, #0
 8005434:	d103      	bne.n	800543e <HAL_UART_IRQHandler+0x17a>
 8005436:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800543a:	2b00      	cmp	r3, #0
 800543c:	d04f      	beq.n	80054de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 fac4 	bl	80059cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	695b      	ldr	r3, [r3, #20]
 800544a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800544e:	2b00      	cmp	r3, #0
 8005450:	d041      	beq.n	80054d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	3314      	adds	r3, #20
 8005458:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005460:	e853 3f00 	ldrex	r3, [r3]
 8005464:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005468:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800546c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005470:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	3314      	adds	r3, #20
 800547a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800547e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005482:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005486:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800548a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800548e:	e841 2300 	strex	r3, r2, [r1]
 8005492:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005496:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d1d9      	bne.n	8005452 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d013      	beq.n	80054ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054aa:	4a7e      	ldr	r2, [pc, #504]	@ (80056a4 <HAL_UART_IRQHandler+0x3e0>)
 80054ac:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054b2:	4618      	mov	r0, r3
 80054b4:	f7fd feaa 	bl	800320c <HAL_DMA_Abort_IT>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d016      	beq.n	80054ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80054c8:	4610      	mov	r0, r2
 80054ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054cc:	e00e      	b.n	80054ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 f99c 	bl	800580c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054d4:	e00a      	b.n	80054ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f000 f998 	bl	800580c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054dc:	e006      	b.n	80054ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 f994 	bl	800580c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80054ea:	e175      	b.n	80057d8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054ec:	bf00      	nop
    return;
 80054ee:	e173      	b.n	80057d8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	f040 814f 	bne.w	8005798 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80054fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054fe:	f003 0310 	and.w	r3, r3, #16
 8005502:	2b00      	cmp	r3, #0
 8005504:	f000 8148 	beq.w	8005798 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005508:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800550c:	f003 0310 	and.w	r3, r3, #16
 8005510:	2b00      	cmp	r3, #0
 8005512:	f000 8141 	beq.w	8005798 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005516:	2300      	movs	r3, #0
 8005518:	60bb      	str	r3, [r7, #8]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	60bb      	str	r3, [r7, #8]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	60bb      	str	r3, [r7, #8]
 800552a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005536:	2b00      	cmp	r3, #0
 8005538:	f000 80b6 	beq.w	80056a8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005548:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800554c:	2b00      	cmp	r3, #0
 800554e:	f000 8145 	beq.w	80057dc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005556:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800555a:	429a      	cmp	r2, r3
 800555c:	f080 813e 	bcs.w	80057dc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005566:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800556c:	699b      	ldr	r3, [r3, #24]
 800556e:	2b20      	cmp	r3, #32
 8005570:	f000 8088 	beq.w	8005684 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	330c      	adds	r3, #12
 800557a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800557e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005582:	e853 3f00 	ldrex	r3, [r3]
 8005586:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800558a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800558e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005592:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	330c      	adds	r3, #12
 800559c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80055a0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80055a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80055ac:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80055b0:	e841 2300 	strex	r3, r2, [r1]
 80055b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80055b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d1d9      	bne.n	8005574 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	3314      	adds	r3, #20
 80055c6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80055ca:	e853 3f00 	ldrex	r3, [r3]
 80055ce:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80055d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80055d2:	f023 0301 	bic.w	r3, r3, #1
 80055d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	3314      	adds	r3, #20
 80055e0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80055e4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80055e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ea:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80055ec:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80055f0:	e841 2300 	strex	r3, r2, [r1]
 80055f4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80055f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d1e1      	bne.n	80055c0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	3314      	adds	r3, #20
 8005602:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005604:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005606:	e853 3f00 	ldrex	r3, [r3]
 800560a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800560c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800560e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005612:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	3314      	adds	r3, #20
 800561c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005620:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005622:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005624:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005626:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005628:	e841 2300 	strex	r3, r2, [r1]
 800562c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800562e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005630:	2b00      	cmp	r3, #0
 8005632:	d1e3      	bne.n	80055fc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2220      	movs	r2, #32
 8005638:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	330c      	adds	r3, #12
 8005648:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800564c:	e853 3f00 	ldrex	r3, [r3]
 8005650:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005652:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005654:	f023 0310 	bic.w	r3, r3, #16
 8005658:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	330c      	adds	r3, #12
 8005662:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005666:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005668:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800566a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800566c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800566e:	e841 2300 	strex	r3, r2, [r1]
 8005672:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005674:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005676:	2b00      	cmp	r3, #0
 8005678:	d1e3      	bne.n	8005642 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800567e:	4618      	mov	r0, r3
 8005680:	f7fd fd88 	bl	8003194 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2202      	movs	r2, #2
 8005688:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005692:	b29b      	uxth	r3, r3
 8005694:	1ad3      	subs	r3, r2, r3
 8005696:	b29b      	uxth	r3, r3
 8005698:	4619      	mov	r1, r3
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 f8bf 	bl	800581e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80056a0:	e09c      	b.n	80057dc <HAL_UART_IRQHandler+0x518>
 80056a2:	bf00      	nop
 80056a4:	08005a91 	.word	0x08005a91
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	1ad3      	subs	r3, r2, r3
 80056b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80056bc:	b29b      	uxth	r3, r3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	f000 808e 	beq.w	80057e0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80056c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	f000 8089 	beq.w	80057e0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	330c      	adds	r3, #12
 80056d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056d8:	e853 3f00 	ldrex	r3, [r3]
 80056dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80056de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	330c      	adds	r3, #12
 80056ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80056f2:	647a      	str	r2, [r7, #68]	@ 0x44
 80056f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056fa:	e841 2300 	strex	r3, r2, [r1]
 80056fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005700:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1e3      	bne.n	80056ce <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	3314      	adds	r3, #20
 800570c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005710:	e853 3f00 	ldrex	r3, [r3]
 8005714:	623b      	str	r3, [r7, #32]
   return(result);
 8005716:	6a3b      	ldr	r3, [r7, #32]
 8005718:	f023 0301 	bic.w	r3, r3, #1
 800571c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	3314      	adds	r3, #20
 8005726:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800572a:	633a      	str	r2, [r7, #48]	@ 0x30
 800572c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005730:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005732:	e841 2300 	strex	r3, r2, [r1]
 8005736:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800573a:	2b00      	cmp	r3, #0
 800573c:	d1e3      	bne.n	8005706 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2220      	movs	r2, #32
 8005742:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2200      	movs	r2, #0
 800574a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	330c      	adds	r3, #12
 8005752:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	e853 3f00 	ldrex	r3, [r3]
 800575a:	60fb      	str	r3, [r7, #12]
   return(result);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f023 0310 	bic.w	r3, r3, #16
 8005762:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	330c      	adds	r3, #12
 800576c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005770:	61fa      	str	r2, [r7, #28]
 8005772:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005774:	69b9      	ldr	r1, [r7, #24]
 8005776:	69fa      	ldr	r2, [r7, #28]
 8005778:	e841 2300 	strex	r3, r2, [r1]
 800577c:	617b      	str	r3, [r7, #20]
   return(result);
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d1e3      	bne.n	800574c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2202      	movs	r2, #2
 8005788:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800578a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800578e:	4619      	mov	r1, r3
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f000 f844 	bl	800581e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005796:	e023      	b.n	80057e0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005798:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800579c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d009      	beq.n	80057b8 <HAL_UART_IRQHandler+0x4f4>
 80057a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d003      	beq.n	80057b8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 f981 	bl	8005ab8 <UART_Transmit_IT>
    return;
 80057b6:	e014      	b.n	80057e2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80057b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d00e      	beq.n	80057e2 <HAL_UART_IRQHandler+0x51e>
 80057c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d008      	beq.n	80057e2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f000 f9c0 	bl	8005b56 <UART_EndTransmit_IT>
    return;
 80057d6:	e004      	b.n	80057e2 <HAL_UART_IRQHandler+0x51e>
    return;
 80057d8:	bf00      	nop
 80057da:	e002      	b.n	80057e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80057dc:	bf00      	nop
 80057de:	e000      	b.n	80057e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80057e0:	bf00      	nop
  }
}
 80057e2:	37e8      	adds	r7, #232	@ 0xe8
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80057f0:	bf00      	nop
 80057f2:	370c      	adds	r7, #12
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bc80      	pop	{r7}
 80057f8:	4770      	bx	lr

080057fa <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80057fa:	b480      	push	{r7}
 80057fc:	b083      	sub	sp, #12
 80057fe:	af00      	add	r7, sp, #0
 8005800:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005802:	bf00      	nop
 8005804:	370c      	adds	r7, #12
 8005806:	46bd      	mov	sp, r7
 8005808:	bc80      	pop	{r7}
 800580a:	4770      	bx	lr

0800580c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005814:	bf00      	nop
 8005816:	370c      	adds	r7, #12
 8005818:	46bd      	mov	sp, r7
 800581a:	bc80      	pop	{r7}
 800581c:	4770      	bx	lr

0800581e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800581e:	b480      	push	{r7}
 8005820:	b083      	sub	sp, #12
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
 8005826:	460b      	mov	r3, r1
 8005828:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800582a:	bf00      	nop
 800582c:	370c      	adds	r7, #12
 800582e:	46bd      	mov	sp, r7
 8005830:	bc80      	pop	{r7}
 8005832:	4770      	bx	lr

08005834 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b090      	sub	sp, #64	@ 0x40
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005840:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 0320 	and.w	r3, r3, #32
 800584c:	2b00      	cmp	r3, #0
 800584e:	d137      	bne.n	80058c0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8005850:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005852:	2200      	movs	r2, #0
 8005854:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005856:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	3314      	adds	r3, #20
 800585c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005860:	e853 3f00 	ldrex	r3, [r3]
 8005864:	623b      	str	r3, [r7, #32]
   return(result);
 8005866:	6a3b      	ldr	r3, [r7, #32]
 8005868:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800586c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800586e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	3314      	adds	r3, #20
 8005874:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005876:	633a      	str	r2, [r7, #48]	@ 0x30
 8005878:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800587c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800587e:	e841 2300 	strex	r3, r2, [r1]
 8005882:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005886:	2b00      	cmp	r3, #0
 8005888:	d1e5      	bne.n	8005856 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800588a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	330c      	adds	r3, #12
 8005890:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	e853 3f00 	ldrex	r3, [r3]
 8005898:	60fb      	str	r3, [r7, #12]
   return(result);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80058a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	330c      	adds	r3, #12
 80058a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80058aa:	61fa      	str	r2, [r7, #28]
 80058ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ae:	69b9      	ldr	r1, [r7, #24]
 80058b0:	69fa      	ldr	r2, [r7, #28]
 80058b2:	e841 2300 	strex	r3, r2, [r1]
 80058b6:	617b      	str	r3, [r7, #20]
   return(result);
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1e5      	bne.n	800588a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80058be:	e002      	b.n	80058c6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80058c0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80058c2:	f7fc ffa9 	bl	8002818 <HAL_UART_TxCpltCallback>
}
 80058c6:	bf00      	nop
 80058c8:	3740      	adds	r7, #64	@ 0x40
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}

080058ce <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80058ce:	b580      	push	{r7, lr}
 80058d0:	b084      	sub	sp, #16
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058da:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80058dc:	68f8      	ldr	r0, [r7, #12]
 80058de:	f7ff ff83 	bl	80057e8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058e2:	bf00      	nop
 80058e4:	3710      	adds	r7, #16
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}

080058ea <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80058ea:	b580      	push	{r7, lr}
 80058ec:	b084      	sub	sp, #16
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80058f2:	2300      	movs	r3, #0
 80058f4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058fa:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	695b      	ldr	r3, [r3, #20]
 8005902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005906:	2b00      	cmp	r3, #0
 8005908:	bf14      	ite	ne
 800590a:	2301      	movne	r3, #1
 800590c:	2300      	moveq	r3, #0
 800590e:	b2db      	uxtb	r3, r3
 8005910:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005918:	b2db      	uxtb	r3, r3
 800591a:	2b21      	cmp	r3, #33	@ 0x21
 800591c:	d108      	bne.n	8005930 <UART_DMAError+0x46>
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d005      	beq.n	8005930 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	2200      	movs	r2, #0
 8005928:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800592a:	68b8      	ldr	r0, [r7, #8]
 800592c:	f000 f827 	bl	800597e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	695b      	ldr	r3, [r3, #20]
 8005936:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800593a:	2b00      	cmp	r3, #0
 800593c:	bf14      	ite	ne
 800593e:	2301      	movne	r3, #1
 8005940:	2300      	moveq	r3, #0
 8005942:	b2db      	uxtb	r3, r3
 8005944:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800594c:	b2db      	uxtb	r3, r3
 800594e:	2b22      	cmp	r3, #34	@ 0x22
 8005950:	d108      	bne.n	8005964 <UART_DMAError+0x7a>
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d005      	beq.n	8005964 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	2200      	movs	r2, #0
 800595c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800595e:	68b8      	ldr	r0, [r7, #8]
 8005960:	f000 f834 	bl	80059cc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005968:	f043 0210 	orr.w	r2, r3, #16
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005970:	68b8      	ldr	r0, [r7, #8]
 8005972:	f7ff ff4b 	bl	800580c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005976:	bf00      	nop
 8005978:	3710      	adds	r7, #16
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}

0800597e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800597e:	b480      	push	{r7}
 8005980:	b089      	sub	sp, #36	@ 0x24
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	330c      	adds	r3, #12
 800598c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	e853 3f00 	ldrex	r3, [r3]
 8005994:	60bb      	str	r3, [r7, #8]
   return(result);
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800599c:	61fb      	str	r3, [r7, #28]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	330c      	adds	r3, #12
 80059a4:	69fa      	ldr	r2, [r7, #28]
 80059a6:	61ba      	str	r2, [r7, #24]
 80059a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059aa:	6979      	ldr	r1, [r7, #20]
 80059ac:	69ba      	ldr	r2, [r7, #24]
 80059ae:	e841 2300 	strex	r3, r2, [r1]
 80059b2:	613b      	str	r3, [r7, #16]
   return(result);
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d1e5      	bne.n	8005986 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2220      	movs	r2, #32
 80059be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80059c2:	bf00      	nop
 80059c4:	3724      	adds	r7, #36	@ 0x24
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bc80      	pop	{r7}
 80059ca:	4770      	bx	lr

080059cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b095      	sub	sp, #84	@ 0x54
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	330c      	adds	r3, #12
 80059da:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059de:	e853 3f00 	ldrex	r3, [r3]
 80059e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	330c      	adds	r3, #12
 80059f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80059f4:	643a      	str	r2, [r7, #64]	@ 0x40
 80059f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059fc:	e841 2300 	strex	r3, r2, [r1]
 8005a00:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d1e5      	bne.n	80059d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	3314      	adds	r3, #20
 8005a0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a10:	6a3b      	ldr	r3, [r7, #32]
 8005a12:	e853 3f00 	ldrex	r3, [r3]
 8005a16:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	f023 0301 	bic.w	r3, r3, #1
 8005a1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	3314      	adds	r3, #20
 8005a26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a30:	e841 2300 	strex	r3, r2, [r1]
 8005a34:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d1e5      	bne.n	8005a08 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d119      	bne.n	8005a78 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	330c      	adds	r3, #12
 8005a4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	e853 3f00 	ldrex	r3, [r3]
 8005a52:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	f023 0310 	bic.w	r3, r3, #16
 8005a5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	330c      	adds	r3, #12
 8005a62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a64:	61ba      	str	r2, [r7, #24]
 8005a66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a68:	6979      	ldr	r1, [r7, #20]
 8005a6a:	69ba      	ldr	r2, [r7, #24]
 8005a6c:	e841 2300 	strex	r3, r2, [r1]
 8005a70:	613b      	str	r3, [r7, #16]
   return(result);
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d1e5      	bne.n	8005a44 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2220      	movs	r2, #32
 8005a7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005a86:	bf00      	nop
 8005a88:	3754      	adds	r7, #84	@ 0x54
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bc80      	pop	{r7}
 8005a8e:	4770      	bx	lr

08005a90 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a9c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005aaa:	68f8      	ldr	r0, [r7, #12]
 8005aac:	f7ff feae 	bl	800580c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ab0:	bf00      	nop
 8005ab2:	3710      	adds	r7, #16
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b085      	sub	sp, #20
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	2b21      	cmp	r3, #33	@ 0x21
 8005aca:	d13e      	bne.n	8005b4a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ad4:	d114      	bne.n	8005b00 <UART_Transmit_IT+0x48>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	691b      	ldr	r3, [r3, #16]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d110      	bne.n	8005b00 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6a1b      	ldr	r3, [r3, #32]
 8005ae2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	881b      	ldrh	r3, [r3, #0]
 8005ae8:	461a      	mov	r2, r3
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005af2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6a1b      	ldr	r3, [r3, #32]
 8005af8:	1c9a      	adds	r2, r3, #2
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	621a      	str	r2, [r3, #32]
 8005afe:	e008      	b.n	8005b12 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a1b      	ldr	r3, [r3, #32]
 8005b04:	1c59      	adds	r1, r3, #1
 8005b06:	687a      	ldr	r2, [r7, #4]
 8005b08:	6211      	str	r1, [r2, #32]
 8005b0a:	781a      	ldrb	r2, [r3, #0]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	3b01      	subs	r3, #1
 8005b1a:	b29b      	uxth	r3, r3
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	4619      	mov	r1, r3
 8005b20:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d10f      	bne.n	8005b46 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68da      	ldr	r2, [r3, #12]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b34:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68da      	ldr	r2, [r3, #12]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b44:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005b46:	2300      	movs	r3, #0
 8005b48:	e000      	b.n	8005b4c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005b4a:	2302      	movs	r3, #2
  }
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3714      	adds	r7, #20
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bc80      	pop	{r7}
 8005b54:	4770      	bx	lr

08005b56 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b56:	b580      	push	{r7, lr}
 8005b58:	b082      	sub	sp, #8
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	68da      	ldr	r2, [r3, #12]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b6c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2220      	movs	r2, #32
 8005b72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f7fc fe4e 	bl	8002818 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005b7c:	2300      	movs	r3, #0
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3708      	adds	r7, #8
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}

08005b86 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005b86:	b580      	push	{r7, lr}
 8005b88:	b08c      	sub	sp, #48	@ 0x30
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b22      	cmp	r3, #34	@ 0x22
 8005b98:	f040 80ae 	bne.w	8005cf8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ba4:	d117      	bne.n	8005bd6 <UART_Receive_IT+0x50>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d113      	bne.n	8005bd6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bc4:	b29a      	uxth	r2, r3
 8005bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bc8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bce:	1c9a      	adds	r2, r3, #2
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	629a      	str	r2, [r3, #40]	@ 0x28
 8005bd4:	e026      	b.n	8005c24 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005be8:	d007      	beq.n	8005bfa <UART_Receive_IT+0x74>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d10a      	bne.n	8005c08 <UART_Receive_IT+0x82>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	691b      	ldr	r3, [r3, #16]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d106      	bne.n	8005c08 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	b2da      	uxtb	r2, r3
 8005c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c04:	701a      	strb	r2, [r3, #0]
 8005c06:	e008      	b.n	8005c1a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	b2db      	uxtb	r3, r3
 8005c10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c14:	b2da      	uxtb	r2, r3
 8005c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c18:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c1e:	1c5a      	adds	r2, r3, #1
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	3b01      	subs	r3, #1
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	687a      	ldr	r2, [r7, #4]
 8005c30:	4619      	mov	r1, r3
 8005c32:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d15d      	bne.n	8005cf4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	68da      	ldr	r2, [r3, #12]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f022 0220 	bic.w	r2, r2, #32
 8005c46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	68da      	ldr	r2, [r3, #12]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	695a      	ldr	r2, [r3, #20]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f022 0201 	bic.w	r2, r2, #1
 8005c66:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2220      	movs	r2, #32
 8005c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2200      	movs	r2, #0
 8005c74:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d135      	bne.n	8005cea <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	330c      	adds	r3, #12
 8005c8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	e853 3f00 	ldrex	r3, [r3]
 8005c92:	613b      	str	r3, [r7, #16]
   return(result);
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	f023 0310 	bic.w	r3, r3, #16
 8005c9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	330c      	adds	r3, #12
 8005ca2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ca4:	623a      	str	r2, [r7, #32]
 8005ca6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca8:	69f9      	ldr	r1, [r7, #28]
 8005caa:	6a3a      	ldr	r2, [r7, #32]
 8005cac:	e841 2300 	strex	r3, r2, [r1]
 8005cb0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005cb2:	69bb      	ldr	r3, [r7, #24]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d1e5      	bne.n	8005c84 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0310 	and.w	r3, r3, #16
 8005cc2:	2b10      	cmp	r3, #16
 8005cc4:	d10a      	bne.n	8005cdc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	60fb      	str	r3, [r7, #12]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	60fb      	str	r3, [r7, #12]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	60fb      	str	r3, [r7, #12]
 8005cda:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ce0:	4619      	mov	r1, r3
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f7ff fd9b 	bl	800581e <HAL_UARTEx_RxEventCallback>
 8005ce8:	e002      	b.n	8005cf0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f7ff fd85 	bl	80057fa <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	e002      	b.n	8005cfa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	e000      	b.n	8005cfa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005cf8:	2302      	movs	r3, #2
  }
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3730      	adds	r7, #48	@ 0x30
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
	...

08005d04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b084      	sub	sp, #16
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	68da      	ldr	r2, [r3, #12]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	430a      	orrs	r2, r1
 8005d20:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	689a      	ldr	r2, [r3, #8]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	691b      	ldr	r3, [r3, #16]
 8005d2a:	431a      	orrs	r2, r3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	695b      	ldr	r3, [r3, #20]
 8005d30:	4313      	orrs	r3, r2
 8005d32:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005d3e:	f023 030c 	bic.w	r3, r3, #12
 8005d42:	687a      	ldr	r2, [r7, #4]
 8005d44:	6812      	ldr	r2, [r2, #0]
 8005d46:	68b9      	ldr	r1, [r7, #8]
 8005d48:	430b      	orrs	r3, r1
 8005d4a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	695b      	ldr	r3, [r3, #20]
 8005d52:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	699a      	ldr	r2, [r3, #24]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	430a      	orrs	r2, r1
 8005d60:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a2c      	ldr	r2, [pc, #176]	@ (8005e18 <UART_SetConfig+0x114>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d103      	bne.n	8005d74 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005d6c:	f7fe f9a6 	bl	80040bc <HAL_RCC_GetPCLK2Freq>
 8005d70:	60f8      	str	r0, [r7, #12]
 8005d72:	e002      	b.n	8005d7a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005d74:	f7fe f98e 	bl	8004094 <HAL_RCC_GetPCLK1Freq>
 8005d78:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d7a:	68fa      	ldr	r2, [r7, #12]
 8005d7c:	4613      	mov	r3, r2
 8005d7e:	009b      	lsls	r3, r3, #2
 8005d80:	4413      	add	r3, r2
 8005d82:	009a      	lsls	r2, r3, #2
 8005d84:	441a      	add	r2, r3
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d90:	4a22      	ldr	r2, [pc, #136]	@ (8005e1c <UART_SetConfig+0x118>)
 8005d92:	fba2 2303 	umull	r2, r3, r2, r3
 8005d96:	095b      	lsrs	r3, r3, #5
 8005d98:	0119      	lsls	r1, r3, #4
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	4613      	mov	r3, r2
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	4413      	add	r3, r2
 8005da2:	009a      	lsls	r2, r3, #2
 8005da4:	441a      	add	r2, r3
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	009b      	lsls	r3, r3, #2
 8005dac:	fbb2 f2f3 	udiv	r2, r2, r3
 8005db0:	4b1a      	ldr	r3, [pc, #104]	@ (8005e1c <UART_SetConfig+0x118>)
 8005db2:	fba3 0302 	umull	r0, r3, r3, r2
 8005db6:	095b      	lsrs	r3, r3, #5
 8005db8:	2064      	movs	r0, #100	@ 0x64
 8005dba:	fb00 f303 	mul.w	r3, r0, r3
 8005dbe:	1ad3      	subs	r3, r2, r3
 8005dc0:	011b      	lsls	r3, r3, #4
 8005dc2:	3332      	adds	r3, #50	@ 0x32
 8005dc4:	4a15      	ldr	r2, [pc, #84]	@ (8005e1c <UART_SetConfig+0x118>)
 8005dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8005dca:	095b      	lsrs	r3, r3, #5
 8005dcc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005dd0:	4419      	add	r1, r3
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	4613      	mov	r3, r2
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	4413      	add	r3, r2
 8005dda:	009a      	lsls	r2, r3, #2
 8005ddc:	441a      	add	r2, r3
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	009b      	lsls	r3, r3, #2
 8005de4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005de8:	4b0c      	ldr	r3, [pc, #48]	@ (8005e1c <UART_SetConfig+0x118>)
 8005dea:	fba3 0302 	umull	r0, r3, r3, r2
 8005dee:	095b      	lsrs	r3, r3, #5
 8005df0:	2064      	movs	r0, #100	@ 0x64
 8005df2:	fb00 f303 	mul.w	r3, r0, r3
 8005df6:	1ad3      	subs	r3, r2, r3
 8005df8:	011b      	lsls	r3, r3, #4
 8005dfa:	3332      	adds	r3, #50	@ 0x32
 8005dfc:	4a07      	ldr	r2, [pc, #28]	@ (8005e1c <UART_SetConfig+0x118>)
 8005dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8005e02:	095b      	lsrs	r3, r3, #5
 8005e04:	f003 020f 	and.w	r2, r3, #15
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	440a      	add	r2, r1
 8005e0e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005e10:	bf00      	nop
 8005e12:	3710      	adds	r7, #16
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}
 8005e18:	40013800 	.word	0x40013800
 8005e1c:	51eb851f 	.word	0x51eb851f

08005e20 <__NVIC_SetPriority>:
{
 8005e20:	b480      	push	{r7}
 8005e22:	b083      	sub	sp, #12
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	4603      	mov	r3, r0
 8005e28:	6039      	str	r1, [r7, #0]
 8005e2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	db0a      	blt.n	8005e4a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	b2da      	uxtb	r2, r3
 8005e38:	490c      	ldr	r1, [pc, #48]	@ (8005e6c <__NVIC_SetPriority+0x4c>)
 8005e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e3e:	0112      	lsls	r2, r2, #4
 8005e40:	b2d2      	uxtb	r2, r2
 8005e42:	440b      	add	r3, r1
 8005e44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005e48:	e00a      	b.n	8005e60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	b2da      	uxtb	r2, r3
 8005e4e:	4908      	ldr	r1, [pc, #32]	@ (8005e70 <__NVIC_SetPriority+0x50>)
 8005e50:	79fb      	ldrb	r3, [r7, #7]
 8005e52:	f003 030f 	and.w	r3, r3, #15
 8005e56:	3b04      	subs	r3, #4
 8005e58:	0112      	lsls	r2, r2, #4
 8005e5a:	b2d2      	uxtb	r2, r2
 8005e5c:	440b      	add	r3, r1
 8005e5e:	761a      	strb	r2, [r3, #24]
}
 8005e60:	bf00      	nop
 8005e62:	370c      	adds	r7, #12
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bc80      	pop	{r7}
 8005e68:	4770      	bx	lr
 8005e6a:	bf00      	nop
 8005e6c:	e000e100 	.word	0xe000e100
 8005e70:	e000ed00 	.word	0xe000ed00

08005e74 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005e74:	b580      	push	{r7, lr}
 8005e76:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005e78:	4b05      	ldr	r3, [pc, #20]	@ (8005e90 <SysTick_Handler+0x1c>)
 8005e7a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005e7c:	f001 ff42 	bl	8007d04 <xTaskGetSchedulerState>
 8005e80:	4603      	mov	r3, r0
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d001      	beq.n	8005e8a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005e86:	f002 fec7 	bl	8008c18 <xPortSysTickHandler>
  }
}
 8005e8a:	bf00      	nop
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	e000e010 	.word	0xe000e010

08005e94 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005e94:	b580      	push	{r7, lr}
 8005e96:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005e98:	2100      	movs	r1, #0
 8005e9a:	f06f 0004 	mvn.w	r0, #4
 8005e9e:	f7ff ffbf 	bl	8005e20 <__NVIC_SetPriority>
#endif
}
 8005ea2:	bf00      	nop
 8005ea4:	bd80      	pop	{r7, pc}
	...

08005ea8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005eae:	f3ef 8305 	mrs	r3, IPSR
 8005eb2:	603b      	str	r3, [r7, #0]
  return(result);
 8005eb4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d003      	beq.n	8005ec2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005eba:	f06f 0305 	mvn.w	r3, #5
 8005ebe:	607b      	str	r3, [r7, #4]
 8005ec0:	e00c      	b.n	8005edc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005ec2:	4b09      	ldr	r3, [pc, #36]	@ (8005ee8 <osKernelInitialize+0x40>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d105      	bne.n	8005ed6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005eca:	4b07      	ldr	r3, [pc, #28]	@ (8005ee8 <osKernelInitialize+0x40>)
 8005ecc:	2201      	movs	r2, #1
 8005ece:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	607b      	str	r3, [r7, #4]
 8005ed4:	e002      	b.n	8005edc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005ed6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005eda:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005edc:	687b      	ldr	r3, [r7, #4]
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	370c      	adds	r7, #12
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bc80      	pop	{r7}
 8005ee6:	4770      	bx	lr
 8005ee8:	2000042c 	.word	0x2000042c

08005eec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b082      	sub	sp, #8
 8005ef0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ef2:	f3ef 8305 	mrs	r3, IPSR
 8005ef6:	603b      	str	r3, [r7, #0]
  return(result);
 8005ef8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d003      	beq.n	8005f06 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005efe:	f06f 0305 	mvn.w	r3, #5
 8005f02:	607b      	str	r3, [r7, #4]
 8005f04:	e010      	b.n	8005f28 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005f06:	4b0b      	ldr	r3, [pc, #44]	@ (8005f34 <osKernelStart+0x48>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2b01      	cmp	r3, #1
 8005f0c:	d109      	bne.n	8005f22 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005f0e:	f7ff ffc1 	bl	8005e94 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005f12:	4b08      	ldr	r3, [pc, #32]	@ (8005f34 <osKernelStart+0x48>)
 8005f14:	2202      	movs	r2, #2
 8005f16:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005f18:	f001 fa94 	bl	8007444 <vTaskStartScheduler>
      stat = osOK;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	607b      	str	r3, [r7, #4]
 8005f20:	e002      	b.n	8005f28 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005f22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005f26:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005f28:	687b      	ldr	r3, [r7, #4]
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3708      	adds	r7, #8
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	bf00      	nop
 8005f34:	2000042c 	.word	0x2000042c

08005f38 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b08e      	sub	sp, #56	@ 0x38
 8005f3c:	af04      	add	r7, sp, #16
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005f44:	2300      	movs	r3, #0
 8005f46:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f48:	f3ef 8305 	mrs	r3, IPSR
 8005f4c:	617b      	str	r3, [r7, #20]
  return(result);
 8005f4e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d17e      	bne.n	8006052 <osThreadNew+0x11a>
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d07b      	beq.n	8006052 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005f5a:	2380      	movs	r3, #128	@ 0x80
 8005f5c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005f5e:	2318      	movs	r3, #24
 8005f60:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005f62:	2300      	movs	r3, #0
 8005f64:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005f66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005f6a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d045      	beq.n	8005ffe <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d002      	beq.n	8005f80 <osThreadNew+0x48>
        name = attr->name;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d002      	beq.n	8005f8e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	699b      	ldr	r3, [r3, #24]
 8005f8c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d008      	beq.n	8005fa6 <osThreadNew+0x6e>
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	2b38      	cmp	r3, #56	@ 0x38
 8005f98:	d805      	bhi.n	8005fa6 <osThreadNew+0x6e>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	f003 0301 	and.w	r3, r3, #1
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d001      	beq.n	8005faa <osThreadNew+0x72>
        return (NULL);
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	e054      	b.n	8006054 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d003      	beq.n	8005fba <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	695b      	ldr	r3, [r3, #20]
 8005fb6:	089b      	lsrs	r3, r3, #2
 8005fb8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d00e      	beq.n	8005fe0 <osThreadNew+0xa8>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	68db      	ldr	r3, [r3, #12]
 8005fc6:	2ba7      	cmp	r3, #167	@ 0xa7
 8005fc8:	d90a      	bls.n	8005fe0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d006      	beq.n	8005fe0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	695b      	ldr	r3, [r3, #20]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d002      	beq.n	8005fe0 <osThreadNew+0xa8>
        mem = 1;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	61bb      	str	r3, [r7, #24]
 8005fde:	e010      	b.n	8006002 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d10c      	bne.n	8006002 <osThreadNew+0xca>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d108      	bne.n	8006002 <osThreadNew+0xca>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	691b      	ldr	r3, [r3, #16]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d104      	bne.n	8006002 <osThreadNew+0xca>
          mem = 0;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	61bb      	str	r3, [r7, #24]
 8005ffc:	e001      	b.n	8006002 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005ffe:	2300      	movs	r3, #0
 8006000:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006002:	69bb      	ldr	r3, [r7, #24]
 8006004:	2b01      	cmp	r3, #1
 8006006:	d110      	bne.n	800602a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006010:	9202      	str	r2, [sp, #8]
 8006012:	9301      	str	r3, [sp, #4]
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	9300      	str	r3, [sp, #0]
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	6a3a      	ldr	r2, [r7, #32]
 800601c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800601e:	68f8      	ldr	r0, [r7, #12]
 8006020:	f000 ffa8 	bl	8006f74 <xTaskCreateStatic>
 8006024:	4603      	mov	r3, r0
 8006026:	613b      	str	r3, [r7, #16]
 8006028:	e013      	b.n	8006052 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800602a:	69bb      	ldr	r3, [r7, #24]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d110      	bne.n	8006052 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006030:	6a3b      	ldr	r3, [r7, #32]
 8006032:	b29a      	uxth	r2, r3
 8006034:	f107 0310 	add.w	r3, r7, #16
 8006038:	9301      	str	r3, [sp, #4]
 800603a:	69fb      	ldr	r3, [r7, #28]
 800603c:	9300      	str	r3, [sp, #0]
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006042:	68f8      	ldr	r0, [r7, #12]
 8006044:	f000 fff6 	bl	8007034 <xTaskCreate>
 8006048:	4603      	mov	r3, r0
 800604a:	2b01      	cmp	r3, #1
 800604c:	d001      	beq.n	8006052 <osThreadNew+0x11a>
            hTask = NULL;
 800604e:	2300      	movs	r3, #0
 8006050:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006052:	693b      	ldr	r3, [r7, #16]
}
 8006054:	4618      	mov	r0, r3
 8006056:	3728      	adds	r7, #40	@ 0x28
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800605c:	b580      	push	{r7, lr}
 800605e:	b084      	sub	sp, #16
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006064:	f3ef 8305 	mrs	r3, IPSR
 8006068:	60bb      	str	r3, [r7, #8]
  return(result);
 800606a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800606c:	2b00      	cmp	r3, #0
 800606e:	d003      	beq.n	8006078 <osDelay+0x1c>
    stat = osErrorISR;
 8006070:	f06f 0305 	mvn.w	r3, #5
 8006074:	60fb      	str	r3, [r7, #12]
 8006076:	e007      	b.n	8006088 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006078:	2300      	movs	r3, #0
 800607a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d002      	beq.n	8006088 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f001 f9a8 	bl	80073d8 <vTaskDelay>
    }
  }

  return (stat);
 8006088:	68fb      	ldr	r3, [r7, #12]
}
 800608a:	4618      	mov	r0, r3
 800608c:	3710      	adds	r7, #16
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
	...

08006094 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006094:	b480      	push	{r7}
 8006096:	b085      	sub	sp, #20
 8006098:	af00      	add	r7, sp, #0
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	4a06      	ldr	r2, [pc, #24]	@ (80060bc <vApplicationGetIdleTaskMemory+0x28>)
 80060a4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	4a05      	ldr	r2, [pc, #20]	@ (80060c0 <vApplicationGetIdleTaskMemory+0x2c>)
 80060aa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2280      	movs	r2, #128	@ 0x80
 80060b0:	601a      	str	r2, [r3, #0]
}
 80060b2:	bf00      	nop
 80060b4:	3714      	adds	r7, #20
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bc80      	pop	{r7}
 80060ba:	4770      	bx	lr
 80060bc:	20000430 	.word	0x20000430
 80060c0:	200004d8 	.word	0x200004d8

080060c4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80060c4:	b480      	push	{r7}
 80060c6:	b085      	sub	sp, #20
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	4a07      	ldr	r2, [pc, #28]	@ (80060f0 <vApplicationGetTimerTaskMemory+0x2c>)
 80060d4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	4a06      	ldr	r2, [pc, #24]	@ (80060f4 <vApplicationGetTimerTaskMemory+0x30>)
 80060da:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80060e2:	601a      	str	r2, [r3, #0]
}
 80060e4:	bf00      	nop
 80060e6:	3714      	adds	r7, #20
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bc80      	pop	{r7}
 80060ec:	4770      	bx	lr
 80060ee:	bf00      	nop
 80060f0:	200006d8 	.word	0x200006d8
 80060f4:	20000780 	.word	0x20000780

080060f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f103 0208 	add.w	r2, r3, #8
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006110:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f103 0208 	add.w	r2, r3, #8
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	f103 0208 	add.w	r2, r3, #8
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800612c:	bf00      	nop
 800612e:	370c      	adds	r7, #12
 8006130:	46bd      	mov	sp, r7
 8006132:	bc80      	pop	{r7}
 8006134:	4770      	bx	lr

08006136 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006136:	b480      	push	{r7}
 8006138:	b083      	sub	sp, #12
 800613a:	af00      	add	r7, sp, #0
 800613c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006144:	bf00      	nop
 8006146:	370c      	adds	r7, #12
 8006148:	46bd      	mov	sp, r7
 800614a:	bc80      	pop	{r7}
 800614c:	4770      	bx	lr

0800614e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800614e:	b480      	push	{r7}
 8006150:	b085      	sub	sp, #20
 8006152:	af00      	add	r7, sp, #0
 8006154:	6078      	str	r0, [r7, #4]
 8006156:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	68fa      	ldr	r2, [r7, #12]
 8006162:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	689a      	ldr	r2, [r3, #8]
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	683a      	ldr	r2, [r7, #0]
 8006172:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	683a      	ldr	r2, [r7, #0]
 8006178:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	1c5a      	adds	r2, r3, #1
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	601a      	str	r2, [r3, #0]
}
 800618a:	bf00      	nop
 800618c:	3714      	adds	r7, #20
 800618e:	46bd      	mov	sp, r7
 8006190:	bc80      	pop	{r7}
 8006192:	4770      	bx	lr

08006194 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006194:	b480      	push	{r7}
 8006196:	b085      	sub	sp, #20
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
 800619c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061aa:	d103      	bne.n	80061b4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	691b      	ldr	r3, [r3, #16]
 80061b0:	60fb      	str	r3, [r7, #12]
 80061b2:	e00c      	b.n	80061ce <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	3308      	adds	r3, #8
 80061b8:	60fb      	str	r3, [r7, #12]
 80061ba:	e002      	b.n	80061c2 <vListInsert+0x2e>
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	60fb      	str	r3, [r7, #12]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68ba      	ldr	r2, [r7, #8]
 80061ca:	429a      	cmp	r2, r3
 80061cc:	d2f6      	bcs.n	80061bc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	685a      	ldr	r2, [r3, #4]
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	683a      	ldr	r2, [r7, #0]
 80061dc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	68fa      	ldr	r2, [r7, #12]
 80061e2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	683a      	ldr	r2, [r7, #0]
 80061e8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	687a      	ldr	r2, [r7, #4]
 80061ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	1c5a      	adds	r2, r3, #1
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	601a      	str	r2, [r3, #0]
}
 80061fa:	bf00      	nop
 80061fc:	3714      	adds	r7, #20
 80061fe:	46bd      	mov	sp, r7
 8006200:	bc80      	pop	{r7}
 8006202:	4770      	bx	lr

08006204 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	6892      	ldr	r2, [r2, #8]
 800621a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	689b      	ldr	r3, [r3, #8]
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	6852      	ldr	r2, [r2, #4]
 8006224:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	429a      	cmp	r2, r3
 800622e:	d103      	bne.n	8006238 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	689a      	ldr	r2, [r3, #8]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2200      	movs	r2, #0
 800623c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	1e5a      	subs	r2, r3, #1
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
}
 800624c:	4618      	mov	r0, r3
 800624e:	3714      	adds	r7, #20
 8006250:	46bd      	mov	sp, r7
 8006252:	bc80      	pop	{r7}
 8006254:	4770      	bx	lr
	...

08006258 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d10b      	bne.n	8006284 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800626c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006270:	f383 8811 	msr	BASEPRI, r3
 8006274:	f3bf 8f6f 	isb	sy
 8006278:	f3bf 8f4f 	dsb	sy
 800627c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800627e:	bf00      	nop
 8006280:	bf00      	nop
 8006282:	e7fd      	b.n	8006280 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006284:	f002 fc4a 	bl	8008b1c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006290:	68f9      	ldr	r1, [r7, #12]
 8006292:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006294:	fb01 f303 	mul.w	r3, r1, r3
 8006298:	441a      	add	r2, r3
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2200      	movs	r2, #0
 80062a2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062b4:	3b01      	subs	r3, #1
 80062b6:	68f9      	ldr	r1, [r7, #12]
 80062b8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80062ba:	fb01 f303 	mul.w	r3, r1, r3
 80062be:	441a      	add	r2, r3
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	22ff      	movs	r2, #255	@ 0xff
 80062c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	22ff      	movs	r2, #255	@ 0xff
 80062d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d114      	bne.n	8006304 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	691b      	ldr	r3, [r3, #16]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d01a      	beq.n	8006318 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	3310      	adds	r3, #16
 80062e6:	4618      	mov	r0, r3
 80062e8:	f001 fb46 	bl	8007978 <xTaskRemoveFromEventList>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d012      	beq.n	8006318 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80062f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006328 <xQueueGenericReset+0xd0>)
 80062f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062f8:	601a      	str	r2, [r3, #0]
 80062fa:	f3bf 8f4f 	dsb	sy
 80062fe:	f3bf 8f6f 	isb	sy
 8006302:	e009      	b.n	8006318 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	3310      	adds	r3, #16
 8006308:	4618      	mov	r0, r3
 800630a:	f7ff fef5 	bl	80060f8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	3324      	adds	r3, #36	@ 0x24
 8006312:	4618      	mov	r0, r3
 8006314:	f7ff fef0 	bl	80060f8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006318:	f002 fc30 	bl	8008b7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800631c:	2301      	movs	r3, #1
}
 800631e:	4618      	mov	r0, r3
 8006320:	3710      	adds	r7, #16
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}
 8006326:	bf00      	nop
 8006328:	e000ed04 	.word	0xe000ed04

0800632c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800632c:	b580      	push	{r7, lr}
 800632e:	b08e      	sub	sp, #56	@ 0x38
 8006330:	af02      	add	r7, sp, #8
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	60b9      	str	r1, [r7, #8]
 8006336:	607a      	str	r2, [r7, #4]
 8006338:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d10b      	bne.n	8006358 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006344:	f383 8811 	msr	BASEPRI, r3
 8006348:	f3bf 8f6f 	isb	sy
 800634c:	f3bf 8f4f 	dsb	sy
 8006350:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006352:	bf00      	nop
 8006354:	bf00      	nop
 8006356:	e7fd      	b.n	8006354 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d10b      	bne.n	8006376 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800635e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006362:	f383 8811 	msr	BASEPRI, r3
 8006366:	f3bf 8f6f 	isb	sy
 800636a:	f3bf 8f4f 	dsb	sy
 800636e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006370:	bf00      	nop
 8006372:	bf00      	nop
 8006374:	e7fd      	b.n	8006372 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d002      	beq.n	8006382 <xQueueGenericCreateStatic+0x56>
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d001      	beq.n	8006386 <xQueueGenericCreateStatic+0x5a>
 8006382:	2301      	movs	r3, #1
 8006384:	e000      	b.n	8006388 <xQueueGenericCreateStatic+0x5c>
 8006386:	2300      	movs	r3, #0
 8006388:	2b00      	cmp	r3, #0
 800638a:	d10b      	bne.n	80063a4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800638c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006390:	f383 8811 	msr	BASEPRI, r3
 8006394:	f3bf 8f6f 	isb	sy
 8006398:	f3bf 8f4f 	dsb	sy
 800639c:	623b      	str	r3, [r7, #32]
}
 800639e:	bf00      	nop
 80063a0:	bf00      	nop
 80063a2:	e7fd      	b.n	80063a0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d102      	bne.n	80063b0 <xQueueGenericCreateStatic+0x84>
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d101      	bne.n	80063b4 <xQueueGenericCreateStatic+0x88>
 80063b0:	2301      	movs	r3, #1
 80063b2:	e000      	b.n	80063b6 <xQueueGenericCreateStatic+0x8a>
 80063b4:	2300      	movs	r3, #0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d10b      	bne.n	80063d2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80063ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063be:	f383 8811 	msr	BASEPRI, r3
 80063c2:	f3bf 8f6f 	isb	sy
 80063c6:	f3bf 8f4f 	dsb	sy
 80063ca:	61fb      	str	r3, [r7, #28]
}
 80063cc:	bf00      	nop
 80063ce:	bf00      	nop
 80063d0:	e7fd      	b.n	80063ce <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80063d2:	2350      	movs	r3, #80	@ 0x50
 80063d4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	2b50      	cmp	r3, #80	@ 0x50
 80063da:	d00b      	beq.n	80063f4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80063dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063e0:	f383 8811 	msr	BASEPRI, r3
 80063e4:	f3bf 8f6f 	isb	sy
 80063e8:	f3bf 8f4f 	dsb	sy
 80063ec:	61bb      	str	r3, [r7, #24]
}
 80063ee:	bf00      	nop
 80063f0:	bf00      	nop
 80063f2:	e7fd      	b.n	80063f0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80063f4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80063fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d00d      	beq.n	800641c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006402:	2201      	movs	r2, #1
 8006404:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006408:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800640c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800640e:	9300      	str	r3, [sp, #0]
 8006410:	4613      	mov	r3, r2
 8006412:	687a      	ldr	r2, [r7, #4]
 8006414:	68b9      	ldr	r1, [r7, #8]
 8006416:	68f8      	ldr	r0, [r7, #12]
 8006418:	f000 f840 	bl	800649c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800641c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800641e:	4618      	mov	r0, r3
 8006420:	3730      	adds	r7, #48	@ 0x30
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}

08006426 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006426:	b580      	push	{r7, lr}
 8006428:	b08a      	sub	sp, #40	@ 0x28
 800642a:	af02      	add	r7, sp, #8
 800642c:	60f8      	str	r0, [r7, #12]
 800642e:	60b9      	str	r1, [r7, #8]
 8006430:	4613      	mov	r3, r2
 8006432:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d10b      	bne.n	8006452 <xQueueGenericCreate+0x2c>
	__asm volatile
 800643a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800643e:	f383 8811 	msr	BASEPRI, r3
 8006442:	f3bf 8f6f 	isb	sy
 8006446:	f3bf 8f4f 	dsb	sy
 800644a:	613b      	str	r3, [r7, #16]
}
 800644c:	bf00      	nop
 800644e:	bf00      	nop
 8006450:	e7fd      	b.n	800644e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	68ba      	ldr	r2, [r7, #8]
 8006456:	fb02 f303 	mul.w	r3, r2, r3
 800645a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	3350      	adds	r3, #80	@ 0x50
 8006460:	4618      	mov	r0, r3
 8006462:	f002 fc5d 	bl	8008d20 <pvPortMalloc>
 8006466:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d011      	beq.n	8006492 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800646e:	69bb      	ldr	r3, [r7, #24]
 8006470:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	3350      	adds	r3, #80	@ 0x50
 8006476:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	2200      	movs	r2, #0
 800647c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006480:	79fa      	ldrb	r2, [r7, #7]
 8006482:	69bb      	ldr	r3, [r7, #24]
 8006484:	9300      	str	r3, [sp, #0]
 8006486:	4613      	mov	r3, r2
 8006488:	697a      	ldr	r2, [r7, #20]
 800648a:	68b9      	ldr	r1, [r7, #8]
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f000 f805 	bl	800649c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006492:	69bb      	ldr	r3, [r7, #24]
	}
 8006494:	4618      	mov	r0, r3
 8006496:	3720      	adds	r7, #32
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	607a      	str	r2, [r7, #4]
 80064a8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d103      	bne.n	80064b8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80064b0:	69bb      	ldr	r3, [r7, #24]
 80064b2:	69ba      	ldr	r2, [r7, #24]
 80064b4:	601a      	str	r2, [r3, #0]
 80064b6:	e002      	b.n	80064be <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80064b8:	69bb      	ldr	r3, [r7, #24]
 80064ba:	687a      	ldr	r2, [r7, #4]
 80064bc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80064be:	69bb      	ldr	r3, [r7, #24]
 80064c0:	68fa      	ldr	r2, [r7, #12]
 80064c2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80064c4:	69bb      	ldr	r3, [r7, #24]
 80064c6:	68ba      	ldr	r2, [r7, #8]
 80064c8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80064ca:	2101      	movs	r1, #1
 80064cc:	69b8      	ldr	r0, [r7, #24]
 80064ce:	f7ff fec3 	bl	8006258 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	78fa      	ldrb	r2, [r7, #3]
 80064d6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80064da:	bf00      	nop
 80064dc:	3710      	adds	r7, #16
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}

080064e2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80064e2:	b580      	push	{r7, lr}
 80064e4:	b082      	sub	sp, #8
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d00e      	beq.n	800650e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006502:	2300      	movs	r3, #0
 8006504:	2200      	movs	r2, #0
 8006506:	2100      	movs	r1, #0
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f000 f81d 	bl	8006548 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800650e:	bf00      	nop
 8006510:	3708      	adds	r7, #8
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}

08006516 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006516:	b580      	push	{r7, lr}
 8006518:	b086      	sub	sp, #24
 800651a:	af00      	add	r7, sp, #0
 800651c:	4603      	mov	r3, r0
 800651e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006520:	2301      	movs	r3, #1
 8006522:	617b      	str	r3, [r7, #20]
 8006524:	2300      	movs	r3, #0
 8006526:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006528:	79fb      	ldrb	r3, [r7, #7]
 800652a:	461a      	mov	r2, r3
 800652c:	6939      	ldr	r1, [r7, #16]
 800652e:	6978      	ldr	r0, [r7, #20]
 8006530:	f7ff ff79 	bl	8006426 <xQueueGenericCreate>
 8006534:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006536:	68f8      	ldr	r0, [r7, #12]
 8006538:	f7ff ffd3 	bl	80064e2 <prvInitialiseMutex>

		return xNewQueue;
 800653c:	68fb      	ldr	r3, [r7, #12]
	}
 800653e:	4618      	mov	r0, r3
 8006540:	3718      	adds	r7, #24
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
	...

08006548 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b08e      	sub	sp, #56	@ 0x38
 800654c:	af00      	add	r7, sp, #0
 800654e:	60f8      	str	r0, [r7, #12]
 8006550:	60b9      	str	r1, [r7, #8]
 8006552:	607a      	str	r2, [r7, #4]
 8006554:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006556:	2300      	movs	r3, #0
 8006558:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800655e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006560:	2b00      	cmp	r3, #0
 8006562:	d10b      	bne.n	800657c <xQueueGenericSend+0x34>
	__asm volatile
 8006564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006568:	f383 8811 	msr	BASEPRI, r3
 800656c:	f3bf 8f6f 	isb	sy
 8006570:	f3bf 8f4f 	dsb	sy
 8006574:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006576:	bf00      	nop
 8006578:	bf00      	nop
 800657a:	e7fd      	b.n	8006578 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d103      	bne.n	800658a <xQueueGenericSend+0x42>
 8006582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006586:	2b00      	cmp	r3, #0
 8006588:	d101      	bne.n	800658e <xQueueGenericSend+0x46>
 800658a:	2301      	movs	r3, #1
 800658c:	e000      	b.n	8006590 <xQueueGenericSend+0x48>
 800658e:	2300      	movs	r3, #0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d10b      	bne.n	80065ac <xQueueGenericSend+0x64>
	__asm volatile
 8006594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006598:	f383 8811 	msr	BASEPRI, r3
 800659c:	f3bf 8f6f 	isb	sy
 80065a0:	f3bf 8f4f 	dsb	sy
 80065a4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80065a6:	bf00      	nop
 80065a8:	bf00      	nop
 80065aa:	e7fd      	b.n	80065a8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	2b02      	cmp	r3, #2
 80065b0:	d103      	bne.n	80065ba <xQueueGenericSend+0x72>
 80065b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d101      	bne.n	80065be <xQueueGenericSend+0x76>
 80065ba:	2301      	movs	r3, #1
 80065bc:	e000      	b.n	80065c0 <xQueueGenericSend+0x78>
 80065be:	2300      	movs	r3, #0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d10b      	bne.n	80065dc <xQueueGenericSend+0x94>
	__asm volatile
 80065c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c8:	f383 8811 	msr	BASEPRI, r3
 80065cc:	f3bf 8f6f 	isb	sy
 80065d0:	f3bf 8f4f 	dsb	sy
 80065d4:	623b      	str	r3, [r7, #32]
}
 80065d6:	bf00      	nop
 80065d8:	bf00      	nop
 80065da:	e7fd      	b.n	80065d8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80065dc:	f001 fb92 	bl	8007d04 <xTaskGetSchedulerState>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d102      	bne.n	80065ec <xQueueGenericSend+0xa4>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d101      	bne.n	80065f0 <xQueueGenericSend+0xa8>
 80065ec:	2301      	movs	r3, #1
 80065ee:	e000      	b.n	80065f2 <xQueueGenericSend+0xaa>
 80065f0:	2300      	movs	r3, #0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d10b      	bne.n	800660e <xQueueGenericSend+0xc6>
	__asm volatile
 80065f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065fa:	f383 8811 	msr	BASEPRI, r3
 80065fe:	f3bf 8f6f 	isb	sy
 8006602:	f3bf 8f4f 	dsb	sy
 8006606:	61fb      	str	r3, [r7, #28]
}
 8006608:	bf00      	nop
 800660a:	bf00      	nop
 800660c:	e7fd      	b.n	800660a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800660e:	f002 fa85 	bl	8008b1c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006614:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006618:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800661a:	429a      	cmp	r2, r3
 800661c:	d302      	bcc.n	8006624 <xQueueGenericSend+0xdc>
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	2b02      	cmp	r3, #2
 8006622:	d129      	bne.n	8006678 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006624:	683a      	ldr	r2, [r7, #0]
 8006626:	68b9      	ldr	r1, [r7, #8]
 8006628:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800662a:	f000 fb36 	bl	8006c9a <prvCopyDataToQueue>
 800662e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006634:	2b00      	cmp	r3, #0
 8006636:	d010      	beq.n	800665a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800663a:	3324      	adds	r3, #36	@ 0x24
 800663c:	4618      	mov	r0, r3
 800663e:	f001 f99b 	bl	8007978 <xTaskRemoveFromEventList>
 8006642:	4603      	mov	r3, r0
 8006644:	2b00      	cmp	r3, #0
 8006646:	d013      	beq.n	8006670 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006648:	4b3f      	ldr	r3, [pc, #252]	@ (8006748 <xQueueGenericSend+0x200>)
 800664a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800664e:	601a      	str	r2, [r3, #0]
 8006650:	f3bf 8f4f 	dsb	sy
 8006654:	f3bf 8f6f 	isb	sy
 8006658:	e00a      	b.n	8006670 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800665a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800665c:	2b00      	cmp	r3, #0
 800665e:	d007      	beq.n	8006670 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006660:	4b39      	ldr	r3, [pc, #228]	@ (8006748 <xQueueGenericSend+0x200>)
 8006662:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006666:	601a      	str	r2, [r3, #0]
 8006668:	f3bf 8f4f 	dsb	sy
 800666c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006670:	f002 fa84 	bl	8008b7c <vPortExitCritical>
				return pdPASS;
 8006674:	2301      	movs	r3, #1
 8006676:	e063      	b.n	8006740 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d103      	bne.n	8006686 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800667e:	f002 fa7d 	bl	8008b7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006682:	2300      	movs	r3, #0
 8006684:	e05c      	b.n	8006740 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006688:	2b00      	cmp	r3, #0
 800668a:	d106      	bne.n	800669a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800668c:	f107 0314 	add.w	r3, r7, #20
 8006690:	4618      	mov	r0, r3
 8006692:	f001 f9d5 	bl	8007a40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006696:	2301      	movs	r3, #1
 8006698:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800669a:	f002 fa6f 	bl	8008b7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800669e:	f000 ff41 	bl	8007524 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80066a2:	f002 fa3b 	bl	8008b1c <vPortEnterCritical>
 80066a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80066ac:	b25b      	sxtb	r3, r3
 80066ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80066b2:	d103      	bne.n	80066bc <xQueueGenericSend+0x174>
 80066b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b6:	2200      	movs	r2, #0
 80066b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80066bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80066c2:	b25b      	sxtb	r3, r3
 80066c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80066c8:	d103      	bne.n	80066d2 <xQueueGenericSend+0x18a>
 80066ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066cc:	2200      	movs	r2, #0
 80066ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80066d2:	f002 fa53 	bl	8008b7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80066d6:	1d3a      	adds	r2, r7, #4
 80066d8:	f107 0314 	add.w	r3, r7, #20
 80066dc:	4611      	mov	r1, r2
 80066de:	4618      	mov	r0, r3
 80066e0:	f001 f9c4 	bl	8007a6c <xTaskCheckForTimeOut>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d124      	bne.n	8006734 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80066ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066ec:	f000 fbcd 	bl	8006e8a <prvIsQueueFull>
 80066f0:	4603      	mov	r3, r0
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d018      	beq.n	8006728 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80066f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f8:	3310      	adds	r3, #16
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	4611      	mov	r1, r2
 80066fe:	4618      	mov	r0, r3
 8006700:	f001 f8e8 	bl	80078d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006704:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006706:	f000 fb58 	bl	8006dba <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800670a:	f000 ff19 	bl	8007540 <xTaskResumeAll>
 800670e:	4603      	mov	r3, r0
 8006710:	2b00      	cmp	r3, #0
 8006712:	f47f af7c 	bne.w	800660e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006716:	4b0c      	ldr	r3, [pc, #48]	@ (8006748 <xQueueGenericSend+0x200>)
 8006718:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800671c:	601a      	str	r2, [r3, #0]
 800671e:	f3bf 8f4f 	dsb	sy
 8006722:	f3bf 8f6f 	isb	sy
 8006726:	e772      	b.n	800660e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006728:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800672a:	f000 fb46 	bl	8006dba <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800672e:	f000 ff07 	bl	8007540 <xTaskResumeAll>
 8006732:	e76c      	b.n	800660e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006734:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006736:	f000 fb40 	bl	8006dba <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800673a:	f000 ff01 	bl	8007540 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800673e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006740:	4618      	mov	r0, r3
 8006742:	3738      	adds	r7, #56	@ 0x38
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}
 8006748:	e000ed04 	.word	0xe000ed04

0800674c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b090      	sub	sp, #64	@ 0x40
 8006750:	af00      	add	r7, sp, #0
 8006752:	60f8      	str	r0, [r7, #12]
 8006754:	60b9      	str	r1, [r7, #8]
 8006756:	607a      	str	r2, [r7, #4]
 8006758:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800675e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006760:	2b00      	cmp	r3, #0
 8006762:	d10b      	bne.n	800677c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006768:	f383 8811 	msr	BASEPRI, r3
 800676c:	f3bf 8f6f 	isb	sy
 8006770:	f3bf 8f4f 	dsb	sy
 8006774:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006776:	bf00      	nop
 8006778:	bf00      	nop
 800677a:	e7fd      	b.n	8006778 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d103      	bne.n	800678a <xQueueGenericSendFromISR+0x3e>
 8006782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006786:	2b00      	cmp	r3, #0
 8006788:	d101      	bne.n	800678e <xQueueGenericSendFromISR+0x42>
 800678a:	2301      	movs	r3, #1
 800678c:	e000      	b.n	8006790 <xQueueGenericSendFromISR+0x44>
 800678e:	2300      	movs	r3, #0
 8006790:	2b00      	cmp	r3, #0
 8006792:	d10b      	bne.n	80067ac <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006798:	f383 8811 	msr	BASEPRI, r3
 800679c:	f3bf 8f6f 	isb	sy
 80067a0:	f3bf 8f4f 	dsb	sy
 80067a4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80067a6:	bf00      	nop
 80067a8:	bf00      	nop
 80067aa:	e7fd      	b.n	80067a8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	2b02      	cmp	r3, #2
 80067b0:	d103      	bne.n	80067ba <xQueueGenericSendFromISR+0x6e>
 80067b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d101      	bne.n	80067be <xQueueGenericSendFromISR+0x72>
 80067ba:	2301      	movs	r3, #1
 80067bc:	e000      	b.n	80067c0 <xQueueGenericSendFromISR+0x74>
 80067be:	2300      	movs	r3, #0
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d10b      	bne.n	80067dc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80067c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c8:	f383 8811 	msr	BASEPRI, r3
 80067cc:	f3bf 8f6f 	isb	sy
 80067d0:	f3bf 8f4f 	dsb	sy
 80067d4:	623b      	str	r3, [r7, #32]
}
 80067d6:	bf00      	nop
 80067d8:	bf00      	nop
 80067da:	e7fd      	b.n	80067d8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80067dc:	f002 fa60 	bl	8008ca0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80067e0:	f3ef 8211 	mrs	r2, BASEPRI
 80067e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e8:	f383 8811 	msr	BASEPRI, r3
 80067ec:	f3bf 8f6f 	isb	sy
 80067f0:	f3bf 8f4f 	dsb	sy
 80067f4:	61fa      	str	r2, [r7, #28]
 80067f6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80067f8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80067fa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80067fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006804:	429a      	cmp	r2, r3
 8006806:	d302      	bcc.n	800680e <xQueueGenericSendFromISR+0xc2>
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	2b02      	cmp	r3, #2
 800680c:	d12f      	bne.n	800686e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800680e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006810:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006814:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800681a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800681c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800681e:	683a      	ldr	r2, [r7, #0]
 8006820:	68b9      	ldr	r1, [r7, #8]
 8006822:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006824:	f000 fa39 	bl	8006c9a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006828:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800682c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006830:	d112      	bne.n	8006858 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006836:	2b00      	cmp	r3, #0
 8006838:	d016      	beq.n	8006868 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800683a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800683c:	3324      	adds	r3, #36	@ 0x24
 800683e:	4618      	mov	r0, r3
 8006840:	f001 f89a 	bl	8007978 <xTaskRemoveFromEventList>
 8006844:	4603      	mov	r3, r0
 8006846:	2b00      	cmp	r3, #0
 8006848:	d00e      	beq.n	8006868 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d00b      	beq.n	8006868 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	601a      	str	r2, [r3, #0]
 8006856:	e007      	b.n	8006868 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006858:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800685c:	3301      	adds	r3, #1
 800685e:	b2db      	uxtb	r3, r3
 8006860:	b25a      	sxtb	r2, r3
 8006862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006864:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006868:	2301      	movs	r3, #1
 800686a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800686c:	e001      	b.n	8006872 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800686e:	2300      	movs	r3, #0
 8006870:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006872:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006874:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800687c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800687e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006880:	4618      	mov	r0, r3
 8006882:	3740      	adds	r7, #64	@ 0x40
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}

08006888 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b08c      	sub	sp, #48	@ 0x30
 800688c:	af00      	add	r7, sp, #0
 800688e:	60f8      	str	r0, [r7, #12]
 8006890:	60b9      	str	r1, [r7, #8]
 8006892:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006894:	2300      	movs	r3, #0
 8006896:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800689c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d10b      	bne.n	80068ba <xQueueReceive+0x32>
	__asm volatile
 80068a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a6:	f383 8811 	msr	BASEPRI, r3
 80068aa:	f3bf 8f6f 	isb	sy
 80068ae:	f3bf 8f4f 	dsb	sy
 80068b2:	623b      	str	r3, [r7, #32]
}
 80068b4:	bf00      	nop
 80068b6:	bf00      	nop
 80068b8:	e7fd      	b.n	80068b6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d103      	bne.n	80068c8 <xQueueReceive+0x40>
 80068c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d101      	bne.n	80068cc <xQueueReceive+0x44>
 80068c8:	2301      	movs	r3, #1
 80068ca:	e000      	b.n	80068ce <xQueueReceive+0x46>
 80068cc:	2300      	movs	r3, #0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d10b      	bne.n	80068ea <xQueueReceive+0x62>
	__asm volatile
 80068d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d6:	f383 8811 	msr	BASEPRI, r3
 80068da:	f3bf 8f6f 	isb	sy
 80068de:	f3bf 8f4f 	dsb	sy
 80068e2:	61fb      	str	r3, [r7, #28]
}
 80068e4:	bf00      	nop
 80068e6:	bf00      	nop
 80068e8:	e7fd      	b.n	80068e6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80068ea:	f001 fa0b 	bl	8007d04 <xTaskGetSchedulerState>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d102      	bne.n	80068fa <xQueueReceive+0x72>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d101      	bne.n	80068fe <xQueueReceive+0x76>
 80068fa:	2301      	movs	r3, #1
 80068fc:	e000      	b.n	8006900 <xQueueReceive+0x78>
 80068fe:	2300      	movs	r3, #0
 8006900:	2b00      	cmp	r3, #0
 8006902:	d10b      	bne.n	800691c <xQueueReceive+0x94>
	__asm volatile
 8006904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006908:	f383 8811 	msr	BASEPRI, r3
 800690c:	f3bf 8f6f 	isb	sy
 8006910:	f3bf 8f4f 	dsb	sy
 8006914:	61bb      	str	r3, [r7, #24]
}
 8006916:	bf00      	nop
 8006918:	bf00      	nop
 800691a:	e7fd      	b.n	8006918 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800691c:	f002 f8fe 	bl	8008b1c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006924:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006928:	2b00      	cmp	r3, #0
 800692a:	d01f      	beq.n	800696c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800692c:	68b9      	ldr	r1, [r7, #8]
 800692e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006930:	f000 fa1d 	bl	8006d6e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006936:	1e5a      	subs	r2, r3, #1
 8006938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800693a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800693c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800693e:	691b      	ldr	r3, [r3, #16]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d00f      	beq.n	8006964 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006946:	3310      	adds	r3, #16
 8006948:	4618      	mov	r0, r3
 800694a:	f001 f815 	bl	8007978 <xTaskRemoveFromEventList>
 800694e:	4603      	mov	r3, r0
 8006950:	2b00      	cmp	r3, #0
 8006952:	d007      	beq.n	8006964 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006954:	4b3c      	ldr	r3, [pc, #240]	@ (8006a48 <xQueueReceive+0x1c0>)
 8006956:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800695a:	601a      	str	r2, [r3, #0]
 800695c:	f3bf 8f4f 	dsb	sy
 8006960:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006964:	f002 f90a 	bl	8008b7c <vPortExitCritical>
				return pdPASS;
 8006968:	2301      	movs	r3, #1
 800696a:	e069      	b.n	8006a40 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d103      	bne.n	800697a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006972:	f002 f903 	bl	8008b7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006976:	2300      	movs	r3, #0
 8006978:	e062      	b.n	8006a40 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800697a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800697c:	2b00      	cmp	r3, #0
 800697e:	d106      	bne.n	800698e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006980:	f107 0310 	add.w	r3, r7, #16
 8006984:	4618      	mov	r0, r3
 8006986:	f001 f85b 	bl	8007a40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800698a:	2301      	movs	r3, #1
 800698c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800698e:	f002 f8f5 	bl	8008b7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006992:	f000 fdc7 	bl	8007524 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006996:	f002 f8c1 	bl	8008b1c <vPortEnterCritical>
 800699a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800699c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80069a0:	b25b      	sxtb	r3, r3
 80069a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80069a6:	d103      	bne.n	80069b0 <xQueueReceive+0x128>
 80069a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069aa:	2200      	movs	r2, #0
 80069ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80069b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80069b6:	b25b      	sxtb	r3, r3
 80069b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80069bc:	d103      	bne.n	80069c6 <xQueueReceive+0x13e>
 80069be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80069c6:	f002 f8d9 	bl	8008b7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80069ca:	1d3a      	adds	r2, r7, #4
 80069cc:	f107 0310 	add.w	r3, r7, #16
 80069d0:	4611      	mov	r1, r2
 80069d2:	4618      	mov	r0, r3
 80069d4:	f001 f84a 	bl	8007a6c <xTaskCheckForTimeOut>
 80069d8:	4603      	mov	r3, r0
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d123      	bne.n	8006a26 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80069de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069e0:	f000 fa3d 	bl	8006e5e <prvIsQueueEmpty>
 80069e4:	4603      	mov	r3, r0
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d017      	beq.n	8006a1a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80069ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069ec:	3324      	adds	r3, #36	@ 0x24
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	4611      	mov	r1, r2
 80069f2:	4618      	mov	r0, r3
 80069f4:	f000 ff6e 	bl	80078d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80069f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069fa:	f000 f9de 	bl	8006dba <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80069fe:	f000 fd9f 	bl	8007540 <xTaskResumeAll>
 8006a02:	4603      	mov	r3, r0
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d189      	bne.n	800691c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006a08:	4b0f      	ldr	r3, [pc, #60]	@ (8006a48 <xQueueReceive+0x1c0>)
 8006a0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a0e:	601a      	str	r2, [r3, #0]
 8006a10:	f3bf 8f4f 	dsb	sy
 8006a14:	f3bf 8f6f 	isb	sy
 8006a18:	e780      	b.n	800691c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006a1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a1c:	f000 f9cd 	bl	8006dba <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006a20:	f000 fd8e 	bl	8007540 <xTaskResumeAll>
 8006a24:	e77a      	b.n	800691c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006a26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a28:	f000 f9c7 	bl	8006dba <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006a2c:	f000 fd88 	bl	8007540 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006a30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a32:	f000 fa14 	bl	8006e5e <prvIsQueueEmpty>
 8006a36:	4603      	mov	r3, r0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f43f af6f 	beq.w	800691c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006a3e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3730      	adds	r7, #48	@ 0x30
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}
 8006a48:	e000ed04 	.word	0xe000ed04

08006a4c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b08e      	sub	sp, #56	@ 0x38
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006a56:	2300      	movs	r3, #0
 8006a58:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d10b      	bne.n	8006a80 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a6c:	f383 8811 	msr	BASEPRI, r3
 8006a70:	f3bf 8f6f 	isb	sy
 8006a74:	f3bf 8f4f 	dsb	sy
 8006a78:	623b      	str	r3, [r7, #32]
}
 8006a7a:	bf00      	nop
 8006a7c:	bf00      	nop
 8006a7e:	e7fd      	b.n	8006a7c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d00b      	beq.n	8006aa0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a8c:	f383 8811 	msr	BASEPRI, r3
 8006a90:	f3bf 8f6f 	isb	sy
 8006a94:	f3bf 8f4f 	dsb	sy
 8006a98:	61fb      	str	r3, [r7, #28]
}
 8006a9a:	bf00      	nop
 8006a9c:	bf00      	nop
 8006a9e:	e7fd      	b.n	8006a9c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006aa0:	f001 f930 	bl	8007d04 <xTaskGetSchedulerState>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d102      	bne.n	8006ab0 <xQueueSemaphoreTake+0x64>
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d101      	bne.n	8006ab4 <xQueueSemaphoreTake+0x68>
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	e000      	b.n	8006ab6 <xQueueSemaphoreTake+0x6a>
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d10b      	bne.n	8006ad2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006abe:	f383 8811 	msr	BASEPRI, r3
 8006ac2:	f3bf 8f6f 	isb	sy
 8006ac6:	f3bf 8f4f 	dsb	sy
 8006aca:	61bb      	str	r3, [r7, #24]
}
 8006acc:	bf00      	nop
 8006ace:	bf00      	nop
 8006ad0:	e7fd      	b.n	8006ace <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006ad2:	f002 f823 	bl	8008b1c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ada:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d024      	beq.n	8006b2c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ae4:	1e5a      	subs	r2, r3, #1
 8006ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ae8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d104      	bne.n	8006afc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006af2:	f001 fa81 	bl	8007ff8 <pvTaskIncrementMutexHeldCount>
 8006af6:	4602      	mov	r2, r0
 8006af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006afa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006afe:	691b      	ldr	r3, [r3, #16]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d00f      	beq.n	8006b24 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b06:	3310      	adds	r3, #16
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f000 ff35 	bl	8007978 <xTaskRemoveFromEventList>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d007      	beq.n	8006b24 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006b14:	4b54      	ldr	r3, [pc, #336]	@ (8006c68 <xQueueSemaphoreTake+0x21c>)
 8006b16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b1a:	601a      	str	r2, [r3, #0]
 8006b1c:	f3bf 8f4f 	dsb	sy
 8006b20:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006b24:	f002 f82a 	bl	8008b7c <vPortExitCritical>
				return pdPASS;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	e098      	b.n	8006c5e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d112      	bne.n	8006b58 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d00b      	beq.n	8006b50 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b3c:	f383 8811 	msr	BASEPRI, r3
 8006b40:	f3bf 8f6f 	isb	sy
 8006b44:	f3bf 8f4f 	dsb	sy
 8006b48:	617b      	str	r3, [r7, #20]
}
 8006b4a:	bf00      	nop
 8006b4c:	bf00      	nop
 8006b4e:	e7fd      	b.n	8006b4c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006b50:	f002 f814 	bl	8008b7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006b54:	2300      	movs	r3, #0
 8006b56:	e082      	b.n	8006c5e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d106      	bne.n	8006b6c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006b5e:	f107 030c 	add.w	r3, r7, #12
 8006b62:	4618      	mov	r0, r3
 8006b64:	f000 ff6c 	bl	8007a40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006b6c:	f002 f806 	bl	8008b7c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006b70:	f000 fcd8 	bl	8007524 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006b74:	f001 ffd2 	bl	8008b1c <vPortEnterCritical>
 8006b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b7a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006b7e:	b25b      	sxtb	r3, r3
 8006b80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b84:	d103      	bne.n	8006b8e <xQueueSemaphoreTake+0x142>
 8006b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b94:	b25b      	sxtb	r3, r3
 8006b96:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b9a:	d103      	bne.n	8006ba4 <xQueueSemaphoreTake+0x158>
 8006b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ba4:	f001 ffea 	bl	8008b7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006ba8:	463a      	mov	r2, r7
 8006baa:	f107 030c 	add.w	r3, r7, #12
 8006bae:	4611      	mov	r1, r2
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f000 ff5b 	bl	8007a6c <xTaskCheckForTimeOut>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d132      	bne.n	8006c22 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006bbc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006bbe:	f000 f94e 	bl	8006e5e <prvIsQueueEmpty>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d026      	beq.n	8006c16 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d109      	bne.n	8006be4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006bd0:	f001 ffa4 	bl	8008b1c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bd6:	689b      	ldr	r3, [r3, #8]
 8006bd8:	4618      	mov	r0, r3
 8006bda:	f001 f8b1 	bl	8007d40 <xTaskPriorityInherit>
 8006bde:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006be0:	f001 ffcc 	bl	8008b7c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006be6:	3324      	adds	r3, #36	@ 0x24
 8006be8:	683a      	ldr	r2, [r7, #0]
 8006bea:	4611      	mov	r1, r2
 8006bec:	4618      	mov	r0, r3
 8006bee:	f000 fe71 	bl	80078d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006bf2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006bf4:	f000 f8e1 	bl	8006dba <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006bf8:	f000 fca2 	bl	8007540 <xTaskResumeAll>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	f47f af67 	bne.w	8006ad2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006c04:	4b18      	ldr	r3, [pc, #96]	@ (8006c68 <xQueueSemaphoreTake+0x21c>)
 8006c06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c0a:	601a      	str	r2, [r3, #0]
 8006c0c:	f3bf 8f4f 	dsb	sy
 8006c10:	f3bf 8f6f 	isb	sy
 8006c14:	e75d      	b.n	8006ad2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006c16:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c18:	f000 f8cf 	bl	8006dba <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c1c:	f000 fc90 	bl	8007540 <xTaskResumeAll>
 8006c20:	e757      	b.n	8006ad2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006c22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c24:	f000 f8c9 	bl	8006dba <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c28:	f000 fc8a 	bl	8007540 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c2e:	f000 f916 	bl	8006e5e <prvIsQueueEmpty>
 8006c32:	4603      	mov	r3, r0
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	f43f af4c 	beq.w	8006ad2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d00d      	beq.n	8006c5c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006c40:	f001 ff6c 	bl	8008b1c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006c44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c46:	f000 f811 	bl	8006c6c <prvGetDisinheritPriorityAfterTimeout>
 8006c4a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006c52:	4618      	mov	r0, r3
 8006c54:	f001 f94c 	bl	8007ef0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006c58:	f001 ff90 	bl	8008b7c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006c5c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3738      	adds	r7, #56	@ 0x38
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}
 8006c66:	bf00      	nop
 8006c68:	e000ed04 	.word	0xe000ed04

08006c6c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b085      	sub	sp, #20
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d006      	beq.n	8006c8a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006c86:	60fb      	str	r3, [r7, #12]
 8006c88:	e001      	b.n	8006c8e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
	}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3714      	adds	r7, #20
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bc80      	pop	{r7}
 8006c98:	4770      	bx	lr

08006c9a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006c9a:	b580      	push	{r7, lr}
 8006c9c:	b086      	sub	sp, #24
 8006c9e:	af00      	add	r7, sp, #0
 8006ca0:	60f8      	str	r0, [r7, #12]
 8006ca2:	60b9      	str	r1, [r7, #8]
 8006ca4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cae:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d10d      	bne.n	8006cd4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d14d      	bne.n	8006d5c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f001 f8a3 	bl	8007e10 <xTaskPriorityDisinherit>
 8006cca:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	609a      	str	r2, [r3, #8]
 8006cd2:	e043      	b.n	8006d5c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d119      	bne.n	8006d0e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6858      	ldr	r0, [r3, #4]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ce2:	461a      	mov	r2, r3
 8006ce4:	68b9      	ldr	r1, [r7, #8]
 8006ce6:	f002 fcf4 	bl	80096d2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	685a      	ldr	r2, [r3, #4]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cf2:	441a      	add	r2, r3
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	685a      	ldr	r2, [r3, #4]
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d32b      	bcc.n	8006d5c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	605a      	str	r2, [r3, #4]
 8006d0c:	e026      	b.n	8006d5c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	68d8      	ldr	r0, [r3, #12]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d16:	461a      	mov	r2, r3
 8006d18:	68b9      	ldr	r1, [r7, #8]
 8006d1a:	f002 fcda 	bl	80096d2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	68da      	ldr	r2, [r3, #12]
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d26:	425b      	negs	r3, r3
 8006d28:	441a      	add	r2, r3
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	68da      	ldr	r2, [r3, #12]
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d207      	bcs.n	8006d4a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	689a      	ldr	r2, [r3, #8]
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d42:	425b      	negs	r3, r3
 8006d44:	441a      	add	r2, r3
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2b02      	cmp	r3, #2
 8006d4e:	d105      	bne.n	8006d5c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006d50:	693b      	ldr	r3, [r7, #16]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d002      	beq.n	8006d5c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	3b01      	subs	r3, #1
 8006d5a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	1c5a      	adds	r2, r3, #1
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006d64:	697b      	ldr	r3, [r7, #20]
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3718      	adds	r7, #24
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}

08006d6e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006d6e:	b580      	push	{r7, lr}
 8006d70:	b082      	sub	sp, #8
 8006d72:	af00      	add	r7, sp, #0
 8006d74:	6078      	str	r0, [r7, #4]
 8006d76:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d018      	beq.n	8006db2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	68da      	ldr	r2, [r3, #12]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d88:	441a      	add	r2, r3
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	68da      	ldr	r2, [r3, #12]
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d303      	bcc.n	8006da2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	68d9      	ldr	r1, [r3, #12]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006daa:	461a      	mov	r2, r3
 8006dac:	6838      	ldr	r0, [r7, #0]
 8006dae:	f002 fc90 	bl	80096d2 <memcpy>
	}
}
 8006db2:	bf00      	nop
 8006db4:	3708      	adds	r7, #8
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}

08006dba <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006dba:	b580      	push	{r7, lr}
 8006dbc:	b084      	sub	sp, #16
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006dc2:	f001 feab 	bl	8008b1c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006dcc:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006dce:	e011      	b.n	8006df4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d012      	beq.n	8006dfe <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	3324      	adds	r3, #36	@ 0x24
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f000 fdcb 	bl	8007978 <xTaskRemoveFromEventList>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d001      	beq.n	8006dec <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006de8:	f000 fea4 	bl	8007b34 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006dec:	7bfb      	ldrb	r3, [r7, #15]
 8006dee:	3b01      	subs	r3, #1
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006df4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	dce9      	bgt.n	8006dd0 <prvUnlockQueue+0x16>
 8006dfc:	e000      	b.n	8006e00 <prvUnlockQueue+0x46>
					break;
 8006dfe:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	22ff      	movs	r2, #255	@ 0xff
 8006e04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006e08:	f001 feb8 	bl	8008b7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006e0c:	f001 fe86 	bl	8008b1c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006e16:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e18:	e011      	b.n	8006e3e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	691b      	ldr	r3, [r3, #16]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d012      	beq.n	8006e48 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	3310      	adds	r3, #16
 8006e26:	4618      	mov	r0, r3
 8006e28:	f000 fda6 	bl	8007978 <xTaskRemoveFromEventList>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d001      	beq.n	8006e36 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006e32:	f000 fe7f 	bl	8007b34 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006e36:	7bbb      	ldrb	r3, [r7, #14]
 8006e38:	3b01      	subs	r3, #1
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	dce9      	bgt.n	8006e1a <prvUnlockQueue+0x60>
 8006e46:	e000      	b.n	8006e4a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006e48:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	22ff      	movs	r2, #255	@ 0xff
 8006e4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006e52:	f001 fe93 	bl	8008b7c <vPortExitCritical>
}
 8006e56:	bf00      	nop
 8006e58:	3710      	adds	r7, #16
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}

08006e5e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006e5e:	b580      	push	{r7, lr}
 8006e60:	b084      	sub	sp, #16
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006e66:	f001 fe59 	bl	8008b1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d102      	bne.n	8006e78 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006e72:	2301      	movs	r3, #1
 8006e74:	60fb      	str	r3, [r7, #12]
 8006e76:	e001      	b.n	8006e7c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006e7c:	f001 fe7e 	bl	8008b7c <vPortExitCritical>

	return xReturn;
 8006e80:	68fb      	ldr	r3, [r7, #12]
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3710      	adds	r7, #16
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}

08006e8a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006e8a:	b580      	push	{r7, lr}
 8006e8c:	b084      	sub	sp, #16
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006e92:	f001 fe43 	bl	8008b1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e9e:	429a      	cmp	r2, r3
 8006ea0:	d102      	bne.n	8006ea8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	60fb      	str	r3, [r7, #12]
 8006ea6:	e001      	b.n	8006eac <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006eac:	f001 fe66 	bl	8008b7c <vPortExitCritical>

	return xReturn;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3710      	adds	r7, #16
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
	...

08006ebc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006ebc:	b480      	push	{r7}
 8006ebe:	b085      	sub	sp, #20
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
 8006ec4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	60fb      	str	r3, [r7, #12]
 8006eca:	e014      	b.n	8006ef6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006ecc:	4a0e      	ldr	r2, [pc, #56]	@ (8006f08 <vQueueAddToRegistry+0x4c>)
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d10b      	bne.n	8006ef0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006ed8:	490b      	ldr	r1, [pc, #44]	@ (8006f08 <vQueueAddToRegistry+0x4c>)
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	683a      	ldr	r2, [r7, #0]
 8006ede:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006ee2:	4a09      	ldr	r2, [pc, #36]	@ (8006f08 <vQueueAddToRegistry+0x4c>)
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	00db      	lsls	r3, r3, #3
 8006ee8:	4413      	add	r3, r2
 8006eea:	687a      	ldr	r2, [r7, #4]
 8006eec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006eee:	e006      	b.n	8006efe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	3301      	adds	r3, #1
 8006ef4:	60fb      	str	r3, [r7, #12]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2b07      	cmp	r3, #7
 8006efa:	d9e7      	bls.n	8006ecc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006efc:	bf00      	nop
 8006efe:	bf00      	nop
 8006f00:	3714      	adds	r7, #20
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bc80      	pop	{r7}
 8006f06:	4770      	bx	lr
 8006f08:	20000b80 	.word	0x20000b80

08006f0c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b086      	sub	sp, #24
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	60f8      	str	r0, [r7, #12]
 8006f14:	60b9      	str	r1, [r7, #8]
 8006f16:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006f1c:	f001 fdfe 	bl	8008b1c <vPortEnterCritical>
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f26:	b25b      	sxtb	r3, r3
 8006f28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f2c:	d103      	bne.n	8006f36 <vQueueWaitForMessageRestricted+0x2a>
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f3c:	b25b      	sxtb	r3, r3
 8006f3e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f42:	d103      	bne.n	8006f4c <vQueueWaitForMessageRestricted+0x40>
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	2200      	movs	r2, #0
 8006f48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f4c:	f001 fe16 	bl	8008b7c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d106      	bne.n	8006f66 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	3324      	adds	r3, #36	@ 0x24
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	68b9      	ldr	r1, [r7, #8]
 8006f60:	4618      	mov	r0, r3
 8006f62:	f000 fcdd 	bl	8007920 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006f66:	6978      	ldr	r0, [r7, #20]
 8006f68:	f7ff ff27 	bl	8006dba <prvUnlockQueue>
	}
 8006f6c:	bf00      	nop
 8006f6e:	3718      	adds	r7, #24
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b08e      	sub	sp, #56	@ 0x38
 8006f78:	af04      	add	r7, sp, #16
 8006f7a:	60f8      	str	r0, [r7, #12]
 8006f7c:	60b9      	str	r1, [r7, #8]
 8006f7e:	607a      	str	r2, [r7, #4]
 8006f80:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006f82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d10b      	bne.n	8006fa0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f8c:	f383 8811 	msr	BASEPRI, r3
 8006f90:	f3bf 8f6f 	isb	sy
 8006f94:	f3bf 8f4f 	dsb	sy
 8006f98:	623b      	str	r3, [r7, #32]
}
 8006f9a:	bf00      	nop
 8006f9c:	bf00      	nop
 8006f9e:	e7fd      	b.n	8006f9c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006fa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d10b      	bne.n	8006fbe <xTaskCreateStatic+0x4a>
	__asm volatile
 8006fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006faa:	f383 8811 	msr	BASEPRI, r3
 8006fae:	f3bf 8f6f 	isb	sy
 8006fb2:	f3bf 8f4f 	dsb	sy
 8006fb6:	61fb      	str	r3, [r7, #28]
}
 8006fb8:	bf00      	nop
 8006fba:	bf00      	nop
 8006fbc:	e7fd      	b.n	8006fba <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006fbe:	23a8      	movs	r3, #168	@ 0xa8
 8006fc0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	2ba8      	cmp	r3, #168	@ 0xa8
 8006fc6:	d00b      	beq.n	8006fe0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fcc:	f383 8811 	msr	BASEPRI, r3
 8006fd0:	f3bf 8f6f 	isb	sy
 8006fd4:	f3bf 8f4f 	dsb	sy
 8006fd8:	61bb      	str	r3, [r7, #24]
}
 8006fda:	bf00      	nop
 8006fdc:	bf00      	nop
 8006fde:	e7fd      	b.n	8006fdc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006fe0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d01e      	beq.n	8007026 <xTaskCreateStatic+0xb2>
 8006fe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d01b      	beq.n	8007026 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ff0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006ff6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ffa:	2202      	movs	r2, #2
 8006ffc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007000:	2300      	movs	r3, #0
 8007002:	9303      	str	r3, [sp, #12]
 8007004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007006:	9302      	str	r3, [sp, #8]
 8007008:	f107 0314 	add.w	r3, r7, #20
 800700c:	9301      	str	r3, [sp, #4]
 800700e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007010:	9300      	str	r3, [sp, #0]
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	687a      	ldr	r2, [r7, #4]
 8007016:	68b9      	ldr	r1, [r7, #8]
 8007018:	68f8      	ldr	r0, [r7, #12]
 800701a:	f000 f851 	bl	80070c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800701e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007020:	f000 f8f6 	bl	8007210 <prvAddNewTaskToReadyList>
 8007024:	e001      	b.n	800702a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007026:	2300      	movs	r3, #0
 8007028:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800702a:	697b      	ldr	r3, [r7, #20]
	}
 800702c:	4618      	mov	r0, r3
 800702e:	3728      	adds	r7, #40	@ 0x28
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}

08007034 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007034:	b580      	push	{r7, lr}
 8007036:	b08c      	sub	sp, #48	@ 0x30
 8007038:	af04      	add	r7, sp, #16
 800703a:	60f8      	str	r0, [r7, #12]
 800703c:	60b9      	str	r1, [r7, #8]
 800703e:	603b      	str	r3, [r7, #0]
 8007040:	4613      	mov	r3, r2
 8007042:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007044:	88fb      	ldrh	r3, [r7, #6]
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	4618      	mov	r0, r3
 800704a:	f001 fe69 	bl	8008d20 <pvPortMalloc>
 800704e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007050:	697b      	ldr	r3, [r7, #20]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d00e      	beq.n	8007074 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007056:	20a8      	movs	r0, #168	@ 0xa8
 8007058:	f001 fe62 	bl	8008d20 <pvPortMalloc>
 800705c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800705e:	69fb      	ldr	r3, [r7, #28]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d003      	beq.n	800706c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007064:	69fb      	ldr	r3, [r7, #28]
 8007066:	697a      	ldr	r2, [r7, #20]
 8007068:	631a      	str	r2, [r3, #48]	@ 0x30
 800706a:	e005      	b.n	8007078 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800706c:	6978      	ldr	r0, [r7, #20]
 800706e:	f001 ff25 	bl	8008ebc <vPortFree>
 8007072:	e001      	b.n	8007078 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007074:	2300      	movs	r3, #0
 8007076:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007078:	69fb      	ldr	r3, [r7, #28]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d017      	beq.n	80070ae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800707e:	69fb      	ldr	r3, [r7, #28]
 8007080:	2200      	movs	r2, #0
 8007082:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007086:	88fa      	ldrh	r2, [r7, #6]
 8007088:	2300      	movs	r3, #0
 800708a:	9303      	str	r3, [sp, #12]
 800708c:	69fb      	ldr	r3, [r7, #28]
 800708e:	9302      	str	r3, [sp, #8]
 8007090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007092:	9301      	str	r3, [sp, #4]
 8007094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007096:	9300      	str	r3, [sp, #0]
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	68b9      	ldr	r1, [r7, #8]
 800709c:	68f8      	ldr	r0, [r7, #12]
 800709e:	f000 f80f 	bl	80070c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80070a2:	69f8      	ldr	r0, [r7, #28]
 80070a4:	f000 f8b4 	bl	8007210 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80070a8:	2301      	movs	r3, #1
 80070aa:	61bb      	str	r3, [r7, #24]
 80070ac:	e002      	b.n	80070b4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80070ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80070b2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80070b4:	69bb      	ldr	r3, [r7, #24]
	}
 80070b6:	4618      	mov	r0, r3
 80070b8:	3720      	adds	r7, #32
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bd80      	pop	{r7, pc}
	...

080070c0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b088      	sub	sp, #32
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	60f8      	str	r0, [r7, #12]
 80070c8:	60b9      	str	r1, [r7, #8]
 80070ca:	607a      	str	r2, [r7, #4]
 80070cc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80070ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	009b      	lsls	r3, r3, #2
 80070d6:	461a      	mov	r2, r3
 80070d8:	21a5      	movs	r1, #165	@ 0xa5
 80070da:	f002 fa21 	bl	8009520 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80070de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80070e8:	3b01      	subs	r3, #1
 80070ea:	009b      	lsls	r3, r3, #2
 80070ec:	4413      	add	r3, r2
 80070ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80070f0:	69bb      	ldr	r3, [r7, #24]
 80070f2:	f023 0307 	bic.w	r3, r3, #7
 80070f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	f003 0307 	and.w	r3, r3, #7
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00b      	beq.n	800711a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007106:	f383 8811 	msr	BASEPRI, r3
 800710a:	f3bf 8f6f 	isb	sy
 800710e:	f3bf 8f4f 	dsb	sy
 8007112:	617b      	str	r3, [r7, #20]
}
 8007114:	bf00      	nop
 8007116:	bf00      	nop
 8007118:	e7fd      	b.n	8007116 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d01f      	beq.n	8007160 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007120:	2300      	movs	r3, #0
 8007122:	61fb      	str	r3, [r7, #28]
 8007124:	e012      	b.n	800714c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007126:	68ba      	ldr	r2, [r7, #8]
 8007128:	69fb      	ldr	r3, [r7, #28]
 800712a:	4413      	add	r3, r2
 800712c:	7819      	ldrb	r1, [r3, #0]
 800712e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007130:	69fb      	ldr	r3, [r7, #28]
 8007132:	4413      	add	r3, r2
 8007134:	3334      	adds	r3, #52	@ 0x34
 8007136:	460a      	mov	r2, r1
 8007138:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800713a:	68ba      	ldr	r2, [r7, #8]
 800713c:	69fb      	ldr	r3, [r7, #28]
 800713e:	4413      	add	r3, r2
 8007140:	781b      	ldrb	r3, [r3, #0]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d006      	beq.n	8007154 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007146:	69fb      	ldr	r3, [r7, #28]
 8007148:	3301      	adds	r3, #1
 800714a:	61fb      	str	r3, [r7, #28]
 800714c:	69fb      	ldr	r3, [r7, #28]
 800714e:	2b0f      	cmp	r3, #15
 8007150:	d9e9      	bls.n	8007126 <prvInitialiseNewTask+0x66>
 8007152:	e000      	b.n	8007156 <prvInitialiseNewTask+0x96>
			{
				break;
 8007154:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007158:	2200      	movs	r2, #0
 800715a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800715e:	e003      	b.n	8007168 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007162:	2200      	movs	r2, #0
 8007164:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800716a:	2b37      	cmp	r3, #55	@ 0x37
 800716c:	d901      	bls.n	8007172 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800716e:	2337      	movs	r3, #55	@ 0x37
 8007170:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007174:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007176:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800717a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800717c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800717e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007180:	2200      	movs	r2, #0
 8007182:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007186:	3304      	adds	r3, #4
 8007188:	4618      	mov	r0, r3
 800718a:	f7fe ffd4 	bl	8006136 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800718e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007190:	3318      	adds	r3, #24
 8007192:	4618      	mov	r0, r3
 8007194:	f7fe ffcf 	bl	8006136 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800719a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800719c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800719e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071a0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80071a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80071a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071ac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80071ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071b0:	2200      	movs	r2, #0
 80071b2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80071b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80071be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071c0:	3354      	adds	r3, #84	@ 0x54
 80071c2:	224c      	movs	r2, #76	@ 0x4c
 80071c4:	2100      	movs	r1, #0
 80071c6:	4618      	mov	r0, r3
 80071c8:	f002 f9aa 	bl	8009520 <memset>
 80071cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ce:	4a0d      	ldr	r2, [pc, #52]	@ (8007204 <prvInitialiseNewTask+0x144>)
 80071d0:	659a      	str	r2, [r3, #88]	@ 0x58
 80071d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071d4:	4a0c      	ldr	r2, [pc, #48]	@ (8007208 <prvInitialiseNewTask+0x148>)
 80071d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80071d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071da:	4a0c      	ldr	r2, [pc, #48]	@ (800720c <prvInitialiseNewTask+0x14c>)
 80071dc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80071de:	683a      	ldr	r2, [r7, #0]
 80071e0:	68f9      	ldr	r1, [r7, #12]
 80071e2:	69b8      	ldr	r0, [r7, #24]
 80071e4:	f001 fbaa 	bl	800893c <pxPortInitialiseStack>
 80071e8:	4602      	mov	r2, r0
 80071ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80071ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d002      	beq.n	80071fa <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80071f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80071fa:	bf00      	nop
 80071fc:	3720      	adds	r7, #32
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}
 8007202:	bf00      	nop
 8007204:	200040f4 	.word	0x200040f4
 8007208:	2000415c 	.word	0x2000415c
 800720c:	200041c4 	.word	0x200041c4

08007210 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b082      	sub	sp, #8
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007218:	f001 fc80 	bl	8008b1c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800721c:	4b2d      	ldr	r3, [pc, #180]	@ (80072d4 <prvAddNewTaskToReadyList+0xc4>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	3301      	adds	r3, #1
 8007222:	4a2c      	ldr	r2, [pc, #176]	@ (80072d4 <prvAddNewTaskToReadyList+0xc4>)
 8007224:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007226:	4b2c      	ldr	r3, [pc, #176]	@ (80072d8 <prvAddNewTaskToReadyList+0xc8>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d109      	bne.n	8007242 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800722e:	4a2a      	ldr	r2, [pc, #168]	@ (80072d8 <prvAddNewTaskToReadyList+0xc8>)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007234:	4b27      	ldr	r3, [pc, #156]	@ (80072d4 <prvAddNewTaskToReadyList+0xc4>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	2b01      	cmp	r3, #1
 800723a:	d110      	bne.n	800725e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800723c:	f000 fc9e 	bl	8007b7c <prvInitialiseTaskLists>
 8007240:	e00d      	b.n	800725e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007242:	4b26      	ldr	r3, [pc, #152]	@ (80072dc <prvAddNewTaskToReadyList+0xcc>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d109      	bne.n	800725e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800724a:	4b23      	ldr	r3, [pc, #140]	@ (80072d8 <prvAddNewTaskToReadyList+0xc8>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007254:	429a      	cmp	r2, r3
 8007256:	d802      	bhi.n	800725e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007258:	4a1f      	ldr	r2, [pc, #124]	@ (80072d8 <prvAddNewTaskToReadyList+0xc8>)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800725e:	4b20      	ldr	r3, [pc, #128]	@ (80072e0 <prvAddNewTaskToReadyList+0xd0>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	3301      	adds	r3, #1
 8007264:	4a1e      	ldr	r2, [pc, #120]	@ (80072e0 <prvAddNewTaskToReadyList+0xd0>)
 8007266:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007268:	4b1d      	ldr	r3, [pc, #116]	@ (80072e0 <prvAddNewTaskToReadyList+0xd0>)
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007274:	4b1b      	ldr	r3, [pc, #108]	@ (80072e4 <prvAddNewTaskToReadyList+0xd4>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	429a      	cmp	r2, r3
 800727a:	d903      	bls.n	8007284 <prvAddNewTaskToReadyList+0x74>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007280:	4a18      	ldr	r2, [pc, #96]	@ (80072e4 <prvAddNewTaskToReadyList+0xd4>)
 8007282:	6013      	str	r3, [r2, #0]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007288:	4613      	mov	r3, r2
 800728a:	009b      	lsls	r3, r3, #2
 800728c:	4413      	add	r3, r2
 800728e:	009b      	lsls	r3, r3, #2
 8007290:	4a15      	ldr	r2, [pc, #84]	@ (80072e8 <prvAddNewTaskToReadyList+0xd8>)
 8007292:	441a      	add	r2, r3
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	3304      	adds	r3, #4
 8007298:	4619      	mov	r1, r3
 800729a:	4610      	mov	r0, r2
 800729c:	f7fe ff57 	bl	800614e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80072a0:	f001 fc6c 	bl	8008b7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80072a4:	4b0d      	ldr	r3, [pc, #52]	@ (80072dc <prvAddNewTaskToReadyList+0xcc>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d00e      	beq.n	80072ca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80072ac:	4b0a      	ldr	r3, [pc, #40]	@ (80072d8 <prvAddNewTaskToReadyList+0xc8>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d207      	bcs.n	80072ca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80072ba:	4b0c      	ldr	r3, [pc, #48]	@ (80072ec <prvAddNewTaskToReadyList+0xdc>)
 80072bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072c0:	601a      	str	r2, [r3, #0]
 80072c2:	f3bf 8f4f 	dsb	sy
 80072c6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80072ca:	bf00      	nop
 80072cc:	3708      	adds	r7, #8
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}
 80072d2:	bf00      	nop
 80072d4:	20001094 	.word	0x20001094
 80072d8:	20000bc0 	.word	0x20000bc0
 80072dc:	200010a0 	.word	0x200010a0
 80072e0:	200010b0 	.word	0x200010b0
 80072e4:	2000109c 	.word	0x2000109c
 80072e8:	20000bc4 	.word	0x20000bc4
 80072ec:	e000ed04 	.word	0xe000ed04

080072f0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b084      	sub	sp, #16
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80072f8:	f001 fc10 	bl	8008b1c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d102      	bne.n	8007308 <vTaskDelete+0x18>
 8007302:	4b2d      	ldr	r3, [pc, #180]	@ (80073b8 <vTaskDelete+0xc8>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	e000      	b.n	800730a <vTaskDelete+0x1a>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	3304      	adds	r3, #4
 8007310:	4618      	mov	r0, r3
 8007312:	f7fe ff77 	bl	8006204 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800731a:	2b00      	cmp	r3, #0
 800731c:	d004      	beq.n	8007328 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	3318      	adds	r3, #24
 8007322:	4618      	mov	r0, r3
 8007324:	f7fe ff6e 	bl	8006204 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8007328:	4b24      	ldr	r3, [pc, #144]	@ (80073bc <vTaskDelete+0xcc>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	3301      	adds	r3, #1
 800732e:	4a23      	ldr	r2, [pc, #140]	@ (80073bc <vTaskDelete+0xcc>)
 8007330:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8007332:	4b21      	ldr	r3, [pc, #132]	@ (80073b8 <vTaskDelete+0xc8>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	68fa      	ldr	r2, [r7, #12]
 8007338:	429a      	cmp	r2, r3
 800733a:	d10b      	bne.n	8007354 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	3304      	adds	r3, #4
 8007340:	4619      	mov	r1, r3
 8007342:	481f      	ldr	r0, [pc, #124]	@ (80073c0 <vTaskDelete+0xd0>)
 8007344:	f7fe ff03 	bl	800614e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8007348:	4b1e      	ldr	r3, [pc, #120]	@ (80073c4 <vTaskDelete+0xd4>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	3301      	adds	r3, #1
 800734e:	4a1d      	ldr	r2, [pc, #116]	@ (80073c4 <vTaskDelete+0xd4>)
 8007350:	6013      	str	r3, [r2, #0]
 8007352:	e009      	b.n	8007368 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8007354:	4b1c      	ldr	r3, [pc, #112]	@ (80073c8 <vTaskDelete+0xd8>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	3b01      	subs	r3, #1
 800735a:	4a1b      	ldr	r2, [pc, #108]	@ (80073c8 <vTaskDelete+0xd8>)
 800735c:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800735e:	68f8      	ldr	r0, [r7, #12]
 8007360:	f000 fc7a 	bl	8007c58 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8007364:	f000 fcae 	bl	8007cc4 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8007368:	f001 fc08 	bl	8008b7c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800736c:	4b17      	ldr	r3, [pc, #92]	@ (80073cc <vTaskDelete+0xdc>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d01c      	beq.n	80073ae <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8007374:	4b10      	ldr	r3, [pc, #64]	@ (80073b8 <vTaskDelete+0xc8>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	68fa      	ldr	r2, [r7, #12]
 800737a:	429a      	cmp	r2, r3
 800737c:	d117      	bne.n	80073ae <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800737e:	4b14      	ldr	r3, [pc, #80]	@ (80073d0 <vTaskDelete+0xe0>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d00b      	beq.n	800739e <vTaskDelete+0xae>
	__asm volatile
 8007386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800738a:	f383 8811 	msr	BASEPRI, r3
 800738e:	f3bf 8f6f 	isb	sy
 8007392:	f3bf 8f4f 	dsb	sy
 8007396:	60bb      	str	r3, [r7, #8]
}
 8007398:	bf00      	nop
 800739a:	bf00      	nop
 800739c:	e7fd      	b.n	800739a <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800739e:	4b0d      	ldr	r3, [pc, #52]	@ (80073d4 <vTaskDelete+0xe4>)
 80073a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073a4:	601a      	str	r2, [r3, #0]
 80073a6:	f3bf 8f4f 	dsb	sy
 80073aa:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80073ae:	bf00      	nop
 80073b0:	3710      	adds	r7, #16
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}
 80073b6:	bf00      	nop
 80073b8:	20000bc0 	.word	0x20000bc0
 80073bc:	200010b0 	.word	0x200010b0
 80073c0:	20001068 	.word	0x20001068
 80073c4:	2000107c 	.word	0x2000107c
 80073c8:	20001094 	.word	0x20001094
 80073cc:	200010a0 	.word	0x200010a0
 80073d0:	200010bc 	.word	0x200010bc
 80073d4:	e000ed04 	.word	0xe000ed04

080073d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b084      	sub	sp, #16
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80073e0:	2300      	movs	r3, #0
 80073e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d018      	beq.n	800741c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80073ea:	4b14      	ldr	r3, [pc, #80]	@ (800743c <vTaskDelay+0x64>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d00b      	beq.n	800740a <vTaskDelay+0x32>
	__asm volatile
 80073f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f6:	f383 8811 	msr	BASEPRI, r3
 80073fa:	f3bf 8f6f 	isb	sy
 80073fe:	f3bf 8f4f 	dsb	sy
 8007402:	60bb      	str	r3, [r7, #8]
}
 8007404:	bf00      	nop
 8007406:	bf00      	nop
 8007408:	e7fd      	b.n	8007406 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800740a:	f000 f88b 	bl	8007524 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800740e:	2100      	movs	r1, #0
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f000 fee7 	bl	80081e4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007416:	f000 f893 	bl	8007540 <xTaskResumeAll>
 800741a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d107      	bne.n	8007432 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007422:	4b07      	ldr	r3, [pc, #28]	@ (8007440 <vTaskDelay+0x68>)
 8007424:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007428:	601a      	str	r2, [r3, #0]
 800742a:	f3bf 8f4f 	dsb	sy
 800742e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007432:	bf00      	nop
 8007434:	3710      	adds	r7, #16
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}
 800743a:	bf00      	nop
 800743c:	200010bc 	.word	0x200010bc
 8007440:	e000ed04 	.word	0xe000ed04

08007444 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b08a      	sub	sp, #40	@ 0x28
 8007448:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800744a:	2300      	movs	r3, #0
 800744c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800744e:	2300      	movs	r3, #0
 8007450:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007452:	463a      	mov	r2, r7
 8007454:	1d39      	adds	r1, r7, #4
 8007456:	f107 0308 	add.w	r3, r7, #8
 800745a:	4618      	mov	r0, r3
 800745c:	f7fe fe1a 	bl	8006094 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007460:	6839      	ldr	r1, [r7, #0]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	68ba      	ldr	r2, [r7, #8]
 8007466:	9202      	str	r2, [sp, #8]
 8007468:	9301      	str	r3, [sp, #4]
 800746a:	2300      	movs	r3, #0
 800746c:	9300      	str	r3, [sp, #0]
 800746e:	2300      	movs	r3, #0
 8007470:	460a      	mov	r2, r1
 8007472:	4924      	ldr	r1, [pc, #144]	@ (8007504 <vTaskStartScheduler+0xc0>)
 8007474:	4824      	ldr	r0, [pc, #144]	@ (8007508 <vTaskStartScheduler+0xc4>)
 8007476:	f7ff fd7d 	bl	8006f74 <xTaskCreateStatic>
 800747a:	4603      	mov	r3, r0
 800747c:	4a23      	ldr	r2, [pc, #140]	@ (800750c <vTaskStartScheduler+0xc8>)
 800747e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007480:	4b22      	ldr	r3, [pc, #136]	@ (800750c <vTaskStartScheduler+0xc8>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d002      	beq.n	800748e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007488:	2301      	movs	r3, #1
 800748a:	617b      	str	r3, [r7, #20]
 800748c:	e001      	b.n	8007492 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800748e:	2300      	movs	r3, #0
 8007490:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	2b01      	cmp	r3, #1
 8007496:	d102      	bne.n	800749e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007498:	f000 fef8 	bl	800828c <xTimerCreateTimerTask>
 800749c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	d11b      	bne.n	80074dc <vTaskStartScheduler+0x98>
	__asm volatile
 80074a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074a8:	f383 8811 	msr	BASEPRI, r3
 80074ac:	f3bf 8f6f 	isb	sy
 80074b0:	f3bf 8f4f 	dsb	sy
 80074b4:	613b      	str	r3, [r7, #16]
}
 80074b6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80074b8:	4b15      	ldr	r3, [pc, #84]	@ (8007510 <vTaskStartScheduler+0xcc>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	3354      	adds	r3, #84	@ 0x54
 80074be:	4a15      	ldr	r2, [pc, #84]	@ (8007514 <vTaskStartScheduler+0xd0>)
 80074c0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80074c2:	4b15      	ldr	r3, [pc, #84]	@ (8007518 <vTaskStartScheduler+0xd4>)
 80074c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80074c8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80074ca:	4b14      	ldr	r3, [pc, #80]	@ (800751c <vTaskStartScheduler+0xd8>)
 80074cc:	2201      	movs	r2, #1
 80074ce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80074d0:	4b13      	ldr	r3, [pc, #76]	@ (8007520 <vTaskStartScheduler+0xdc>)
 80074d2:	2200      	movs	r2, #0
 80074d4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80074d6:	f001 faaf 	bl	8008a38 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80074da:	e00f      	b.n	80074fc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80074e2:	d10b      	bne.n	80074fc <vTaskStartScheduler+0xb8>
	__asm volatile
 80074e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074e8:	f383 8811 	msr	BASEPRI, r3
 80074ec:	f3bf 8f6f 	isb	sy
 80074f0:	f3bf 8f4f 	dsb	sy
 80074f4:	60fb      	str	r3, [r7, #12]
}
 80074f6:	bf00      	nop
 80074f8:	bf00      	nop
 80074fa:	e7fd      	b.n	80074f8 <vTaskStartScheduler+0xb4>
}
 80074fc:	bf00      	nop
 80074fe:	3718      	adds	r7, #24
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}
 8007504:	0800a3ac 	.word	0x0800a3ac
 8007508:	08007b4d 	.word	0x08007b4d
 800750c:	200010b8 	.word	0x200010b8
 8007510:	20000bc0 	.word	0x20000bc0
 8007514:	20000040 	.word	0x20000040
 8007518:	200010b4 	.word	0x200010b4
 800751c:	200010a0 	.word	0x200010a0
 8007520:	20001098 	.word	0x20001098

08007524 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007524:	b480      	push	{r7}
 8007526:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007528:	4b04      	ldr	r3, [pc, #16]	@ (800753c <vTaskSuspendAll+0x18>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	3301      	adds	r3, #1
 800752e:	4a03      	ldr	r2, [pc, #12]	@ (800753c <vTaskSuspendAll+0x18>)
 8007530:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007532:	bf00      	nop
 8007534:	46bd      	mov	sp, r7
 8007536:	bc80      	pop	{r7}
 8007538:	4770      	bx	lr
 800753a:	bf00      	nop
 800753c:	200010bc 	.word	0x200010bc

08007540 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007546:	2300      	movs	r3, #0
 8007548:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800754a:	2300      	movs	r3, #0
 800754c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800754e:	4b42      	ldr	r3, [pc, #264]	@ (8007658 <xTaskResumeAll+0x118>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d10b      	bne.n	800756e <xTaskResumeAll+0x2e>
	__asm volatile
 8007556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800755a:	f383 8811 	msr	BASEPRI, r3
 800755e:	f3bf 8f6f 	isb	sy
 8007562:	f3bf 8f4f 	dsb	sy
 8007566:	603b      	str	r3, [r7, #0]
}
 8007568:	bf00      	nop
 800756a:	bf00      	nop
 800756c:	e7fd      	b.n	800756a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800756e:	f001 fad5 	bl	8008b1c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007572:	4b39      	ldr	r3, [pc, #228]	@ (8007658 <xTaskResumeAll+0x118>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	3b01      	subs	r3, #1
 8007578:	4a37      	ldr	r2, [pc, #220]	@ (8007658 <xTaskResumeAll+0x118>)
 800757a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800757c:	4b36      	ldr	r3, [pc, #216]	@ (8007658 <xTaskResumeAll+0x118>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d162      	bne.n	800764a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007584:	4b35      	ldr	r3, [pc, #212]	@ (800765c <xTaskResumeAll+0x11c>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d05e      	beq.n	800764a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800758c:	e02f      	b.n	80075ee <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800758e:	4b34      	ldr	r3, [pc, #208]	@ (8007660 <xTaskResumeAll+0x120>)
 8007590:	68db      	ldr	r3, [r3, #12]
 8007592:	68db      	ldr	r3, [r3, #12]
 8007594:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	3318      	adds	r3, #24
 800759a:	4618      	mov	r0, r3
 800759c:	f7fe fe32 	bl	8006204 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	3304      	adds	r3, #4
 80075a4:	4618      	mov	r0, r3
 80075a6:	f7fe fe2d 	bl	8006204 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075ae:	4b2d      	ldr	r3, [pc, #180]	@ (8007664 <xTaskResumeAll+0x124>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	429a      	cmp	r2, r3
 80075b4:	d903      	bls.n	80075be <xTaskResumeAll+0x7e>
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075ba:	4a2a      	ldr	r2, [pc, #168]	@ (8007664 <xTaskResumeAll+0x124>)
 80075bc:	6013      	str	r3, [r2, #0]
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075c2:	4613      	mov	r3, r2
 80075c4:	009b      	lsls	r3, r3, #2
 80075c6:	4413      	add	r3, r2
 80075c8:	009b      	lsls	r3, r3, #2
 80075ca:	4a27      	ldr	r2, [pc, #156]	@ (8007668 <xTaskResumeAll+0x128>)
 80075cc:	441a      	add	r2, r3
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	3304      	adds	r3, #4
 80075d2:	4619      	mov	r1, r3
 80075d4:	4610      	mov	r0, r2
 80075d6:	f7fe fdba 	bl	800614e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075de:	4b23      	ldr	r3, [pc, #140]	@ (800766c <xTaskResumeAll+0x12c>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d302      	bcc.n	80075ee <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80075e8:	4b21      	ldr	r3, [pc, #132]	@ (8007670 <xTaskResumeAll+0x130>)
 80075ea:	2201      	movs	r2, #1
 80075ec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80075ee:	4b1c      	ldr	r3, [pc, #112]	@ (8007660 <xTaskResumeAll+0x120>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d1cb      	bne.n	800758e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d001      	beq.n	8007600 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80075fc:	f000 fb62 	bl	8007cc4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007600:	4b1c      	ldr	r3, [pc, #112]	@ (8007674 <xTaskResumeAll+0x134>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d010      	beq.n	800762e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800760c:	f000 f844 	bl	8007698 <xTaskIncrementTick>
 8007610:	4603      	mov	r3, r0
 8007612:	2b00      	cmp	r3, #0
 8007614:	d002      	beq.n	800761c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007616:	4b16      	ldr	r3, [pc, #88]	@ (8007670 <xTaskResumeAll+0x130>)
 8007618:	2201      	movs	r2, #1
 800761a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	3b01      	subs	r3, #1
 8007620:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d1f1      	bne.n	800760c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007628:	4b12      	ldr	r3, [pc, #72]	@ (8007674 <xTaskResumeAll+0x134>)
 800762a:	2200      	movs	r2, #0
 800762c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800762e:	4b10      	ldr	r3, [pc, #64]	@ (8007670 <xTaskResumeAll+0x130>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d009      	beq.n	800764a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007636:	2301      	movs	r3, #1
 8007638:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800763a:	4b0f      	ldr	r3, [pc, #60]	@ (8007678 <xTaskResumeAll+0x138>)
 800763c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007640:	601a      	str	r2, [r3, #0]
 8007642:	f3bf 8f4f 	dsb	sy
 8007646:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800764a:	f001 fa97 	bl	8008b7c <vPortExitCritical>

	return xAlreadyYielded;
 800764e:	68bb      	ldr	r3, [r7, #8]
}
 8007650:	4618      	mov	r0, r3
 8007652:	3710      	adds	r7, #16
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}
 8007658:	200010bc 	.word	0x200010bc
 800765c:	20001094 	.word	0x20001094
 8007660:	20001054 	.word	0x20001054
 8007664:	2000109c 	.word	0x2000109c
 8007668:	20000bc4 	.word	0x20000bc4
 800766c:	20000bc0 	.word	0x20000bc0
 8007670:	200010a8 	.word	0x200010a8
 8007674:	200010a4 	.word	0x200010a4
 8007678:	e000ed04 	.word	0xe000ed04

0800767c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800767c:	b480      	push	{r7}
 800767e:	b083      	sub	sp, #12
 8007680:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007682:	4b04      	ldr	r3, [pc, #16]	@ (8007694 <xTaskGetTickCount+0x18>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007688:	687b      	ldr	r3, [r7, #4]
}
 800768a:	4618      	mov	r0, r3
 800768c:	370c      	adds	r7, #12
 800768e:	46bd      	mov	sp, r7
 8007690:	bc80      	pop	{r7}
 8007692:	4770      	bx	lr
 8007694:	20001098 	.word	0x20001098

08007698 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b086      	sub	sp, #24
 800769c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800769e:	2300      	movs	r3, #0
 80076a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076a2:	4b4f      	ldr	r3, [pc, #316]	@ (80077e0 <xTaskIncrementTick+0x148>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	f040 8090 	bne.w	80077cc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80076ac:	4b4d      	ldr	r3, [pc, #308]	@ (80077e4 <xTaskIncrementTick+0x14c>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	3301      	adds	r3, #1
 80076b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80076b4:	4a4b      	ldr	r2, [pc, #300]	@ (80077e4 <xTaskIncrementTick+0x14c>)
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d121      	bne.n	8007704 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80076c0:	4b49      	ldr	r3, [pc, #292]	@ (80077e8 <xTaskIncrementTick+0x150>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d00b      	beq.n	80076e2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80076ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ce:	f383 8811 	msr	BASEPRI, r3
 80076d2:	f3bf 8f6f 	isb	sy
 80076d6:	f3bf 8f4f 	dsb	sy
 80076da:	603b      	str	r3, [r7, #0]
}
 80076dc:	bf00      	nop
 80076de:	bf00      	nop
 80076e0:	e7fd      	b.n	80076de <xTaskIncrementTick+0x46>
 80076e2:	4b41      	ldr	r3, [pc, #260]	@ (80077e8 <xTaskIncrementTick+0x150>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	60fb      	str	r3, [r7, #12]
 80076e8:	4b40      	ldr	r3, [pc, #256]	@ (80077ec <xTaskIncrementTick+0x154>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a3e      	ldr	r2, [pc, #248]	@ (80077e8 <xTaskIncrementTick+0x150>)
 80076ee:	6013      	str	r3, [r2, #0]
 80076f0:	4a3e      	ldr	r2, [pc, #248]	@ (80077ec <xTaskIncrementTick+0x154>)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	6013      	str	r3, [r2, #0]
 80076f6:	4b3e      	ldr	r3, [pc, #248]	@ (80077f0 <xTaskIncrementTick+0x158>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	3301      	adds	r3, #1
 80076fc:	4a3c      	ldr	r2, [pc, #240]	@ (80077f0 <xTaskIncrementTick+0x158>)
 80076fe:	6013      	str	r3, [r2, #0]
 8007700:	f000 fae0 	bl	8007cc4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007704:	4b3b      	ldr	r3, [pc, #236]	@ (80077f4 <xTaskIncrementTick+0x15c>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	693a      	ldr	r2, [r7, #16]
 800770a:	429a      	cmp	r2, r3
 800770c:	d349      	bcc.n	80077a2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800770e:	4b36      	ldr	r3, [pc, #216]	@ (80077e8 <xTaskIncrementTick+0x150>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d104      	bne.n	8007722 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007718:	4b36      	ldr	r3, [pc, #216]	@ (80077f4 <xTaskIncrementTick+0x15c>)
 800771a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800771e:	601a      	str	r2, [r3, #0]
					break;
 8007720:	e03f      	b.n	80077a2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007722:	4b31      	ldr	r3, [pc, #196]	@ (80077e8 <xTaskIncrementTick+0x150>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	68db      	ldr	r3, [r3, #12]
 8007728:	68db      	ldr	r3, [r3, #12]
 800772a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007732:	693a      	ldr	r2, [r7, #16]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	429a      	cmp	r2, r3
 8007738:	d203      	bcs.n	8007742 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800773a:	4a2e      	ldr	r2, [pc, #184]	@ (80077f4 <xTaskIncrementTick+0x15c>)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007740:	e02f      	b.n	80077a2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	3304      	adds	r3, #4
 8007746:	4618      	mov	r0, r3
 8007748:	f7fe fd5c 	bl	8006204 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007750:	2b00      	cmp	r3, #0
 8007752:	d004      	beq.n	800775e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	3318      	adds	r3, #24
 8007758:	4618      	mov	r0, r3
 800775a:	f7fe fd53 	bl	8006204 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007762:	4b25      	ldr	r3, [pc, #148]	@ (80077f8 <xTaskIncrementTick+0x160>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	429a      	cmp	r2, r3
 8007768:	d903      	bls.n	8007772 <xTaskIncrementTick+0xda>
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800776e:	4a22      	ldr	r2, [pc, #136]	@ (80077f8 <xTaskIncrementTick+0x160>)
 8007770:	6013      	str	r3, [r2, #0]
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007776:	4613      	mov	r3, r2
 8007778:	009b      	lsls	r3, r3, #2
 800777a:	4413      	add	r3, r2
 800777c:	009b      	lsls	r3, r3, #2
 800777e:	4a1f      	ldr	r2, [pc, #124]	@ (80077fc <xTaskIncrementTick+0x164>)
 8007780:	441a      	add	r2, r3
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	3304      	adds	r3, #4
 8007786:	4619      	mov	r1, r3
 8007788:	4610      	mov	r0, r2
 800778a:	f7fe fce0 	bl	800614e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007792:	4b1b      	ldr	r3, [pc, #108]	@ (8007800 <xTaskIncrementTick+0x168>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007798:	429a      	cmp	r2, r3
 800779a:	d3b8      	bcc.n	800770e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800779c:	2301      	movs	r3, #1
 800779e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80077a0:	e7b5      	b.n	800770e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80077a2:	4b17      	ldr	r3, [pc, #92]	@ (8007800 <xTaskIncrementTick+0x168>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077a8:	4914      	ldr	r1, [pc, #80]	@ (80077fc <xTaskIncrementTick+0x164>)
 80077aa:	4613      	mov	r3, r2
 80077ac:	009b      	lsls	r3, r3, #2
 80077ae:	4413      	add	r3, r2
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	440b      	add	r3, r1
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d901      	bls.n	80077be <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80077ba:	2301      	movs	r3, #1
 80077bc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80077be:	4b11      	ldr	r3, [pc, #68]	@ (8007804 <xTaskIncrementTick+0x16c>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d007      	beq.n	80077d6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80077c6:	2301      	movs	r3, #1
 80077c8:	617b      	str	r3, [r7, #20]
 80077ca:	e004      	b.n	80077d6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80077cc:	4b0e      	ldr	r3, [pc, #56]	@ (8007808 <xTaskIncrementTick+0x170>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	3301      	adds	r3, #1
 80077d2:	4a0d      	ldr	r2, [pc, #52]	@ (8007808 <xTaskIncrementTick+0x170>)
 80077d4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80077d6:	697b      	ldr	r3, [r7, #20]
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3718      	adds	r7, #24
 80077dc:	46bd      	mov	sp, r7
 80077de:	bd80      	pop	{r7, pc}
 80077e0:	200010bc 	.word	0x200010bc
 80077e4:	20001098 	.word	0x20001098
 80077e8:	2000104c 	.word	0x2000104c
 80077ec:	20001050 	.word	0x20001050
 80077f0:	200010ac 	.word	0x200010ac
 80077f4:	200010b4 	.word	0x200010b4
 80077f8:	2000109c 	.word	0x2000109c
 80077fc:	20000bc4 	.word	0x20000bc4
 8007800:	20000bc0 	.word	0x20000bc0
 8007804:	200010a8 	.word	0x200010a8
 8007808:	200010a4 	.word	0x200010a4

0800780c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800780c:	b480      	push	{r7}
 800780e:	b085      	sub	sp, #20
 8007810:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007812:	4b2a      	ldr	r3, [pc, #168]	@ (80078bc <vTaskSwitchContext+0xb0>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d003      	beq.n	8007822 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800781a:	4b29      	ldr	r3, [pc, #164]	@ (80078c0 <vTaskSwitchContext+0xb4>)
 800781c:	2201      	movs	r2, #1
 800781e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007820:	e047      	b.n	80078b2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007822:	4b27      	ldr	r3, [pc, #156]	@ (80078c0 <vTaskSwitchContext+0xb4>)
 8007824:	2200      	movs	r2, #0
 8007826:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007828:	4b26      	ldr	r3, [pc, #152]	@ (80078c4 <vTaskSwitchContext+0xb8>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	60fb      	str	r3, [r7, #12]
 800782e:	e011      	b.n	8007854 <vTaskSwitchContext+0x48>
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d10b      	bne.n	800784e <vTaskSwitchContext+0x42>
	__asm volatile
 8007836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800783a:	f383 8811 	msr	BASEPRI, r3
 800783e:	f3bf 8f6f 	isb	sy
 8007842:	f3bf 8f4f 	dsb	sy
 8007846:	607b      	str	r3, [r7, #4]
}
 8007848:	bf00      	nop
 800784a:	bf00      	nop
 800784c:	e7fd      	b.n	800784a <vTaskSwitchContext+0x3e>
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	3b01      	subs	r3, #1
 8007852:	60fb      	str	r3, [r7, #12]
 8007854:	491c      	ldr	r1, [pc, #112]	@ (80078c8 <vTaskSwitchContext+0xbc>)
 8007856:	68fa      	ldr	r2, [r7, #12]
 8007858:	4613      	mov	r3, r2
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	4413      	add	r3, r2
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	440b      	add	r3, r1
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d0e3      	beq.n	8007830 <vTaskSwitchContext+0x24>
 8007868:	68fa      	ldr	r2, [r7, #12]
 800786a:	4613      	mov	r3, r2
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	4413      	add	r3, r2
 8007870:	009b      	lsls	r3, r3, #2
 8007872:	4a15      	ldr	r2, [pc, #84]	@ (80078c8 <vTaskSwitchContext+0xbc>)
 8007874:	4413      	add	r3, r2
 8007876:	60bb      	str	r3, [r7, #8]
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	685b      	ldr	r3, [r3, #4]
 800787c:	685a      	ldr	r2, [r3, #4]
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	605a      	str	r2, [r3, #4]
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	685a      	ldr	r2, [r3, #4]
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	3308      	adds	r3, #8
 800788a:	429a      	cmp	r2, r3
 800788c:	d104      	bne.n	8007898 <vTaskSwitchContext+0x8c>
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	685a      	ldr	r2, [r3, #4]
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	605a      	str	r2, [r3, #4]
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	4a0b      	ldr	r2, [pc, #44]	@ (80078cc <vTaskSwitchContext+0xc0>)
 80078a0:	6013      	str	r3, [r2, #0]
 80078a2:	4a08      	ldr	r2, [pc, #32]	@ (80078c4 <vTaskSwitchContext+0xb8>)
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80078a8:	4b08      	ldr	r3, [pc, #32]	@ (80078cc <vTaskSwitchContext+0xc0>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	3354      	adds	r3, #84	@ 0x54
 80078ae:	4a08      	ldr	r2, [pc, #32]	@ (80078d0 <vTaskSwitchContext+0xc4>)
 80078b0:	6013      	str	r3, [r2, #0]
}
 80078b2:	bf00      	nop
 80078b4:	3714      	adds	r7, #20
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bc80      	pop	{r7}
 80078ba:	4770      	bx	lr
 80078bc:	200010bc 	.word	0x200010bc
 80078c0:	200010a8 	.word	0x200010a8
 80078c4:	2000109c 	.word	0x2000109c
 80078c8:	20000bc4 	.word	0x20000bc4
 80078cc:	20000bc0 	.word	0x20000bc0
 80078d0:	20000040 	.word	0x20000040

080078d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b084      	sub	sp, #16
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
 80078dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d10b      	bne.n	80078fc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80078e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078e8:	f383 8811 	msr	BASEPRI, r3
 80078ec:	f3bf 8f6f 	isb	sy
 80078f0:	f3bf 8f4f 	dsb	sy
 80078f4:	60fb      	str	r3, [r7, #12]
}
 80078f6:	bf00      	nop
 80078f8:	bf00      	nop
 80078fa:	e7fd      	b.n	80078f8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80078fc:	4b07      	ldr	r3, [pc, #28]	@ (800791c <vTaskPlaceOnEventList+0x48>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	3318      	adds	r3, #24
 8007902:	4619      	mov	r1, r3
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	f7fe fc45 	bl	8006194 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800790a:	2101      	movs	r1, #1
 800790c:	6838      	ldr	r0, [r7, #0]
 800790e:	f000 fc69 	bl	80081e4 <prvAddCurrentTaskToDelayedList>
}
 8007912:	bf00      	nop
 8007914:	3710      	adds	r7, #16
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
 800791a:	bf00      	nop
 800791c:	20000bc0 	.word	0x20000bc0

08007920 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007920:	b580      	push	{r7, lr}
 8007922:	b086      	sub	sp, #24
 8007924:	af00      	add	r7, sp, #0
 8007926:	60f8      	str	r0, [r7, #12]
 8007928:	60b9      	str	r1, [r7, #8]
 800792a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d10b      	bne.n	800794a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007936:	f383 8811 	msr	BASEPRI, r3
 800793a:	f3bf 8f6f 	isb	sy
 800793e:	f3bf 8f4f 	dsb	sy
 8007942:	617b      	str	r3, [r7, #20]
}
 8007944:	bf00      	nop
 8007946:	bf00      	nop
 8007948:	e7fd      	b.n	8007946 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800794a:	4b0a      	ldr	r3, [pc, #40]	@ (8007974 <vTaskPlaceOnEventListRestricted+0x54>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	3318      	adds	r3, #24
 8007950:	4619      	mov	r1, r3
 8007952:	68f8      	ldr	r0, [r7, #12]
 8007954:	f7fe fbfb 	bl	800614e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d002      	beq.n	8007964 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800795e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007962:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007964:	6879      	ldr	r1, [r7, #4]
 8007966:	68b8      	ldr	r0, [r7, #8]
 8007968:	f000 fc3c 	bl	80081e4 <prvAddCurrentTaskToDelayedList>
	}
 800796c:	bf00      	nop
 800796e:	3718      	adds	r7, #24
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}
 8007974:	20000bc0 	.word	0x20000bc0

08007978 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b086      	sub	sp, #24
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	68db      	ldr	r3, [r3, #12]
 8007984:	68db      	ldr	r3, [r3, #12]
 8007986:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d10b      	bne.n	80079a6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800798e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007992:	f383 8811 	msr	BASEPRI, r3
 8007996:	f3bf 8f6f 	isb	sy
 800799a:	f3bf 8f4f 	dsb	sy
 800799e:	60fb      	str	r3, [r7, #12]
}
 80079a0:	bf00      	nop
 80079a2:	bf00      	nop
 80079a4:	e7fd      	b.n	80079a2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	3318      	adds	r3, #24
 80079aa:	4618      	mov	r0, r3
 80079ac:	f7fe fc2a 	bl	8006204 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80079b0:	4b1d      	ldr	r3, [pc, #116]	@ (8007a28 <xTaskRemoveFromEventList+0xb0>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d11d      	bne.n	80079f4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	3304      	adds	r3, #4
 80079bc:	4618      	mov	r0, r3
 80079be:	f7fe fc21 	bl	8006204 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079c6:	4b19      	ldr	r3, [pc, #100]	@ (8007a2c <xTaskRemoveFromEventList+0xb4>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d903      	bls.n	80079d6 <xTaskRemoveFromEventList+0x5e>
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079d2:	4a16      	ldr	r2, [pc, #88]	@ (8007a2c <xTaskRemoveFromEventList+0xb4>)
 80079d4:	6013      	str	r3, [r2, #0]
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079da:	4613      	mov	r3, r2
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	4413      	add	r3, r2
 80079e0:	009b      	lsls	r3, r3, #2
 80079e2:	4a13      	ldr	r2, [pc, #76]	@ (8007a30 <xTaskRemoveFromEventList+0xb8>)
 80079e4:	441a      	add	r2, r3
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	3304      	adds	r3, #4
 80079ea:	4619      	mov	r1, r3
 80079ec:	4610      	mov	r0, r2
 80079ee:	f7fe fbae 	bl	800614e <vListInsertEnd>
 80079f2:	e005      	b.n	8007a00 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	3318      	adds	r3, #24
 80079f8:	4619      	mov	r1, r3
 80079fa:	480e      	ldr	r0, [pc, #56]	@ (8007a34 <xTaskRemoveFromEventList+0xbc>)
 80079fc:	f7fe fba7 	bl	800614e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a04:	4b0c      	ldr	r3, [pc, #48]	@ (8007a38 <xTaskRemoveFromEventList+0xc0>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	d905      	bls.n	8007a1a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007a12:	4b0a      	ldr	r3, [pc, #40]	@ (8007a3c <xTaskRemoveFromEventList+0xc4>)
 8007a14:	2201      	movs	r2, #1
 8007a16:	601a      	str	r2, [r3, #0]
 8007a18:	e001      	b.n	8007a1e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007a1e:	697b      	ldr	r3, [r7, #20]
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3718      	adds	r7, #24
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}
 8007a28:	200010bc 	.word	0x200010bc
 8007a2c:	2000109c 	.word	0x2000109c
 8007a30:	20000bc4 	.word	0x20000bc4
 8007a34:	20001054 	.word	0x20001054
 8007a38:	20000bc0 	.word	0x20000bc0
 8007a3c:	200010a8 	.word	0x200010a8

08007a40 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007a48:	4b06      	ldr	r3, [pc, #24]	@ (8007a64 <vTaskInternalSetTimeOutState+0x24>)
 8007a4a:	681a      	ldr	r2, [r3, #0]
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007a50:	4b05      	ldr	r3, [pc, #20]	@ (8007a68 <vTaskInternalSetTimeOutState+0x28>)
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	605a      	str	r2, [r3, #4]
}
 8007a58:	bf00      	nop
 8007a5a:	370c      	adds	r7, #12
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bc80      	pop	{r7}
 8007a60:	4770      	bx	lr
 8007a62:	bf00      	nop
 8007a64:	200010ac 	.word	0x200010ac
 8007a68:	20001098 	.word	0x20001098

08007a6c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b088      	sub	sp, #32
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d10b      	bne.n	8007a94 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a80:	f383 8811 	msr	BASEPRI, r3
 8007a84:	f3bf 8f6f 	isb	sy
 8007a88:	f3bf 8f4f 	dsb	sy
 8007a8c:	613b      	str	r3, [r7, #16]
}
 8007a8e:	bf00      	nop
 8007a90:	bf00      	nop
 8007a92:	e7fd      	b.n	8007a90 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d10b      	bne.n	8007ab2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a9e:	f383 8811 	msr	BASEPRI, r3
 8007aa2:	f3bf 8f6f 	isb	sy
 8007aa6:	f3bf 8f4f 	dsb	sy
 8007aaa:	60fb      	str	r3, [r7, #12]
}
 8007aac:	bf00      	nop
 8007aae:	bf00      	nop
 8007ab0:	e7fd      	b.n	8007aae <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007ab2:	f001 f833 	bl	8008b1c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007ab6:	4b1d      	ldr	r3, [pc, #116]	@ (8007b2c <xTaskCheckForTimeOut+0xc0>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	69ba      	ldr	r2, [r7, #24]
 8007ac2:	1ad3      	subs	r3, r2, r3
 8007ac4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ace:	d102      	bne.n	8007ad6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	61fb      	str	r3, [r7, #28]
 8007ad4:	e023      	b.n	8007b1e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	4b15      	ldr	r3, [pc, #84]	@ (8007b30 <xTaskCheckForTimeOut+0xc4>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d007      	beq.n	8007af2 <xTaskCheckForTimeOut+0x86>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	69ba      	ldr	r2, [r7, #24]
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d302      	bcc.n	8007af2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007aec:	2301      	movs	r3, #1
 8007aee:	61fb      	str	r3, [r7, #28]
 8007af0:	e015      	b.n	8007b1e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	697a      	ldr	r2, [r7, #20]
 8007af8:	429a      	cmp	r2, r3
 8007afa:	d20b      	bcs.n	8007b14 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	681a      	ldr	r2, [r3, #0]
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	1ad2      	subs	r2, r2, r3
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f7ff ff99 	bl	8007a40 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	61fb      	str	r3, [r7, #28]
 8007b12:	e004      	b.n	8007b1e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	2200      	movs	r2, #0
 8007b18:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007b1e:	f001 f82d 	bl	8008b7c <vPortExitCritical>

	return xReturn;
 8007b22:	69fb      	ldr	r3, [r7, #28]
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3720      	adds	r7, #32
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}
 8007b2c:	20001098 	.word	0x20001098
 8007b30:	200010ac 	.word	0x200010ac

08007b34 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007b34:	b480      	push	{r7}
 8007b36:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007b38:	4b03      	ldr	r3, [pc, #12]	@ (8007b48 <vTaskMissedYield+0x14>)
 8007b3a:	2201      	movs	r2, #1
 8007b3c:	601a      	str	r2, [r3, #0]
}
 8007b3e:	bf00      	nop
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bc80      	pop	{r7}
 8007b44:	4770      	bx	lr
 8007b46:	bf00      	nop
 8007b48:	200010a8 	.word	0x200010a8

08007b4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b082      	sub	sp, #8
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007b54:	f000 f852 	bl	8007bfc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007b58:	4b06      	ldr	r3, [pc, #24]	@ (8007b74 <prvIdleTask+0x28>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d9f9      	bls.n	8007b54 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007b60:	4b05      	ldr	r3, [pc, #20]	@ (8007b78 <prvIdleTask+0x2c>)
 8007b62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b66:	601a      	str	r2, [r3, #0]
 8007b68:	f3bf 8f4f 	dsb	sy
 8007b6c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007b70:	e7f0      	b.n	8007b54 <prvIdleTask+0x8>
 8007b72:	bf00      	nop
 8007b74:	20000bc4 	.word	0x20000bc4
 8007b78:	e000ed04 	.word	0xe000ed04

08007b7c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b082      	sub	sp, #8
 8007b80:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b82:	2300      	movs	r3, #0
 8007b84:	607b      	str	r3, [r7, #4]
 8007b86:	e00c      	b.n	8007ba2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007b88:	687a      	ldr	r2, [r7, #4]
 8007b8a:	4613      	mov	r3, r2
 8007b8c:	009b      	lsls	r3, r3, #2
 8007b8e:	4413      	add	r3, r2
 8007b90:	009b      	lsls	r3, r3, #2
 8007b92:	4a12      	ldr	r2, [pc, #72]	@ (8007bdc <prvInitialiseTaskLists+0x60>)
 8007b94:	4413      	add	r3, r2
 8007b96:	4618      	mov	r0, r3
 8007b98:	f7fe faae 	bl	80060f8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	3301      	adds	r3, #1
 8007ba0:	607b      	str	r3, [r7, #4]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2b37      	cmp	r3, #55	@ 0x37
 8007ba6:	d9ef      	bls.n	8007b88 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007ba8:	480d      	ldr	r0, [pc, #52]	@ (8007be0 <prvInitialiseTaskLists+0x64>)
 8007baa:	f7fe faa5 	bl	80060f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007bae:	480d      	ldr	r0, [pc, #52]	@ (8007be4 <prvInitialiseTaskLists+0x68>)
 8007bb0:	f7fe faa2 	bl	80060f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007bb4:	480c      	ldr	r0, [pc, #48]	@ (8007be8 <prvInitialiseTaskLists+0x6c>)
 8007bb6:	f7fe fa9f 	bl	80060f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007bba:	480c      	ldr	r0, [pc, #48]	@ (8007bec <prvInitialiseTaskLists+0x70>)
 8007bbc:	f7fe fa9c 	bl	80060f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007bc0:	480b      	ldr	r0, [pc, #44]	@ (8007bf0 <prvInitialiseTaskLists+0x74>)
 8007bc2:	f7fe fa99 	bl	80060f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8007bf4 <prvInitialiseTaskLists+0x78>)
 8007bc8:	4a05      	ldr	r2, [pc, #20]	@ (8007be0 <prvInitialiseTaskLists+0x64>)
 8007bca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8007bf8 <prvInitialiseTaskLists+0x7c>)
 8007bce:	4a05      	ldr	r2, [pc, #20]	@ (8007be4 <prvInitialiseTaskLists+0x68>)
 8007bd0:	601a      	str	r2, [r3, #0]
}
 8007bd2:	bf00      	nop
 8007bd4:	3708      	adds	r7, #8
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}
 8007bda:	bf00      	nop
 8007bdc:	20000bc4 	.word	0x20000bc4
 8007be0:	20001024 	.word	0x20001024
 8007be4:	20001038 	.word	0x20001038
 8007be8:	20001054 	.word	0x20001054
 8007bec:	20001068 	.word	0x20001068
 8007bf0:	20001080 	.word	0x20001080
 8007bf4:	2000104c 	.word	0x2000104c
 8007bf8:	20001050 	.word	0x20001050

08007bfc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b082      	sub	sp, #8
 8007c00:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c02:	e019      	b.n	8007c38 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007c04:	f000 ff8a 	bl	8008b1c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c08:	4b10      	ldr	r3, [pc, #64]	@ (8007c4c <prvCheckTasksWaitingTermination+0x50>)
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	3304      	adds	r3, #4
 8007c14:	4618      	mov	r0, r3
 8007c16:	f7fe faf5 	bl	8006204 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c50 <prvCheckTasksWaitingTermination+0x54>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	3b01      	subs	r3, #1
 8007c20:	4a0b      	ldr	r2, [pc, #44]	@ (8007c50 <prvCheckTasksWaitingTermination+0x54>)
 8007c22:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007c24:	4b0b      	ldr	r3, [pc, #44]	@ (8007c54 <prvCheckTasksWaitingTermination+0x58>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	3b01      	subs	r3, #1
 8007c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8007c54 <prvCheckTasksWaitingTermination+0x58>)
 8007c2c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007c2e:	f000 ffa5 	bl	8008b7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f000 f810 	bl	8007c58 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c38:	4b06      	ldr	r3, [pc, #24]	@ (8007c54 <prvCheckTasksWaitingTermination+0x58>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d1e1      	bne.n	8007c04 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007c40:	bf00      	nop
 8007c42:	bf00      	nop
 8007c44:	3708      	adds	r7, #8
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}
 8007c4a:	bf00      	nop
 8007c4c:	20001068 	.word	0x20001068
 8007c50:	20001094 	.word	0x20001094
 8007c54:	2000107c 	.word	0x2000107c

08007c58 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	3354      	adds	r3, #84	@ 0x54
 8007c64:	4618      	mov	r0, r3
 8007c66:	f001 fc73 	bl	8009550 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d108      	bne.n	8007c86 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f001 f91f 	bl	8008ebc <vPortFree>
				vPortFree( pxTCB );
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f001 f91c 	bl	8008ebc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007c84:	e019      	b.n	8007cba <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	d103      	bne.n	8007c98 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f001 f913 	bl	8008ebc <vPortFree>
	}
 8007c96:	e010      	b.n	8007cba <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007c9e:	2b02      	cmp	r3, #2
 8007ca0:	d00b      	beq.n	8007cba <prvDeleteTCB+0x62>
	__asm volatile
 8007ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ca6:	f383 8811 	msr	BASEPRI, r3
 8007caa:	f3bf 8f6f 	isb	sy
 8007cae:	f3bf 8f4f 	dsb	sy
 8007cb2:	60fb      	str	r3, [r7, #12]
}
 8007cb4:	bf00      	nop
 8007cb6:	bf00      	nop
 8007cb8:	e7fd      	b.n	8007cb6 <prvDeleteTCB+0x5e>
	}
 8007cba:	bf00      	nop
 8007cbc:	3710      	adds	r7, #16
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
	...

08007cc4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007cca:	4b0c      	ldr	r3, [pc, #48]	@ (8007cfc <prvResetNextTaskUnblockTime+0x38>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d104      	bne.n	8007cde <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8007d00 <prvResetNextTaskUnblockTime+0x3c>)
 8007cd6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007cda:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007cdc:	e008      	b.n	8007cf0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cde:	4b07      	ldr	r3, [pc, #28]	@ (8007cfc <prvResetNextTaskUnblockTime+0x38>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	68db      	ldr	r3, [r3, #12]
 8007ce4:	68db      	ldr	r3, [r3, #12]
 8007ce6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	4a04      	ldr	r2, [pc, #16]	@ (8007d00 <prvResetNextTaskUnblockTime+0x3c>)
 8007cee:	6013      	str	r3, [r2, #0]
}
 8007cf0:	bf00      	nop
 8007cf2:	370c      	adds	r7, #12
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bc80      	pop	{r7}
 8007cf8:	4770      	bx	lr
 8007cfa:	bf00      	nop
 8007cfc:	2000104c 	.word	0x2000104c
 8007d00:	200010b4 	.word	0x200010b4

08007d04 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007d04:	b480      	push	{r7}
 8007d06:	b083      	sub	sp, #12
 8007d08:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8007d38 <xTaskGetSchedulerState+0x34>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d102      	bne.n	8007d18 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007d12:	2301      	movs	r3, #1
 8007d14:	607b      	str	r3, [r7, #4]
 8007d16:	e008      	b.n	8007d2a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d18:	4b08      	ldr	r3, [pc, #32]	@ (8007d3c <xTaskGetSchedulerState+0x38>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d102      	bne.n	8007d26 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007d20:	2302      	movs	r3, #2
 8007d22:	607b      	str	r3, [r7, #4]
 8007d24:	e001      	b.n	8007d2a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007d26:	2300      	movs	r3, #0
 8007d28:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007d2a:	687b      	ldr	r3, [r7, #4]
	}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	370c      	adds	r7, #12
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bc80      	pop	{r7}
 8007d34:	4770      	bx	lr
 8007d36:	bf00      	nop
 8007d38:	200010a0 	.word	0x200010a0
 8007d3c:	200010bc 	.word	0x200010bc

08007d40 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b084      	sub	sp, #16
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d051      	beq.n	8007dfa <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8007e04 <xTaskPriorityInherit+0xc4>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d60:	429a      	cmp	r2, r3
 8007d62:	d241      	bcs.n	8007de8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	699b      	ldr	r3, [r3, #24]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	db06      	blt.n	8007d7a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d6c:	4b25      	ldr	r3, [pc, #148]	@ (8007e04 <xTaskPriorityInherit+0xc4>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d72:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	6959      	ldr	r1, [r3, #20]
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d82:	4613      	mov	r3, r2
 8007d84:	009b      	lsls	r3, r3, #2
 8007d86:	4413      	add	r3, r2
 8007d88:	009b      	lsls	r3, r3, #2
 8007d8a:	4a1f      	ldr	r2, [pc, #124]	@ (8007e08 <xTaskPriorityInherit+0xc8>)
 8007d8c:	4413      	add	r3, r2
 8007d8e:	4299      	cmp	r1, r3
 8007d90:	d122      	bne.n	8007dd8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	3304      	adds	r3, #4
 8007d96:	4618      	mov	r0, r3
 8007d98:	f7fe fa34 	bl	8006204 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007d9c:	4b19      	ldr	r3, [pc, #100]	@ (8007e04 <xTaskPriorityInherit+0xc4>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007daa:	4b18      	ldr	r3, [pc, #96]	@ (8007e0c <xTaskPriorityInherit+0xcc>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	429a      	cmp	r2, r3
 8007db0:	d903      	bls.n	8007dba <xTaskPriorityInherit+0x7a>
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007db6:	4a15      	ldr	r2, [pc, #84]	@ (8007e0c <xTaskPriorityInherit+0xcc>)
 8007db8:	6013      	str	r3, [r2, #0]
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dbe:	4613      	mov	r3, r2
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	4413      	add	r3, r2
 8007dc4:	009b      	lsls	r3, r3, #2
 8007dc6:	4a10      	ldr	r2, [pc, #64]	@ (8007e08 <xTaskPriorityInherit+0xc8>)
 8007dc8:	441a      	add	r2, r3
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	3304      	adds	r3, #4
 8007dce:	4619      	mov	r1, r3
 8007dd0:	4610      	mov	r0, r2
 8007dd2:	f7fe f9bc 	bl	800614e <vListInsertEnd>
 8007dd6:	e004      	b.n	8007de2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8007e04 <xTaskPriorityInherit+0xc4>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007de2:	2301      	movs	r3, #1
 8007de4:	60fb      	str	r3, [r7, #12]
 8007de6:	e008      	b.n	8007dfa <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007dec:	4b05      	ldr	r3, [pc, #20]	@ (8007e04 <xTaskPriorityInherit+0xc4>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d201      	bcs.n	8007dfa <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007df6:	2301      	movs	r3, #1
 8007df8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
	}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3710      	adds	r7, #16
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}
 8007e04:	20000bc0 	.word	0x20000bc0
 8007e08:	20000bc4 	.word	0x20000bc4
 8007e0c:	2000109c 	.word	0x2000109c

08007e10 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b086      	sub	sp, #24
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d058      	beq.n	8007ed8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007e26:	4b2f      	ldr	r3, [pc, #188]	@ (8007ee4 <xTaskPriorityDisinherit+0xd4>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	693a      	ldr	r2, [r7, #16]
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d00b      	beq.n	8007e48 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e34:	f383 8811 	msr	BASEPRI, r3
 8007e38:	f3bf 8f6f 	isb	sy
 8007e3c:	f3bf 8f4f 	dsb	sy
 8007e40:	60fb      	str	r3, [r7, #12]
}
 8007e42:	bf00      	nop
 8007e44:	bf00      	nop
 8007e46:	e7fd      	b.n	8007e44 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d10b      	bne.n	8007e68 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e54:	f383 8811 	msr	BASEPRI, r3
 8007e58:	f3bf 8f6f 	isb	sy
 8007e5c:	f3bf 8f4f 	dsb	sy
 8007e60:	60bb      	str	r3, [r7, #8]
}
 8007e62:	bf00      	nop
 8007e64:	bf00      	nop
 8007e66:	e7fd      	b.n	8007e64 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e6c:	1e5a      	subs	r2, r3, #1
 8007e6e:	693b      	ldr	r3, [r7, #16]
 8007e70:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007e72:	693b      	ldr	r3, [r7, #16]
 8007e74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e76:	693b      	ldr	r3, [r7, #16]
 8007e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d02c      	beq.n	8007ed8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007e7e:	693b      	ldr	r3, [r7, #16]
 8007e80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d128      	bne.n	8007ed8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	3304      	adds	r3, #4
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	f7fe f9ba 	bl	8006204 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007e94:	693b      	ldr	r3, [r7, #16]
 8007e96:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e9c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ea8:	4b0f      	ldr	r3, [pc, #60]	@ (8007ee8 <xTaskPriorityDisinherit+0xd8>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d903      	bls.n	8007eb8 <xTaskPriorityDisinherit+0xa8>
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eb4:	4a0c      	ldr	r2, [pc, #48]	@ (8007ee8 <xTaskPriorityDisinherit+0xd8>)
 8007eb6:	6013      	str	r3, [r2, #0]
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ebc:	4613      	mov	r3, r2
 8007ebe:	009b      	lsls	r3, r3, #2
 8007ec0:	4413      	add	r3, r2
 8007ec2:	009b      	lsls	r3, r3, #2
 8007ec4:	4a09      	ldr	r2, [pc, #36]	@ (8007eec <xTaskPriorityDisinherit+0xdc>)
 8007ec6:	441a      	add	r2, r3
 8007ec8:	693b      	ldr	r3, [r7, #16]
 8007eca:	3304      	adds	r3, #4
 8007ecc:	4619      	mov	r1, r3
 8007ece:	4610      	mov	r0, r2
 8007ed0:	f7fe f93d 	bl	800614e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007ed8:	697b      	ldr	r3, [r7, #20]
	}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3718      	adds	r7, #24
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
 8007ee2:	bf00      	nop
 8007ee4:	20000bc0 	.word	0x20000bc0
 8007ee8:	2000109c 	.word	0x2000109c
 8007eec:	20000bc4 	.word	0x20000bc4

08007ef0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b088      	sub	sp, #32
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
 8007ef8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007efe:	2301      	movs	r3, #1
 8007f00:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d06c      	beq.n	8007fe2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007f08:	69bb      	ldr	r3, [r7, #24]
 8007f0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d10b      	bne.n	8007f28 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f14:	f383 8811 	msr	BASEPRI, r3
 8007f18:	f3bf 8f6f 	isb	sy
 8007f1c:	f3bf 8f4f 	dsb	sy
 8007f20:	60fb      	str	r3, [r7, #12]
}
 8007f22:	bf00      	nop
 8007f24:	bf00      	nop
 8007f26:	e7fd      	b.n	8007f24 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007f28:	69bb      	ldr	r3, [r7, #24]
 8007f2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f2c:	683a      	ldr	r2, [r7, #0]
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d902      	bls.n	8007f38 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	61fb      	str	r3, [r7, #28]
 8007f36:	e002      	b.n	8007f3e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007f38:	69bb      	ldr	r3, [r7, #24]
 8007f3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f3c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007f3e:	69bb      	ldr	r3, [r7, #24]
 8007f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f42:	69fa      	ldr	r2, [r7, #28]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d04c      	beq.n	8007fe2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007f48:	69bb      	ldr	r3, [r7, #24]
 8007f4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f4c:	697a      	ldr	r2, [r7, #20]
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d147      	bne.n	8007fe2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007f52:	4b26      	ldr	r3, [pc, #152]	@ (8007fec <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	69ba      	ldr	r2, [r7, #24]
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d10b      	bne.n	8007f74 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f60:	f383 8811 	msr	BASEPRI, r3
 8007f64:	f3bf 8f6f 	isb	sy
 8007f68:	f3bf 8f4f 	dsb	sy
 8007f6c:	60bb      	str	r3, [r7, #8]
}
 8007f6e:	bf00      	nop
 8007f70:	bf00      	nop
 8007f72:	e7fd      	b.n	8007f70 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007f74:	69bb      	ldr	r3, [r7, #24]
 8007f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f78:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007f7a:	69bb      	ldr	r3, [r7, #24]
 8007f7c:	69fa      	ldr	r2, [r7, #28]
 8007f7e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007f80:	69bb      	ldr	r3, [r7, #24]
 8007f82:	699b      	ldr	r3, [r3, #24]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	db04      	blt.n	8007f92 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007f8e:	69bb      	ldr	r3, [r7, #24]
 8007f90:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007f92:	69bb      	ldr	r3, [r7, #24]
 8007f94:	6959      	ldr	r1, [r3, #20]
 8007f96:	693a      	ldr	r2, [r7, #16]
 8007f98:	4613      	mov	r3, r2
 8007f9a:	009b      	lsls	r3, r3, #2
 8007f9c:	4413      	add	r3, r2
 8007f9e:	009b      	lsls	r3, r3, #2
 8007fa0:	4a13      	ldr	r2, [pc, #76]	@ (8007ff0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007fa2:	4413      	add	r3, r2
 8007fa4:	4299      	cmp	r1, r3
 8007fa6:	d11c      	bne.n	8007fe2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007fa8:	69bb      	ldr	r3, [r7, #24]
 8007faa:	3304      	adds	r3, #4
 8007fac:	4618      	mov	r0, r3
 8007fae:	f7fe f929 	bl	8006204 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007fb2:	69bb      	ldr	r3, [r7, #24]
 8007fb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8007ff4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d903      	bls.n	8007fc6 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8007fbe:	69bb      	ldr	r3, [r7, #24]
 8007fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fc2:	4a0c      	ldr	r2, [pc, #48]	@ (8007ff4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007fc4:	6013      	str	r3, [r2, #0]
 8007fc6:	69bb      	ldr	r3, [r7, #24]
 8007fc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fca:	4613      	mov	r3, r2
 8007fcc:	009b      	lsls	r3, r3, #2
 8007fce:	4413      	add	r3, r2
 8007fd0:	009b      	lsls	r3, r3, #2
 8007fd2:	4a07      	ldr	r2, [pc, #28]	@ (8007ff0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007fd4:	441a      	add	r2, r3
 8007fd6:	69bb      	ldr	r3, [r7, #24]
 8007fd8:	3304      	adds	r3, #4
 8007fda:	4619      	mov	r1, r3
 8007fdc:	4610      	mov	r0, r2
 8007fde:	f7fe f8b6 	bl	800614e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007fe2:	bf00      	nop
 8007fe4:	3720      	adds	r7, #32
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}
 8007fea:	bf00      	nop
 8007fec:	20000bc0 	.word	0x20000bc0
 8007ff0:	20000bc4 	.word	0x20000bc4
 8007ff4:	2000109c 	.word	0x2000109c

08007ff8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007ff8:	b480      	push	{r7}
 8007ffa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007ffc:	4b07      	ldr	r3, [pc, #28]	@ (800801c <pvTaskIncrementMutexHeldCount+0x24>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d004      	beq.n	800800e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008004:	4b05      	ldr	r3, [pc, #20]	@ (800801c <pvTaskIncrementMutexHeldCount+0x24>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800800a:	3201      	adds	r2, #1
 800800c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800800e:	4b03      	ldr	r3, [pc, #12]	@ (800801c <pvTaskIncrementMutexHeldCount+0x24>)
 8008010:	681b      	ldr	r3, [r3, #0]
	}
 8008012:	4618      	mov	r0, r3
 8008014:	46bd      	mov	sp, r7
 8008016:	bc80      	pop	{r7}
 8008018:	4770      	bx	lr
 800801a:	bf00      	nop
 800801c:	20000bc0 	.word	0x20000bc0

08008020 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8008020:	b580      	push	{r7, lr}
 8008022:	b084      	sub	sp, #16
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800802a:	f000 fd77 	bl	8008b1c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800802e:	4b20      	ldr	r3, [pc, #128]	@ (80080b0 <ulTaskNotifyTake+0x90>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008036:	2b00      	cmp	r3, #0
 8008038:	d113      	bne.n	8008062 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800803a:	4b1d      	ldr	r3, [pc, #116]	@ (80080b0 <ulTaskNotifyTake+0x90>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	2201      	movs	r2, #1
 8008040:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d00b      	beq.n	8008062 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800804a:	2101      	movs	r1, #1
 800804c:	6838      	ldr	r0, [r7, #0]
 800804e:	f000 f8c9 	bl	80081e4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008052:	4b18      	ldr	r3, [pc, #96]	@ (80080b4 <ulTaskNotifyTake+0x94>)
 8008054:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008058:	601a      	str	r2, [r3, #0]
 800805a:	f3bf 8f4f 	dsb	sy
 800805e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008062:	f000 fd8b 	bl	8008b7c <vPortExitCritical>

		taskENTER_CRITICAL();
 8008066:	f000 fd59 	bl	8008b1c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800806a:	4b11      	ldr	r3, [pc, #68]	@ (80080b0 <ulTaskNotifyTake+0x90>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008072:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d00e      	beq.n	8008098 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d005      	beq.n	800808c <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8008080:	4b0b      	ldr	r3, [pc, #44]	@ (80080b0 <ulTaskNotifyTake+0x90>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	2200      	movs	r2, #0
 8008086:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800808a:	e005      	b.n	8008098 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800808c:	4b08      	ldr	r3, [pc, #32]	@ (80080b0 <ulTaskNotifyTake+0x90>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	68fa      	ldr	r2, [r7, #12]
 8008092:	3a01      	subs	r2, #1
 8008094:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008098:	4b05      	ldr	r3, [pc, #20]	@ (80080b0 <ulTaskNotifyTake+0x90>)
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	2200      	movs	r2, #0
 800809e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80080a2:	f000 fd6b 	bl	8008b7c <vPortExitCritical>

		return ulReturn;
 80080a6:	68fb      	ldr	r3, [r7, #12]
	}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3710      	adds	r7, #16
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}
 80080b0:	20000bc0 	.word	0x20000bc0
 80080b4:	e000ed04 	.word	0xe000ed04

080080b8 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b08a      	sub	sp, #40	@ 0x28
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
 80080c0:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d10b      	bne.n	80080e0 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 80080c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080cc:	f383 8811 	msr	BASEPRI, r3
 80080d0:	f3bf 8f6f 	isb	sy
 80080d4:	f3bf 8f4f 	dsb	sy
 80080d8:	61bb      	str	r3, [r7, #24]
}
 80080da:	bf00      	nop
 80080dc:	bf00      	nop
 80080de:	e7fd      	b.n	80080dc <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80080e0:	f000 fdde 	bl	8008ca0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 80080e8:	f3ef 8211 	mrs	r2, BASEPRI
 80080ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080f0:	f383 8811 	msr	BASEPRI, r3
 80080f4:	f3bf 8f6f 	isb	sy
 80080f8:	f3bf 8f4f 	dsb	sy
 80080fc:	617a      	str	r2, [r7, #20]
 80080fe:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008100:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008102:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008106:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800810a:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800810c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810e:	2202      	movs	r2, #2
 8008110:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8008114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008116:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800811a:	1c5a      	adds	r2, r3, #1
 800811c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800811e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008122:	7ffb      	ldrb	r3, [r7, #31]
 8008124:	2b01      	cmp	r3, #1
 8008126:	d147      	bne.n	80081b8 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800812a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800812c:	2b00      	cmp	r3, #0
 800812e:	d00b      	beq.n	8008148 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 8008130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008134:	f383 8811 	msr	BASEPRI, r3
 8008138:	f3bf 8f6f 	isb	sy
 800813c:	f3bf 8f4f 	dsb	sy
 8008140:	60fb      	str	r3, [r7, #12]
}
 8008142:	bf00      	nop
 8008144:	bf00      	nop
 8008146:	e7fd      	b.n	8008144 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008148:	4b20      	ldr	r3, [pc, #128]	@ (80081cc <vTaskNotifyGiveFromISR+0x114>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d11d      	bne.n	800818c <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008152:	3304      	adds	r3, #4
 8008154:	4618      	mov	r0, r3
 8008156:	f7fe f855 	bl	8006204 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800815a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800815c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800815e:	4b1c      	ldr	r3, [pc, #112]	@ (80081d0 <vTaskNotifyGiveFromISR+0x118>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	429a      	cmp	r2, r3
 8008164:	d903      	bls.n	800816e <vTaskNotifyGiveFromISR+0xb6>
 8008166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800816a:	4a19      	ldr	r2, [pc, #100]	@ (80081d0 <vTaskNotifyGiveFromISR+0x118>)
 800816c:	6013      	str	r3, [r2, #0]
 800816e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008172:	4613      	mov	r3, r2
 8008174:	009b      	lsls	r3, r3, #2
 8008176:	4413      	add	r3, r2
 8008178:	009b      	lsls	r3, r3, #2
 800817a:	4a16      	ldr	r2, [pc, #88]	@ (80081d4 <vTaskNotifyGiveFromISR+0x11c>)
 800817c:	441a      	add	r2, r3
 800817e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008180:	3304      	adds	r3, #4
 8008182:	4619      	mov	r1, r3
 8008184:	4610      	mov	r0, r2
 8008186:	f7fd ffe2 	bl	800614e <vListInsertEnd>
 800818a:	e005      	b.n	8008198 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800818c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800818e:	3318      	adds	r3, #24
 8008190:	4619      	mov	r1, r3
 8008192:	4811      	ldr	r0, [pc, #68]	@ (80081d8 <vTaskNotifyGiveFromISR+0x120>)
 8008194:	f7fd ffdb 	bl	800614e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800819c:	4b0f      	ldr	r3, [pc, #60]	@ (80081dc <vTaskNotifyGiveFromISR+0x124>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081a2:	429a      	cmp	r2, r3
 80081a4:	d908      	bls.n	80081b8 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d002      	beq.n	80081b2 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	2201      	movs	r2, #1
 80081b0:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80081b2:	4b0b      	ldr	r3, [pc, #44]	@ (80081e0 <vTaskNotifyGiveFromISR+0x128>)
 80081b4:	2201      	movs	r2, #1
 80081b6:	601a      	str	r2, [r3, #0]
 80081b8:	6a3b      	ldr	r3, [r7, #32]
 80081ba:	60bb      	str	r3, [r7, #8]
	__asm volatile
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	f383 8811 	msr	BASEPRI, r3
}
 80081c2:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80081c4:	bf00      	nop
 80081c6:	3728      	adds	r7, #40	@ 0x28
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}
 80081cc:	200010bc 	.word	0x200010bc
 80081d0:	2000109c 	.word	0x2000109c
 80081d4:	20000bc4 	.word	0x20000bc4
 80081d8:	20001054 	.word	0x20001054
 80081dc:	20000bc0 	.word	0x20000bc0
 80081e0:	200010a8 	.word	0x200010a8

080081e4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b084      	sub	sp, #16
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
 80081ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80081ee:	4b21      	ldr	r3, [pc, #132]	@ (8008274 <prvAddCurrentTaskToDelayedList+0x90>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80081f4:	4b20      	ldr	r3, [pc, #128]	@ (8008278 <prvAddCurrentTaskToDelayedList+0x94>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	3304      	adds	r3, #4
 80081fa:	4618      	mov	r0, r3
 80081fc:	f7fe f802 	bl	8006204 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008206:	d10a      	bne.n	800821e <prvAddCurrentTaskToDelayedList+0x3a>
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d007      	beq.n	800821e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800820e:	4b1a      	ldr	r3, [pc, #104]	@ (8008278 <prvAddCurrentTaskToDelayedList+0x94>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	3304      	adds	r3, #4
 8008214:	4619      	mov	r1, r3
 8008216:	4819      	ldr	r0, [pc, #100]	@ (800827c <prvAddCurrentTaskToDelayedList+0x98>)
 8008218:	f7fd ff99 	bl	800614e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800821c:	e026      	b.n	800826c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800821e:	68fa      	ldr	r2, [r7, #12]
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	4413      	add	r3, r2
 8008224:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008226:	4b14      	ldr	r3, [pc, #80]	@ (8008278 <prvAddCurrentTaskToDelayedList+0x94>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	68ba      	ldr	r2, [r7, #8]
 800822c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800822e:	68ba      	ldr	r2, [r7, #8]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	429a      	cmp	r2, r3
 8008234:	d209      	bcs.n	800824a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008236:	4b12      	ldr	r3, [pc, #72]	@ (8008280 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008238:	681a      	ldr	r2, [r3, #0]
 800823a:	4b0f      	ldr	r3, [pc, #60]	@ (8008278 <prvAddCurrentTaskToDelayedList+0x94>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	3304      	adds	r3, #4
 8008240:	4619      	mov	r1, r3
 8008242:	4610      	mov	r0, r2
 8008244:	f7fd ffa6 	bl	8006194 <vListInsert>
}
 8008248:	e010      	b.n	800826c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800824a:	4b0e      	ldr	r3, [pc, #56]	@ (8008284 <prvAddCurrentTaskToDelayedList+0xa0>)
 800824c:	681a      	ldr	r2, [r3, #0]
 800824e:	4b0a      	ldr	r3, [pc, #40]	@ (8008278 <prvAddCurrentTaskToDelayedList+0x94>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	3304      	adds	r3, #4
 8008254:	4619      	mov	r1, r3
 8008256:	4610      	mov	r0, r2
 8008258:	f7fd ff9c 	bl	8006194 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800825c:	4b0a      	ldr	r3, [pc, #40]	@ (8008288 <prvAddCurrentTaskToDelayedList+0xa4>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	68ba      	ldr	r2, [r7, #8]
 8008262:	429a      	cmp	r2, r3
 8008264:	d202      	bcs.n	800826c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008266:	4a08      	ldr	r2, [pc, #32]	@ (8008288 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	6013      	str	r3, [r2, #0]
}
 800826c:	bf00      	nop
 800826e:	3710      	adds	r7, #16
 8008270:	46bd      	mov	sp, r7
 8008272:	bd80      	pop	{r7, pc}
 8008274:	20001098 	.word	0x20001098
 8008278:	20000bc0 	.word	0x20000bc0
 800827c:	20001080 	.word	0x20001080
 8008280:	20001050 	.word	0x20001050
 8008284:	2000104c 	.word	0x2000104c
 8008288:	200010b4 	.word	0x200010b4

0800828c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b08a      	sub	sp, #40	@ 0x28
 8008290:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008292:	2300      	movs	r3, #0
 8008294:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008296:	f000 fb11 	bl	80088bc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800829a:	4b1d      	ldr	r3, [pc, #116]	@ (8008310 <xTimerCreateTimerTask+0x84>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d021      	beq.n	80082e6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80082a2:	2300      	movs	r3, #0
 80082a4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80082a6:	2300      	movs	r3, #0
 80082a8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80082aa:	1d3a      	adds	r2, r7, #4
 80082ac:	f107 0108 	add.w	r1, r7, #8
 80082b0:	f107 030c 	add.w	r3, r7, #12
 80082b4:	4618      	mov	r0, r3
 80082b6:	f7fd ff05 	bl	80060c4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80082ba:	6879      	ldr	r1, [r7, #4]
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	68fa      	ldr	r2, [r7, #12]
 80082c0:	9202      	str	r2, [sp, #8]
 80082c2:	9301      	str	r3, [sp, #4]
 80082c4:	2302      	movs	r3, #2
 80082c6:	9300      	str	r3, [sp, #0]
 80082c8:	2300      	movs	r3, #0
 80082ca:	460a      	mov	r2, r1
 80082cc:	4911      	ldr	r1, [pc, #68]	@ (8008314 <xTimerCreateTimerTask+0x88>)
 80082ce:	4812      	ldr	r0, [pc, #72]	@ (8008318 <xTimerCreateTimerTask+0x8c>)
 80082d0:	f7fe fe50 	bl	8006f74 <xTaskCreateStatic>
 80082d4:	4603      	mov	r3, r0
 80082d6:	4a11      	ldr	r2, [pc, #68]	@ (800831c <xTimerCreateTimerTask+0x90>)
 80082d8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80082da:	4b10      	ldr	r3, [pc, #64]	@ (800831c <xTimerCreateTimerTask+0x90>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d001      	beq.n	80082e6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80082e2:	2301      	movs	r3, #1
 80082e4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d10b      	bne.n	8008304 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80082ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082f0:	f383 8811 	msr	BASEPRI, r3
 80082f4:	f3bf 8f6f 	isb	sy
 80082f8:	f3bf 8f4f 	dsb	sy
 80082fc:	613b      	str	r3, [r7, #16]
}
 80082fe:	bf00      	nop
 8008300:	bf00      	nop
 8008302:	e7fd      	b.n	8008300 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008304:	697b      	ldr	r3, [r7, #20]
}
 8008306:	4618      	mov	r0, r3
 8008308:	3718      	adds	r7, #24
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}
 800830e:	bf00      	nop
 8008310:	200010f0 	.word	0x200010f0
 8008314:	0800a3b4 	.word	0x0800a3b4
 8008318:	08008459 	.word	0x08008459
 800831c:	200010f4 	.word	0x200010f4

08008320 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b08a      	sub	sp, #40	@ 0x28
 8008324:	af00      	add	r7, sp, #0
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	60b9      	str	r1, [r7, #8]
 800832a:	607a      	str	r2, [r7, #4]
 800832c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800832e:	2300      	movs	r3, #0
 8008330:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d10b      	bne.n	8008350 <xTimerGenericCommand+0x30>
	__asm volatile
 8008338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800833c:	f383 8811 	msr	BASEPRI, r3
 8008340:	f3bf 8f6f 	isb	sy
 8008344:	f3bf 8f4f 	dsb	sy
 8008348:	623b      	str	r3, [r7, #32]
}
 800834a:	bf00      	nop
 800834c:	bf00      	nop
 800834e:	e7fd      	b.n	800834c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008350:	4b19      	ldr	r3, [pc, #100]	@ (80083b8 <xTimerGenericCommand+0x98>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d02a      	beq.n	80083ae <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	2b05      	cmp	r3, #5
 8008368:	dc18      	bgt.n	800839c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800836a:	f7ff fccb 	bl	8007d04 <xTaskGetSchedulerState>
 800836e:	4603      	mov	r3, r0
 8008370:	2b02      	cmp	r3, #2
 8008372:	d109      	bne.n	8008388 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008374:	4b10      	ldr	r3, [pc, #64]	@ (80083b8 <xTimerGenericCommand+0x98>)
 8008376:	6818      	ldr	r0, [r3, #0]
 8008378:	f107 0110 	add.w	r1, r7, #16
 800837c:	2300      	movs	r3, #0
 800837e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008380:	f7fe f8e2 	bl	8006548 <xQueueGenericSend>
 8008384:	6278      	str	r0, [r7, #36]	@ 0x24
 8008386:	e012      	b.n	80083ae <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008388:	4b0b      	ldr	r3, [pc, #44]	@ (80083b8 <xTimerGenericCommand+0x98>)
 800838a:	6818      	ldr	r0, [r3, #0]
 800838c:	f107 0110 	add.w	r1, r7, #16
 8008390:	2300      	movs	r3, #0
 8008392:	2200      	movs	r2, #0
 8008394:	f7fe f8d8 	bl	8006548 <xQueueGenericSend>
 8008398:	6278      	str	r0, [r7, #36]	@ 0x24
 800839a:	e008      	b.n	80083ae <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800839c:	4b06      	ldr	r3, [pc, #24]	@ (80083b8 <xTimerGenericCommand+0x98>)
 800839e:	6818      	ldr	r0, [r3, #0]
 80083a0:	f107 0110 	add.w	r1, r7, #16
 80083a4:	2300      	movs	r3, #0
 80083a6:	683a      	ldr	r2, [r7, #0]
 80083a8:	f7fe f9d0 	bl	800674c <xQueueGenericSendFromISR>
 80083ac:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80083ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3728      	adds	r7, #40	@ 0x28
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}
 80083b8:	200010f0 	.word	0x200010f0

080083bc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b088      	sub	sp, #32
 80083c0:	af02      	add	r7, sp, #8
 80083c2:	6078      	str	r0, [r7, #4]
 80083c4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083c6:	4b23      	ldr	r3, [pc, #140]	@ (8008454 <prvProcessExpiredTimer+0x98>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	68db      	ldr	r3, [r3, #12]
 80083cc:	68db      	ldr	r3, [r3, #12]
 80083ce:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	3304      	adds	r3, #4
 80083d4:	4618      	mov	r0, r3
 80083d6:	f7fd ff15 	bl	8006204 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80083e0:	f003 0304 	and.w	r3, r3, #4
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d023      	beq.n	8008430 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	699a      	ldr	r2, [r3, #24]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	18d1      	adds	r1, r2, r3
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	683a      	ldr	r2, [r7, #0]
 80083f4:	6978      	ldr	r0, [r7, #20]
 80083f6:	f000 f8d3 	bl	80085a0 <prvInsertTimerInActiveList>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d020      	beq.n	8008442 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008400:	2300      	movs	r3, #0
 8008402:	9300      	str	r3, [sp, #0]
 8008404:	2300      	movs	r3, #0
 8008406:	687a      	ldr	r2, [r7, #4]
 8008408:	2100      	movs	r1, #0
 800840a:	6978      	ldr	r0, [r7, #20]
 800840c:	f7ff ff88 	bl	8008320 <xTimerGenericCommand>
 8008410:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d114      	bne.n	8008442 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800841c:	f383 8811 	msr	BASEPRI, r3
 8008420:	f3bf 8f6f 	isb	sy
 8008424:	f3bf 8f4f 	dsb	sy
 8008428:	60fb      	str	r3, [r7, #12]
}
 800842a:	bf00      	nop
 800842c:	bf00      	nop
 800842e:	e7fd      	b.n	800842c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008430:	697b      	ldr	r3, [r7, #20]
 8008432:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008436:	f023 0301 	bic.w	r3, r3, #1
 800843a:	b2da      	uxtb	r2, r3
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	6a1b      	ldr	r3, [r3, #32]
 8008446:	6978      	ldr	r0, [r7, #20]
 8008448:	4798      	blx	r3
}
 800844a:	bf00      	nop
 800844c:	3718      	adds	r7, #24
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
 8008452:	bf00      	nop
 8008454:	200010e8 	.word	0x200010e8

08008458 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b084      	sub	sp, #16
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008460:	f107 0308 	add.w	r3, r7, #8
 8008464:	4618      	mov	r0, r3
 8008466:	f000 f859 	bl	800851c <prvGetNextExpireTime>
 800846a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	4619      	mov	r1, r3
 8008470:	68f8      	ldr	r0, [r7, #12]
 8008472:	f000 f805 	bl	8008480 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008476:	f000 f8d5 	bl	8008624 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800847a:	bf00      	nop
 800847c:	e7f0      	b.n	8008460 <prvTimerTask+0x8>
	...

08008480 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b084      	sub	sp, #16
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
 8008488:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800848a:	f7ff f84b 	bl	8007524 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800848e:	f107 0308 	add.w	r3, r7, #8
 8008492:	4618      	mov	r0, r3
 8008494:	f000 f864 	bl	8008560 <prvSampleTimeNow>
 8008498:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d130      	bne.n	8008502 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d10a      	bne.n	80084bc <prvProcessTimerOrBlockTask+0x3c>
 80084a6:	687a      	ldr	r2, [r7, #4]
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d806      	bhi.n	80084bc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80084ae:	f7ff f847 	bl	8007540 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80084b2:	68f9      	ldr	r1, [r7, #12]
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f7ff ff81 	bl	80083bc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80084ba:	e024      	b.n	8008506 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d008      	beq.n	80084d4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80084c2:	4b13      	ldr	r3, [pc, #76]	@ (8008510 <prvProcessTimerOrBlockTask+0x90>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d101      	bne.n	80084d0 <prvProcessTimerOrBlockTask+0x50>
 80084cc:	2301      	movs	r3, #1
 80084ce:	e000      	b.n	80084d2 <prvProcessTimerOrBlockTask+0x52>
 80084d0:	2300      	movs	r3, #0
 80084d2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80084d4:	4b0f      	ldr	r3, [pc, #60]	@ (8008514 <prvProcessTimerOrBlockTask+0x94>)
 80084d6:	6818      	ldr	r0, [r3, #0]
 80084d8:	687a      	ldr	r2, [r7, #4]
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	1ad3      	subs	r3, r2, r3
 80084de:	683a      	ldr	r2, [r7, #0]
 80084e0:	4619      	mov	r1, r3
 80084e2:	f7fe fd13 	bl	8006f0c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80084e6:	f7ff f82b 	bl	8007540 <xTaskResumeAll>
 80084ea:	4603      	mov	r3, r0
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d10a      	bne.n	8008506 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80084f0:	4b09      	ldr	r3, [pc, #36]	@ (8008518 <prvProcessTimerOrBlockTask+0x98>)
 80084f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084f6:	601a      	str	r2, [r3, #0]
 80084f8:	f3bf 8f4f 	dsb	sy
 80084fc:	f3bf 8f6f 	isb	sy
}
 8008500:	e001      	b.n	8008506 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008502:	f7ff f81d 	bl	8007540 <xTaskResumeAll>
}
 8008506:	bf00      	nop
 8008508:	3710      	adds	r7, #16
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	200010ec 	.word	0x200010ec
 8008514:	200010f0 	.word	0x200010f0
 8008518:	e000ed04 	.word	0xe000ed04

0800851c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800851c:	b480      	push	{r7}
 800851e:	b085      	sub	sp, #20
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008524:	4b0d      	ldr	r3, [pc, #52]	@ (800855c <prvGetNextExpireTime+0x40>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d101      	bne.n	8008532 <prvGetNextExpireTime+0x16>
 800852e:	2201      	movs	r2, #1
 8008530:	e000      	b.n	8008534 <prvGetNextExpireTime+0x18>
 8008532:	2200      	movs	r2, #0
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d105      	bne.n	800854c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008540:	4b06      	ldr	r3, [pc, #24]	@ (800855c <prvGetNextExpireTime+0x40>)
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	68db      	ldr	r3, [r3, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	60fb      	str	r3, [r7, #12]
 800854a:	e001      	b.n	8008550 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800854c:	2300      	movs	r3, #0
 800854e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008550:	68fb      	ldr	r3, [r7, #12]
}
 8008552:	4618      	mov	r0, r3
 8008554:	3714      	adds	r7, #20
 8008556:	46bd      	mov	sp, r7
 8008558:	bc80      	pop	{r7}
 800855a:	4770      	bx	lr
 800855c:	200010e8 	.word	0x200010e8

08008560 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b084      	sub	sp, #16
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008568:	f7ff f888 	bl	800767c <xTaskGetTickCount>
 800856c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800856e:	4b0b      	ldr	r3, [pc, #44]	@ (800859c <prvSampleTimeNow+0x3c>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	68fa      	ldr	r2, [r7, #12]
 8008574:	429a      	cmp	r2, r3
 8008576:	d205      	bcs.n	8008584 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008578:	f000 f93a 	bl	80087f0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2201      	movs	r2, #1
 8008580:	601a      	str	r2, [r3, #0]
 8008582:	e002      	b.n	800858a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2200      	movs	r2, #0
 8008588:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800858a:	4a04      	ldr	r2, [pc, #16]	@ (800859c <prvSampleTimeNow+0x3c>)
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008590:	68fb      	ldr	r3, [r7, #12]
}
 8008592:	4618      	mov	r0, r3
 8008594:	3710      	adds	r7, #16
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}
 800859a:	bf00      	nop
 800859c:	200010f8 	.word	0x200010f8

080085a0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b086      	sub	sp, #24
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	60f8      	str	r0, [r7, #12]
 80085a8:	60b9      	str	r1, [r7, #8]
 80085aa:	607a      	str	r2, [r7, #4]
 80085ac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80085ae:	2300      	movs	r3, #0
 80085b0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	68ba      	ldr	r2, [r7, #8]
 80085b6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	68fa      	ldr	r2, [r7, #12]
 80085bc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80085be:	68ba      	ldr	r2, [r7, #8]
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	429a      	cmp	r2, r3
 80085c4:	d812      	bhi.n	80085ec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085c6:	687a      	ldr	r2, [r7, #4]
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	1ad2      	subs	r2, r2, r3
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	699b      	ldr	r3, [r3, #24]
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d302      	bcc.n	80085da <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80085d4:	2301      	movs	r3, #1
 80085d6:	617b      	str	r3, [r7, #20]
 80085d8:	e01b      	b.n	8008612 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80085da:	4b10      	ldr	r3, [pc, #64]	@ (800861c <prvInsertTimerInActiveList+0x7c>)
 80085dc:	681a      	ldr	r2, [r3, #0]
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	3304      	adds	r3, #4
 80085e2:	4619      	mov	r1, r3
 80085e4:	4610      	mov	r0, r2
 80085e6:	f7fd fdd5 	bl	8006194 <vListInsert>
 80085ea:	e012      	b.n	8008612 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80085ec:	687a      	ldr	r2, [r7, #4]
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d206      	bcs.n	8008602 <prvInsertTimerInActiveList+0x62>
 80085f4:	68ba      	ldr	r2, [r7, #8]
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d302      	bcc.n	8008602 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80085fc:	2301      	movs	r3, #1
 80085fe:	617b      	str	r3, [r7, #20]
 8008600:	e007      	b.n	8008612 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008602:	4b07      	ldr	r3, [pc, #28]	@ (8008620 <prvInsertTimerInActiveList+0x80>)
 8008604:	681a      	ldr	r2, [r3, #0]
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	3304      	adds	r3, #4
 800860a:	4619      	mov	r1, r3
 800860c:	4610      	mov	r0, r2
 800860e:	f7fd fdc1 	bl	8006194 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008612:	697b      	ldr	r3, [r7, #20]
}
 8008614:	4618      	mov	r0, r3
 8008616:	3718      	adds	r7, #24
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	200010ec 	.word	0x200010ec
 8008620:	200010e8 	.word	0x200010e8

08008624 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b08e      	sub	sp, #56	@ 0x38
 8008628:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800862a:	e0ce      	b.n	80087ca <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2b00      	cmp	r3, #0
 8008630:	da19      	bge.n	8008666 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008632:	1d3b      	adds	r3, r7, #4
 8008634:	3304      	adds	r3, #4
 8008636:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800863a:	2b00      	cmp	r3, #0
 800863c:	d10b      	bne.n	8008656 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800863e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008642:	f383 8811 	msr	BASEPRI, r3
 8008646:	f3bf 8f6f 	isb	sy
 800864a:	f3bf 8f4f 	dsb	sy
 800864e:	61fb      	str	r3, [r7, #28]
}
 8008650:	bf00      	nop
 8008652:	bf00      	nop
 8008654:	e7fd      	b.n	8008652 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800865c:	6850      	ldr	r0, [r2, #4]
 800865e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008660:	6892      	ldr	r2, [r2, #8]
 8008662:	4611      	mov	r1, r2
 8008664:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2b00      	cmp	r3, #0
 800866a:	f2c0 80ae 	blt.w	80087ca <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008674:	695b      	ldr	r3, [r3, #20]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d004      	beq.n	8008684 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800867a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800867c:	3304      	adds	r3, #4
 800867e:	4618      	mov	r0, r3
 8008680:	f7fd fdc0 	bl	8006204 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008684:	463b      	mov	r3, r7
 8008686:	4618      	mov	r0, r3
 8008688:	f7ff ff6a 	bl	8008560 <prvSampleTimeNow>
 800868c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2b09      	cmp	r3, #9
 8008692:	f200 8097 	bhi.w	80087c4 <prvProcessReceivedCommands+0x1a0>
 8008696:	a201      	add	r2, pc, #4	@ (adr r2, 800869c <prvProcessReceivedCommands+0x78>)
 8008698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800869c:	080086c5 	.word	0x080086c5
 80086a0:	080086c5 	.word	0x080086c5
 80086a4:	080086c5 	.word	0x080086c5
 80086a8:	0800873b 	.word	0x0800873b
 80086ac:	0800874f 	.word	0x0800874f
 80086b0:	0800879b 	.word	0x0800879b
 80086b4:	080086c5 	.word	0x080086c5
 80086b8:	080086c5 	.word	0x080086c5
 80086bc:	0800873b 	.word	0x0800873b
 80086c0:	0800874f 	.word	0x0800874f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80086c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80086ca:	f043 0301 	orr.w	r3, r3, #1
 80086ce:	b2da      	uxtb	r2, r3
 80086d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80086d6:	68ba      	ldr	r2, [r7, #8]
 80086d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086da:	699b      	ldr	r3, [r3, #24]
 80086dc:	18d1      	adds	r1, r2, r3
 80086de:	68bb      	ldr	r3, [r7, #8]
 80086e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80086e4:	f7ff ff5c 	bl	80085a0 <prvInsertTimerInActiveList>
 80086e8:	4603      	mov	r3, r0
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d06c      	beq.n	80087c8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80086ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086f0:	6a1b      	ldr	r3, [r3, #32]
 80086f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80086f4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80086f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80086fc:	f003 0304 	and.w	r3, r3, #4
 8008700:	2b00      	cmp	r3, #0
 8008702:	d061      	beq.n	80087c8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008704:	68ba      	ldr	r2, [r7, #8]
 8008706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008708:	699b      	ldr	r3, [r3, #24]
 800870a:	441a      	add	r2, r3
 800870c:	2300      	movs	r3, #0
 800870e:	9300      	str	r3, [sp, #0]
 8008710:	2300      	movs	r3, #0
 8008712:	2100      	movs	r1, #0
 8008714:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008716:	f7ff fe03 	bl	8008320 <xTimerGenericCommand>
 800871a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800871c:	6a3b      	ldr	r3, [r7, #32]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d152      	bne.n	80087c8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008726:	f383 8811 	msr	BASEPRI, r3
 800872a:	f3bf 8f6f 	isb	sy
 800872e:	f3bf 8f4f 	dsb	sy
 8008732:	61bb      	str	r3, [r7, #24]
}
 8008734:	bf00      	nop
 8008736:	bf00      	nop
 8008738:	e7fd      	b.n	8008736 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800873a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800873c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008740:	f023 0301 	bic.w	r3, r3, #1
 8008744:	b2da      	uxtb	r2, r3
 8008746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008748:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800874c:	e03d      	b.n	80087ca <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800874e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008750:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008754:	f043 0301 	orr.w	r3, r3, #1
 8008758:	b2da      	uxtb	r2, r3
 800875a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800875c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008760:	68ba      	ldr	r2, [r7, #8]
 8008762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008764:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008768:	699b      	ldr	r3, [r3, #24]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d10b      	bne.n	8008786 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800876e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008772:	f383 8811 	msr	BASEPRI, r3
 8008776:	f3bf 8f6f 	isb	sy
 800877a:	f3bf 8f4f 	dsb	sy
 800877e:	617b      	str	r3, [r7, #20]
}
 8008780:	bf00      	nop
 8008782:	bf00      	nop
 8008784:	e7fd      	b.n	8008782 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008788:	699a      	ldr	r2, [r3, #24]
 800878a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878c:	18d1      	adds	r1, r2, r3
 800878e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008790:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008792:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008794:	f7ff ff04 	bl	80085a0 <prvInsertTimerInActiveList>
					break;
 8008798:	e017      	b.n	80087ca <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800879a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800879c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087a0:	f003 0302 	and.w	r3, r3, #2
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d103      	bne.n	80087b0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80087a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087aa:	f000 fb87 	bl	8008ebc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80087ae:	e00c      	b.n	80087ca <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80087b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087b6:	f023 0301 	bic.w	r3, r3, #1
 80087ba:	b2da      	uxtb	r2, r3
 80087bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80087c2:	e002      	b.n	80087ca <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80087c4:	bf00      	nop
 80087c6:	e000      	b.n	80087ca <prvProcessReceivedCommands+0x1a6>
					break;
 80087c8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80087ca:	4b08      	ldr	r3, [pc, #32]	@ (80087ec <prvProcessReceivedCommands+0x1c8>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	1d39      	adds	r1, r7, #4
 80087d0:	2200      	movs	r2, #0
 80087d2:	4618      	mov	r0, r3
 80087d4:	f7fe f858 	bl	8006888 <xQueueReceive>
 80087d8:	4603      	mov	r3, r0
 80087da:	2b00      	cmp	r3, #0
 80087dc:	f47f af26 	bne.w	800862c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80087e0:	bf00      	nop
 80087e2:	bf00      	nop
 80087e4:	3730      	adds	r7, #48	@ 0x30
 80087e6:	46bd      	mov	sp, r7
 80087e8:	bd80      	pop	{r7, pc}
 80087ea:	bf00      	nop
 80087ec:	200010f0 	.word	0x200010f0

080087f0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b088      	sub	sp, #32
 80087f4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80087f6:	e049      	b.n	800888c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80087f8:	4b2e      	ldr	r3, [pc, #184]	@ (80088b4 <prvSwitchTimerLists+0xc4>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	68db      	ldr	r3, [r3, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008802:	4b2c      	ldr	r3, [pc, #176]	@ (80088b4 <prvSwitchTimerLists+0xc4>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	68db      	ldr	r3, [r3, #12]
 8008808:	68db      	ldr	r3, [r3, #12]
 800880a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	3304      	adds	r3, #4
 8008810:	4618      	mov	r0, r3
 8008812:	f7fd fcf7 	bl	8006204 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	6a1b      	ldr	r3, [r3, #32]
 800881a:	68f8      	ldr	r0, [r7, #12]
 800881c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008824:	f003 0304 	and.w	r3, r3, #4
 8008828:	2b00      	cmp	r3, #0
 800882a:	d02f      	beq.n	800888c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	699b      	ldr	r3, [r3, #24]
 8008830:	693a      	ldr	r2, [r7, #16]
 8008832:	4413      	add	r3, r2
 8008834:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008836:	68ba      	ldr	r2, [r7, #8]
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	429a      	cmp	r2, r3
 800883c:	d90e      	bls.n	800885c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	68ba      	ldr	r2, [r7, #8]
 8008842:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	68fa      	ldr	r2, [r7, #12]
 8008848:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800884a:	4b1a      	ldr	r3, [pc, #104]	@ (80088b4 <prvSwitchTimerLists+0xc4>)
 800884c:	681a      	ldr	r2, [r3, #0]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	3304      	adds	r3, #4
 8008852:	4619      	mov	r1, r3
 8008854:	4610      	mov	r0, r2
 8008856:	f7fd fc9d 	bl	8006194 <vListInsert>
 800885a:	e017      	b.n	800888c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800885c:	2300      	movs	r3, #0
 800885e:	9300      	str	r3, [sp, #0]
 8008860:	2300      	movs	r3, #0
 8008862:	693a      	ldr	r2, [r7, #16]
 8008864:	2100      	movs	r1, #0
 8008866:	68f8      	ldr	r0, [r7, #12]
 8008868:	f7ff fd5a 	bl	8008320 <xTimerGenericCommand>
 800886c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d10b      	bne.n	800888c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008878:	f383 8811 	msr	BASEPRI, r3
 800887c:	f3bf 8f6f 	isb	sy
 8008880:	f3bf 8f4f 	dsb	sy
 8008884:	603b      	str	r3, [r7, #0]
}
 8008886:	bf00      	nop
 8008888:	bf00      	nop
 800888a:	e7fd      	b.n	8008888 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800888c:	4b09      	ldr	r3, [pc, #36]	@ (80088b4 <prvSwitchTimerLists+0xc4>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d1b0      	bne.n	80087f8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008896:	4b07      	ldr	r3, [pc, #28]	@ (80088b4 <prvSwitchTimerLists+0xc4>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800889c:	4b06      	ldr	r3, [pc, #24]	@ (80088b8 <prvSwitchTimerLists+0xc8>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a04      	ldr	r2, [pc, #16]	@ (80088b4 <prvSwitchTimerLists+0xc4>)
 80088a2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80088a4:	4a04      	ldr	r2, [pc, #16]	@ (80088b8 <prvSwitchTimerLists+0xc8>)
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	6013      	str	r3, [r2, #0]
}
 80088aa:	bf00      	nop
 80088ac:	3718      	adds	r7, #24
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	200010e8 	.word	0x200010e8
 80088b8:	200010ec 	.word	0x200010ec

080088bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b082      	sub	sp, #8
 80088c0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80088c2:	f000 f92b 	bl	8008b1c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80088c6:	4b15      	ldr	r3, [pc, #84]	@ (800891c <prvCheckForValidListAndQueue+0x60>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d120      	bne.n	8008910 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80088ce:	4814      	ldr	r0, [pc, #80]	@ (8008920 <prvCheckForValidListAndQueue+0x64>)
 80088d0:	f7fd fc12 	bl	80060f8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80088d4:	4813      	ldr	r0, [pc, #76]	@ (8008924 <prvCheckForValidListAndQueue+0x68>)
 80088d6:	f7fd fc0f 	bl	80060f8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80088da:	4b13      	ldr	r3, [pc, #76]	@ (8008928 <prvCheckForValidListAndQueue+0x6c>)
 80088dc:	4a10      	ldr	r2, [pc, #64]	@ (8008920 <prvCheckForValidListAndQueue+0x64>)
 80088de:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80088e0:	4b12      	ldr	r3, [pc, #72]	@ (800892c <prvCheckForValidListAndQueue+0x70>)
 80088e2:	4a10      	ldr	r2, [pc, #64]	@ (8008924 <prvCheckForValidListAndQueue+0x68>)
 80088e4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80088e6:	2300      	movs	r3, #0
 80088e8:	9300      	str	r3, [sp, #0]
 80088ea:	4b11      	ldr	r3, [pc, #68]	@ (8008930 <prvCheckForValidListAndQueue+0x74>)
 80088ec:	4a11      	ldr	r2, [pc, #68]	@ (8008934 <prvCheckForValidListAndQueue+0x78>)
 80088ee:	2110      	movs	r1, #16
 80088f0:	200a      	movs	r0, #10
 80088f2:	f7fd fd1b 	bl	800632c <xQueueGenericCreateStatic>
 80088f6:	4603      	mov	r3, r0
 80088f8:	4a08      	ldr	r2, [pc, #32]	@ (800891c <prvCheckForValidListAndQueue+0x60>)
 80088fa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80088fc:	4b07      	ldr	r3, [pc, #28]	@ (800891c <prvCheckForValidListAndQueue+0x60>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d005      	beq.n	8008910 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008904:	4b05      	ldr	r3, [pc, #20]	@ (800891c <prvCheckForValidListAndQueue+0x60>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	490b      	ldr	r1, [pc, #44]	@ (8008938 <prvCheckForValidListAndQueue+0x7c>)
 800890a:	4618      	mov	r0, r3
 800890c:	f7fe fad6 	bl	8006ebc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008910:	f000 f934 	bl	8008b7c <vPortExitCritical>
}
 8008914:	bf00      	nop
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}
 800891a:	bf00      	nop
 800891c:	200010f0 	.word	0x200010f0
 8008920:	200010c0 	.word	0x200010c0
 8008924:	200010d4 	.word	0x200010d4
 8008928:	200010e8 	.word	0x200010e8
 800892c:	200010ec 	.word	0x200010ec
 8008930:	2000119c 	.word	0x2000119c
 8008934:	200010fc 	.word	0x200010fc
 8008938:	0800a3bc 	.word	0x0800a3bc

0800893c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800893c:	b480      	push	{r7}
 800893e:	b085      	sub	sp, #20
 8008940:	af00      	add	r7, sp, #0
 8008942:	60f8      	str	r0, [r7, #12]
 8008944:	60b9      	str	r1, [r7, #8]
 8008946:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	3b04      	subs	r3, #4
 800894c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008954:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	3b04      	subs	r3, #4
 800895a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	f023 0201 	bic.w	r2, r3, #1
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	3b04      	subs	r3, #4
 800896a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800896c:	4a08      	ldr	r2, [pc, #32]	@ (8008990 <pxPortInitialiseStack+0x54>)
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	3b14      	subs	r3, #20
 8008976:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008978:	687a      	ldr	r2, [r7, #4]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	3b20      	subs	r3, #32
 8008982:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008984:	68fb      	ldr	r3, [r7, #12]
}
 8008986:	4618      	mov	r0, r3
 8008988:	3714      	adds	r7, #20
 800898a:	46bd      	mov	sp, r7
 800898c:	bc80      	pop	{r7}
 800898e:	4770      	bx	lr
 8008990:	08008995 	.word	0x08008995

08008994 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008994:	b480      	push	{r7}
 8008996:	b085      	sub	sp, #20
 8008998:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800899a:	2300      	movs	r3, #0
 800899c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800899e:	4b12      	ldr	r3, [pc, #72]	@ (80089e8 <prvTaskExitError+0x54>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089a6:	d00b      	beq.n	80089c0 <prvTaskExitError+0x2c>
	__asm volatile
 80089a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ac:	f383 8811 	msr	BASEPRI, r3
 80089b0:	f3bf 8f6f 	isb	sy
 80089b4:	f3bf 8f4f 	dsb	sy
 80089b8:	60fb      	str	r3, [r7, #12]
}
 80089ba:	bf00      	nop
 80089bc:	bf00      	nop
 80089be:	e7fd      	b.n	80089bc <prvTaskExitError+0x28>
	__asm volatile
 80089c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c4:	f383 8811 	msr	BASEPRI, r3
 80089c8:	f3bf 8f6f 	isb	sy
 80089cc:	f3bf 8f4f 	dsb	sy
 80089d0:	60bb      	str	r3, [r7, #8]
}
 80089d2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80089d4:	bf00      	nop
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d0fc      	beq.n	80089d6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80089dc:	bf00      	nop
 80089de:	bf00      	nop
 80089e0:	3714      	adds	r7, #20
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bc80      	pop	{r7}
 80089e6:	4770      	bx	lr
 80089e8:	20000030 	.word	0x20000030
 80089ec:	00000000 	.word	0x00000000

080089f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80089f0:	4b07      	ldr	r3, [pc, #28]	@ (8008a10 <pxCurrentTCBConst2>)
 80089f2:	6819      	ldr	r1, [r3, #0]
 80089f4:	6808      	ldr	r0, [r1, #0]
 80089f6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80089fa:	f380 8809 	msr	PSP, r0
 80089fe:	f3bf 8f6f 	isb	sy
 8008a02:	f04f 0000 	mov.w	r0, #0
 8008a06:	f380 8811 	msr	BASEPRI, r0
 8008a0a:	f04e 0e0d 	orr.w	lr, lr, #13
 8008a0e:	4770      	bx	lr

08008a10 <pxCurrentTCBConst2>:
 8008a10:	20000bc0 	.word	0x20000bc0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008a14:	bf00      	nop
 8008a16:	bf00      	nop

08008a18 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008a18:	4806      	ldr	r0, [pc, #24]	@ (8008a34 <prvPortStartFirstTask+0x1c>)
 8008a1a:	6800      	ldr	r0, [r0, #0]
 8008a1c:	6800      	ldr	r0, [r0, #0]
 8008a1e:	f380 8808 	msr	MSP, r0
 8008a22:	b662      	cpsie	i
 8008a24:	b661      	cpsie	f
 8008a26:	f3bf 8f4f 	dsb	sy
 8008a2a:	f3bf 8f6f 	isb	sy
 8008a2e:	df00      	svc	0
 8008a30:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008a32:	bf00      	nop
 8008a34:	e000ed08 	.word	0xe000ed08

08008a38 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b084      	sub	sp, #16
 8008a3c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008a3e:	4b32      	ldr	r3, [pc, #200]	@ (8008b08 <xPortStartScheduler+0xd0>)
 8008a40:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	781b      	ldrb	r3, [r3, #0]
 8008a46:	b2db      	uxtb	r3, r3
 8008a48:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	22ff      	movs	r2, #255	@ 0xff
 8008a4e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	781b      	ldrb	r3, [r3, #0]
 8008a54:	b2db      	uxtb	r3, r3
 8008a56:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008a58:	78fb      	ldrb	r3, [r7, #3]
 8008a5a:	b2db      	uxtb	r3, r3
 8008a5c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008a60:	b2da      	uxtb	r2, r3
 8008a62:	4b2a      	ldr	r3, [pc, #168]	@ (8008b0c <xPortStartScheduler+0xd4>)
 8008a64:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008a66:	4b2a      	ldr	r3, [pc, #168]	@ (8008b10 <xPortStartScheduler+0xd8>)
 8008a68:	2207      	movs	r2, #7
 8008a6a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008a6c:	e009      	b.n	8008a82 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008a6e:	4b28      	ldr	r3, [pc, #160]	@ (8008b10 <xPortStartScheduler+0xd8>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	3b01      	subs	r3, #1
 8008a74:	4a26      	ldr	r2, [pc, #152]	@ (8008b10 <xPortStartScheduler+0xd8>)
 8008a76:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008a78:	78fb      	ldrb	r3, [r7, #3]
 8008a7a:	b2db      	uxtb	r3, r3
 8008a7c:	005b      	lsls	r3, r3, #1
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008a82:	78fb      	ldrb	r3, [r7, #3]
 8008a84:	b2db      	uxtb	r3, r3
 8008a86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a8a:	2b80      	cmp	r3, #128	@ 0x80
 8008a8c:	d0ef      	beq.n	8008a6e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008a8e:	4b20      	ldr	r3, [pc, #128]	@ (8008b10 <xPortStartScheduler+0xd8>)
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f1c3 0307 	rsb	r3, r3, #7
 8008a96:	2b04      	cmp	r3, #4
 8008a98:	d00b      	beq.n	8008ab2 <xPortStartScheduler+0x7a>
	__asm volatile
 8008a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a9e:	f383 8811 	msr	BASEPRI, r3
 8008aa2:	f3bf 8f6f 	isb	sy
 8008aa6:	f3bf 8f4f 	dsb	sy
 8008aaa:	60bb      	str	r3, [r7, #8]
}
 8008aac:	bf00      	nop
 8008aae:	bf00      	nop
 8008ab0:	e7fd      	b.n	8008aae <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008ab2:	4b17      	ldr	r3, [pc, #92]	@ (8008b10 <xPortStartScheduler+0xd8>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	021b      	lsls	r3, r3, #8
 8008ab8:	4a15      	ldr	r2, [pc, #84]	@ (8008b10 <xPortStartScheduler+0xd8>)
 8008aba:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008abc:	4b14      	ldr	r3, [pc, #80]	@ (8008b10 <xPortStartScheduler+0xd8>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008ac4:	4a12      	ldr	r2, [pc, #72]	@ (8008b10 <xPortStartScheduler+0xd8>)
 8008ac6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	b2da      	uxtb	r2, r3
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008ad0:	4b10      	ldr	r3, [pc, #64]	@ (8008b14 <xPortStartScheduler+0xdc>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4a0f      	ldr	r2, [pc, #60]	@ (8008b14 <xPortStartScheduler+0xdc>)
 8008ad6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008ada:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008adc:	4b0d      	ldr	r3, [pc, #52]	@ (8008b14 <xPortStartScheduler+0xdc>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4a0c      	ldr	r2, [pc, #48]	@ (8008b14 <xPortStartScheduler+0xdc>)
 8008ae2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008ae6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008ae8:	f000 f8b8 	bl	8008c5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008aec:	4b0a      	ldr	r3, [pc, #40]	@ (8008b18 <xPortStartScheduler+0xe0>)
 8008aee:	2200      	movs	r2, #0
 8008af0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008af2:	f7ff ff91 	bl	8008a18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008af6:	f7fe fe89 	bl	800780c <vTaskSwitchContext>
	prvTaskExitError();
 8008afa:	f7ff ff4b 	bl	8008994 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008afe:	2300      	movs	r3, #0
}
 8008b00:	4618      	mov	r0, r3
 8008b02:	3710      	adds	r7, #16
 8008b04:	46bd      	mov	sp, r7
 8008b06:	bd80      	pop	{r7, pc}
 8008b08:	e000e400 	.word	0xe000e400
 8008b0c:	200011ec 	.word	0x200011ec
 8008b10:	200011f0 	.word	0x200011f0
 8008b14:	e000ed20 	.word	0xe000ed20
 8008b18:	20000030 	.word	0x20000030

08008b1c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b083      	sub	sp, #12
 8008b20:	af00      	add	r7, sp, #0
	__asm volatile
 8008b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b26:	f383 8811 	msr	BASEPRI, r3
 8008b2a:	f3bf 8f6f 	isb	sy
 8008b2e:	f3bf 8f4f 	dsb	sy
 8008b32:	607b      	str	r3, [r7, #4]
}
 8008b34:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008b36:	4b0f      	ldr	r3, [pc, #60]	@ (8008b74 <vPortEnterCritical+0x58>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	4a0d      	ldr	r2, [pc, #52]	@ (8008b74 <vPortEnterCritical+0x58>)
 8008b3e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008b40:	4b0c      	ldr	r3, [pc, #48]	@ (8008b74 <vPortEnterCritical+0x58>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d110      	bne.n	8008b6a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008b48:	4b0b      	ldr	r3, [pc, #44]	@ (8008b78 <vPortEnterCritical+0x5c>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	b2db      	uxtb	r3, r3
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d00b      	beq.n	8008b6a <vPortEnterCritical+0x4e>
	__asm volatile
 8008b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b56:	f383 8811 	msr	BASEPRI, r3
 8008b5a:	f3bf 8f6f 	isb	sy
 8008b5e:	f3bf 8f4f 	dsb	sy
 8008b62:	603b      	str	r3, [r7, #0]
}
 8008b64:	bf00      	nop
 8008b66:	bf00      	nop
 8008b68:	e7fd      	b.n	8008b66 <vPortEnterCritical+0x4a>
	}
}
 8008b6a:	bf00      	nop
 8008b6c:	370c      	adds	r7, #12
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bc80      	pop	{r7}
 8008b72:	4770      	bx	lr
 8008b74:	20000030 	.word	0x20000030
 8008b78:	e000ed04 	.word	0xe000ed04

08008b7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008b82:	4b12      	ldr	r3, [pc, #72]	@ (8008bcc <vPortExitCritical+0x50>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d10b      	bne.n	8008ba2 <vPortExitCritical+0x26>
	__asm volatile
 8008b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b8e:	f383 8811 	msr	BASEPRI, r3
 8008b92:	f3bf 8f6f 	isb	sy
 8008b96:	f3bf 8f4f 	dsb	sy
 8008b9a:	607b      	str	r3, [r7, #4]
}
 8008b9c:	bf00      	nop
 8008b9e:	bf00      	nop
 8008ba0:	e7fd      	b.n	8008b9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8008bcc <vPortExitCritical+0x50>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	3b01      	subs	r3, #1
 8008ba8:	4a08      	ldr	r2, [pc, #32]	@ (8008bcc <vPortExitCritical+0x50>)
 8008baa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008bac:	4b07      	ldr	r3, [pc, #28]	@ (8008bcc <vPortExitCritical+0x50>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d105      	bne.n	8008bc0 <vPortExitCritical+0x44>
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	f383 8811 	msr	BASEPRI, r3
}
 8008bbe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008bc0:	bf00      	nop
 8008bc2:	370c      	adds	r7, #12
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bc80      	pop	{r7}
 8008bc8:	4770      	bx	lr
 8008bca:	bf00      	nop
 8008bcc:	20000030 	.word	0x20000030

08008bd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008bd0:	f3ef 8009 	mrs	r0, PSP
 8008bd4:	f3bf 8f6f 	isb	sy
 8008bd8:	4b0d      	ldr	r3, [pc, #52]	@ (8008c10 <pxCurrentTCBConst>)
 8008bda:	681a      	ldr	r2, [r3, #0]
 8008bdc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008be0:	6010      	str	r0, [r2, #0]
 8008be2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008be6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008bea:	f380 8811 	msr	BASEPRI, r0
 8008bee:	f7fe fe0d 	bl	800780c <vTaskSwitchContext>
 8008bf2:	f04f 0000 	mov.w	r0, #0
 8008bf6:	f380 8811 	msr	BASEPRI, r0
 8008bfa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008bfe:	6819      	ldr	r1, [r3, #0]
 8008c00:	6808      	ldr	r0, [r1, #0]
 8008c02:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008c06:	f380 8809 	msr	PSP, r0
 8008c0a:	f3bf 8f6f 	isb	sy
 8008c0e:	4770      	bx	lr

08008c10 <pxCurrentTCBConst>:
 8008c10:	20000bc0 	.word	0x20000bc0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008c14:	bf00      	nop
 8008c16:	bf00      	nop

08008c18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b082      	sub	sp, #8
 8008c1c:	af00      	add	r7, sp, #0
	__asm volatile
 8008c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c22:	f383 8811 	msr	BASEPRI, r3
 8008c26:	f3bf 8f6f 	isb	sy
 8008c2a:	f3bf 8f4f 	dsb	sy
 8008c2e:	607b      	str	r3, [r7, #4]
}
 8008c30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008c32:	f7fe fd31 	bl	8007698 <xTaskIncrementTick>
 8008c36:	4603      	mov	r3, r0
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d003      	beq.n	8008c44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008c3c:	4b06      	ldr	r3, [pc, #24]	@ (8008c58 <xPortSysTickHandler+0x40>)
 8008c3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c42:	601a      	str	r2, [r3, #0]
 8008c44:	2300      	movs	r3, #0
 8008c46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	f383 8811 	msr	BASEPRI, r3
}
 8008c4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008c50:	bf00      	nop
 8008c52:	3708      	adds	r7, #8
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}
 8008c58:	e000ed04 	.word	0xe000ed04

08008c5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008c60:	4b0a      	ldr	r3, [pc, #40]	@ (8008c8c <vPortSetupTimerInterrupt+0x30>)
 8008c62:	2200      	movs	r2, #0
 8008c64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008c66:	4b0a      	ldr	r3, [pc, #40]	@ (8008c90 <vPortSetupTimerInterrupt+0x34>)
 8008c68:	2200      	movs	r2, #0
 8008c6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008c6c:	4b09      	ldr	r3, [pc, #36]	@ (8008c94 <vPortSetupTimerInterrupt+0x38>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	4a09      	ldr	r2, [pc, #36]	@ (8008c98 <vPortSetupTimerInterrupt+0x3c>)
 8008c72:	fba2 2303 	umull	r2, r3, r2, r3
 8008c76:	099b      	lsrs	r3, r3, #6
 8008c78:	4a08      	ldr	r2, [pc, #32]	@ (8008c9c <vPortSetupTimerInterrupt+0x40>)
 8008c7a:	3b01      	subs	r3, #1
 8008c7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008c7e:	4b03      	ldr	r3, [pc, #12]	@ (8008c8c <vPortSetupTimerInterrupt+0x30>)
 8008c80:	2207      	movs	r2, #7
 8008c82:	601a      	str	r2, [r3, #0]
}
 8008c84:	bf00      	nop
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bc80      	pop	{r7}
 8008c8a:	4770      	bx	lr
 8008c8c:	e000e010 	.word	0xe000e010
 8008c90:	e000e018 	.word	0xe000e018
 8008c94:	20000024 	.word	0x20000024
 8008c98:	10624dd3 	.word	0x10624dd3
 8008c9c:	e000e014 	.word	0xe000e014

08008ca0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b085      	sub	sp, #20
 8008ca4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008ca6:	f3ef 8305 	mrs	r3, IPSR
 8008caa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	2b0f      	cmp	r3, #15
 8008cb0:	d915      	bls.n	8008cde <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008cb2:	4a17      	ldr	r2, [pc, #92]	@ (8008d10 <vPortValidateInterruptPriority+0x70>)
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	4413      	add	r3, r2
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008cbc:	4b15      	ldr	r3, [pc, #84]	@ (8008d14 <vPortValidateInterruptPriority+0x74>)
 8008cbe:	781b      	ldrb	r3, [r3, #0]
 8008cc0:	7afa      	ldrb	r2, [r7, #11]
 8008cc2:	429a      	cmp	r2, r3
 8008cc4:	d20b      	bcs.n	8008cde <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cca:	f383 8811 	msr	BASEPRI, r3
 8008cce:	f3bf 8f6f 	isb	sy
 8008cd2:	f3bf 8f4f 	dsb	sy
 8008cd6:	607b      	str	r3, [r7, #4]
}
 8008cd8:	bf00      	nop
 8008cda:	bf00      	nop
 8008cdc:	e7fd      	b.n	8008cda <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008cde:	4b0e      	ldr	r3, [pc, #56]	@ (8008d18 <vPortValidateInterruptPriority+0x78>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8008d1c <vPortValidateInterruptPriority+0x7c>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	429a      	cmp	r2, r3
 8008cec:	d90b      	bls.n	8008d06 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cf2:	f383 8811 	msr	BASEPRI, r3
 8008cf6:	f3bf 8f6f 	isb	sy
 8008cfa:	f3bf 8f4f 	dsb	sy
 8008cfe:	603b      	str	r3, [r7, #0]
}
 8008d00:	bf00      	nop
 8008d02:	bf00      	nop
 8008d04:	e7fd      	b.n	8008d02 <vPortValidateInterruptPriority+0x62>
	}
 8008d06:	bf00      	nop
 8008d08:	3714      	adds	r7, #20
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bc80      	pop	{r7}
 8008d0e:	4770      	bx	lr
 8008d10:	e000e3f0 	.word	0xe000e3f0
 8008d14:	200011ec 	.word	0x200011ec
 8008d18:	e000ed0c 	.word	0xe000ed0c
 8008d1c:	200011f0 	.word	0x200011f0

08008d20 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b08a      	sub	sp, #40	@ 0x28
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008d28:	2300      	movs	r3, #0
 8008d2a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008d2c:	f7fe fbfa 	bl	8007524 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008d30:	4b5c      	ldr	r3, [pc, #368]	@ (8008ea4 <pvPortMalloc+0x184>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d101      	bne.n	8008d3c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008d38:	f000 f92e 	bl	8008f98 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008d3c:	4b5a      	ldr	r3, [pc, #360]	@ (8008ea8 <pvPortMalloc+0x188>)
 8008d3e:	681a      	ldr	r2, [r3, #0]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	4013      	ands	r3, r2
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	f040 8095 	bne.w	8008e74 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d01e      	beq.n	8008d8e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008d50:	2208      	movs	r2, #8
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	4413      	add	r3, r2
 8008d56:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f003 0307 	and.w	r3, r3, #7
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d015      	beq.n	8008d8e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f023 0307 	bic.w	r3, r3, #7
 8008d68:	3308      	adds	r3, #8
 8008d6a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f003 0307 	and.w	r3, r3, #7
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d00b      	beq.n	8008d8e <pvPortMalloc+0x6e>
	__asm volatile
 8008d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d7a:	f383 8811 	msr	BASEPRI, r3
 8008d7e:	f3bf 8f6f 	isb	sy
 8008d82:	f3bf 8f4f 	dsb	sy
 8008d86:	617b      	str	r3, [r7, #20]
}
 8008d88:	bf00      	nop
 8008d8a:	bf00      	nop
 8008d8c:	e7fd      	b.n	8008d8a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d06f      	beq.n	8008e74 <pvPortMalloc+0x154>
 8008d94:	4b45      	ldr	r3, [pc, #276]	@ (8008eac <pvPortMalloc+0x18c>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	687a      	ldr	r2, [r7, #4]
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	d86a      	bhi.n	8008e74 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008d9e:	4b44      	ldr	r3, [pc, #272]	@ (8008eb0 <pvPortMalloc+0x190>)
 8008da0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008da2:	4b43      	ldr	r3, [pc, #268]	@ (8008eb0 <pvPortMalloc+0x190>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008da8:	e004      	b.n	8008db4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dac:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	687a      	ldr	r2, [r7, #4]
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d903      	bls.n	8008dc6 <pvPortMalloc+0xa6>
 8008dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d1f1      	bne.n	8008daa <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008dc6:	4b37      	ldr	r3, [pc, #220]	@ (8008ea4 <pvPortMalloc+0x184>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008dcc:	429a      	cmp	r2, r3
 8008dce:	d051      	beq.n	8008e74 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008dd0:	6a3b      	ldr	r3, [r7, #32]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	2208      	movs	r2, #8
 8008dd6:	4413      	add	r3, r2
 8008dd8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ddc:	681a      	ldr	r2, [r3, #0]
 8008dde:	6a3b      	ldr	r3, [r7, #32]
 8008de0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008de4:	685a      	ldr	r2, [r3, #4]
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	1ad2      	subs	r2, r2, r3
 8008dea:	2308      	movs	r3, #8
 8008dec:	005b      	lsls	r3, r3, #1
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d920      	bls.n	8008e34 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008df2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	4413      	add	r3, r2
 8008df8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008dfa:	69bb      	ldr	r3, [r7, #24]
 8008dfc:	f003 0307 	and.w	r3, r3, #7
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d00b      	beq.n	8008e1c <pvPortMalloc+0xfc>
	__asm volatile
 8008e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e08:	f383 8811 	msr	BASEPRI, r3
 8008e0c:	f3bf 8f6f 	isb	sy
 8008e10:	f3bf 8f4f 	dsb	sy
 8008e14:	613b      	str	r3, [r7, #16]
}
 8008e16:	bf00      	nop
 8008e18:	bf00      	nop
 8008e1a:	e7fd      	b.n	8008e18 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e1e:	685a      	ldr	r2, [r3, #4]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	1ad2      	subs	r2, r2, r3
 8008e24:	69bb      	ldr	r3, [r7, #24]
 8008e26:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e2a:	687a      	ldr	r2, [r7, #4]
 8008e2c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008e2e:	69b8      	ldr	r0, [r7, #24]
 8008e30:	f000 f914 	bl	800905c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008e34:	4b1d      	ldr	r3, [pc, #116]	@ (8008eac <pvPortMalloc+0x18c>)
 8008e36:	681a      	ldr	r2, [r3, #0]
 8008e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e3a:	685b      	ldr	r3, [r3, #4]
 8008e3c:	1ad3      	subs	r3, r2, r3
 8008e3e:	4a1b      	ldr	r2, [pc, #108]	@ (8008eac <pvPortMalloc+0x18c>)
 8008e40:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008e42:	4b1a      	ldr	r3, [pc, #104]	@ (8008eac <pvPortMalloc+0x18c>)
 8008e44:	681a      	ldr	r2, [r3, #0]
 8008e46:	4b1b      	ldr	r3, [pc, #108]	@ (8008eb4 <pvPortMalloc+0x194>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d203      	bcs.n	8008e56 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008e4e:	4b17      	ldr	r3, [pc, #92]	@ (8008eac <pvPortMalloc+0x18c>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	4a18      	ldr	r2, [pc, #96]	@ (8008eb4 <pvPortMalloc+0x194>)
 8008e54:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e58:	685a      	ldr	r2, [r3, #4]
 8008e5a:	4b13      	ldr	r3, [pc, #76]	@ (8008ea8 <pvPortMalloc+0x188>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	431a      	orrs	r2, r3
 8008e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e62:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e66:	2200      	movs	r2, #0
 8008e68:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008e6a:	4b13      	ldr	r3, [pc, #76]	@ (8008eb8 <pvPortMalloc+0x198>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	3301      	adds	r3, #1
 8008e70:	4a11      	ldr	r2, [pc, #68]	@ (8008eb8 <pvPortMalloc+0x198>)
 8008e72:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008e74:	f7fe fb64 	bl	8007540 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e78:	69fb      	ldr	r3, [r7, #28]
 8008e7a:	f003 0307 	and.w	r3, r3, #7
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d00b      	beq.n	8008e9a <pvPortMalloc+0x17a>
	__asm volatile
 8008e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e86:	f383 8811 	msr	BASEPRI, r3
 8008e8a:	f3bf 8f6f 	isb	sy
 8008e8e:	f3bf 8f4f 	dsb	sy
 8008e92:	60fb      	str	r3, [r7, #12]
}
 8008e94:	bf00      	nop
 8008e96:	bf00      	nop
 8008e98:	e7fd      	b.n	8008e96 <pvPortMalloc+0x176>
	return pvReturn;
 8008e9a:	69fb      	ldr	r3, [r7, #28]
}
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	3728      	adds	r7, #40	@ 0x28
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd80      	pop	{r7, pc}
 8008ea4:	200040dc 	.word	0x200040dc
 8008ea8:	200040f0 	.word	0x200040f0
 8008eac:	200040e0 	.word	0x200040e0
 8008eb0:	200040d4 	.word	0x200040d4
 8008eb4:	200040e4 	.word	0x200040e4
 8008eb8:	200040e8 	.word	0x200040e8

08008ebc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b086      	sub	sp, #24
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d04f      	beq.n	8008f6e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008ece:	2308      	movs	r3, #8
 8008ed0:	425b      	negs	r3, r3
 8008ed2:	697a      	ldr	r2, [r7, #20]
 8008ed4:	4413      	add	r3, r2
 8008ed6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008ed8:	697b      	ldr	r3, [r7, #20]
 8008eda:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	685a      	ldr	r2, [r3, #4]
 8008ee0:	4b25      	ldr	r3, [pc, #148]	@ (8008f78 <vPortFree+0xbc>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	4013      	ands	r3, r2
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d10b      	bne.n	8008f02 <vPortFree+0x46>
	__asm volatile
 8008eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eee:	f383 8811 	msr	BASEPRI, r3
 8008ef2:	f3bf 8f6f 	isb	sy
 8008ef6:	f3bf 8f4f 	dsb	sy
 8008efa:	60fb      	str	r3, [r7, #12]
}
 8008efc:	bf00      	nop
 8008efe:	bf00      	nop
 8008f00:	e7fd      	b.n	8008efe <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d00b      	beq.n	8008f22 <vPortFree+0x66>
	__asm volatile
 8008f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f0e:	f383 8811 	msr	BASEPRI, r3
 8008f12:	f3bf 8f6f 	isb	sy
 8008f16:	f3bf 8f4f 	dsb	sy
 8008f1a:	60bb      	str	r3, [r7, #8]
}
 8008f1c:	bf00      	nop
 8008f1e:	bf00      	nop
 8008f20:	e7fd      	b.n	8008f1e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	685a      	ldr	r2, [r3, #4]
 8008f26:	4b14      	ldr	r3, [pc, #80]	@ (8008f78 <vPortFree+0xbc>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4013      	ands	r3, r2
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d01e      	beq.n	8008f6e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d11a      	bne.n	8008f6e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008f38:	693b      	ldr	r3, [r7, #16]
 8008f3a:	685a      	ldr	r2, [r3, #4]
 8008f3c:	4b0e      	ldr	r3, [pc, #56]	@ (8008f78 <vPortFree+0xbc>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	43db      	mvns	r3, r3
 8008f42:	401a      	ands	r2, r3
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008f48:	f7fe faec 	bl	8007524 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	685a      	ldr	r2, [r3, #4]
 8008f50:	4b0a      	ldr	r3, [pc, #40]	@ (8008f7c <vPortFree+0xc0>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4413      	add	r3, r2
 8008f56:	4a09      	ldr	r2, [pc, #36]	@ (8008f7c <vPortFree+0xc0>)
 8008f58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008f5a:	6938      	ldr	r0, [r7, #16]
 8008f5c:	f000 f87e 	bl	800905c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008f60:	4b07      	ldr	r3, [pc, #28]	@ (8008f80 <vPortFree+0xc4>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	3301      	adds	r3, #1
 8008f66:	4a06      	ldr	r2, [pc, #24]	@ (8008f80 <vPortFree+0xc4>)
 8008f68:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008f6a:	f7fe fae9 	bl	8007540 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008f6e:	bf00      	nop
 8008f70:	3718      	adds	r7, #24
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}
 8008f76:	bf00      	nop
 8008f78:	200040f0 	.word	0x200040f0
 8008f7c:	200040e0 	.word	0x200040e0
 8008f80:	200040ec 	.word	0x200040ec

08008f84 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8008f84:	b480      	push	{r7}
 8008f86:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8008f88:	4b02      	ldr	r3, [pc, #8]	@ (8008f94 <xPortGetFreeHeapSize+0x10>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bc80      	pop	{r7}
 8008f92:	4770      	bx	lr
 8008f94:	200040e0 	.word	0x200040e0

08008f98 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b085      	sub	sp, #20
 8008f9c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008f9e:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8008fa2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008fa4:	4b27      	ldr	r3, [pc, #156]	@ (8009044 <prvHeapInit+0xac>)
 8008fa6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	f003 0307 	and.w	r3, r3, #7
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d00c      	beq.n	8008fcc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	3307      	adds	r3, #7
 8008fb6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	f023 0307 	bic.w	r3, r3, #7
 8008fbe:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008fc0:	68ba      	ldr	r2, [r7, #8]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	1ad3      	subs	r3, r2, r3
 8008fc6:	4a1f      	ldr	r2, [pc, #124]	@ (8009044 <prvHeapInit+0xac>)
 8008fc8:	4413      	add	r3, r2
 8008fca:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008fd0:	4a1d      	ldr	r2, [pc, #116]	@ (8009048 <prvHeapInit+0xb0>)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008fd6:	4b1c      	ldr	r3, [pc, #112]	@ (8009048 <prvHeapInit+0xb0>)
 8008fd8:	2200      	movs	r2, #0
 8008fda:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	68ba      	ldr	r2, [r7, #8]
 8008fe0:	4413      	add	r3, r2
 8008fe2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008fe4:	2208      	movs	r2, #8
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	1a9b      	subs	r3, r3, r2
 8008fea:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	f023 0307 	bic.w	r3, r3, #7
 8008ff2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	4a15      	ldr	r2, [pc, #84]	@ (800904c <prvHeapInit+0xb4>)
 8008ff8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008ffa:	4b14      	ldr	r3, [pc, #80]	@ (800904c <prvHeapInit+0xb4>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	2200      	movs	r2, #0
 8009000:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009002:	4b12      	ldr	r3, [pc, #72]	@ (800904c <prvHeapInit+0xb4>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	2200      	movs	r2, #0
 8009008:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	68fa      	ldr	r2, [r7, #12]
 8009012:	1ad2      	subs	r2, r2, r3
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009018:	4b0c      	ldr	r3, [pc, #48]	@ (800904c <prvHeapInit+0xb4>)
 800901a:	681a      	ldr	r2, [r3, #0]
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	685b      	ldr	r3, [r3, #4]
 8009024:	4a0a      	ldr	r2, [pc, #40]	@ (8009050 <prvHeapInit+0xb8>)
 8009026:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	4a09      	ldr	r2, [pc, #36]	@ (8009054 <prvHeapInit+0xbc>)
 800902e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009030:	4b09      	ldr	r3, [pc, #36]	@ (8009058 <prvHeapInit+0xc0>)
 8009032:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009036:	601a      	str	r2, [r3, #0]
}
 8009038:	bf00      	nop
 800903a:	3714      	adds	r7, #20
 800903c:	46bd      	mov	sp, r7
 800903e:	bc80      	pop	{r7}
 8009040:	4770      	bx	lr
 8009042:	bf00      	nop
 8009044:	200011f4 	.word	0x200011f4
 8009048:	200040d4 	.word	0x200040d4
 800904c:	200040dc 	.word	0x200040dc
 8009050:	200040e4 	.word	0x200040e4
 8009054:	200040e0 	.word	0x200040e0
 8009058:	200040f0 	.word	0x200040f0

0800905c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800905c:	b480      	push	{r7}
 800905e:	b085      	sub	sp, #20
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009064:	4b27      	ldr	r3, [pc, #156]	@ (8009104 <prvInsertBlockIntoFreeList+0xa8>)
 8009066:	60fb      	str	r3, [r7, #12]
 8009068:	e002      	b.n	8009070 <prvInsertBlockIntoFreeList+0x14>
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	60fb      	str	r3, [r7, #12]
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	687a      	ldr	r2, [r7, #4]
 8009076:	429a      	cmp	r2, r3
 8009078:	d8f7      	bhi.n	800906a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	685b      	ldr	r3, [r3, #4]
 8009082:	68ba      	ldr	r2, [r7, #8]
 8009084:	4413      	add	r3, r2
 8009086:	687a      	ldr	r2, [r7, #4]
 8009088:	429a      	cmp	r2, r3
 800908a:	d108      	bne.n	800909e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	685a      	ldr	r2, [r3, #4]
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	685b      	ldr	r3, [r3, #4]
 8009094:	441a      	add	r2, r3
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	68ba      	ldr	r2, [r7, #8]
 80090a8:	441a      	add	r2, r3
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	429a      	cmp	r2, r3
 80090b0:	d118      	bne.n	80090e4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681a      	ldr	r2, [r3, #0]
 80090b6:	4b14      	ldr	r3, [pc, #80]	@ (8009108 <prvInsertBlockIntoFreeList+0xac>)
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	429a      	cmp	r2, r3
 80090bc:	d00d      	beq.n	80090da <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	685a      	ldr	r2, [r3, #4]
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	441a      	add	r2, r3
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	681a      	ldr	r2, [r3, #0]
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	601a      	str	r2, [r3, #0]
 80090d8:	e008      	b.n	80090ec <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80090da:	4b0b      	ldr	r3, [pc, #44]	@ (8009108 <prvInsertBlockIntoFreeList+0xac>)
 80090dc:	681a      	ldr	r2, [r3, #0]
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	601a      	str	r2, [r3, #0]
 80090e2:	e003      	b.n	80090ec <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681a      	ldr	r2, [r3, #0]
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80090ec:	68fa      	ldr	r2, [r7, #12]
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	429a      	cmp	r2, r3
 80090f2:	d002      	beq.n	80090fa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	687a      	ldr	r2, [r7, #4]
 80090f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80090fa:	bf00      	nop
 80090fc:	3714      	adds	r7, #20
 80090fe:	46bd      	mov	sp, r7
 8009100:	bc80      	pop	{r7}
 8009102:	4770      	bx	lr
 8009104:	200040d4 	.word	0x200040d4
 8009108:	200040dc 	.word	0x200040dc

0800910c <std>:
 800910c:	2300      	movs	r3, #0
 800910e:	b510      	push	{r4, lr}
 8009110:	4604      	mov	r4, r0
 8009112:	e9c0 3300 	strd	r3, r3, [r0]
 8009116:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800911a:	6083      	str	r3, [r0, #8]
 800911c:	8181      	strh	r1, [r0, #12]
 800911e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009120:	81c2      	strh	r2, [r0, #14]
 8009122:	6183      	str	r3, [r0, #24]
 8009124:	4619      	mov	r1, r3
 8009126:	2208      	movs	r2, #8
 8009128:	305c      	adds	r0, #92	@ 0x5c
 800912a:	f000 f9f9 	bl	8009520 <memset>
 800912e:	4b0d      	ldr	r3, [pc, #52]	@ (8009164 <std+0x58>)
 8009130:	6224      	str	r4, [r4, #32]
 8009132:	6263      	str	r3, [r4, #36]	@ 0x24
 8009134:	4b0c      	ldr	r3, [pc, #48]	@ (8009168 <std+0x5c>)
 8009136:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009138:	4b0c      	ldr	r3, [pc, #48]	@ (800916c <std+0x60>)
 800913a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800913c:	4b0c      	ldr	r3, [pc, #48]	@ (8009170 <std+0x64>)
 800913e:	6323      	str	r3, [r4, #48]	@ 0x30
 8009140:	4b0c      	ldr	r3, [pc, #48]	@ (8009174 <std+0x68>)
 8009142:	429c      	cmp	r4, r3
 8009144:	d006      	beq.n	8009154 <std+0x48>
 8009146:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800914a:	4294      	cmp	r4, r2
 800914c:	d002      	beq.n	8009154 <std+0x48>
 800914e:	33d0      	adds	r3, #208	@ 0xd0
 8009150:	429c      	cmp	r4, r3
 8009152:	d105      	bne.n	8009160 <std+0x54>
 8009154:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800915c:	f000 bab6 	b.w	80096cc <__retarget_lock_init_recursive>
 8009160:	bd10      	pop	{r4, pc}
 8009162:	bf00      	nop
 8009164:	08009371 	.word	0x08009371
 8009168:	08009393 	.word	0x08009393
 800916c:	080093cb 	.word	0x080093cb
 8009170:	080093ef 	.word	0x080093ef
 8009174:	200040f4 	.word	0x200040f4

08009178 <stdio_exit_handler>:
 8009178:	4a02      	ldr	r2, [pc, #8]	@ (8009184 <stdio_exit_handler+0xc>)
 800917a:	4903      	ldr	r1, [pc, #12]	@ (8009188 <stdio_exit_handler+0x10>)
 800917c:	4803      	ldr	r0, [pc, #12]	@ (800918c <stdio_exit_handler+0x14>)
 800917e:	f000 b869 	b.w	8009254 <_fwalk_sglue>
 8009182:	bf00      	nop
 8009184:	20000034 	.word	0x20000034
 8009188:	08009f7d 	.word	0x08009f7d
 800918c:	20000044 	.word	0x20000044

08009190 <cleanup_stdio>:
 8009190:	6841      	ldr	r1, [r0, #4]
 8009192:	4b0c      	ldr	r3, [pc, #48]	@ (80091c4 <cleanup_stdio+0x34>)
 8009194:	b510      	push	{r4, lr}
 8009196:	4299      	cmp	r1, r3
 8009198:	4604      	mov	r4, r0
 800919a:	d001      	beq.n	80091a0 <cleanup_stdio+0x10>
 800919c:	f000 feee 	bl	8009f7c <_fflush_r>
 80091a0:	68a1      	ldr	r1, [r4, #8]
 80091a2:	4b09      	ldr	r3, [pc, #36]	@ (80091c8 <cleanup_stdio+0x38>)
 80091a4:	4299      	cmp	r1, r3
 80091a6:	d002      	beq.n	80091ae <cleanup_stdio+0x1e>
 80091a8:	4620      	mov	r0, r4
 80091aa:	f000 fee7 	bl	8009f7c <_fflush_r>
 80091ae:	68e1      	ldr	r1, [r4, #12]
 80091b0:	4b06      	ldr	r3, [pc, #24]	@ (80091cc <cleanup_stdio+0x3c>)
 80091b2:	4299      	cmp	r1, r3
 80091b4:	d004      	beq.n	80091c0 <cleanup_stdio+0x30>
 80091b6:	4620      	mov	r0, r4
 80091b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091bc:	f000 bede 	b.w	8009f7c <_fflush_r>
 80091c0:	bd10      	pop	{r4, pc}
 80091c2:	bf00      	nop
 80091c4:	200040f4 	.word	0x200040f4
 80091c8:	2000415c 	.word	0x2000415c
 80091cc:	200041c4 	.word	0x200041c4

080091d0 <global_stdio_init.part.0>:
 80091d0:	b510      	push	{r4, lr}
 80091d2:	4b0b      	ldr	r3, [pc, #44]	@ (8009200 <global_stdio_init.part.0+0x30>)
 80091d4:	4c0b      	ldr	r4, [pc, #44]	@ (8009204 <global_stdio_init.part.0+0x34>)
 80091d6:	4a0c      	ldr	r2, [pc, #48]	@ (8009208 <global_stdio_init.part.0+0x38>)
 80091d8:	4620      	mov	r0, r4
 80091da:	601a      	str	r2, [r3, #0]
 80091dc:	2104      	movs	r1, #4
 80091de:	2200      	movs	r2, #0
 80091e0:	f7ff ff94 	bl	800910c <std>
 80091e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80091e8:	2201      	movs	r2, #1
 80091ea:	2109      	movs	r1, #9
 80091ec:	f7ff ff8e 	bl	800910c <std>
 80091f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80091f4:	2202      	movs	r2, #2
 80091f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091fa:	2112      	movs	r1, #18
 80091fc:	f7ff bf86 	b.w	800910c <std>
 8009200:	2000422c 	.word	0x2000422c
 8009204:	200040f4 	.word	0x200040f4
 8009208:	08009179 	.word	0x08009179

0800920c <__sfp_lock_acquire>:
 800920c:	4801      	ldr	r0, [pc, #4]	@ (8009214 <__sfp_lock_acquire+0x8>)
 800920e:	f000 ba5e 	b.w	80096ce <__retarget_lock_acquire_recursive>
 8009212:	bf00      	nop
 8009214:	20004235 	.word	0x20004235

08009218 <__sfp_lock_release>:
 8009218:	4801      	ldr	r0, [pc, #4]	@ (8009220 <__sfp_lock_release+0x8>)
 800921a:	f000 ba59 	b.w	80096d0 <__retarget_lock_release_recursive>
 800921e:	bf00      	nop
 8009220:	20004235 	.word	0x20004235

08009224 <__sinit>:
 8009224:	b510      	push	{r4, lr}
 8009226:	4604      	mov	r4, r0
 8009228:	f7ff fff0 	bl	800920c <__sfp_lock_acquire>
 800922c:	6a23      	ldr	r3, [r4, #32]
 800922e:	b11b      	cbz	r3, 8009238 <__sinit+0x14>
 8009230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009234:	f7ff bff0 	b.w	8009218 <__sfp_lock_release>
 8009238:	4b04      	ldr	r3, [pc, #16]	@ (800924c <__sinit+0x28>)
 800923a:	6223      	str	r3, [r4, #32]
 800923c:	4b04      	ldr	r3, [pc, #16]	@ (8009250 <__sinit+0x2c>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d1f5      	bne.n	8009230 <__sinit+0xc>
 8009244:	f7ff ffc4 	bl	80091d0 <global_stdio_init.part.0>
 8009248:	e7f2      	b.n	8009230 <__sinit+0xc>
 800924a:	bf00      	nop
 800924c:	08009191 	.word	0x08009191
 8009250:	2000422c 	.word	0x2000422c

08009254 <_fwalk_sglue>:
 8009254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009258:	4607      	mov	r7, r0
 800925a:	4688      	mov	r8, r1
 800925c:	4614      	mov	r4, r2
 800925e:	2600      	movs	r6, #0
 8009260:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009264:	f1b9 0901 	subs.w	r9, r9, #1
 8009268:	d505      	bpl.n	8009276 <_fwalk_sglue+0x22>
 800926a:	6824      	ldr	r4, [r4, #0]
 800926c:	2c00      	cmp	r4, #0
 800926e:	d1f7      	bne.n	8009260 <_fwalk_sglue+0xc>
 8009270:	4630      	mov	r0, r6
 8009272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009276:	89ab      	ldrh	r3, [r5, #12]
 8009278:	2b01      	cmp	r3, #1
 800927a:	d907      	bls.n	800928c <_fwalk_sglue+0x38>
 800927c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009280:	3301      	adds	r3, #1
 8009282:	d003      	beq.n	800928c <_fwalk_sglue+0x38>
 8009284:	4629      	mov	r1, r5
 8009286:	4638      	mov	r0, r7
 8009288:	47c0      	blx	r8
 800928a:	4306      	orrs	r6, r0
 800928c:	3568      	adds	r5, #104	@ 0x68
 800928e:	e7e9      	b.n	8009264 <_fwalk_sglue+0x10>

08009290 <iprintf>:
 8009290:	b40f      	push	{r0, r1, r2, r3}
 8009292:	b507      	push	{r0, r1, r2, lr}
 8009294:	4906      	ldr	r1, [pc, #24]	@ (80092b0 <iprintf+0x20>)
 8009296:	ab04      	add	r3, sp, #16
 8009298:	6808      	ldr	r0, [r1, #0]
 800929a:	f853 2b04 	ldr.w	r2, [r3], #4
 800929e:	6881      	ldr	r1, [r0, #8]
 80092a0:	9301      	str	r3, [sp, #4]
 80092a2:	f000 fb43 	bl	800992c <_vfiprintf_r>
 80092a6:	b003      	add	sp, #12
 80092a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80092ac:	b004      	add	sp, #16
 80092ae:	4770      	bx	lr
 80092b0:	20000040 	.word	0x20000040

080092b4 <_puts_r>:
 80092b4:	6a03      	ldr	r3, [r0, #32]
 80092b6:	b570      	push	{r4, r5, r6, lr}
 80092b8:	4605      	mov	r5, r0
 80092ba:	460e      	mov	r6, r1
 80092bc:	6884      	ldr	r4, [r0, #8]
 80092be:	b90b      	cbnz	r3, 80092c4 <_puts_r+0x10>
 80092c0:	f7ff ffb0 	bl	8009224 <__sinit>
 80092c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80092c6:	07db      	lsls	r3, r3, #31
 80092c8:	d405      	bmi.n	80092d6 <_puts_r+0x22>
 80092ca:	89a3      	ldrh	r3, [r4, #12]
 80092cc:	0598      	lsls	r0, r3, #22
 80092ce:	d402      	bmi.n	80092d6 <_puts_r+0x22>
 80092d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092d2:	f000 f9fc 	bl	80096ce <__retarget_lock_acquire_recursive>
 80092d6:	89a3      	ldrh	r3, [r4, #12]
 80092d8:	0719      	lsls	r1, r3, #28
 80092da:	d502      	bpl.n	80092e2 <_puts_r+0x2e>
 80092dc:	6923      	ldr	r3, [r4, #16]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d135      	bne.n	800934e <_puts_r+0x9a>
 80092e2:	4621      	mov	r1, r4
 80092e4:	4628      	mov	r0, r5
 80092e6:	f000 f8c5 	bl	8009474 <__swsetup_r>
 80092ea:	b380      	cbz	r0, 800934e <_puts_r+0x9a>
 80092ec:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80092f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80092f2:	07da      	lsls	r2, r3, #31
 80092f4:	d405      	bmi.n	8009302 <_puts_r+0x4e>
 80092f6:	89a3      	ldrh	r3, [r4, #12]
 80092f8:	059b      	lsls	r3, r3, #22
 80092fa:	d402      	bmi.n	8009302 <_puts_r+0x4e>
 80092fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092fe:	f000 f9e7 	bl	80096d0 <__retarget_lock_release_recursive>
 8009302:	4628      	mov	r0, r5
 8009304:	bd70      	pop	{r4, r5, r6, pc}
 8009306:	2b00      	cmp	r3, #0
 8009308:	da04      	bge.n	8009314 <_puts_r+0x60>
 800930a:	69a2      	ldr	r2, [r4, #24]
 800930c:	429a      	cmp	r2, r3
 800930e:	dc17      	bgt.n	8009340 <_puts_r+0x8c>
 8009310:	290a      	cmp	r1, #10
 8009312:	d015      	beq.n	8009340 <_puts_r+0x8c>
 8009314:	6823      	ldr	r3, [r4, #0]
 8009316:	1c5a      	adds	r2, r3, #1
 8009318:	6022      	str	r2, [r4, #0]
 800931a:	7019      	strb	r1, [r3, #0]
 800931c:	68a3      	ldr	r3, [r4, #8]
 800931e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009322:	3b01      	subs	r3, #1
 8009324:	60a3      	str	r3, [r4, #8]
 8009326:	2900      	cmp	r1, #0
 8009328:	d1ed      	bne.n	8009306 <_puts_r+0x52>
 800932a:	2b00      	cmp	r3, #0
 800932c:	da11      	bge.n	8009352 <_puts_r+0x9e>
 800932e:	4622      	mov	r2, r4
 8009330:	210a      	movs	r1, #10
 8009332:	4628      	mov	r0, r5
 8009334:	f000 f85f 	bl	80093f6 <__swbuf_r>
 8009338:	3001      	adds	r0, #1
 800933a:	d0d7      	beq.n	80092ec <_puts_r+0x38>
 800933c:	250a      	movs	r5, #10
 800933e:	e7d7      	b.n	80092f0 <_puts_r+0x3c>
 8009340:	4622      	mov	r2, r4
 8009342:	4628      	mov	r0, r5
 8009344:	f000 f857 	bl	80093f6 <__swbuf_r>
 8009348:	3001      	adds	r0, #1
 800934a:	d1e7      	bne.n	800931c <_puts_r+0x68>
 800934c:	e7ce      	b.n	80092ec <_puts_r+0x38>
 800934e:	3e01      	subs	r6, #1
 8009350:	e7e4      	b.n	800931c <_puts_r+0x68>
 8009352:	6823      	ldr	r3, [r4, #0]
 8009354:	1c5a      	adds	r2, r3, #1
 8009356:	6022      	str	r2, [r4, #0]
 8009358:	220a      	movs	r2, #10
 800935a:	701a      	strb	r2, [r3, #0]
 800935c:	e7ee      	b.n	800933c <_puts_r+0x88>
	...

08009360 <puts>:
 8009360:	4b02      	ldr	r3, [pc, #8]	@ (800936c <puts+0xc>)
 8009362:	4601      	mov	r1, r0
 8009364:	6818      	ldr	r0, [r3, #0]
 8009366:	f7ff bfa5 	b.w	80092b4 <_puts_r>
 800936a:	bf00      	nop
 800936c:	20000040 	.word	0x20000040

08009370 <__sread>:
 8009370:	b510      	push	{r4, lr}
 8009372:	460c      	mov	r4, r1
 8009374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009378:	f000 f95a 	bl	8009630 <_read_r>
 800937c:	2800      	cmp	r0, #0
 800937e:	bfab      	itete	ge
 8009380:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009382:	89a3      	ldrhlt	r3, [r4, #12]
 8009384:	181b      	addge	r3, r3, r0
 8009386:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800938a:	bfac      	ite	ge
 800938c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800938e:	81a3      	strhlt	r3, [r4, #12]
 8009390:	bd10      	pop	{r4, pc}

08009392 <__swrite>:
 8009392:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009396:	461f      	mov	r7, r3
 8009398:	898b      	ldrh	r3, [r1, #12]
 800939a:	4605      	mov	r5, r0
 800939c:	05db      	lsls	r3, r3, #23
 800939e:	460c      	mov	r4, r1
 80093a0:	4616      	mov	r6, r2
 80093a2:	d505      	bpl.n	80093b0 <__swrite+0x1e>
 80093a4:	2302      	movs	r3, #2
 80093a6:	2200      	movs	r2, #0
 80093a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093ac:	f000 f92e 	bl	800960c <_lseek_r>
 80093b0:	89a3      	ldrh	r3, [r4, #12]
 80093b2:	4632      	mov	r2, r6
 80093b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80093b8:	81a3      	strh	r3, [r4, #12]
 80093ba:	4628      	mov	r0, r5
 80093bc:	463b      	mov	r3, r7
 80093be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093c6:	f000 b945 	b.w	8009654 <_write_r>

080093ca <__sseek>:
 80093ca:	b510      	push	{r4, lr}
 80093cc:	460c      	mov	r4, r1
 80093ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093d2:	f000 f91b 	bl	800960c <_lseek_r>
 80093d6:	1c43      	adds	r3, r0, #1
 80093d8:	89a3      	ldrh	r3, [r4, #12]
 80093da:	bf15      	itete	ne
 80093dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80093de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80093e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80093e6:	81a3      	strheq	r3, [r4, #12]
 80093e8:	bf18      	it	ne
 80093ea:	81a3      	strhne	r3, [r4, #12]
 80093ec:	bd10      	pop	{r4, pc}

080093ee <__sclose>:
 80093ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093f2:	f000 b89d 	b.w	8009530 <_close_r>

080093f6 <__swbuf_r>:
 80093f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093f8:	460e      	mov	r6, r1
 80093fa:	4614      	mov	r4, r2
 80093fc:	4605      	mov	r5, r0
 80093fe:	b118      	cbz	r0, 8009408 <__swbuf_r+0x12>
 8009400:	6a03      	ldr	r3, [r0, #32]
 8009402:	b90b      	cbnz	r3, 8009408 <__swbuf_r+0x12>
 8009404:	f7ff ff0e 	bl	8009224 <__sinit>
 8009408:	69a3      	ldr	r3, [r4, #24]
 800940a:	60a3      	str	r3, [r4, #8]
 800940c:	89a3      	ldrh	r3, [r4, #12]
 800940e:	071a      	lsls	r2, r3, #28
 8009410:	d501      	bpl.n	8009416 <__swbuf_r+0x20>
 8009412:	6923      	ldr	r3, [r4, #16]
 8009414:	b943      	cbnz	r3, 8009428 <__swbuf_r+0x32>
 8009416:	4621      	mov	r1, r4
 8009418:	4628      	mov	r0, r5
 800941a:	f000 f82b 	bl	8009474 <__swsetup_r>
 800941e:	b118      	cbz	r0, 8009428 <__swbuf_r+0x32>
 8009420:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009424:	4638      	mov	r0, r7
 8009426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009428:	6823      	ldr	r3, [r4, #0]
 800942a:	6922      	ldr	r2, [r4, #16]
 800942c:	b2f6      	uxtb	r6, r6
 800942e:	1a98      	subs	r0, r3, r2
 8009430:	6963      	ldr	r3, [r4, #20]
 8009432:	4637      	mov	r7, r6
 8009434:	4283      	cmp	r3, r0
 8009436:	dc05      	bgt.n	8009444 <__swbuf_r+0x4e>
 8009438:	4621      	mov	r1, r4
 800943a:	4628      	mov	r0, r5
 800943c:	f000 fd9e 	bl	8009f7c <_fflush_r>
 8009440:	2800      	cmp	r0, #0
 8009442:	d1ed      	bne.n	8009420 <__swbuf_r+0x2a>
 8009444:	68a3      	ldr	r3, [r4, #8]
 8009446:	3b01      	subs	r3, #1
 8009448:	60a3      	str	r3, [r4, #8]
 800944a:	6823      	ldr	r3, [r4, #0]
 800944c:	1c5a      	adds	r2, r3, #1
 800944e:	6022      	str	r2, [r4, #0]
 8009450:	701e      	strb	r6, [r3, #0]
 8009452:	6962      	ldr	r2, [r4, #20]
 8009454:	1c43      	adds	r3, r0, #1
 8009456:	429a      	cmp	r2, r3
 8009458:	d004      	beq.n	8009464 <__swbuf_r+0x6e>
 800945a:	89a3      	ldrh	r3, [r4, #12]
 800945c:	07db      	lsls	r3, r3, #31
 800945e:	d5e1      	bpl.n	8009424 <__swbuf_r+0x2e>
 8009460:	2e0a      	cmp	r6, #10
 8009462:	d1df      	bne.n	8009424 <__swbuf_r+0x2e>
 8009464:	4621      	mov	r1, r4
 8009466:	4628      	mov	r0, r5
 8009468:	f000 fd88 	bl	8009f7c <_fflush_r>
 800946c:	2800      	cmp	r0, #0
 800946e:	d0d9      	beq.n	8009424 <__swbuf_r+0x2e>
 8009470:	e7d6      	b.n	8009420 <__swbuf_r+0x2a>
	...

08009474 <__swsetup_r>:
 8009474:	b538      	push	{r3, r4, r5, lr}
 8009476:	4b29      	ldr	r3, [pc, #164]	@ (800951c <__swsetup_r+0xa8>)
 8009478:	4605      	mov	r5, r0
 800947a:	6818      	ldr	r0, [r3, #0]
 800947c:	460c      	mov	r4, r1
 800947e:	b118      	cbz	r0, 8009488 <__swsetup_r+0x14>
 8009480:	6a03      	ldr	r3, [r0, #32]
 8009482:	b90b      	cbnz	r3, 8009488 <__swsetup_r+0x14>
 8009484:	f7ff fece 	bl	8009224 <__sinit>
 8009488:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800948c:	0719      	lsls	r1, r3, #28
 800948e:	d422      	bmi.n	80094d6 <__swsetup_r+0x62>
 8009490:	06da      	lsls	r2, r3, #27
 8009492:	d407      	bmi.n	80094a4 <__swsetup_r+0x30>
 8009494:	2209      	movs	r2, #9
 8009496:	602a      	str	r2, [r5, #0]
 8009498:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800949c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80094a0:	81a3      	strh	r3, [r4, #12]
 80094a2:	e033      	b.n	800950c <__swsetup_r+0x98>
 80094a4:	0758      	lsls	r0, r3, #29
 80094a6:	d512      	bpl.n	80094ce <__swsetup_r+0x5a>
 80094a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80094aa:	b141      	cbz	r1, 80094be <__swsetup_r+0x4a>
 80094ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80094b0:	4299      	cmp	r1, r3
 80094b2:	d002      	beq.n	80094ba <__swsetup_r+0x46>
 80094b4:	4628      	mov	r0, r5
 80094b6:	f000 f91b 	bl	80096f0 <_free_r>
 80094ba:	2300      	movs	r3, #0
 80094bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80094be:	89a3      	ldrh	r3, [r4, #12]
 80094c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80094c4:	81a3      	strh	r3, [r4, #12]
 80094c6:	2300      	movs	r3, #0
 80094c8:	6063      	str	r3, [r4, #4]
 80094ca:	6923      	ldr	r3, [r4, #16]
 80094cc:	6023      	str	r3, [r4, #0]
 80094ce:	89a3      	ldrh	r3, [r4, #12]
 80094d0:	f043 0308 	orr.w	r3, r3, #8
 80094d4:	81a3      	strh	r3, [r4, #12]
 80094d6:	6923      	ldr	r3, [r4, #16]
 80094d8:	b94b      	cbnz	r3, 80094ee <__swsetup_r+0x7a>
 80094da:	89a3      	ldrh	r3, [r4, #12]
 80094dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80094e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094e4:	d003      	beq.n	80094ee <__swsetup_r+0x7a>
 80094e6:	4621      	mov	r1, r4
 80094e8:	4628      	mov	r0, r5
 80094ea:	f000 fd94 	bl	800a016 <__smakebuf_r>
 80094ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094f2:	f013 0201 	ands.w	r2, r3, #1
 80094f6:	d00a      	beq.n	800950e <__swsetup_r+0x9a>
 80094f8:	2200      	movs	r2, #0
 80094fa:	60a2      	str	r2, [r4, #8]
 80094fc:	6962      	ldr	r2, [r4, #20]
 80094fe:	4252      	negs	r2, r2
 8009500:	61a2      	str	r2, [r4, #24]
 8009502:	6922      	ldr	r2, [r4, #16]
 8009504:	b942      	cbnz	r2, 8009518 <__swsetup_r+0xa4>
 8009506:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800950a:	d1c5      	bne.n	8009498 <__swsetup_r+0x24>
 800950c:	bd38      	pop	{r3, r4, r5, pc}
 800950e:	0799      	lsls	r1, r3, #30
 8009510:	bf58      	it	pl
 8009512:	6962      	ldrpl	r2, [r4, #20]
 8009514:	60a2      	str	r2, [r4, #8]
 8009516:	e7f4      	b.n	8009502 <__swsetup_r+0x8e>
 8009518:	2000      	movs	r0, #0
 800951a:	e7f7      	b.n	800950c <__swsetup_r+0x98>
 800951c:	20000040 	.word	0x20000040

08009520 <memset>:
 8009520:	4603      	mov	r3, r0
 8009522:	4402      	add	r2, r0
 8009524:	4293      	cmp	r3, r2
 8009526:	d100      	bne.n	800952a <memset+0xa>
 8009528:	4770      	bx	lr
 800952a:	f803 1b01 	strb.w	r1, [r3], #1
 800952e:	e7f9      	b.n	8009524 <memset+0x4>

08009530 <_close_r>:
 8009530:	b538      	push	{r3, r4, r5, lr}
 8009532:	2300      	movs	r3, #0
 8009534:	4d05      	ldr	r5, [pc, #20]	@ (800954c <_close_r+0x1c>)
 8009536:	4604      	mov	r4, r0
 8009538:	4608      	mov	r0, r1
 800953a:	602b      	str	r3, [r5, #0]
 800953c:	f7f9 fba7 	bl	8002c8e <_close>
 8009540:	1c43      	adds	r3, r0, #1
 8009542:	d102      	bne.n	800954a <_close_r+0x1a>
 8009544:	682b      	ldr	r3, [r5, #0]
 8009546:	b103      	cbz	r3, 800954a <_close_r+0x1a>
 8009548:	6023      	str	r3, [r4, #0]
 800954a:	bd38      	pop	{r3, r4, r5, pc}
 800954c:	20004230 	.word	0x20004230

08009550 <_reclaim_reent>:
 8009550:	4b2d      	ldr	r3, [pc, #180]	@ (8009608 <_reclaim_reent+0xb8>)
 8009552:	b570      	push	{r4, r5, r6, lr}
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4604      	mov	r4, r0
 8009558:	4283      	cmp	r3, r0
 800955a:	d053      	beq.n	8009604 <_reclaim_reent+0xb4>
 800955c:	69c3      	ldr	r3, [r0, #28]
 800955e:	b31b      	cbz	r3, 80095a8 <_reclaim_reent+0x58>
 8009560:	68db      	ldr	r3, [r3, #12]
 8009562:	b163      	cbz	r3, 800957e <_reclaim_reent+0x2e>
 8009564:	2500      	movs	r5, #0
 8009566:	69e3      	ldr	r3, [r4, #28]
 8009568:	68db      	ldr	r3, [r3, #12]
 800956a:	5959      	ldr	r1, [r3, r5]
 800956c:	b9b1      	cbnz	r1, 800959c <_reclaim_reent+0x4c>
 800956e:	3504      	adds	r5, #4
 8009570:	2d80      	cmp	r5, #128	@ 0x80
 8009572:	d1f8      	bne.n	8009566 <_reclaim_reent+0x16>
 8009574:	69e3      	ldr	r3, [r4, #28]
 8009576:	4620      	mov	r0, r4
 8009578:	68d9      	ldr	r1, [r3, #12]
 800957a:	f000 f8b9 	bl	80096f0 <_free_r>
 800957e:	69e3      	ldr	r3, [r4, #28]
 8009580:	6819      	ldr	r1, [r3, #0]
 8009582:	b111      	cbz	r1, 800958a <_reclaim_reent+0x3a>
 8009584:	4620      	mov	r0, r4
 8009586:	f000 f8b3 	bl	80096f0 <_free_r>
 800958a:	69e3      	ldr	r3, [r4, #28]
 800958c:	689d      	ldr	r5, [r3, #8]
 800958e:	b15d      	cbz	r5, 80095a8 <_reclaim_reent+0x58>
 8009590:	4629      	mov	r1, r5
 8009592:	4620      	mov	r0, r4
 8009594:	682d      	ldr	r5, [r5, #0]
 8009596:	f000 f8ab 	bl	80096f0 <_free_r>
 800959a:	e7f8      	b.n	800958e <_reclaim_reent+0x3e>
 800959c:	680e      	ldr	r6, [r1, #0]
 800959e:	4620      	mov	r0, r4
 80095a0:	f000 f8a6 	bl	80096f0 <_free_r>
 80095a4:	4631      	mov	r1, r6
 80095a6:	e7e1      	b.n	800956c <_reclaim_reent+0x1c>
 80095a8:	6961      	ldr	r1, [r4, #20]
 80095aa:	b111      	cbz	r1, 80095b2 <_reclaim_reent+0x62>
 80095ac:	4620      	mov	r0, r4
 80095ae:	f000 f89f 	bl	80096f0 <_free_r>
 80095b2:	69e1      	ldr	r1, [r4, #28]
 80095b4:	b111      	cbz	r1, 80095bc <_reclaim_reent+0x6c>
 80095b6:	4620      	mov	r0, r4
 80095b8:	f000 f89a 	bl	80096f0 <_free_r>
 80095bc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80095be:	b111      	cbz	r1, 80095c6 <_reclaim_reent+0x76>
 80095c0:	4620      	mov	r0, r4
 80095c2:	f000 f895 	bl	80096f0 <_free_r>
 80095c6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80095c8:	b111      	cbz	r1, 80095d0 <_reclaim_reent+0x80>
 80095ca:	4620      	mov	r0, r4
 80095cc:	f000 f890 	bl	80096f0 <_free_r>
 80095d0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80095d2:	b111      	cbz	r1, 80095da <_reclaim_reent+0x8a>
 80095d4:	4620      	mov	r0, r4
 80095d6:	f000 f88b 	bl	80096f0 <_free_r>
 80095da:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80095dc:	b111      	cbz	r1, 80095e4 <_reclaim_reent+0x94>
 80095de:	4620      	mov	r0, r4
 80095e0:	f000 f886 	bl	80096f0 <_free_r>
 80095e4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80095e6:	b111      	cbz	r1, 80095ee <_reclaim_reent+0x9e>
 80095e8:	4620      	mov	r0, r4
 80095ea:	f000 f881 	bl	80096f0 <_free_r>
 80095ee:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80095f0:	b111      	cbz	r1, 80095f8 <_reclaim_reent+0xa8>
 80095f2:	4620      	mov	r0, r4
 80095f4:	f000 f87c 	bl	80096f0 <_free_r>
 80095f8:	6a23      	ldr	r3, [r4, #32]
 80095fa:	b11b      	cbz	r3, 8009604 <_reclaim_reent+0xb4>
 80095fc:	4620      	mov	r0, r4
 80095fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009602:	4718      	bx	r3
 8009604:	bd70      	pop	{r4, r5, r6, pc}
 8009606:	bf00      	nop
 8009608:	20000040 	.word	0x20000040

0800960c <_lseek_r>:
 800960c:	b538      	push	{r3, r4, r5, lr}
 800960e:	4604      	mov	r4, r0
 8009610:	4608      	mov	r0, r1
 8009612:	4611      	mov	r1, r2
 8009614:	2200      	movs	r2, #0
 8009616:	4d05      	ldr	r5, [pc, #20]	@ (800962c <_lseek_r+0x20>)
 8009618:	602a      	str	r2, [r5, #0]
 800961a:	461a      	mov	r2, r3
 800961c:	f7f9 fb5b 	bl	8002cd6 <_lseek>
 8009620:	1c43      	adds	r3, r0, #1
 8009622:	d102      	bne.n	800962a <_lseek_r+0x1e>
 8009624:	682b      	ldr	r3, [r5, #0]
 8009626:	b103      	cbz	r3, 800962a <_lseek_r+0x1e>
 8009628:	6023      	str	r3, [r4, #0]
 800962a:	bd38      	pop	{r3, r4, r5, pc}
 800962c:	20004230 	.word	0x20004230

08009630 <_read_r>:
 8009630:	b538      	push	{r3, r4, r5, lr}
 8009632:	4604      	mov	r4, r0
 8009634:	4608      	mov	r0, r1
 8009636:	4611      	mov	r1, r2
 8009638:	2200      	movs	r2, #0
 800963a:	4d05      	ldr	r5, [pc, #20]	@ (8009650 <_read_r+0x20>)
 800963c:	602a      	str	r2, [r5, #0]
 800963e:	461a      	mov	r2, r3
 8009640:	f7f9 faec 	bl	8002c1c <_read>
 8009644:	1c43      	adds	r3, r0, #1
 8009646:	d102      	bne.n	800964e <_read_r+0x1e>
 8009648:	682b      	ldr	r3, [r5, #0]
 800964a:	b103      	cbz	r3, 800964e <_read_r+0x1e>
 800964c:	6023      	str	r3, [r4, #0]
 800964e:	bd38      	pop	{r3, r4, r5, pc}
 8009650:	20004230 	.word	0x20004230

08009654 <_write_r>:
 8009654:	b538      	push	{r3, r4, r5, lr}
 8009656:	4604      	mov	r4, r0
 8009658:	4608      	mov	r0, r1
 800965a:	4611      	mov	r1, r2
 800965c:	2200      	movs	r2, #0
 800965e:	4d05      	ldr	r5, [pc, #20]	@ (8009674 <_write_r+0x20>)
 8009660:	602a      	str	r2, [r5, #0]
 8009662:	461a      	mov	r2, r3
 8009664:	f7f9 faf7 	bl	8002c56 <_write>
 8009668:	1c43      	adds	r3, r0, #1
 800966a:	d102      	bne.n	8009672 <_write_r+0x1e>
 800966c:	682b      	ldr	r3, [r5, #0]
 800966e:	b103      	cbz	r3, 8009672 <_write_r+0x1e>
 8009670:	6023      	str	r3, [r4, #0]
 8009672:	bd38      	pop	{r3, r4, r5, pc}
 8009674:	20004230 	.word	0x20004230

08009678 <__errno>:
 8009678:	4b01      	ldr	r3, [pc, #4]	@ (8009680 <__errno+0x8>)
 800967a:	6818      	ldr	r0, [r3, #0]
 800967c:	4770      	bx	lr
 800967e:	bf00      	nop
 8009680:	20000040 	.word	0x20000040

08009684 <__libc_init_array>:
 8009684:	b570      	push	{r4, r5, r6, lr}
 8009686:	2600      	movs	r6, #0
 8009688:	4d0c      	ldr	r5, [pc, #48]	@ (80096bc <__libc_init_array+0x38>)
 800968a:	4c0d      	ldr	r4, [pc, #52]	@ (80096c0 <__libc_init_array+0x3c>)
 800968c:	1b64      	subs	r4, r4, r5
 800968e:	10a4      	asrs	r4, r4, #2
 8009690:	42a6      	cmp	r6, r4
 8009692:	d109      	bne.n	80096a8 <__libc_init_array+0x24>
 8009694:	f000 fd3c 	bl	800a110 <_init>
 8009698:	2600      	movs	r6, #0
 800969a:	4d0a      	ldr	r5, [pc, #40]	@ (80096c4 <__libc_init_array+0x40>)
 800969c:	4c0a      	ldr	r4, [pc, #40]	@ (80096c8 <__libc_init_array+0x44>)
 800969e:	1b64      	subs	r4, r4, r5
 80096a0:	10a4      	asrs	r4, r4, #2
 80096a2:	42a6      	cmp	r6, r4
 80096a4:	d105      	bne.n	80096b2 <__libc_init_array+0x2e>
 80096a6:	bd70      	pop	{r4, r5, r6, pc}
 80096a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80096ac:	4798      	blx	r3
 80096ae:	3601      	adds	r6, #1
 80096b0:	e7ee      	b.n	8009690 <__libc_init_array+0xc>
 80096b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80096b6:	4798      	blx	r3
 80096b8:	3601      	adds	r6, #1
 80096ba:	e7f2      	b.n	80096a2 <__libc_init_array+0x1e>
 80096bc:	0800a448 	.word	0x0800a448
 80096c0:	0800a448 	.word	0x0800a448
 80096c4:	0800a448 	.word	0x0800a448
 80096c8:	0800a44c 	.word	0x0800a44c

080096cc <__retarget_lock_init_recursive>:
 80096cc:	4770      	bx	lr

080096ce <__retarget_lock_acquire_recursive>:
 80096ce:	4770      	bx	lr

080096d0 <__retarget_lock_release_recursive>:
 80096d0:	4770      	bx	lr

080096d2 <memcpy>:
 80096d2:	440a      	add	r2, r1
 80096d4:	4291      	cmp	r1, r2
 80096d6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80096da:	d100      	bne.n	80096de <memcpy+0xc>
 80096dc:	4770      	bx	lr
 80096de:	b510      	push	{r4, lr}
 80096e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096e4:	4291      	cmp	r1, r2
 80096e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096ea:	d1f9      	bne.n	80096e0 <memcpy+0xe>
 80096ec:	bd10      	pop	{r4, pc}
	...

080096f0 <_free_r>:
 80096f0:	b538      	push	{r3, r4, r5, lr}
 80096f2:	4605      	mov	r5, r0
 80096f4:	2900      	cmp	r1, #0
 80096f6:	d040      	beq.n	800977a <_free_r+0x8a>
 80096f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096fc:	1f0c      	subs	r4, r1, #4
 80096fe:	2b00      	cmp	r3, #0
 8009700:	bfb8      	it	lt
 8009702:	18e4      	addlt	r4, r4, r3
 8009704:	f000 f8de 	bl	80098c4 <__malloc_lock>
 8009708:	4a1c      	ldr	r2, [pc, #112]	@ (800977c <_free_r+0x8c>)
 800970a:	6813      	ldr	r3, [r2, #0]
 800970c:	b933      	cbnz	r3, 800971c <_free_r+0x2c>
 800970e:	6063      	str	r3, [r4, #4]
 8009710:	6014      	str	r4, [r2, #0]
 8009712:	4628      	mov	r0, r5
 8009714:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009718:	f000 b8da 	b.w	80098d0 <__malloc_unlock>
 800971c:	42a3      	cmp	r3, r4
 800971e:	d908      	bls.n	8009732 <_free_r+0x42>
 8009720:	6820      	ldr	r0, [r4, #0]
 8009722:	1821      	adds	r1, r4, r0
 8009724:	428b      	cmp	r3, r1
 8009726:	bf01      	itttt	eq
 8009728:	6819      	ldreq	r1, [r3, #0]
 800972a:	685b      	ldreq	r3, [r3, #4]
 800972c:	1809      	addeq	r1, r1, r0
 800972e:	6021      	streq	r1, [r4, #0]
 8009730:	e7ed      	b.n	800970e <_free_r+0x1e>
 8009732:	461a      	mov	r2, r3
 8009734:	685b      	ldr	r3, [r3, #4]
 8009736:	b10b      	cbz	r3, 800973c <_free_r+0x4c>
 8009738:	42a3      	cmp	r3, r4
 800973a:	d9fa      	bls.n	8009732 <_free_r+0x42>
 800973c:	6811      	ldr	r1, [r2, #0]
 800973e:	1850      	adds	r0, r2, r1
 8009740:	42a0      	cmp	r0, r4
 8009742:	d10b      	bne.n	800975c <_free_r+0x6c>
 8009744:	6820      	ldr	r0, [r4, #0]
 8009746:	4401      	add	r1, r0
 8009748:	1850      	adds	r0, r2, r1
 800974a:	4283      	cmp	r3, r0
 800974c:	6011      	str	r1, [r2, #0]
 800974e:	d1e0      	bne.n	8009712 <_free_r+0x22>
 8009750:	6818      	ldr	r0, [r3, #0]
 8009752:	685b      	ldr	r3, [r3, #4]
 8009754:	4408      	add	r0, r1
 8009756:	6010      	str	r0, [r2, #0]
 8009758:	6053      	str	r3, [r2, #4]
 800975a:	e7da      	b.n	8009712 <_free_r+0x22>
 800975c:	d902      	bls.n	8009764 <_free_r+0x74>
 800975e:	230c      	movs	r3, #12
 8009760:	602b      	str	r3, [r5, #0]
 8009762:	e7d6      	b.n	8009712 <_free_r+0x22>
 8009764:	6820      	ldr	r0, [r4, #0]
 8009766:	1821      	adds	r1, r4, r0
 8009768:	428b      	cmp	r3, r1
 800976a:	bf01      	itttt	eq
 800976c:	6819      	ldreq	r1, [r3, #0]
 800976e:	685b      	ldreq	r3, [r3, #4]
 8009770:	1809      	addeq	r1, r1, r0
 8009772:	6021      	streq	r1, [r4, #0]
 8009774:	6063      	str	r3, [r4, #4]
 8009776:	6054      	str	r4, [r2, #4]
 8009778:	e7cb      	b.n	8009712 <_free_r+0x22>
 800977a:	bd38      	pop	{r3, r4, r5, pc}
 800977c:	2000423c 	.word	0x2000423c

08009780 <sbrk_aligned>:
 8009780:	b570      	push	{r4, r5, r6, lr}
 8009782:	4e0f      	ldr	r6, [pc, #60]	@ (80097c0 <sbrk_aligned+0x40>)
 8009784:	460c      	mov	r4, r1
 8009786:	6831      	ldr	r1, [r6, #0]
 8009788:	4605      	mov	r5, r0
 800978a:	b911      	cbnz	r1, 8009792 <sbrk_aligned+0x12>
 800978c:	f000 fca2 	bl	800a0d4 <_sbrk_r>
 8009790:	6030      	str	r0, [r6, #0]
 8009792:	4621      	mov	r1, r4
 8009794:	4628      	mov	r0, r5
 8009796:	f000 fc9d 	bl	800a0d4 <_sbrk_r>
 800979a:	1c43      	adds	r3, r0, #1
 800979c:	d103      	bne.n	80097a6 <sbrk_aligned+0x26>
 800979e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80097a2:	4620      	mov	r0, r4
 80097a4:	bd70      	pop	{r4, r5, r6, pc}
 80097a6:	1cc4      	adds	r4, r0, #3
 80097a8:	f024 0403 	bic.w	r4, r4, #3
 80097ac:	42a0      	cmp	r0, r4
 80097ae:	d0f8      	beq.n	80097a2 <sbrk_aligned+0x22>
 80097b0:	1a21      	subs	r1, r4, r0
 80097b2:	4628      	mov	r0, r5
 80097b4:	f000 fc8e 	bl	800a0d4 <_sbrk_r>
 80097b8:	3001      	adds	r0, #1
 80097ba:	d1f2      	bne.n	80097a2 <sbrk_aligned+0x22>
 80097bc:	e7ef      	b.n	800979e <sbrk_aligned+0x1e>
 80097be:	bf00      	nop
 80097c0:	20004238 	.word	0x20004238

080097c4 <_malloc_r>:
 80097c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097c8:	1ccd      	adds	r5, r1, #3
 80097ca:	f025 0503 	bic.w	r5, r5, #3
 80097ce:	3508      	adds	r5, #8
 80097d0:	2d0c      	cmp	r5, #12
 80097d2:	bf38      	it	cc
 80097d4:	250c      	movcc	r5, #12
 80097d6:	2d00      	cmp	r5, #0
 80097d8:	4606      	mov	r6, r0
 80097da:	db01      	blt.n	80097e0 <_malloc_r+0x1c>
 80097dc:	42a9      	cmp	r1, r5
 80097de:	d904      	bls.n	80097ea <_malloc_r+0x26>
 80097e0:	230c      	movs	r3, #12
 80097e2:	6033      	str	r3, [r6, #0]
 80097e4:	2000      	movs	r0, #0
 80097e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80098c0 <_malloc_r+0xfc>
 80097ee:	f000 f869 	bl	80098c4 <__malloc_lock>
 80097f2:	f8d8 3000 	ldr.w	r3, [r8]
 80097f6:	461c      	mov	r4, r3
 80097f8:	bb44      	cbnz	r4, 800984c <_malloc_r+0x88>
 80097fa:	4629      	mov	r1, r5
 80097fc:	4630      	mov	r0, r6
 80097fe:	f7ff ffbf 	bl	8009780 <sbrk_aligned>
 8009802:	1c43      	adds	r3, r0, #1
 8009804:	4604      	mov	r4, r0
 8009806:	d158      	bne.n	80098ba <_malloc_r+0xf6>
 8009808:	f8d8 4000 	ldr.w	r4, [r8]
 800980c:	4627      	mov	r7, r4
 800980e:	2f00      	cmp	r7, #0
 8009810:	d143      	bne.n	800989a <_malloc_r+0xd6>
 8009812:	2c00      	cmp	r4, #0
 8009814:	d04b      	beq.n	80098ae <_malloc_r+0xea>
 8009816:	6823      	ldr	r3, [r4, #0]
 8009818:	4639      	mov	r1, r7
 800981a:	4630      	mov	r0, r6
 800981c:	eb04 0903 	add.w	r9, r4, r3
 8009820:	f000 fc58 	bl	800a0d4 <_sbrk_r>
 8009824:	4581      	cmp	r9, r0
 8009826:	d142      	bne.n	80098ae <_malloc_r+0xea>
 8009828:	6821      	ldr	r1, [r4, #0]
 800982a:	4630      	mov	r0, r6
 800982c:	1a6d      	subs	r5, r5, r1
 800982e:	4629      	mov	r1, r5
 8009830:	f7ff ffa6 	bl	8009780 <sbrk_aligned>
 8009834:	3001      	adds	r0, #1
 8009836:	d03a      	beq.n	80098ae <_malloc_r+0xea>
 8009838:	6823      	ldr	r3, [r4, #0]
 800983a:	442b      	add	r3, r5
 800983c:	6023      	str	r3, [r4, #0]
 800983e:	f8d8 3000 	ldr.w	r3, [r8]
 8009842:	685a      	ldr	r2, [r3, #4]
 8009844:	bb62      	cbnz	r2, 80098a0 <_malloc_r+0xdc>
 8009846:	f8c8 7000 	str.w	r7, [r8]
 800984a:	e00f      	b.n	800986c <_malloc_r+0xa8>
 800984c:	6822      	ldr	r2, [r4, #0]
 800984e:	1b52      	subs	r2, r2, r5
 8009850:	d420      	bmi.n	8009894 <_malloc_r+0xd0>
 8009852:	2a0b      	cmp	r2, #11
 8009854:	d917      	bls.n	8009886 <_malloc_r+0xc2>
 8009856:	1961      	adds	r1, r4, r5
 8009858:	42a3      	cmp	r3, r4
 800985a:	6025      	str	r5, [r4, #0]
 800985c:	bf18      	it	ne
 800985e:	6059      	strne	r1, [r3, #4]
 8009860:	6863      	ldr	r3, [r4, #4]
 8009862:	bf08      	it	eq
 8009864:	f8c8 1000 	streq.w	r1, [r8]
 8009868:	5162      	str	r2, [r4, r5]
 800986a:	604b      	str	r3, [r1, #4]
 800986c:	4630      	mov	r0, r6
 800986e:	f000 f82f 	bl	80098d0 <__malloc_unlock>
 8009872:	f104 000b 	add.w	r0, r4, #11
 8009876:	1d23      	adds	r3, r4, #4
 8009878:	f020 0007 	bic.w	r0, r0, #7
 800987c:	1ac2      	subs	r2, r0, r3
 800987e:	bf1c      	itt	ne
 8009880:	1a1b      	subne	r3, r3, r0
 8009882:	50a3      	strne	r3, [r4, r2]
 8009884:	e7af      	b.n	80097e6 <_malloc_r+0x22>
 8009886:	6862      	ldr	r2, [r4, #4]
 8009888:	42a3      	cmp	r3, r4
 800988a:	bf0c      	ite	eq
 800988c:	f8c8 2000 	streq.w	r2, [r8]
 8009890:	605a      	strne	r2, [r3, #4]
 8009892:	e7eb      	b.n	800986c <_malloc_r+0xa8>
 8009894:	4623      	mov	r3, r4
 8009896:	6864      	ldr	r4, [r4, #4]
 8009898:	e7ae      	b.n	80097f8 <_malloc_r+0x34>
 800989a:	463c      	mov	r4, r7
 800989c:	687f      	ldr	r7, [r7, #4]
 800989e:	e7b6      	b.n	800980e <_malloc_r+0x4a>
 80098a0:	461a      	mov	r2, r3
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	42a3      	cmp	r3, r4
 80098a6:	d1fb      	bne.n	80098a0 <_malloc_r+0xdc>
 80098a8:	2300      	movs	r3, #0
 80098aa:	6053      	str	r3, [r2, #4]
 80098ac:	e7de      	b.n	800986c <_malloc_r+0xa8>
 80098ae:	230c      	movs	r3, #12
 80098b0:	4630      	mov	r0, r6
 80098b2:	6033      	str	r3, [r6, #0]
 80098b4:	f000 f80c 	bl	80098d0 <__malloc_unlock>
 80098b8:	e794      	b.n	80097e4 <_malloc_r+0x20>
 80098ba:	6005      	str	r5, [r0, #0]
 80098bc:	e7d6      	b.n	800986c <_malloc_r+0xa8>
 80098be:	bf00      	nop
 80098c0:	2000423c 	.word	0x2000423c

080098c4 <__malloc_lock>:
 80098c4:	4801      	ldr	r0, [pc, #4]	@ (80098cc <__malloc_lock+0x8>)
 80098c6:	f7ff bf02 	b.w	80096ce <__retarget_lock_acquire_recursive>
 80098ca:	bf00      	nop
 80098cc:	20004234 	.word	0x20004234

080098d0 <__malloc_unlock>:
 80098d0:	4801      	ldr	r0, [pc, #4]	@ (80098d8 <__malloc_unlock+0x8>)
 80098d2:	f7ff befd 	b.w	80096d0 <__retarget_lock_release_recursive>
 80098d6:	bf00      	nop
 80098d8:	20004234 	.word	0x20004234

080098dc <__sfputc_r>:
 80098dc:	6893      	ldr	r3, [r2, #8]
 80098de:	b410      	push	{r4}
 80098e0:	3b01      	subs	r3, #1
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	6093      	str	r3, [r2, #8]
 80098e6:	da07      	bge.n	80098f8 <__sfputc_r+0x1c>
 80098e8:	6994      	ldr	r4, [r2, #24]
 80098ea:	42a3      	cmp	r3, r4
 80098ec:	db01      	blt.n	80098f2 <__sfputc_r+0x16>
 80098ee:	290a      	cmp	r1, #10
 80098f0:	d102      	bne.n	80098f8 <__sfputc_r+0x1c>
 80098f2:	bc10      	pop	{r4}
 80098f4:	f7ff bd7f 	b.w	80093f6 <__swbuf_r>
 80098f8:	6813      	ldr	r3, [r2, #0]
 80098fa:	1c58      	adds	r0, r3, #1
 80098fc:	6010      	str	r0, [r2, #0]
 80098fe:	7019      	strb	r1, [r3, #0]
 8009900:	4608      	mov	r0, r1
 8009902:	bc10      	pop	{r4}
 8009904:	4770      	bx	lr

08009906 <__sfputs_r>:
 8009906:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009908:	4606      	mov	r6, r0
 800990a:	460f      	mov	r7, r1
 800990c:	4614      	mov	r4, r2
 800990e:	18d5      	adds	r5, r2, r3
 8009910:	42ac      	cmp	r4, r5
 8009912:	d101      	bne.n	8009918 <__sfputs_r+0x12>
 8009914:	2000      	movs	r0, #0
 8009916:	e007      	b.n	8009928 <__sfputs_r+0x22>
 8009918:	463a      	mov	r2, r7
 800991a:	4630      	mov	r0, r6
 800991c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009920:	f7ff ffdc 	bl	80098dc <__sfputc_r>
 8009924:	1c43      	adds	r3, r0, #1
 8009926:	d1f3      	bne.n	8009910 <__sfputs_r+0xa>
 8009928:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800992c <_vfiprintf_r>:
 800992c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009930:	460d      	mov	r5, r1
 8009932:	4614      	mov	r4, r2
 8009934:	4698      	mov	r8, r3
 8009936:	4606      	mov	r6, r0
 8009938:	b09d      	sub	sp, #116	@ 0x74
 800993a:	b118      	cbz	r0, 8009944 <_vfiprintf_r+0x18>
 800993c:	6a03      	ldr	r3, [r0, #32]
 800993e:	b90b      	cbnz	r3, 8009944 <_vfiprintf_r+0x18>
 8009940:	f7ff fc70 	bl	8009224 <__sinit>
 8009944:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009946:	07d9      	lsls	r1, r3, #31
 8009948:	d405      	bmi.n	8009956 <_vfiprintf_r+0x2a>
 800994a:	89ab      	ldrh	r3, [r5, #12]
 800994c:	059a      	lsls	r2, r3, #22
 800994e:	d402      	bmi.n	8009956 <_vfiprintf_r+0x2a>
 8009950:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009952:	f7ff febc 	bl	80096ce <__retarget_lock_acquire_recursive>
 8009956:	89ab      	ldrh	r3, [r5, #12]
 8009958:	071b      	lsls	r3, r3, #28
 800995a:	d501      	bpl.n	8009960 <_vfiprintf_r+0x34>
 800995c:	692b      	ldr	r3, [r5, #16]
 800995e:	b99b      	cbnz	r3, 8009988 <_vfiprintf_r+0x5c>
 8009960:	4629      	mov	r1, r5
 8009962:	4630      	mov	r0, r6
 8009964:	f7ff fd86 	bl	8009474 <__swsetup_r>
 8009968:	b170      	cbz	r0, 8009988 <_vfiprintf_r+0x5c>
 800996a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800996c:	07dc      	lsls	r4, r3, #31
 800996e:	d504      	bpl.n	800997a <_vfiprintf_r+0x4e>
 8009970:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009974:	b01d      	add	sp, #116	@ 0x74
 8009976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800997a:	89ab      	ldrh	r3, [r5, #12]
 800997c:	0598      	lsls	r0, r3, #22
 800997e:	d4f7      	bmi.n	8009970 <_vfiprintf_r+0x44>
 8009980:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009982:	f7ff fea5 	bl	80096d0 <__retarget_lock_release_recursive>
 8009986:	e7f3      	b.n	8009970 <_vfiprintf_r+0x44>
 8009988:	2300      	movs	r3, #0
 800998a:	9309      	str	r3, [sp, #36]	@ 0x24
 800998c:	2320      	movs	r3, #32
 800998e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009992:	2330      	movs	r3, #48	@ 0x30
 8009994:	f04f 0901 	mov.w	r9, #1
 8009998:	f8cd 800c 	str.w	r8, [sp, #12]
 800999c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009b48 <_vfiprintf_r+0x21c>
 80099a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80099a4:	4623      	mov	r3, r4
 80099a6:	469a      	mov	sl, r3
 80099a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099ac:	b10a      	cbz	r2, 80099b2 <_vfiprintf_r+0x86>
 80099ae:	2a25      	cmp	r2, #37	@ 0x25
 80099b0:	d1f9      	bne.n	80099a6 <_vfiprintf_r+0x7a>
 80099b2:	ebba 0b04 	subs.w	fp, sl, r4
 80099b6:	d00b      	beq.n	80099d0 <_vfiprintf_r+0xa4>
 80099b8:	465b      	mov	r3, fp
 80099ba:	4622      	mov	r2, r4
 80099bc:	4629      	mov	r1, r5
 80099be:	4630      	mov	r0, r6
 80099c0:	f7ff ffa1 	bl	8009906 <__sfputs_r>
 80099c4:	3001      	adds	r0, #1
 80099c6:	f000 80a7 	beq.w	8009b18 <_vfiprintf_r+0x1ec>
 80099ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099cc:	445a      	add	r2, fp
 80099ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80099d0:	f89a 3000 	ldrb.w	r3, [sl]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	f000 809f 	beq.w	8009b18 <_vfiprintf_r+0x1ec>
 80099da:	2300      	movs	r3, #0
 80099dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80099e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099e4:	f10a 0a01 	add.w	sl, sl, #1
 80099e8:	9304      	str	r3, [sp, #16]
 80099ea:	9307      	str	r3, [sp, #28]
 80099ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80099f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80099f2:	4654      	mov	r4, sl
 80099f4:	2205      	movs	r2, #5
 80099f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099fa:	4853      	ldr	r0, [pc, #332]	@ (8009b48 <_vfiprintf_r+0x21c>)
 80099fc:	f000 fb7a 	bl	800a0f4 <memchr>
 8009a00:	9a04      	ldr	r2, [sp, #16]
 8009a02:	b9d8      	cbnz	r0, 8009a3c <_vfiprintf_r+0x110>
 8009a04:	06d1      	lsls	r1, r2, #27
 8009a06:	bf44      	itt	mi
 8009a08:	2320      	movmi	r3, #32
 8009a0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a0e:	0713      	lsls	r3, r2, #28
 8009a10:	bf44      	itt	mi
 8009a12:	232b      	movmi	r3, #43	@ 0x2b
 8009a14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a18:	f89a 3000 	ldrb.w	r3, [sl]
 8009a1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a1e:	d015      	beq.n	8009a4c <_vfiprintf_r+0x120>
 8009a20:	4654      	mov	r4, sl
 8009a22:	2000      	movs	r0, #0
 8009a24:	f04f 0c0a 	mov.w	ip, #10
 8009a28:	9a07      	ldr	r2, [sp, #28]
 8009a2a:	4621      	mov	r1, r4
 8009a2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a30:	3b30      	subs	r3, #48	@ 0x30
 8009a32:	2b09      	cmp	r3, #9
 8009a34:	d94b      	bls.n	8009ace <_vfiprintf_r+0x1a2>
 8009a36:	b1b0      	cbz	r0, 8009a66 <_vfiprintf_r+0x13a>
 8009a38:	9207      	str	r2, [sp, #28]
 8009a3a:	e014      	b.n	8009a66 <_vfiprintf_r+0x13a>
 8009a3c:	eba0 0308 	sub.w	r3, r0, r8
 8009a40:	fa09 f303 	lsl.w	r3, r9, r3
 8009a44:	4313      	orrs	r3, r2
 8009a46:	46a2      	mov	sl, r4
 8009a48:	9304      	str	r3, [sp, #16]
 8009a4a:	e7d2      	b.n	80099f2 <_vfiprintf_r+0xc6>
 8009a4c:	9b03      	ldr	r3, [sp, #12]
 8009a4e:	1d19      	adds	r1, r3, #4
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	9103      	str	r1, [sp, #12]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	bfbb      	ittet	lt
 8009a58:	425b      	neglt	r3, r3
 8009a5a:	f042 0202 	orrlt.w	r2, r2, #2
 8009a5e:	9307      	strge	r3, [sp, #28]
 8009a60:	9307      	strlt	r3, [sp, #28]
 8009a62:	bfb8      	it	lt
 8009a64:	9204      	strlt	r2, [sp, #16]
 8009a66:	7823      	ldrb	r3, [r4, #0]
 8009a68:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a6a:	d10a      	bne.n	8009a82 <_vfiprintf_r+0x156>
 8009a6c:	7863      	ldrb	r3, [r4, #1]
 8009a6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a70:	d132      	bne.n	8009ad8 <_vfiprintf_r+0x1ac>
 8009a72:	9b03      	ldr	r3, [sp, #12]
 8009a74:	3402      	adds	r4, #2
 8009a76:	1d1a      	adds	r2, r3, #4
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	9203      	str	r2, [sp, #12]
 8009a7c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a80:	9305      	str	r3, [sp, #20]
 8009a82:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009b4c <_vfiprintf_r+0x220>
 8009a86:	2203      	movs	r2, #3
 8009a88:	4650      	mov	r0, sl
 8009a8a:	7821      	ldrb	r1, [r4, #0]
 8009a8c:	f000 fb32 	bl	800a0f4 <memchr>
 8009a90:	b138      	cbz	r0, 8009aa2 <_vfiprintf_r+0x176>
 8009a92:	2240      	movs	r2, #64	@ 0x40
 8009a94:	9b04      	ldr	r3, [sp, #16]
 8009a96:	eba0 000a 	sub.w	r0, r0, sl
 8009a9a:	4082      	lsls	r2, r0
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	3401      	adds	r4, #1
 8009aa0:	9304      	str	r3, [sp, #16]
 8009aa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aa6:	2206      	movs	r2, #6
 8009aa8:	4829      	ldr	r0, [pc, #164]	@ (8009b50 <_vfiprintf_r+0x224>)
 8009aaa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009aae:	f000 fb21 	bl	800a0f4 <memchr>
 8009ab2:	2800      	cmp	r0, #0
 8009ab4:	d03f      	beq.n	8009b36 <_vfiprintf_r+0x20a>
 8009ab6:	4b27      	ldr	r3, [pc, #156]	@ (8009b54 <_vfiprintf_r+0x228>)
 8009ab8:	bb1b      	cbnz	r3, 8009b02 <_vfiprintf_r+0x1d6>
 8009aba:	9b03      	ldr	r3, [sp, #12]
 8009abc:	3307      	adds	r3, #7
 8009abe:	f023 0307 	bic.w	r3, r3, #7
 8009ac2:	3308      	adds	r3, #8
 8009ac4:	9303      	str	r3, [sp, #12]
 8009ac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ac8:	443b      	add	r3, r7
 8009aca:	9309      	str	r3, [sp, #36]	@ 0x24
 8009acc:	e76a      	b.n	80099a4 <_vfiprintf_r+0x78>
 8009ace:	460c      	mov	r4, r1
 8009ad0:	2001      	movs	r0, #1
 8009ad2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ad6:	e7a8      	b.n	8009a2a <_vfiprintf_r+0xfe>
 8009ad8:	2300      	movs	r3, #0
 8009ada:	f04f 0c0a 	mov.w	ip, #10
 8009ade:	4619      	mov	r1, r3
 8009ae0:	3401      	adds	r4, #1
 8009ae2:	9305      	str	r3, [sp, #20]
 8009ae4:	4620      	mov	r0, r4
 8009ae6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009aea:	3a30      	subs	r2, #48	@ 0x30
 8009aec:	2a09      	cmp	r2, #9
 8009aee:	d903      	bls.n	8009af8 <_vfiprintf_r+0x1cc>
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d0c6      	beq.n	8009a82 <_vfiprintf_r+0x156>
 8009af4:	9105      	str	r1, [sp, #20]
 8009af6:	e7c4      	b.n	8009a82 <_vfiprintf_r+0x156>
 8009af8:	4604      	mov	r4, r0
 8009afa:	2301      	movs	r3, #1
 8009afc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b00:	e7f0      	b.n	8009ae4 <_vfiprintf_r+0x1b8>
 8009b02:	ab03      	add	r3, sp, #12
 8009b04:	9300      	str	r3, [sp, #0]
 8009b06:	462a      	mov	r2, r5
 8009b08:	4630      	mov	r0, r6
 8009b0a:	4b13      	ldr	r3, [pc, #76]	@ (8009b58 <_vfiprintf_r+0x22c>)
 8009b0c:	a904      	add	r1, sp, #16
 8009b0e:	f3af 8000 	nop.w
 8009b12:	4607      	mov	r7, r0
 8009b14:	1c78      	adds	r0, r7, #1
 8009b16:	d1d6      	bne.n	8009ac6 <_vfiprintf_r+0x19a>
 8009b18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b1a:	07d9      	lsls	r1, r3, #31
 8009b1c:	d405      	bmi.n	8009b2a <_vfiprintf_r+0x1fe>
 8009b1e:	89ab      	ldrh	r3, [r5, #12]
 8009b20:	059a      	lsls	r2, r3, #22
 8009b22:	d402      	bmi.n	8009b2a <_vfiprintf_r+0x1fe>
 8009b24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b26:	f7ff fdd3 	bl	80096d0 <__retarget_lock_release_recursive>
 8009b2a:	89ab      	ldrh	r3, [r5, #12]
 8009b2c:	065b      	lsls	r3, r3, #25
 8009b2e:	f53f af1f 	bmi.w	8009970 <_vfiprintf_r+0x44>
 8009b32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b34:	e71e      	b.n	8009974 <_vfiprintf_r+0x48>
 8009b36:	ab03      	add	r3, sp, #12
 8009b38:	9300      	str	r3, [sp, #0]
 8009b3a:	462a      	mov	r2, r5
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	4b06      	ldr	r3, [pc, #24]	@ (8009b58 <_vfiprintf_r+0x22c>)
 8009b40:	a904      	add	r1, sp, #16
 8009b42:	f000 f87d 	bl	8009c40 <_printf_i>
 8009b46:	e7e4      	b.n	8009b12 <_vfiprintf_r+0x1e6>
 8009b48:	0800a412 	.word	0x0800a412
 8009b4c:	0800a418 	.word	0x0800a418
 8009b50:	0800a41c 	.word	0x0800a41c
 8009b54:	00000000 	.word	0x00000000
 8009b58:	08009907 	.word	0x08009907

08009b5c <_printf_common>:
 8009b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b60:	4616      	mov	r6, r2
 8009b62:	4698      	mov	r8, r3
 8009b64:	688a      	ldr	r2, [r1, #8]
 8009b66:	690b      	ldr	r3, [r1, #16]
 8009b68:	4607      	mov	r7, r0
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	bfb8      	it	lt
 8009b6e:	4613      	movlt	r3, r2
 8009b70:	6033      	str	r3, [r6, #0]
 8009b72:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009b76:	460c      	mov	r4, r1
 8009b78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009b7c:	b10a      	cbz	r2, 8009b82 <_printf_common+0x26>
 8009b7e:	3301      	adds	r3, #1
 8009b80:	6033      	str	r3, [r6, #0]
 8009b82:	6823      	ldr	r3, [r4, #0]
 8009b84:	0699      	lsls	r1, r3, #26
 8009b86:	bf42      	ittt	mi
 8009b88:	6833      	ldrmi	r3, [r6, #0]
 8009b8a:	3302      	addmi	r3, #2
 8009b8c:	6033      	strmi	r3, [r6, #0]
 8009b8e:	6825      	ldr	r5, [r4, #0]
 8009b90:	f015 0506 	ands.w	r5, r5, #6
 8009b94:	d106      	bne.n	8009ba4 <_printf_common+0x48>
 8009b96:	f104 0a19 	add.w	sl, r4, #25
 8009b9a:	68e3      	ldr	r3, [r4, #12]
 8009b9c:	6832      	ldr	r2, [r6, #0]
 8009b9e:	1a9b      	subs	r3, r3, r2
 8009ba0:	42ab      	cmp	r3, r5
 8009ba2:	dc2b      	bgt.n	8009bfc <_printf_common+0xa0>
 8009ba4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009ba8:	6822      	ldr	r2, [r4, #0]
 8009baa:	3b00      	subs	r3, #0
 8009bac:	bf18      	it	ne
 8009bae:	2301      	movne	r3, #1
 8009bb0:	0692      	lsls	r2, r2, #26
 8009bb2:	d430      	bmi.n	8009c16 <_printf_common+0xba>
 8009bb4:	4641      	mov	r1, r8
 8009bb6:	4638      	mov	r0, r7
 8009bb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009bbc:	47c8      	blx	r9
 8009bbe:	3001      	adds	r0, #1
 8009bc0:	d023      	beq.n	8009c0a <_printf_common+0xae>
 8009bc2:	6823      	ldr	r3, [r4, #0]
 8009bc4:	6922      	ldr	r2, [r4, #16]
 8009bc6:	f003 0306 	and.w	r3, r3, #6
 8009bca:	2b04      	cmp	r3, #4
 8009bcc:	bf14      	ite	ne
 8009bce:	2500      	movne	r5, #0
 8009bd0:	6833      	ldreq	r3, [r6, #0]
 8009bd2:	f04f 0600 	mov.w	r6, #0
 8009bd6:	bf08      	it	eq
 8009bd8:	68e5      	ldreq	r5, [r4, #12]
 8009bda:	f104 041a 	add.w	r4, r4, #26
 8009bde:	bf08      	it	eq
 8009be0:	1aed      	subeq	r5, r5, r3
 8009be2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009be6:	bf08      	it	eq
 8009be8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009bec:	4293      	cmp	r3, r2
 8009bee:	bfc4      	itt	gt
 8009bf0:	1a9b      	subgt	r3, r3, r2
 8009bf2:	18ed      	addgt	r5, r5, r3
 8009bf4:	42b5      	cmp	r5, r6
 8009bf6:	d11a      	bne.n	8009c2e <_printf_common+0xd2>
 8009bf8:	2000      	movs	r0, #0
 8009bfa:	e008      	b.n	8009c0e <_printf_common+0xb2>
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	4652      	mov	r2, sl
 8009c00:	4641      	mov	r1, r8
 8009c02:	4638      	mov	r0, r7
 8009c04:	47c8      	blx	r9
 8009c06:	3001      	adds	r0, #1
 8009c08:	d103      	bne.n	8009c12 <_printf_common+0xb6>
 8009c0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c12:	3501      	adds	r5, #1
 8009c14:	e7c1      	b.n	8009b9a <_printf_common+0x3e>
 8009c16:	2030      	movs	r0, #48	@ 0x30
 8009c18:	18e1      	adds	r1, r4, r3
 8009c1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009c1e:	1c5a      	adds	r2, r3, #1
 8009c20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009c24:	4422      	add	r2, r4
 8009c26:	3302      	adds	r3, #2
 8009c28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009c2c:	e7c2      	b.n	8009bb4 <_printf_common+0x58>
 8009c2e:	2301      	movs	r3, #1
 8009c30:	4622      	mov	r2, r4
 8009c32:	4641      	mov	r1, r8
 8009c34:	4638      	mov	r0, r7
 8009c36:	47c8      	blx	r9
 8009c38:	3001      	adds	r0, #1
 8009c3a:	d0e6      	beq.n	8009c0a <_printf_common+0xae>
 8009c3c:	3601      	adds	r6, #1
 8009c3e:	e7d9      	b.n	8009bf4 <_printf_common+0x98>

08009c40 <_printf_i>:
 8009c40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c44:	7e0f      	ldrb	r7, [r1, #24]
 8009c46:	4691      	mov	r9, r2
 8009c48:	2f78      	cmp	r7, #120	@ 0x78
 8009c4a:	4680      	mov	r8, r0
 8009c4c:	460c      	mov	r4, r1
 8009c4e:	469a      	mov	sl, r3
 8009c50:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009c52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009c56:	d807      	bhi.n	8009c68 <_printf_i+0x28>
 8009c58:	2f62      	cmp	r7, #98	@ 0x62
 8009c5a:	d80a      	bhi.n	8009c72 <_printf_i+0x32>
 8009c5c:	2f00      	cmp	r7, #0
 8009c5e:	f000 80d1 	beq.w	8009e04 <_printf_i+0x1c4>
 8009c62:	2f58      	cmp	r7, #88	@ 0x58
 8009c64:	f000 80b8 	beq.w	8009dd8 <_printf_i+0x198>
 8009c68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009c70:	e03a      	b.n	8009ce8 <_printf_i+0xa8>
 8009c72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009c76:	2b15      	cmp	r3, #21
 8009c78:	d8f6      	bhi.n	8009c68 <_printf_i+0x28>
 8009c7a:	a101      	add	r1, pc, #4	@ (adr r1, 8009c80 <_printf_i+0x40>)
 8009c7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009c80:	08009cd9 	.word	0x08009cd9
 8009c84:	08009ced 	.word	0x08009ced
 8009c88:	08009c69 	.word	0x08009c69
 8009c8c:	08009c69 	.word	0x08009c69
 8009c90:	08009c69 	.word	0x08009c69
 8009c94:	08009c69 	.word	0x08009c69
 8009c98:	08009ced 	.word	0x08009ced
 8009c9c:	08009c69 	.word	0x08009c69
 8009ca0:	08009c69 	.word	0x08009c69
 8009ca4:	08009c69 	.word	0x08009c69
 8009ca8:	08009c69 	.word	0x08009c69
 8009cac:	08009deb 	.word	0x08009deb
 8009cb0:	08009d17 	.word	0x08009d17
 8009cb4:	08009da5 	.word	0x08009da5
 8009cb8:	08009c69 	.word	0x08009c69
 8009cbc:	08009c69 	.word	0x08009c69
 8009cc0:	08009e0d 	.word	0x08009e0d
 8009cc4:	08009c69 	.word	0x08009c69
 8009cc8:	08009d17 	.word	0x08009d17
 8009ccc:	08009c69 	.word	0x08009c69
 8009cd0:	08009c69 	.word	0x08009c69
 8009cd4:	08009dad 	.word	0x08009dad
 8009cd8:	6833      	ldr	r3, [r6, #0]
 8009cda:	1d1a      	adds	r2, r3, #4
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	6032      	str	r2, [r6, #0]
 8009ce0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ce4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ce8:	2301      	movs	r3, #1
 8009cea:	e09c      	b.n	8009e26 <_printf_i+0x1e6>
 8009cec:	6833      	ldr	r3, [r6, #0]
 8009cee:	6820      	ldr	r0, [r4, #0]
 8009cf0:	1d19      	adds	r1, r3, #4
 8009cf2:	6031      	str	r1, [r6, #0]
 8009cf4:	0606      	lsls	r6, r0, #24
 8009cf6:	d501      	bpl.n	8009cfc <_printf_i+0xbc>
 8009cf8:	681d      	ldr	r5, [r3, #0]
 8009cfa:	e003      	b.n	8009d04 <_printf_i+0xc4>
 8009cfc:	0645      	lsls	r5, r0, #25
 8009cfe:	d5fb      	bpl.n	8009cf8 <_printf_i+0xb8>
 8009d00:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009d04:	2d00      	cmp	r5, #0
 8009d06:	da03      	bge.n	8009d10 <_printf_i+0xd0>
 8009d08:	232d      	movs	r3, #45	@ 0x2d
 8009d0a:	426d      	negs	r5, r5
 8009d0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d10:	230a      	movs	r3, #10
 8009d12:	4858      	ldr	r0, [pc, #352]	@ (8009e74 <_printf_i+0x234>)
 8009d14:	e011      	b.n	8009d3a <_printf_i+0xfa>
 8009d16:	6821      	ldr	r1, [r4, #0]
 8009d18:	6833      	ldr	r3, [r6, #0]
 8009d1a:	0608      	lsls	r0, r1, #24
 8009d1c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009d20:	d402      	bmi.n	8009d28 <_printf_i+0xe8>
 8009d22:	0649      	lsls	r1, r1, #25
 8009d24:	bf48      	it	mi
 8009d26:	b2ad      	uxthmi	r5, r5
 8009d28:	2f6f      	cmp	r7, #111	@ 0x6f
 8009d2a:	6033      	str	r3, [r6, #0]
 8009d2c:	bf14      	ite	ne
 8009d2e:	230a      	movne	r3, #10
 8009d30:	2308      	moveq	r3, #8
 8009d32:	4850      	ldr	r0, [pc, #320]	@ (8009e74 <_printf_i+0x234>)
 8009d34:	2100      	movs	r1, #0
 8009d36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009d3a:	6866      	ldr	r6, [r4, #4]
 8009d3c:	2e00      	cmp	r6, #0
 8009d3e:	60a6      	str	r6, [r4, #8]
 8009d40:	db05      	blt.n	8009d4e <_printf_i+0x10e>
 8009d42:	6821      	ldr	r1, [r4, #0]
 8009d44:	432e      	orrs	r6, r5
 8009d46:	f021 0104 	bic.w	r1, r1, #4
 8009d4a:	6021      	str	r1, [r4, #0]
 8009d4c:	d04b      	beq.n	8009de6 <_printf_i+0x1a6>
 8009d4e:	4616      	mov	r6, r2
 8009d50:	fbb5 f1f3 	udiv	r1, r5, r3
 8009d54:	fb03 5711 	mls	r7, r3, r1, r5
 8009d58:	5dc7      	ldrb	r7, [r0, r7]
 8009d5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009d5e:	462f      	mov	r7, r5
 8009d60:	42bb      	cmp	r3, r7
 8009d62:	460d      	mov	r5, r1
 8009d64:	d9f4      	bls.n	8009d50 <_printf_i+0x110>
 8009d66:	2b08      	cmp	r3, #8
 8009d68:	d10b      	bne.n	8009d82 <_printf_i+0x142>
 8009d6a:	6823      	ldr	r3, [r4, #0]
 8009d6c:	07df      	lsls	r7, r3, #31
 8009d6e:	d508      	bpl.n	8009d82 <_printf_i+0x142>
 8009d70:	6923      	ldr	r3, [r4, #16]
 8009d72:	6861      	ldr	r1, [r4, #4]
 8009d74:	4299      	cmp	r1, r3
 8009d76:	bfde      	ittt	le
 8009d78:	2330      	movle	r3, #48	@ 0x30
 8009d7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009d7e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009d82:	1b92      	subs	r2, r2, r6
 8009d84:	6122      	str	r2, [r4, #16]
 8009d86:	464b      	mov	r3, r9
 8009d88:	4621      	mov	r1, r4
 8009d8a:	4640      	mov	r0, r8
 8009d8c:	f8cd a000 	str.w	sl, [sp]
 8009d90:	aa03      	add	r2, sp, #12
 8009d92:	f7ff fee3 	bl	8009b5c <_printf_common>
 8009d96:	3001      	adds	r0, #1
 8009d98:	d14a      	bne.n	8009e30 <_printf_i+0x1f0>
 8009d9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d9e:	b004      	add	sp, #16
 8009da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009da4:	6823      	ldr	r3, [r4, #0]
 8009da6:	f043 0320 	orr.w	r3, r3, #32
 8009daa:	6023      	str	r3, [r4, #0]
 8009dac:	2778      	movs	r7, #120	@ 0x78
 8009dae:	4832      	ldr	r0, [pc, #200]	@ (8009e78 <_printf_i+0x238>)
 8009db0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009db4:	6823      	ldr	r3, [r4, #0]
 8009db6:	6831      	ldr	r1, [r6, #0]
 8009db8:	061f      	lsls	r7, r3, #24
 8009dba:	f851 5b04 	ldr.w	r5, [r1], #4
 8009dbe:	d402      	bmi.n	8009dc6 <_printf_i+0x186>
 8009dc0:	065f      	lsls	r7, r3, #25
 8009dc2:	bf48      	it	mi
 8009dc4:	b2ad      	uxthmi	r5, r5
 8009dc6:	6031      	str	r1, [r6, #0]
 8009dc8:	07d9      	lsls	r1, r3, #31
 8009dca:	bf44      	itt	mi
 8009dcc:	f043 0320 	orrmi.w	r3, r3, #32
 8009dd0:	6023      	strmi	r3, [r4, #0]
 8009dd2:	b11d      	cbz	r5, 8009ddc <_printf_i+0x19c>
 8009dd4:	2310      	movs	r3, #16
 8009dd6:	e7ad      	b.n	8009d34 <_printf_i+0xf4>
 8009dd8:	4826      	ldr	r0, [pc, #152]	@ (8009e74 <_printf_i+0x234>)
 8009dda:	e7e9      	b.n	8009db0 <_printf_i+0x170>
 8009ddc:	6823      	ldr	r3, [r4, #0]
 8009dde:	f023 0320 	bic.w	r3, r3, #32
 8009de2:	6023      	str	r3, [r4, #0]
 8009de4:	e7f6      	b.n	8009dd4 <_printf_i+0x194>
 8009de6:	4616      	mov	r6, r2
 8009de8:	e7bd      	b.n	8009d66 <_printf_i+0x126>
 8009dea:	6833      	ldr	r3, [r6, #0]
 8009dec:	6825      	ldr	r5, [r4, #0]
 8009dee:	1d18      	adds	r0, r3, #4
 8009df0:	6961      	ldr	r1, [r4, #20]
 8009df2:	6030      	str	r0, [r6, #0]
 8009df4:	062e      	lsls	r6, r5, #24
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	d501      	bpl.n	8009dfe <_printf_i+0x1be>
 8009dfa:	6019      	str	r1, [r3, #0]
 8009dfc:	e002      	b.n	8009e04 <_printf_i+0x1c4>
 8009dfe:	0668      	lsls	r0, r5, #25
 8009e00:	d5fb      	bpl.n	8009dfa <_printf_i+0x1ba>
 8009e02:	8019      	strh	r1, [r3, #0]
 8009e04:	2300      	movs	r3, #0
 8009e06:	4616      	mov	r6, r2
 8009e08:	6123      	str	r3, [r4, #16]
 8009e0a:	e7bc      	b.n	8009d86 <_printf_i+0x146>
 8009e0c:	6833      	ldr	r3, [r6, #0]
 8009e0e:	2100      	movs	r1, #0
 8009e10:	1d1a      	adds	r2, r3, #4
 8009e12:	6032      	str	r2, [r6, #0]
 8009e14:	681e      	ldr	r6, [r3, #0]
 8009e16:	6862      	ldr	r2, [r4, #4]
 8009e18:	4630      	mov	r0, r6
 8009e1a:	f000 f96b 	bl	800a0f4 <memchr>
 8009e1e:	b108      	cbz	r0, 8009e24 <_printf_i+0x1e4>
 8009e20:	1b80      	subs	r0, r0, r6
 8009e22:	6060      	str	r0, [r4, #4]
 8009e24:	6863      	ldr	r3, [r4, #4]
 8009e26:	6123      	str	r3, [r4, #16]
 8009e28:	2300      	movs	r3, #0
 8009e2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e2e:	e7aa      	b.n	8009d86 <_printf_i+0x146>
 8009e30:	4632      	mov	r2, r6
 8009e32:	4649      	mov	r1, r9
 8009e34:	4640      	mov	r0, r8
 8009e36:	6923      	ldr	r3, [r4, #16]
 8009e38:	47d0      	blx	sl
 8009e3a:	3001      	adds	r0, #1
 8009e3c:	d0ad      	beq.n	8009d9a <_printf_i+0x15a>
 8009e3e:	6823      	ldr	r3, [r4, #0]
 8009e40:	079b      	lsls	r3, r3, #30
 8009e42:	d413      	bmi.n	8009e6c <_printf_i+0x22c>
 8009e44:	68e0      	ldr	r0, [r4, #12]
 8009e46:	9b03      	ldr	r3, [sp, #12]
 8009e48:	4298      	cmp	r0, r3
 8009e4a:	bfb8      	it	lt
 8009e4c:	4618      	movlt	r0, r3
 8009e4e:	e7a6      	b.n	8009d9e <_printf_i+0x15e>
 8009e50:	2301      	movs	r3, #1
 8009e52:	4632      	mov	r2, r6
 8009e54:	4649      	mov	r1, r9
 8009e56:	4640      	mov	r0, r8
 8009e58:	47d0      	blx	sl
 8009e5a:	3001      	adds	r0, #1
 8009e5c:	d09d      	beq.n	8009d9a <_printf_i+0x15a>
 8009e5e:	3501      	adds	r5, #1
 8009e60:	68e3      	ldr	r3, [r4, #12]
 8009e62:	9903      	ldr	r1, [sp, #12]
 8009e64:	1a5b      	subs	r3, r3, r1
 8009e66:	42ab      	cmp	r3, r5
 8009e68:	dcf2      	bgt.n	8009e50 <_printf_i+0x210>
 8009e6a:	e7eb      	b.n	8009e44 <_printf_i+0x204>
 8009e6c:	2500      	movs	r5, #0
 8009e6e:	f104 0619 	add.w	r6, r4, #25
 8009e72:	e7f5      	b.n	8009e60 <_printf_i+0x220>
 8009e74:	0800a423 	.word	0x0800a423
 8009e78:	0800a434 	.word	0x0800a434

08009e7c <__sflush_r>:
 8009e7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e82:	0716      	lsls	r6, r2, #28
 8009e84:	4605      	mov	r5, r0
 8009e86:	460c      	mov	r4, r1
 8009e88:	d454      	bmi.n	8009f34 <__sflush_r+0xb8>
 8009e8a:	684b      	ldr	r3, [r1, #4]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	dc02      	bgt.n	8009e96 <__sflush_r+0x1a>
 8009e90:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	dd48      	ble.n	8009f28 <__sflush_r+0xac>
 8009e96:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e98:	2e00      	cmp	r6, #0
 8009e9a:	d045      	beq.n	8009f28 <__sflush_r+0xac>
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009ea2:	682f      	ldr	r7, [r5, #0]
 8009ea4:	6a21      	ldr	r1, [r4, #32]
 8009ea6:	602b      	str	r3, [r5, #0]
 8009ea8:	d030      	beq.n	8009f0c <__sflush_r+0x90>
 8009eaa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009eac:	89a3      	ldrh	r3, [r4, #12]
 8009eae:	0759      	lsls	r1, r3, #29
 8009eb0:	d505      	bpl.n	8009ebe <__sflush_r+0x42>
 8009eb2:	6863      	ldr	r3, [r4, #4]
 8009eb4:	1ad2      	subs	r2, r2, r3
 8009eb6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009eb8:	b10b      	cbz	r3, 8009ebe <__sflush_r+0x42>
 8009eba:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009ebc:	1ad2      	subs	r2, r2, r3
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	4628      	mov	r0, r5
 8009ec2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ec4:	6a21      	ldr	r1, [r4, #32]
 8009ec6:	47b0      	blx	r6
 8009ec8:	1c43      	adds	r3, r0, #1
 8009eca:	89a3      	ldrh	r3, [r4, #12]
 8009ecc:	d106      	bne.n	8009edc <__sflush_r+0x60>
 8009ece:	6829      	ldr	r1, [r5, #0]
 8009ed0:	291d      	cmp	r1, #29
 8009ed2:	d82b      	bhi.n	8009f2c <__sflush_r+0xb0>
 8009ed4:	4a28      	ldr	r2, [pc, #160]	@ (8009f78 <__sflush_r+0xfc>)
 8009ed6:	40ca      	lsrs	r2, r1
 8009ed8:	07d6      	lsls	r6, r2, #31
 8009eda:	d527      	bpl.n	8009f2c <__sflush_r+0xb0>
 8009edc:	2200      	movs	r2, #0
 8009ede:	6062      	str	r2, [r4, #4]
 8009ee0:	6922      	ldr	r2, [r4, #16]
 8009ee2:	04d9      	lsls	r1, r3, #19
 8009ee4:	6022      	str	r2, [r4, #0]
 8009ee6:	d504      	bpl.n	8009ef2 <__sflush_r+0x76>
 8009ee8:	1c42      	adds	r2, r0, #1
 8009eea:	d101      	bne.n	8009ef0 <__sflush_r+0x74>
 8009eec:	682b      	ldr	r3, [r5, #0]
 8009eee:	b903      	cbnz	r3, 8009ef2 <__sflush_r+0x76>
 8009ef0:	6560      	str	r0, [r4, #84]	@ 0x54
 8009ef2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ef4:	602f      	str	r7, [r5, #0]
 8009ef6:	b1b9      	cbz	r1, 8009f28 <__sflush_r+0xac>
 8009ef8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009efc:	4299      	cmp	r1, r3
 8009efe:	d002      	beq.n	8009f06 <__sflush_r+0x8a>
 8009f00:	4628      	mov	r0, r5
 8009f02:	f7ff fbf5 	bl	80096f0 <_free_r>
 8009f06:	2300      	movs	r3, #0
 8009f08:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f0a:	e00d      	b.n	8009f28 <__sflush_r+0xac>
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	4628      	mov	r0, r5
 8009f10:	47b0      	blx	r6
 8009f12:	4602      	mov	r2, r0
 8009f14:	1c50      	adds	r0, r2, #1
 8009f16:	d1c9      	bne.n	8009eac <__sflush_r+0x30>
 8009f18:	682b      	ldr	r3, [r5, #0]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d0c6      	beq.n	8009eac <__sflush_r+0x30>
 8009f1e:	2b1d      	cmp	r3, #29
 8009f20:	d001      	beq.n	8009f26 <__sflush_r+0xaa>
 8009f22:	2b16      	cmp	r3, #22
 8009f24:	d11d      	bne.n	8009f62 <__sflush_r+0xe6>
 8009f26:	602f      	str	r7, [r5, #0]
 8009f28:	2000      	movs	r0, #0
 8009f2a:	e021      	b.n	8009f70 <__sflush_r+0xf4>
 8009f2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f30:	b21b      	sxth	r3, r3
 8009f32:	e01a      	b.n	8009f6a <__sflush_r+0xee>
 8009f34:	690f      	ldr	r7, [r1, #16]
 8009f36:	2f00      	cmp	r7, #0
 8009f38:	d0f6      	beq.n	8009f28 <__sflush_r+0xac>
 8009f3a:	0793      	lsls	r3, r2, #30
 8009f3c:	bf18      	it	ne
 8009f3e:	2300      	movne	r3, #0
 8009f40:	680e      	ldr	r6, [r1, #0]
 8009f42:	bf08      	it	eq
 8009f44:	694b      	ldreq	r3, [r1, #20]
 8009f46:	1bf6      	subs	r6, r6, r7
 8009f48:	600f      	str	r7, [r1, #0]
 8009f4a:	608b      	str	r3, [r1, #8]
 8009f4c:	2e00      	cmp	r6, #0
 8009f4e:	ddeb      	ble.n	8009f28 <__sflush_r+0xac>
 8009f50:	4633      	mov	r3, r6
 8009f52:	463a      	mov	r2, r7
 8009f54:	4628      	mov	r0, r5
 8009f56:	6a21      	ldr	r1, [r4, #32]
 8009f58:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009f5c:	47e0      	blx	ip
 8009f5e:	2800      	cmp	r0, #0
 8009f60:	dc07      	bgt.n	8009f72 <__sflush_r+0xf6>
 8009f62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f6e:	81a3      	strh	r3, [r4, #12]
 8009f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f72:	4407      	add	r7, r0
 8009f74:	1a36      	subs	r6, r6, r0
 8009f76:	e7e9      	b.n	8009f4c <__sflush_r+0xd0>
 8009f78:	20400001 	.word	0x20400001

08009f7c <_fflush_r>:
 8009f7c:	b538      	push	{r3, r4, r5, lr}
 8009f7e:	690b      	ldr	r3, [r1, #16]
 8009f80:	4605      	mov	r5, r0
 8009f82:	460c      	mov	r4, r1
 8009f84:	b913      	cbnz	r3, 8009f8c <_fflush_r+0x10>
 8009f86:	2500      	movs	r5, #0
 8009f88:	4628      	mov	r0, r5
 8009f8a:	bd38      	pop	{r3, r4, r5, pc}
 8009f8c:	b118      	cbz	r0, 8009f96 <_fflush_r+0x1a>
 8009f8e:	6a03      	ldr	r3, [r0, #32]
 8009f90:	b90b      	cbnz	r3, 8009f96 <_fflush_r+0x1a>
 8009f92:	f7ff f947 	bl	8009224 <__sinit>
 8009f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d0f3      	beq.n	8009f86 <_fflush_r+0xa>
 8009f9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009fa0:	07d0      	lsls	r0, r2, #31
 8009fa2:	d404      	bmi.n	8009fae <_fflush_r+0x32>
 8009fa4:	0599      	lsls	r1, r3, #22
 8009fa6:	d402      	bmi.n	8009fae <_fflush_r+0x32>
 8009fa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009faa:	f7ff fb90 	bl	80096ce <__retarget_lock_acquire_recursive>
 8009fae:	4628      	mov	r0, r5
 8009fb0:	4621      	mov	r1, r4
 8009fb2:	f7ff ff63 	bl	8009e7c <__sflush_r>
 8009fb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009fb8:	4605      	mov	r5, r0
 8009fba:	07da      	lsls	r2, r3, #31
 8009fbc:	d4e4      	bmi.n	8009f88 <_fflush_r+0xc>
 8009fbe:	89a3      	ldrh	r3, [r4, #12]
 8009fc0:	059b      	lsls	r3, r3, #22
 8009fc2:	d4e1      	bmi.n	8009f88 <_fflush_r+0xc>
 8009fc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fc6:	f7ff fb83 	bl	80096d0 <__retarget_lock_release_recursive>
 8009fca:	e7dd      	b.n	8009f88 <_fflush_r+0xc>

08009fcc <__swhatbuf_r>:
 8009fcc:	b570      	push	{r4, r5, r6, lr}
 8009fce:	460c      	mov	r4, r1
 8009fd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fd4:	4615      	mov	r5, r2
 8009fd6:	2900      	cmp	r1, #0
 8009fd8:	461e      	mov	r6, r3
 8009fda:	b096      	sub	sp, #88	@ 0x58
 8009fdc:	da0c      	bge.n	8009ff8 <__swhatbuf_r+0x2c>
 8009fde:	89a3      	ldrh	r3, [r4, #12]
 8009fe0:	2100      	movs	r1, #0
 8009fe2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009fe6:	bf14      	ite	ne
 8009fe8:	2340      	movne	r3, #64	@ 0x40
 8009fea:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009fee:	2000      	movs	r0, #0
 8009ff0:	6031      	str	r1, [r6, #0]
 8009ff2:	602b      	str	r3, [r5, #0]
 8009ff4:	b016      	add	sp, #88	@ 0x58
 8009ff6:	bd70      	pop	{r4, r5, r6, pc}
 8009ff8:	466a      	mov	r2, sp
 8009ffa:	f000 f849 	bl	800a090 <_fstat_r>
 8009ffe:	2800      	cmp	r0, #0
 800a000:	dbed      	blt.n	8009fde <__swhatbuf_r+0x12>
 800a002:	9901      	ldr	r1, [sp, #4]
 800a004:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a008:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a00c:	4259      	negs	r1, r3
 800a00e:	4159      	adcs	r1, r3
 800a010:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a014:	e7eb      	b.n	8009fee <__swhatbuf_r+0x22>

0800a016 <__smakebuf_r>:
 800a016:	898b      	ldrh	r3, [r1, #12]
 800a018:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a01a:	079d      	lsls	r5, r3, #30
 800a01c:	4606      	mov	r6, r0
 800a01e:	460c      	mov	r4, r1
 800a020:	d507      	bpl.n	800a032 <__smakebuf_r+0x1c>
 800a022:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a026:	6023      	str	r3, [r4, #0]
 800a028:	6123      	str	r3, [r4, #16]
 800a02a:	2301      	movs	r3, #1
 800a02c:	6163      	str	r3, [r4, #20]
 800a02e:	b003      	add	sp, #12
 800a030:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a032:	466a      	mov	r2, sp
 800a034:	ab01      	add	r3, sp, #4
 800a036:	f7ff ffc9 	bl	8009fcc <__swhatbuf_r>
 800a03a:	9f00      	ldr	r7, [sp, #0]
 800a03c:	4605      	mov	r5, r0
 800a03e:	4639      	mov	r1, r7
 800a040:	4630      	mov	r0, r6
 800a042:	f7ff fbbf 	bl	80097c4 <_malloc_r>
 800a046:	b948      	cbnz	r0, 800a05c <__smakebuf_r+0x46>
 800a048:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a04c:	059a      	lsls	r2, r3, #22
 800a04e:	d4ee      	bmi.n	800a02e <__smakebuf_r+0x18>
 800a050:	f023 0303 	bic.w	r3, r3, #3
 800a054:	f043 0302 	orr.w	r3, r3, #2
 800a058:	81a3      	strh	r3, [r4, #12]
 800a05a:	e7e2      	b.n	800a022 <__smakebuf_r+0xc>
 800a05c:	89a3      	ldrh	r3, [r4, #12]
 800a05e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a062:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a066:	81a3      	strh	r3, [r4, #12]
 800a068:	9b01      	ldr	r3, [sp, #4]
 800a06a:	6020      	str	r0, [r4, #0]
 800a06c:	b15b      	cbz	r3, 800a086 <__smakebuf_r+0x70>
 800a06e:	4630      	mov	r0, r6
 800a070:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a074:	f000 f81e 	bl	800a0b4 <_isatty_r>
 800a078:	b128      	cbz	r0, 800a086 <__smakebuf_r+0x70>
 800a07a:	89a3      	ldrh	r3, [r4, #12]
 800a07c:	f023 0303 	bic.w	r3, r3, #3
 800a080:	f043 0301 	orr.w	r3, r3, #1
 800a084:	81a3      	strh	r3, [r4, #12]
 800a086:	89a3      	ldrh	r3, [r4, #12]
 800a088:	431d      	orrs	r5, r3
 800a08a:	81a5      	strh	r5, [r4, #12]
 800a08c:	e7cf      	b.n	800a02e <__smakebuf_r+0x18>
	...

0800a090 <_fstat_r>:
 800a090:	b538      	push	{r3, r4, r5, lr}
 800a092:	2300      	movs	r3, #0
 800a094:	4d06      	ldr	r5, [pc, #24]	@ (800a0b0 <_fstat_r+0x20>)
 800a096:	4604      	mov	r4, r0
 800a098:	4608      	mov	r0, r1
 800a09a:	4611      	mov	r1, r2
 800a09c:	602b      	str	r3, [r5, #0]
 800a09e:	f7f8 fe01 	bl	8002ca4 <_fstat>
 800a0a2:	1c43      	adds	r3, r0, #1
 800a0a4:	d102      	bne.n	800a0ac <_fstat_r+0x1c>
 800a0a6:	682b      	ldr	r3, [r5, #0]
 800a0a8:	b103      	cbz	r3, 800a0ac <_fstat_r+0x1c>
 800a0aa:	6023      	str	r3, [r4, #0]
 800a0ac:	bd38      	pop	{r3, r4, r5, pc}
 800a0ae:	bf00      	nop
 800a0b0:	20004230 	.word	0x20004230

0800a0b4 <_isatty_r>:
 800a0b4:	b538      	push	{r3, r4, r5, lr}
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	4d05      	ldr	r5, [pc, #20]	@ (800a0d0 <_isatty_r+0x1c>)
 800a0ba:	4604      	mov	r4, r0
 800a0bc:	4608      	mov	r0, r1
 800a0be:	602b      	str	r3, [r5, #0]
 800a0c0:	f7f8 fdff 	bl	8002cc2 <_isatty>
 800a0c4:	1c43      	adds	r3, r0, #1
 800a0c6:	d102      	bne.n	800a0ce <_isatty_r+0x1a>
 800a0c8:	682b      	ldr	r3, [r5, #0]
 800a0ca:	b103      	cbz	r3, 800a0ce <_isatty_r+0x1a>
 800a0cc:	6023      	str	r3, [r4, #0]
 800a0ce:	bd38      	pop	{r3, r4, r5, pc}
 800a0d0:	20004230 	.word	0x20004230

0800a0d4 <_sbrk_r>:
 800a0d4:	b538      	push	{r3, r4, r5, lr}
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	4d05      	ldr	r5, [pc, #20]	@ (800a0f0 <_sbrk_r+0x1c>)
 800a0da:	4604      	mov	r4, r0
 800a0dc:	4608      	mov	r0, r1
 800a0de:	602b      	str	r3, [r5, #0]
 800a0e0:	f7f8 fe06 	bl	8002cf0 <_sbrk>
 800a0e4:	1c43      	adds	r3, r0, #1
 800a0e6:	d102      	bne.n	800a0ee <_sbrk_r+0x1a>
 800a0e8:	682b      	ldr	r3, [r5, #0]
 800a0ea:	b103      	cbz	r3, 800a0ee <_sbrk_r+0x1a>
 800a0ec:	6023      	str	r3, [r4, #0]
 800a0ee:	bd38      	pop	{r3, r4, r5, pc}
 800a0f0:	20004230 	.word	0x20004230

0800a0f4 <memchr>:
 800a0f4:	4603      	mov	r3, r0
 800a0f6:	b510      	push	{r4, lr}
 800a0f8:	b2c9      	uxtb	r1, r1
 800a0fa:	4402      	add	r2, r0
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	4618      	mov	r0, r3
 800a100:	d101      	bne.n	800a106 <memchr+0x12>
 800a102:	2000      	movs	r0, #0
 800a104:	e003      	b.n	800a10e <memchr+0x1a>
 800a106:	7804      	ldrb	r4, [r0, #0]
 800a108:	3301      	adds	r3, #1
 800a10a:	428c      	cmp	r4, r1
 800a10c:	d1f6      	bne.n	800a0fc <memchr+0x8>
 800a10e:	bd10      	pop	{r4, pc}

0800a110 <_init>:
 800a110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a112:	bf00      	nop
 800a114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a116:	bc08      	pop	{r3}
 800a118:	469e      	mov	lr, r3
 800a11a:	4770      	bx	lr

0800a11c <_fini>:
 800a11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a11e:	bf00      	nop
 800a120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a122:	bc08      	pop	{r3}
 800a124:	469e      	mov	lr, r3
 800a126:	4770      	bx	lr
