<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1593</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:19px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1593-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1593.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-313</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:402px;left:69px;white-space:nowrap" class="ft02">35.20&#160;&#160;MSRS IN THE PENTIUM M PROCESSOR</p>
<p style="position:absolute;top:438px;left:69px;white-space:nowrap" class="ft05">Model-specific registers (MSRs) for the Pentium M processor are similar to those described<a href="o_fe12b1e2a880e0ce-1599.html">&#160;in Section 35.21 for P6&#160;<br/></a>family&#160;processors. The&#160;following&#160;table&#160;describes&#160;new MSRs&#160;and MSRs whose&#160;behavior&#160;has changed on&#160;the Pentium&#160;<br/>M processor.&#160;</p>
<p style="position:absolute;top:189px;left:186px;white-space:nowrap" class="ft03">31:0</p>
<p style="position:absolute;top:189px;left:450px;white-space:nowrap" class="ft06">DS Buffer Management&#160;Area<br/>Linear&#160;address&#160;of&#160;the first&#160;byte&#160;of&#160;the DS&#160;buffer management&#160;area.</p>
<p style="position:absolute;top:234px;left:186px;white-space:nowrap" class="ft03">63:32</p>
<p style="position:absolute;top:234px;left:450px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:258px;left:75px;white-space:nowrap" class="ft03">C000_</p>
<p style="position:absolute;top:274px;left:75px;white-space:nowrap" class="ft03">0080H</p>
<p style="position:absolute;top:258px;left:186px;white-space:nowrap" class="ft03">IA32_EFER</p>
<p style="position:absolute;top:258px;left:358px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:258px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:298px;left:186px;white-space:nowrap" class="ft03">10:0</p>
<p style="position:absolute;top:298px;left:450px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:322px;left:186px;white-space:nowrap" class="ft03">11</p>
<p style="position:absolute;top:322px;left:450px;white-space:nowrap" class="ft03">Execute Disable Bit&#160;Enable</p>
<p style="position:absolute;top:346px;left:186px;white-space:nowrap" class="ft03">63:12</p>
<p style="position:absolute;top:346px;left:450px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:502px;left:302px;white-space:nowrap" class="ft04">Table 35-45. &#160;MSRs in Pentium M&#160;Processors</p>
<p style="position:absolute;top:526px;left:99px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:543px;left:100px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:526px;left:251px;white-space:nowrap" class="ft03">Register&#160;Name</p>
<p style="position:absolute;top:526px;left:579px;white-space:nowrap" class="ft03">Bit&#160;Description</p>
<p style="position:absolute;top:567px;left:83px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:567px;left:141px;white-space:nowrap" class="ft03">Dec</p>
<p style="position:absolute;top:591px;left:89px;white-space:nowrap" class="ft03">0H</p>
<p style="position:absolute;top:591px;left:149px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:591px;left:186px;white-space:nowrap" class="ft03">P5_MC_ADDR</p>
<p style="position:absolute;top:591px;left:417px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-1608.html">e Section 35.22, “MSRs&#160;in&#160;Pentium Processors.”</a></p>
<p style="position:absolute;top:615px;left:89px;white-space:nowrap" class="ft03">1H</p>
<p style="position:absolute;top:615px;left:149px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:615px;left:186px;white-space:nowrap" class="ft03">P5_MC_TYPE</p>
<p style="position:absolute;top:615px;left:417px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-1608.html">&#160;Section 35.22, “MSRs&#160;in&#160;Pentium Processors.”</a></p>
<p style="position:absolute;top:639px;left:85px;white-space:nowrap" class="ft03">10H</p>
<p style="position:absolute;top:639px;left:145px;white-space:nowrap" class="ft03">16</p>
<p style="position:absolute;top:639px;left:186px;white-space:nowrap" class="ft03">IA32_TIME_STAMP_COUNTER</p>
<p style="position:absolute;top:639px;left:417px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-614.html">e Section 17.15, “Time-Stamp Counter,” a</a>nd&#160;see<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:663px;left:85px;white-space:nowrap" class="ft03">17H</p>
<p style="position:absolute;top:663px;left:145px;white-space:nowrap" class="ft03">23</p>
<p style="position:absolute;top:663px;left:186px;white-space:nowrap" class="ft03">IA32_PLATFORM_ID</p>
<p style="position:absolute;top:663px;left:417px;white-space:nowrap" class="ft07">Platform&#160;ID&#160;(R)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>The operating system can use&#160;this&#160;MSR&#160;to&#160;determine “slot” information&#160;</p>
<p style="position:absolute;top:721px;left:417px;white-space:nowrap" class="ft03">for the processor and&#160;the&#160;proper&#160;microcode&#160;update to load.</p>
<p style="position:absolute;top:745px;left:84px;white-space:nowrap" class="ft03">2AH</p>
<p style="position:absolute;top:745px;left:145px;white-space:nowrap" class="ft03">42</p>
<p style="position:absolute;top:745px;left:186px;white-space:nowrap" class="ft03">MSR_EBL_CR_POWERON</p>
<p style="position:absolute;top:745px;left:417px;white-space:nowrap" class="ft06">Processor Hard&#160;Power-On&#160;Configuration<br/>(R/W)&#160;Enables and disables processor features.<br/>(R)&#160;Indicates current processor configuration.</p>
<p style="position:absolute;top:811px;left:186px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:811px;left:417px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:835px;left:186px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:835px;left:417px;white-space:nowrap" class="ft08">Data&#160;Error Checking Enable&#160;(R)<br/>0 = Disabled<br/>Always&#160;0 on&#160;the&#160;Pentium M&#160;processor.</p>
<p style="position:absolute;top:899px;left:186px;white-space:nowrap" class="ft03">2</p>
<p style="position:absolute;top:899px;left:417px;white-space:nowrap" class="ft07">Response&#160;Error Checking Enable (R)<br/>0 = Disabled</p>
<p style="position:absolute;top:937px;left:450px;white-space:nowrap" class="ft03">Always&#160;0 on&#160;the&#160;Pentium M&#160;processor.</p>
<p style="position:absolute;top:961px;left:186px;white-space:nowrap" class="ft03">3</p>
<p style="position:absolute;top:961px;left:417px;white-space:nowrap" class="ft08">MCERR#&#160;Drive Enable (R)&#160;<br/>0 = Disabled<br/>Always&#160;0 on&#160;the&#160;Pentium M&#160;processor.</p>
<p style="position:absolute;top:100px;left:90px;white-space:nowrap" class="ft04">Table 35-44.&#160; MSRs in Intel®&#160;Core™ Solo, Intel®&#160;Core™ Duo&#160;Processors, and&#160;Dual-Core Intel®&#160;Xeon® Processor&#160;LV&#160;</p>
<p style="position:absolute;top:124px;left:99px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:141px;left:100px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:141px;left:222px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:124px;left:375px;white-space:nowrap" class="ft03">Shared/</p>
<p style="position:absolute;top:141px;left:377px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:141px;left:596px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:164px;left:83px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:164px;left:141px;white-space:nowrap" class="ft03">Dec</p>
</div>
</body>
</html>
