# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU {C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/ALU_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:11:47 on Aug 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU" C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/ALU_module.sv 
# -- Compiling module ALU_module
# 
# Top level modules:
# 	ALU_module
# End time: 16:11:47 on Aug 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU {C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/Functions.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:11:47 on Aug 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU" C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/Functions.sv 
# -- Compiling module FullAdderModule
# -- Compiling module FullAdderSubstractorModule
# -- Compiling module ALU
# 
# Top level modules:
# 	FullAdderModule
# 	FullAdderSubstractorModule
# 	ALU
# End time: 16:11:47 on Aug 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU {C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/ALU_Testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:11:47 on Aug 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU" C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/ALU_Testbench.sv 
# -- Compiling module ALU_Testbench
# 
# Top level modules:
# 	ALU_Testbench
# End time: 16:11:47 on Aug 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_Testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_Testbench 
# Start time: 16:11:47 on Aug 23,2024
# Loading sv_std.std
# Loading work.ALU_Testbench
# Loading work.ALU
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# AND Result: 10001000, Zero Flag: 0, Negative Flag: 1
# OR Result: 11111111, Zero Flag: 0, Negative Flag: 1
# XOR Result: 11111111, Zero Flag: 0, Negative Flag: 1
# Shift Left Result: 00011110, Zero Flag: 0, Negative Flag: 0
# Shift Right Result: 01000000, Zero Flag: 0, Negative Flag: 1
# Divisi贸n Result:  20, Zero Flag: 0, Negative Flag: 1
# M贸dulo Result:  10, Zero Flag: 0, Negative Flag: 0
# Operaci贸n Cero - AND Result: 00000000, Zero Flag: x, Negative Flag: x
# Operaci贸n Negativa - AND Result: 00000000, Zero Flag: 0, Negative Flag: 1
# ** Note: $finish    : C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/ALU_Testbench.sv(84)
#    Time: 90 ps  Iteration: 0  Instance: /ALU_Testbench
# 1
# Break in Module ALU_Testbench at C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/ALU_Testbench.sv line 84
# End time: 16:12:18 on Aug 23,2024, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
