SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Real-Imag to Complex/port1
0
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Magnitude-Angle to Complex/port1
16
F64
2
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Real-Imag to Complex/port1
32
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Real-Imag to Complex/port1
48
F64
2
SM_eHS/Memory1/port1
80
F64
1
SM_eHS/Memory1/port2
88
F64
1
SM_eHS/Memory1/port3
96
F64
1
SM_eHS/Memory1/port4
104
F64
1
SM_eHS/OpComm/Receive/S-Function/port1
112
F64
165
SM_eHS/eHSx64 Gen3 CommBlk/Relay1/port1
1432
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Data Type Conversion8/port1
1440
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/eHS_rst_loadin/port1
1448
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Automated_Solver_Mat_Initialisation_1/port1
1456
F64
1
SM_eHS/source_and_gates/Sine Wave Function/port1
1464
F64
1
SM_eHS/source_and_gates/Memory1/port1
1472
F64
1
SM_eHS/source_and_gates/Memory/port1
1480
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Inputs_eHS1_Send/port1
1488
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Outputs_eHS1_Recv/port1
1496
F64
1
SM_eHS/OpMonitor/port1
1504
F64
1
SM_eHS/OpMonitor/port2
1512
F64
1
SM_eHS/OpMonitor/port3
1520
F64
1
SM_eHS/OpMonitor/port4
1528
F64
1
SM_eHS/Memory2/port1
1536
F64
1
SM_eHS/Memory2/port2
1544
F64
1
SM_eHS/Memory2/port3
1552
F64
1
SM_eHS/Memory/port1
1560
F64
1
SM_eHS/Memory/port2
1568
F64
1
SM_eHS/Memory/port3
1576
F64
1
SM_eHS/Memory/port4
1584
F64
1
SM_eHS/Memory/port5
1592
F64
1
SM_eHS/Memory/port6
1600
F64
1
SM_eHS/Memory3/port1
1608
F64
1
SM_eHS/Memory3/port2
1616
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Memory1/port1
1624
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/change_detector/Data Type Conversion1/port1
1632
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Data Type Conversion/port1
1640
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Memory2/port1
1648
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Add/port1
1656
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Switch/port1
1664
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Switch1/port1
1672
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/LoadIn/port1
1680
F64
1
SM_eHS/Outputs_eHS1_Recv/port1
1688
F64
1
SM_eHS/sfp2dbl/port1
1696
F64
7
SM_eHS/To Analog Outputs/Subsystem/Constant/port1
1752
F64
9
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/DataIn Send/port1
1824
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/port1
1832
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/port2
1840
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/port3
1848
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Sum/port1
1856
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Data Type Conversion1/port1
1864
F64
2
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/Memory1/port1
1880
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/IOTypeSel_LoadIn/port1
1888
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/Memory/port1
1896
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port1
1904
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port2
1912
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port3
1920
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port4
1928
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port5
1936
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port6
1944
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port7
1952
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port8
1960
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port9
1968
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port10
1976
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port11
1984
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port12
1992
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port13
2000
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port14
2008
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port15
2016
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port16
2024
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/port17
2032
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/Memory1/port1
2040
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/IOTypeSel_LoadIn/port1
2048
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/Memory/port1
2056
F64
1
SM_eHS/Subsystem/Mean/Model/integrator/port1
2064
F64
1
SM_eHS/Subsystem/Mean/Model/Transport Delay/port1
2072
F64
1
SM_eHS/Subsystem/Mean/Model/Clock/port1
2080
F64
1
SM_eHS/Subsystem/Mean/Model/Memory/port1
2088
F64
1
SM_eHS/Subsystem/Mean/Model/Switch/port1
2096
F64
1
SM_eHS/Subsystem/Mean1/Model/integrator/port1
2104
F64
1
SM_eHS/Subsystem/Mean1/Model/Transport Delay/port1
2112
F64
1
SM_eHS/Subsystem/Mean1/Model/Clock/port1
2120
F64
1
SM_eHS/Subsystem/Mean1/Model/Memory/port1
2128
F64
1
SM_eHS/Subsystem/Mean1/Model/Switch/port1
2136
F64
1
SM_eHS/Subsystem/Divide/port1
2144
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Convert  Single floating-point (FPGA)  to double/port1
2152
F64
7
SM_eHS/eHSx64 Gen3 CommBlk/Divide/port1
2208
F64
7
SM_eHS/source_and_gates/Rate Transition3/port1
2264
F64
1
SM_eHS/source_and_gates/Rate Transition1/port1
2272
F64
1
SM_eHS/source_and_gates/Rate Transition2/port1
2280
F64
1
SM_eHS/OpWriteFile/port1
2288
F64
1
SM_eHS/OpWriteFile/port2
2296
F64
1
SM_eHS/RMS/Switch/port1
2304
F64
1
SM_eHS/RMS1/Switch/port1
2312
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/change_detector/Data Type Conversion1/port1
2320
F64
1
SM_eHS/source_and_gates/Step/port1
2328
F64
1
SM_eHS/source_and_gates/Gain/port1
2336
F64
1
SM_eHS/source_and_gates/Switch1/port1
2344
F64
1
SM_eHS/source_and_gates/Product1/port1
2352
F64
1
SM_eHS/source_and_gates/RTE Conversion/port1
2392
F64
4
SM_eHS/source_and_gates/Inverter Control/Unit Delay/port1
2424
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Digital Clock/port1
2432
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Add1/port1
2440
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Math Function/port1
2448
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/1\ib1/port1
2456
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Lookup Table/port1
2464
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Add3/port1
2472
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Cr_MinMax/Add3/port1
2480
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Cr_MinMax/Gain1/port1
2488
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Cr_MinMax/MUL1/port1
2496
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Cr_MinMax/Add4/port1
2504
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Data Type Conversion/port1
2512
F64
4
SM_eHS/source_and_gates/RTE Conversion1/port1
2544
F64
4
SM_eHS/source_and_gates/RTE Conversion2/port1
2608
F64
4
SM_eHS/source_and_gates/RTE Switch/port1
2640
F64
4
SM_eHS/source_and_gates/RTE Logical Operator1/port1
2672
F64
4
SM_eHS/source_and_gates/RTE Ground/port1
2704
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port1
2736
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port2
2768
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port3
2800
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port4
2832
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port5
2864
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port6
2896
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port7
2928
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port8
2960
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port9
2992
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port10
3024
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port11
3056
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port12
3088
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port13
3120
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port14
3152
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port15
3184
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/RTE_Conversion_1/port16
3216
F64
4
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/port1
3248
F64
1
SM_eHS/source_and_gates/Rate Transition5/port1
3256
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/A->pu/port1
3264
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Unit Delay/port1
3272
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/avoid division by zero/port1
3280
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Math Function/port1
3288
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Gain/port1
3296
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Discrete Variable Time Delay/S-Function/port1
3304
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete-Time Integrator/port1
3312
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Math Function/port1
3320
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/First cycle of simulation Id=0.92, Iq=0/port1
3328
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Switch/port1
3336
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/D*u(k)/port1
3352
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/Delay_x1/port1
3368
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/C*x(k)/C11/port1
3384
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/Delay_x2/port1
3400
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/C*x(k)/C12/port1
3416
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/C*x(k)/sum2/port1
3432
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/C*X(k)+D*u(k)/port1
3448
F64
2
SM_eHS/source_and_gates/Inverter Control/Unit Delay2/port1
3464
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Sum/port1
3472
F64
2
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Proportional Gain/port1
3488
F64
2
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Integrator/port1
3504
F64
2
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Sum/port1
3520
F64
2
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Saturate/port1
3536
F64
2
SM_eHS/source_and_gates/Rate Transition4/port1
3552
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/V->pu/port1
3560
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Trigonometric Function/port1
3568
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Gain1/port1
3576
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Product1/port1
3584
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Integ4/port1
3592
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/To avoid division  by zero/port1
3600
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Number of samples per cycle/port1
3608
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Rounding Function/port1
3616
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Gain/port1
3624
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Discrete Variable Time Delay/S-Function/port1
3632
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Unit Delay/port1
3640
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Digital  Clock/port1
3648
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Unit Delay1/port1
3656
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Switch/port1
3664
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Trigonometric Function3/port1
3672
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Gain3/port1
3680
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Product2/port1
3688
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Integ4/port1
3696
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/To avoid division  by zero/port1
3704
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Number of samples per cycle/port1
3712
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Rounding Function/port1
3720
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Gain/port1
3728
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Discrete Variable Time Delay/S-Function/port1
3736
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Unit Delay/port1
3744
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Digital  Clock/port1
3752
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Unit Delay1/port1
3760
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Switch/port1
3768
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Complex to Magnitude-Angle/port1
3776
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Complex to Magnitude-Angle/port2
3784
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Rad->Deg./port1
3792
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/to-rad/port1
3800
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Complex to Real-Imag/port1
3808
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Complex to Real-Imag/port2
3816
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Rff /port1
3824
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Lff  /port1
3832
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Add1/port1
3840
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Rff/port1
3848
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Lff/port1
3856
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Add3/port1
3864
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Add2/port1
3872
F64
2
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Integral Gain/port1
3888
F64
2
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Saturation/port1
3904
F64
2
SM_eHS/source_and_gates/Rate Transition7/port1
3920
F64
1
SM_eHS/source_and_gates/Rate Transition8/port1
3928
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Digital  Clock/port1
3936
F64
1
SM_eHS/source_and_gates/Rate Transition6/port1
3944
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Integ4/port1
3952
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/K1/port1
3960
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Discrete Variable Time Delay/S-Function/port1
3968
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Unit Delay/port1
3976
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Unit Delay1/port1
3984
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Switch/port1
3992
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Trigonometric Function2/port1
4000
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Product1/port1
4008
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Integ4/port1
4016
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/To avoid division  by zero/port1
4024
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Number of samples per cycle/port1
4032
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Rounding Function/port1
4040
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Gain/port1
4048
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Discrete Variable Time Delay/S-Function/port1
4056
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Correction subsystem/Unit Delay/port1
4064
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Digital  Clock/port1
4072
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Unit Delay1/port1
4080
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Switch/port1
4088
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Divide/port1
4096
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete Derivative /port1
4104
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete-Time Integrator/port1
4112
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Kp4/port1
4120
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Sum6/port1
4128
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Saturation1/port1
4136
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Gain10/port1
4144
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Rate Limiter/port1
4152
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/Delay_x1/port1
4160
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A11/port1
4168
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/Delay_x2/port1
4176
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A12/port1
4184
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A21/port1
4192
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A22/port1
4200
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/sum2/port1
4208
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/sum3/port1
4216
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/B*(u(k)+u(k-1))/B11/port1
4224
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*x1(k) + B*u1(k) /port1
4232
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/B*(u(k)+u(k-1))/B21/port1
4240
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*x2(k) + B*u2(k)/port1
4248
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/D*u(k)/port1
4256
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/C*x(k)/C11/port1
4264
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/C*x(k)/C12/port1
4272
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/C*x(k)/sum2/port1
4280
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/C*X(k)+D*u(k)/port1
4288
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A11/port1
4296
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A12/port1
4312
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A21/port1
4328
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A22/port1
4344
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/sum2/port1
4360
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/sum3/port1
4376
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/B*(u(k)+u(k-1))/B11/port1
4392
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*x1(k) + B*u1(k) /port1
4408
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/B*(u(k)+u(k-1))/B21/port1
4424
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*x2(k) + B*u2(k)/port1
4440
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Constant1/port1
4456
F64
1
SM_eHS/source_and_gates/Inverter Control/Switch/port1
4464
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Add1/port1
4472
F64
1
SM_eHS/source_and_gates/Inverter Control/Unit Delay3/port1
4480
F64
2
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Gain1/port1
4496
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Product/port1
4504
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Product1/port1
4512
F64
2
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Complex to Magnitude-Angle/port1
4528
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Complex to Magnitude-Angle/port2
4536
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Add2/port1
4544
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Trigonometric Function/port1
4552
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Product2/port1
4560
F64
1
SM_eHS/source_and_gates/Inverter Control/Unit Delay1/port1
4568
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/Sum/port1
4576
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/Rtot_pu2/port1
4584
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Integral Gain/port1
4592
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Integrator/port1
4600
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Proportional Gain/port1
4608
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Sum/port1
4616
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Saturate/port1
4624
F64
1
SM_eHS/source_and_gates/RMS1/Switch/port1
4632
F64
1
SM_eHS/source_and_gates/RTE Period Meter/port1
4640
F64
1
SM_eHS/source_and_gates/Saturation/port1
4648
F64
1
SM_eHS/Clock/port1
4656
F64
1
SM_eHS/Constant1/port1
4664
F64
1
SM_eHS/Data Type Conversion/port1
4672
F64
1
SM_eHS/OpTrigger/port1
4680
F64
1
SM_eHS/OpCtrl/port1
4688
F64
1
SM_eHS/OpCtrl/port2
4696
F64
4
SM_eHS/source_and_gates/MATLAB Function/port1
4728
F64
1
SM_eHS/source_and_gates/MATLAB Function/port2
4736
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Subsystem1/Fcn/port1
4744
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Subsystem1/Fcn1/port1
4752
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Subsystem - pi__2 delay/Fcn/port1
4760
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Subsystem - pi__2 delay/Fcn1/port1
4768
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Switch/port1
4776
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Correction subsystem/Sum1/port1
4792
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Correction subsystem/Sum5/port1
4800
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Correction subsystem/Product5/port1
4808
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Correction subsystem/Gain1/port1
4816
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Correction subsystem/Sum4/port1
4824
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Correction subsystem/Product2/port1
4832
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Correction subsystem/Product4/port1
4840
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Sum7/port1
4848
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Product/port1
4856
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Sum5/port1
4864
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Trigonometric Function/port1
4872
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Gain1/port1
4880
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Product1/port1
4888
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Integ4/port1
4896
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/To avoid division  by zero/port1
4904
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Number of samples per cycle/port1
4912
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Rounding Function/port1
4920
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Gain/port1
4928
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Discrete Variable Time Delay/S-Function/port1
4936
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Unit Delay/port1
4944
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Digital  Clock/port1
4952
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Unit Delay1/port1
4960
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Switch/port1
4968
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Trigonometric Function3/port1
4976
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Gain3/port1
4984
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Product2/port1
4992
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Integ4/port1
5000
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/To avoid division  by zero/port1
5008
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Number of samples per cycle/port1
5016
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Rounding Function/port1
5024
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Gain/port1
5032
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Discrete Variable Time Delay/S-Function/port1
5040
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Unit Delay/port1
5048
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Digital  Clock/port1
5056
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Unit Delay1/port1
5064
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Switch/port1
5072
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Complex to Magnitude-Angle/port1
5080
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Complex to Magnitude-Angle/port2
5088
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Rad->Deg./port1
5096
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Saturation/port1
5104
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Math Function/port1
5112
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Sum1/port1
5120
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Sum5/port1
5128
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Product5/port1
5136
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Gain1/port1
5144
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Sum4/port1
5152
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Product2/port1
5160
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Product4/port1
5168
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Sum7/port1
5176
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Product/port1
5184
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Sum5/port1
5192
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Sum1/port1
5200
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Sum5/port1
5208
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Product5/port1
5216
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Gain1/port1
5224
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Sum4/port1
5232
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Product2/port1
5240
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Product4/port1
5248
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Sum7/port1
5256
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Product/port1
5264
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Sum5/port1
5272
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Gain1/port1
5280
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Gain/port1
5288
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Sum1/port1
5296
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Sum7/port1
5304
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Product/port1
5312
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Sum5/port1
5320
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Sum1/port1
5328
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Sum5/port1
5336
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Product5/port1
5344
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Gain1/port1
5352
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Sum4/port1
5360
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Product2/port1
5368
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Product4/port1
5376
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Sum7/port1
5384
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Product/port1
5392
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Sum5/port1
5400
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Sum1/port1
5408
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Sum5/port1
5416
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Product5/port1
5424
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Gain1/port1
5432
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Sum4/port1
5440
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Product2/port1
5448
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Product4/port1
5456
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Sum7/port1
5464
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Product/port1
5472
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Sum5/port1
5480
F64
1
SM_eHS/source_and_gates/Inverter Control/MPPT Controller using Perturbe  & Observe technique  /port1
5488
F64
4
SM_eHS/source_and_gates/Inverter Control/MPPT Controller using Perturbe  & Observe technique  /port2
5520
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Saturation/port1
5528
F64
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Gain1/port1
5656
F64
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Saturation1/port1
5784
F64
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Gain2/port1
5912
F64
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Saturation/port1
6040
F64
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Gain1/port1
6168
F64
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Saturation1/port1
6296
F64
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Gain2/port1
6424
F64
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Saturation/port1
6552
F64
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Gain1/port1
6680
F64
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Saturation1/port1
6808
F64
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Gain2/port1
6936
F64
16
SM_eHS/Subsystem/Mean1/Model/Sum/port1
7064
F64
1
SM_eHS/Subsystem/Mean1/Model/Gain/port1
7072
F64
1
SM_eHS/Subsystem/Mean/Model/Sum/port1
7080
F64
1
SM_eHS/Subsystem/Mean/Model/Gain/port1
7088
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Data Type Conversion2/port1
7096
I32
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Data Type Conversion2/port1
7160
I32
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Data Type Conversion2/port1
7224
I32
16
SM_eHS/eHSx64 Gen3 CommBlk/Data Type Conversion1/port1
7288
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/sat_scn/port1
7292
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/shift_2bits/port1
7296
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/Add/port1
7300
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/Detect Change/Delay Input1/port1
7304
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/Convert double to  Single floating-point (FPGA)/port1
7308
U32
3
SM_eHS/eHSx64 Gen3 CommBlk/Outputs_eHS1_Recv/port1
7320
U32
8
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Convert double to  Single floating-point (FPGA)/port1
7352
U32
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Convert double to  Single floating-point (FPGA)1/port1
7416
U32
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Switch/port1
7480
U32
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Bitwise Operator/port1
7544
U32
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Data Type Conversion5/port1
7608
U32
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Switch/port1
7672
U32
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Bitwise Operator/port1
7736
U32
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Data Type Conversion5/port1
7800
U32
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Switch/port1
7864
U32
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Bitwise Operator/port1
7928
U32
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Data Type Conversion5/port1
7992
U32
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/change_detector/Detect Change/Delay Input1/port1
8056
U32
80
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Multiport Switch/port1
8376
U32
17
SM_eHS/Outputs_eHS1_Recv/port1
8516
U32
7
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Convert double to  Single floating-point (FPGA)2/port1
8544
U32
16
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/IOTypeSel/port1
8608
U32
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/IOTypeSel/port1
8612
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/Saturation/port1
8616
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/load_config1/port1
8620
U32
10
SM_eHS/eHSx64 Gen3 CommBlk/change_detector/Detect Change/Delay Input1/port1
8660
U32
10
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Data Type Conversion1/port1
8700
U32
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Data Type Conversion1/port1
8764
U32
16
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Data Type Conversion1/port1
8828
U32
16
SM_eHS/eHSx64 Gen3 CommBlk/Detect Change/FixPt Relational Operator/port1
8892
U8
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/change_detector/Detect Change/FixPt Relational Operator/port1
8893
U8
80
SM_eHS/eHSx64 Gen3 CommBlk/change_detector/Detect Change/FixPt Relational Operator/port1
8973
U8
10
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Compare To Constant/Compare/port1
8983
U8
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Compare To Constant1/Compare/port1
8984
U8
1
SM_eHS/eHSx64 Gen3 CommBlk/Logical Operator/port1
8985
Boolean
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/change_detector/Logical Operator/port1
8986
Boolean
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Logical Operator1/port1
8987
Boolean
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Data Type Conversion/port1
8988
Boolean
1
SM_eHS/Subsystem/Mean/Model/Relational Operator/port1
8989
Boolean
1
SM_eHS/Subsystem/Mean1/Model/Relational Operator/port1
8990
Boolean
1
SM_eHS/RMS/Data Type Conversion/port1
8991
Boolean
1
SM_eHS/RMS/Logical Operator/port1
8992
Boolean
1
SM_eHS/RMS1/Data Type Conversion/port1
8993
Boolean
1
SM_eHS/RMS1/Logical Operator/port1
8994
Boolean
1
SM_eHS/eHSx64 Gen3 CommBlk/change_detector/Logical Operator/port1
8995
Boolean
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Modulator type/Full Bridge Bipolar/Relational Operator2/port1
8996
Boolean
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Modulator type/Full Bridge Bipolar/Logical Operator/port1
8997
Boolean
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Logical Operator4/port1
8998
Boolean
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Relational Operator/port1
9000
Boolean
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Relational Operator/port1
9001
Boolean
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Relational Operator/port1
9002
Boolean
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Relational Operator/port1
9003
Boolean
1
SM_eHS/source_and_gates/RMS1/Data Type Conversion/port1
9004
Boolean
1
SM_eHS/source_and_gates/RMS1/Logical Operator/port1
9005
Boolean
1
SM_eHS/Compare To Constant/Compare/port1
9006
Boolean
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Relational Operator/port1
9007
Boolean
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Relational Operator/port1
9008
Boolean
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/D Latch/D Latch/D/port1
9009
Boolean
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/D Latch/D Latch/Logic/port1
9010
Boolean
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Mean value/Model/Clock/port1
9011
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Mean value/Model/integrator/port1
9019
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Mean value/Model/Transport Delay/port1
9027
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Mean value/Model/Memory/port1
9035
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Mean value/Model/Switch/port1
9043
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Product/port1
9051
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Saturation to avoid negative sqrt/port1
9059
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Sqrt/port1
9067
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Mean value/Model/Sum/port1
9075
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Mean value/Model/Gain/port1
9083
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Mean value/Model/Relational Operator/port1
9091
Boolean
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Real-Imag to Complex/port1
9092
F64
2
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean value1/Model/integrator/port1
9108
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean value1/Model/Transport Delay/port1
9116
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean value1/Model/Clock/port1
9124
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean value1/Model/Memory/port1
9132
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean value1/Model/Switch/port1
9140
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean/Model/integrator/port1
9148
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean/Model/Transport Delay/port1
9156
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean/Model/Clock/port1
9164
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean/Model/Memory/port1
9172
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean/Model/Switch/port1
9180
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Complex to Magnitude-Angle/port1
9188
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Complex to Magnitude-Angle/port2
9196
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/sin(wt)/port1
9204
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Product/port1
9212
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/cos(wt)/port1
9220
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Product1/port1
9228
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Rad->Deg./port1
9236
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Gain/port1
9244
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean value1/Model/Sum/port1
9252
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean value1/Model/Gain/port1
9260
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean/Model/Sum/port1
9268
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean/Model/Gain/port1
9276
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean value1/Model/Relational Operator/port1
9284
Boolean
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean/Model/Relational Operator/port1
9285
Boolean
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/Clock/port1
9286
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/integrator/port1
9294
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/Transport Delay/port1
9302
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/Memory/port1
9310
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/Switch/port1
9318
F64
1
SM_eHS/RMS1/TrueRMS /Product/port1
9326
F64
1
SM_eHS/RMS1/TrueRMS /Saturation to avoid negative sqrt/port1
9334
F64
1
SM_eHS/RMS1/TrueRMS /Sqrt/port1
9342
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/Sum/port1
9350
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/Gain/port1
9358
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/Relational Operator/port1
9366
Boolean
1
SM_eHS/RMS1/RMS /Fourier1/Real-Imag to Complex/port1
9367
F64
2
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/integrator/port1
9383
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/Transport Delay/port1
9391
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/Clock/port1
9399
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/Memory/port1
9407
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/Switch/port1
9415
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/integrator/port1
9423
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/Transport Delay/port1
9431
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/Clock/port1
9439
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/Memory/port1
9447
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/Switch/port1
9455
F64
1
SM_eHS/RMS1/RMS /Fourier1/Complex to Magnitude-Angle/port1
9463
F64
1
SM_eHS/RMS1/RMS /Fourier1/Complex to Magnitude-Angle/port2
9471
F64
1
SM_eHS/RMS1/RMS /Fourier1/sin(wt)/port1
9479
F64
1
SM_eHS/RMS1/RMS /Fourier1/Product/port1
9487
F64
1
SM_eHS/RMS1/RMS /Fourier1/cos(wt)/port1
9495
F64
1
SM_eHS/RMS1/RMS /Fourier1/Product1/port1
9503
F64
1
SM_eHS/RMS1/RMS /Fourier1/Rad->Deg./port1
9511
F64
1
SM_eHS/RMS1/RMS /Gain/port1
9519
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/Sum/port1
9527
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/Gain/port1
9535
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/Sum/port1
9543
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/Gain/port1
9551
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/Relational Operator/port1
9559
Boolean
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/Relational Operator/port1
9560
Boolean
1
SM_eHS/RMS/TrueRMS /Mean value/Model/Clock/port1
9561
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/integrator/port1
9569
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/Transport Delay/port1
9577
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/Memory/port1
9585
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/Switch/port1
9593
F64
1
SM_eHS/RMS/TrueRMS /Product/port1
9601
F64
1
SM_eHS/RMS/TrueRMS /Saturation to avoid negative sqrt/port1
9609
F64
1
SM_eHS/RMS/TrueRMS /Sqrt/port1
9617
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/Sum/port1
9625
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/Gain/port1
9633
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/Relational Operator/port1
9641
Boolean
1
SM_eHS/RMS/RMS /Fourier1/Real-Imag to Complex/port1
9642
F64
2
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/integrator/port1
9658
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/Transport Delay/port1
9666
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/Clock/port1
9674
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/Memory/port1
9682
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/Switch/port1
9690
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/integrator/port1
9698
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/Transport Delay/port1
9706
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/Clock/port1
9714
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/Memory/port1
9722
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/Switch/port1
9730
F64
1
SM_eHS/RMS/RMS /Fourier1/Complex to Magnitude-Angle/port1
9738
F64
1
SM_eHS/RMS/RMS /Fourier1/Complex to Magnitude-Angle/port2
9746
F64
1
SM_eHS/RMS/RMS /Fourier1/sin(wt)/port1
9754
F64
1
SM_eHS/RMS/RMS /Fourier1/Product/port1
9762
F64
1
SM_eHS/RMS/RMS /Fourier1/cos(wt)/port1
9770
F64
1
SM_eHS/RMS/RMS /Fourier1/Product1/port1
9778
F64
1
SM_eHS/RMS/RMS /Fourier1/Rad->Deg./port1
9786
F64
1
SM_eHS/RMS/RMS /Gain/port1
9794
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/Sum/port1
9802
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/Gain/port1
9810
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/Sum/port1
9818
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/Gain/port1
9826
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/Relational Operator/port1
9834
Boolean
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/Relational Operator/port1
9835
Boolean
1
