(pcb "C:\Users\yanat\Documents\GitHub\PC-6001_SD\Kicad\PC-6001\PC-6001_SD.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  165630 -181940  87630 -181940  87630 -157940  165630 -157940
            165630 -181940)
    )
    (via "Via[0-1]_500:300_um")
    (rule
      (width 200)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place S1 160630 -172940 front 0 (PN SLIDE_SWITCH_3P))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical::1
      (place S2 160630 -163940 front 0 (PN SLIDE_SWITCH_3P))
    )
    (component "Package_DIP:DIP-28_W15.24mm_LongPads"
      (place U1 155630 -162940 front 270 (PN 27256))
    )
    (component "Package_DIP:DIP-24_W15.24mm_LongPads"
      (place U2 118630 -162940 front 270 (PN 2364))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical::1
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image "Package_DIP:DIP-28_W15.24mm_LongPads"
      (outline (path signal 50  16700 1550  -1500 1550))
      (outline (path signal 50  16700 -34550  16700 1550))
      (outline (path signal 50  -1500 -34550  16700 -34550))
      (outline (path signal 50  -1500 1550  -1500 -34550))
      (outline (path signal 120  13680 1330  8620 1330))
      (outline (path signal 120  13680 -34350  13680 1330))
      (outline (path signal 120  1560 -34350  13680 -34350))
      (outline (path signal 120  1560 1330  1560 -34350))
      (outline (path signal 120  6620 1330  1560 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_2400x1600_um 13 0 -30480)
      (pin Oval[A]Pad_2400x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_2400x1600_um 14 0 -33020)
      (pin Oval[A]Pad_2400x1600_um 28 15240 0)
    )
    (image "Package_DIP:DIP-24_W15.24mm_LongPads"
      (outline (path signal 50  16700 1550  -1500 1550))
      (outline (path signal 50  16700 -29500  16700 1550))
      (outline (path signal 50  -1500 -29500  16700 -29500))
      (outline (path signal 50  -1500 1550  -1500 -29500))
      (outline (path signal 120  13680 1330  8620 1330))
      (outline (path signal 120  13680 -29270  13680 1330))
      (outline (path signal 120  1560 -29270  13680 -29270))
      (outline (path signal 120  1560 1330  1560 -29270))
      (outline (path signal 120  6620 1330  1560 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -29210  255 270))
      (outline (path signal 100  14985 -29210  255 -29210))
      (outline (path signal 100  14985 1270  14985 -29210))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 24 15240 0)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_500:300_um"
      (shape (circle F.Cu 500))
      (shape (circle B.Cu 500))
      (attach off)
    )
  )
  (network
    (net "Net-(U1-Pad8)"
      (pins U1-8 U2-6)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10 U2-8)
    )
    (net "Net-(U1-Pad2)"
      (pins U1-2 U2-21)
    )
    (net "Net-(S1-Pad2)"
      (pins S1-2 U1-27)
    )
    (net "Net-(S1-Pad3)"
      (pins S1-3 S2-3 U1-1 U1-28 U2-24)
    )
    (net "Net-(S1-Pad1)"
      (pins S1-1 S2-1 U1-22 U1-14 U2-12)
    )
    (net "Net-(S2-Pad2)"
      (pins S2-2 U1-26)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15 U2-13)
    )
    (net "Net-(U1-Pad16)"
      (pins U1-16 U2-14)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3 U2-1)
    )
    (net "Net-(U1-Pad17)"
      (pins U1-17 U2-15)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4 U2-2)
    )
    (net "Net-(U1-Pad18)"
      (pins U1-18 U2-16)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5 U2-3)
    )
    (net "Net-(U1-Pad19)"
      (pins U1-19 U2-17)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6 U2-4)
    )
    (net "Net-(U1-Pad20)"
      (pins U1-20 U2-20)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7 U2-5)
    )
    (net "Net-(U1-Pad21)"
      (pins U1-21 U2-19)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9 U2-7)
    )
    (net "Net-(U1-Pad23)"
      (pins U1-23 U2-18)
    )
    (net "Net-(U1-Pad24)"
      (pins U1-24 U2-22)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11 U2-9)
    )
    (net "Net-(U1-Pad25)"
      (pins U1-25 U2-23)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12 U2-10)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13 U2-11)
    )
    (class kicad_default "" /A0 /A1 /A10 /A11 /A12 /A13 /A2 /A3 /A4 /A5 /A6
      /A7 /A8 /A9 /CS /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /MISO /MOSI /MSW1 /SCK
      /~CS2 /~DRD2 /~EXCAS /~IORQ /~RAS2 /~RD /~RESET /~WR "Net-(S1-Pad1)"
      "Net-(S1-Pad2)" "Net-(S1-Pad3)" "Net-(S2-Pad2)" "Net-(U1-Pad1)" "Net-(U1-Pad10)"
      "Net-(U1-Pad11)" "Net-(U1-Pad12)" "Net-(U1-Pad13)" "Net-(U1-Pad15)"
      "Net-(U1-Pad16)" "Net-(U1-Pad17)" "Net-(U1-Pad18)" "Net-(U1-Pad19)"
      "Net-(U1-Pad2)" "Net-(U1-Pad20)" "Net-(U1-Pad21)" "Net-(U1-Pad23)" "Net-(U1-Pad24)"
      "Net-(U1-Pad25)" "Net-(U1-Pad3)" "Net-(U1-Pad4)" "Net-(U1-Pad5)" "Net-(U1-Pad6)"
      "Net-(U1-Pad7)" "Net-(U1-Pad8)" "Net-(U1-Pad9)" "Net-(U2-Pad8)" "Net-(U3-Pad1)"
      "Net-(U3-Pad3)" "Net-(U4-Pad1)" "Net-(U4-Pad10)" "Net-(U4-Pad16)" "Net-(U4-Pad18)"
      "Net-(U4-Pad19)" "Net-(U4-Pad2)" "Net-(U4-Pad20)" "Net-(U4-Pad21)" "Net-(U4-Pad22)"
      "Net-(U4-Pad23)" "Net-(U4-Pad24)" "Net-(U4-Pad25)" "Net-(U4-Pad3)" "Net-(U4-Pad4)"
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 200)
        (clearance 200.1)
      )
    )
    (class +5V +5V
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
    (class GND GND
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
