# //  ModelSim SE-64 10.5b May 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 16:14:28 on Nov 14,2017
# vcom -reportprogress 300 -93 -work work ../../src/state_machine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity state_machine
# -- Compiling architecture beh of state_machine
# End time: 16:14:28 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 16:14:28 on Nov 14,2017
# vcom -reportprogress 300 -93 -work work ../../src/ssd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ssd
# -- Compiling architecture beh of ssd
# End time: 16:14:28 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 16:14:28 on Nov 14,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture beh of alu
# End time: 16:14:28 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 16:14:28 on Nov 14,2017
# vcom -reportprogress 300 -93 -work work ../../src/doubledabble.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity doubledabble
# -- Compiling architecture arch of doubledabble
# End time: 16:14:29 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 16:14:29 on Nov 14,2017
# vcom -reportprogress 300 -93 -work work ../../src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top
# -- Compiling architecture beh of top
# ** Error: ../../src/top.vhd(95): (vcom-1035) Formal port "addr" has OPEN or no actual associated with it.
# ** Error: ../../src/top.vhd(168): VHDL Compiler exiting
# End time: 16:14:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 6
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/top.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 16:16:19 on Nov 14,2017
# vcom -reportprogress 300 -93 -work work ../../src/state_machine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity state_machine
# -- Compiling architecture beh of state_machine
# End time: 16:16:19 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 16:16:19 on Nov 14,2017
# vcom -reportprogress 300 -93 -work work ../../src/ssd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ssd
# -- Compiling architecture beh of ssd
# End time: 16:16:19 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 16:16:19 on Nov 14,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture beh of alu
# End time: 16:16:19 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 16:16:19 on Nov 14,2017
# vcom -reportprogress 300 -93 -work work ../../src/doubledabble.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity doubledabble
# -- Compiling architecture arch of doubledabble
# End time: 16:16:19 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 16:16:19 on Nov 14,2017
# vcom -reportprogress 300 -93 -work work ../../src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top
# -- Compiling architecture beh of top
# ** Error: ../../src/top.vhd(95): (vcom-1035) Formal port "addr" has OPEN or no actual associated with it.
# ** Error: ../../src/top.vhd(168): VHDL Compiler exiting
# End time: 16:16:20 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 6
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/top.vhd"
