# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program VSD

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)
![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)

</div>

Welcome to my journey through the **SoC Tapeout Program VSD**!

This repository documents my **week-by-week progress** with tasks inside each week.

<div align="center">

> *"In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India's largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build silicon and advance the nation's semiconductor ecosystem."*

</div>

<div align="center">


## ğŸ“… Week 0 â€” Setup & Tools

**ğŸ› ï¸ Foundation Week: Environment Setup and Tool Installation**  
This week focuses on preparing the development environment with essential open-source EDA tools for the complete RTL-to-GDSII flow.

### ğŸ› ï¸ Tasks Overview

|Task|Description|Tools Installed|Status|
|--|--|--|--|
|**Task 0**|ğŸ› ï¸ Tools Installation|**Complete EDA Toolchain Setup**|âœ… Done|

### ğŸ“¦ Tools Installed in Week 0 - Task 0

#### Core RTL Design & Synthesis Tools

|Tool|Purpose|Verification|
|--|--|--|
|ğŸ§  **Yosys**|RTL Synthesis & Logic Optimization|âœ… Verified|
|ğŸ“Ÿ **Iverilog**|Verilog Simulation & Compilation|âœ… Verified|
|ğŸ“Š **GTKWave**|Waveform Viewer & Analysis|âœ… Verified|
|âš¡ **Ngspice**|Analog & Mixed-Signal Simulation|âœ… Verified|
|ğŸ¨ **Magic VLSI**|Layout Design & DRC Verification|âœ… Verified|

#### Advanced Flow Tools

|Tool|Purpose|Verification|
|--|--|--|
|ğŸ³ **Docker**|Containerization Platform|âœ… Verified|
|ğŸŒŠ **OpenLane**|Complete RTL-to-GDSII Flow|âœ… Verified|

### ğŸŒŸ Key Learnings from Week 0

- **Successfully installed** and verified **open-source EDA tools** ecosystem
- **Mastered environment setup** for professional RTL design and synthesis workflows
- **Prepared comprehensive system** for upcoming **RTL â†’ GDSII flow experiments**
- **Established Docker-based** OpenLane environment for automated design flows
- **Configured virtual machine** with optimal specifications for EDA workloads

## ğŸ¯ Program Objectives & Scope

|Aspect|Details|
|--|--|
|ğŸ“ **Learning Path**|Complete SoC Design: RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout|
|ğŸ› ï¸ **Tools Focus**|Open-Source EDA Ecosystem (Yosys, OpenLane, Magic, etc.)|
|ğŸ­ **Industry Relevance**|Real-world semiconductor design methodologies|
|ğŸ¤ **Collaboration**|Part of a major collaborative initiative|




