$date
	Sat Oct 31 23:34:07 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % enabled $end
$var reg 1 & reset $end
$scope module U1 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1%
0$
1#
0"
0!
$end
#1
1$
0#
#2
0$
1"
#3
1!
1$
#4
0$
#5
0!
1$
1&
#6
0$
0&
#7
1!
1$
1#
#8
0$
#9
0!
1$
#10
0$
#11
1!
1$
#12
0$
#13
0!
1$
#14
0$
#15
1!
1$
