// Seed: 3096801022
module module_0 (
    output id_0,
    input  id_1,
    input  id_2,
    input  id_3,
    output id_4,
    output id_5,
    input  id_6,
    input  id_7
);
  logic id_8;
  logic id_9 = 1;
  generate
    assign id_8 = 1'd0;
  endgenerate
endmodule
`timescale 1ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  inout id_2;
  output id_1;
  logic id_8;
endmodule
