<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>/home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/001_Blinky_w_jtag/Blink_w_jtag/synthesis/synlog/blinky_sd_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</data>
<data>10.7 MHz</data>
<data>650.3 MHz</data>
<data>92.359</data>
</row>
<row>
<data>blinky_sd|TCK</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>osc_rc160mhz</data>
<data>170.4 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
</report_table>
