<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.8" xml:lang="en-US">
  <compounddef id="group___s_y_s_c_f_g___break" kind="group">
    <compoundname>SYSCFG_Break</compoundname>
    <title>Break</title>
    <sectiondef kind="define">
      <memberdef kind="define" id="group___s_y_s_c_f_g___break_1ga0b12fed7483ef8feb8b29601d8e31ab5" prot="public" static="no">
        <name>SYSCFG_BREAK_SP</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gacbf387c6e12d90c012dd85636c5dc31b" kindref="member">SYSCFG_CFGR2_SPL</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Enables and locks the SRAM Parity error signal with Break Input of TIM1/15/16/17 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h" line="77" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h" bodystart="77" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___s_y_s_c_f_g___break_1gafa4da24adf8bc1a333276ad5955af133" prot="public" static="no">
        <name>SYSCFG_BREAK_LOCKUP</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga37867c85a6455883bf60424879a281f4" kindref="member">SYSCFG_CFGR2_CLL</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Enables and locks the LOCKUP output of CortexM0+ with Break Input of TIM1/15/16/17 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h" line="81" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h" bodystart="81" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___s_y_s_c_f_g___break_1ga0072a6cf39044d79a06fa10de0f8ec22" prot="public" static="no">
        <name>SYSCFG_BREAK_ECC</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gae75e85c4c032560b4db88cd8fcb3aaf9" kindref="member">SYSCFG_CFGR2_ECCL</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Enables and locks the ECC of CortexM0+ with Break Input of TIM1/15/16/17 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h" line="82" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h" bodystart="82" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
  </compounddef>
</doxygen>
