library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

--------------------------------------------------------------

entity test is

end test;

--------------------------------------------------------------

architecture behav of test is
    signal CLK_FREQ : integer := 100e6; --100 MHz
    signal CLK_PER : time := 1000ms/CLK_FREQ; --10ns
    signal CLK : std_logic := '1';
    component programcounter is
          Port ( CLK : in STD_LOGIC;
           I_pcop: in STD_LOGIC_VECTOR(1 downto 0);
           O_PC : out STD_LOGIC_VECTOR (7 downto 0));
    end component;
    signal pc : std_logic_vector(7 downto 0);
    signal pcop : std_logic_vector(1 downto 0) := "00";
begin
    CLK <= not CLK after CLK_PER/2;
    uut_programcounter : programcounter port map(
        CLK=>CLK,
        I_pcop=>pcop,
        O_PC=>pc
    );
    process
    begin
        wait for 1000ns;
        wait for CLK_PER;
        pcop <= "01";
        wait for 6*CLK_PER;
        pcop <= "00";
        wait for 3*CLK_PER;
        pcop <= "11";
        wait;
    end process;

end behav;