#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc4d480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc4acd0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0xc75a10 .functor NOT 1, L_0xc78b90, C4<0>, C4<0>, C4<0>;
L_0xc785d0 .functor XOR 5, L_0xc78940, L_0xc789e0, C4<00000>, C4<00000>;
L_0xc78b20 .functor XOR 5, L_0xc785d0, L_0xc78a80, C4<00000>, C4<00000>;
v0xc74d90_0 .net *"_ivl_10", 4 0, L_0xc78a80;  1 drivers
v0xc74e90_0 .net *"_ivl_12", 4 0, L_0xc78b20;  1 drivers
v0xc74f70_0 .net *"_ivl_2", 4 0, L_0xc788a0;  1 drivers
v0xc75030_0 .net *"_ivl_4", 4 0, L_0xc78940;  1 drivers
v0xc75110_0 .net *"_ivl_6", 4 0, L_0xc789e0;  1 drivers
v0xc75240_0 .net *"_ivl_8", 4 0, L_0xc785d0;  1 drivers
v0xc75320_0 .var "clk", 0 0;
v0xc753c0_0 .var/2u "stats1", 159 0;
v0xc75480_0 .var/2u "strobe", 0 0;
v0xc755d0_0 .net "sum_dut", 4 0, L_0xc78800;  1 drivers
v0xc75690_0 .net "sum_ref", 4 0, L_0xc75db0;  1 drivers
v0xc75730_0 .net "tb_match", 0 0, L_0xc78b90;  1 drivers
v0xc757d0_0 .net "tb_mismatch", 0 0, L_0xc75a10;  1 drivers
v0xc75890_0 .net "x", 3 0, v0xc6b2e0_0;  1 drivers
v0xc75950_0 .net "y", 3 0, v0xc6b3a0_0;  1 drivers
L_0xc788a0 .concat [ 5 0 0 0], L_0xc75db0;
L_0xc78940 .concat [ 5 0 0 0], L_0xc75db0;
L_0xc789e0 .concat [ 5 0 0 0], L_0xc78800;
L_0xc78a80 .concat [ 5 0 0 0], L_0xc75db0;
L_0xc78b90 .cmp/eeq 5, L_0xc788a0, L_0xc78b20;
S_0xc417c0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0xc4acd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0xc4e960_0 .net *"_ivl_0", 4 0, L_0xc75aa0;  1 drivers
L_0x7fbe5b274018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xc4ea00_0 .net *"_ivl_3", 0 0, L_0x7fbe5b274018;  1 drivers
v0xc28690_0 .net *"_ivl_4", 4 0, L_0xc75c30;  1 drivers
L_0x7fbe5b274060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xc4b080_0 .net *"_ivl_7", 0 0, L_0x7fbe5b274060;  1 drivers
v0xc48170_0 .net "sum", 4 0, L_0xc75db0;  alias, 1 drivers
v0xc45260_0 .net "x", 3 0, v0xc6b2e0_0;  alias, 1 drivers
v0xc422f0_0 .net "y", 3 0, v0xc6b3a0_0;  alias, 1 drivers
L_0xc75aa0 .concat [ 4 1 0 0], v0xc6b2e0_0, L_0x7fbe5b274018;
L_0xc75c30 .concat [ 4 1 0 0], v0xc6b3a0_0, L_0x7fbe5b274060;
L_0xc75db0 .arith/sum 5, L_0xc75aa0, L_0xc75c30;
S_0xc6b030 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0xc4acd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0xc6b200_0 .net "clk", 0 0, v0xc75320_0;  1 drivers
v0xc6b2e0_0 .var "x", 3 0;
v0xc6b3a0_0 .var "y", 3 0;
E_0xc2c9a0/0 .event negedge, v0xc6b200_0;
E_0xc2c9a0/1 .event posedge, v0xc6b200_0;
E_0xc2c9a0 .event/or E_0xc2c9a0/0, E_0xc2c9a0/1;
S_0xc6b480 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0xc4acd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0xc74360_0 .net *"_ivl_42", 0 0, L_0xc78640;  1 drivers
v0xc74460_0 .net *"_ivl_44", 3 0, L_0xc786e0;  1 drivers
o0x7fbe5b2be818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0xc74540_0 name=_ivl_49
v0xc74600_0 .net "c", 3 0, L_0xc78530;  1 drivers
v0xc746e0_0 .net "s", 4 0, L_0xc78c30;  1 drivers
v0xc74810_0 .net "sum", 4 0, L_0xc78800;  alias, 1 drivers
v0xc748f0_0 .net "x", 3 0, v0xc6b2e0_0;  alias, 1 drivers
v0xc74a00_0 .net "y", 3 0, v0xc6b3a0_0;  alias, 1 drivers
L_0xc76630 .part v0xc6b2e0_0, 0, 1;
L_0xc766f0 .part v0xc6b3a0_0, 0, 1;
L_0xc76ef0 .part v0xc6b2e0_0, 1, 1;
L_0xc76f90 .part v0xc6b3a0_0, 1, 1;
L_0xc77060 .part L_0xc78530, 0, 1;
L_0xc77840 .part v0xc6b2e0_0, 2, 1;
L_0xc77920 .part v0xc6b3a0_0, 2, 1;
L_0xc779c0 .part L_0xc78530, 1, 1;
L_0xc781e0 .part v0xc6b2e0_0, 3, 1;
L_0xc78280 .part v0xc6b3a0_0, 3, 1;
L_0xc78490 .part L_0xc78530, 2, 1;
RS_0x7fbe5b2bd438 .resolv tri, L_0xc76270, L_0xc76580;
RS_0x7fbe5b2bd978 .resolv tri, L_0xc76b30, L_0xc76e40;
RS_0x7fbe5b2bdeb8 .resolv tri, L_0xc77480, L_0xc77790;
RS_0x7fbe5b2be3f8 .resolv tri, L_0xc77e20, L_0xc78130;
L_0xc78530 .concat8 [ 1 1 1 1], RS_0x7fbe5b2bd438, RS_0x7fbe5b2bd978, RS_0x7fbe5b2bdeb8, RS_0x7fbe5b2be3f8;
L_0xc78640 .part L_0xc78530, 3, 1;
L_0xc786e0 .part L_0xc78c30, 0, 4;
L_0xc78800 .concat [ 4 1 0 0], L_0xc786e0, L_0xc78640;
LS_0xc78c30_0_0 .concat [ 1 1 1 1], L_0xc75ff0, L_0xc768b0, L_0xc77200, L_0xc77ba0;
LS_0xc78c30_0_4 .concat [ 1 0 0 0], o0x7fbe5b2be818;
L_0xc78c30 .concat [ 4 1 0 0], LS_0xc78c30_0_0, LS_0xc78c30_0_4;
S_0xc6b610 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0xc6b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
L_0xc76580 .functor BUFZ 1, L_0xc763b0, C4<0>, C4<0>, C4<0>;
v0xc6d150_0 .net "a", 0 0, L_0xc76630;  1 drivers
v0xc6d240_0 .net "b", 0 0, L_0xc766f0;  1 drivers
v0xc6d350_0 .net8 "c", 0 0, RS_0x7fbe5b2bd438;  2 drivers
v0xc6d440_0 .net "c1", 0 0, L_0xc760a0;  1 drivers
L_0x7fbe5b2740a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xc6d530_0 .net "c_in", 0 0, L_0x7fbe5b2740a8;  1 drivers
v0xc6d670_0 .net "s", 0 0, L_0xc75ff0;  1 drivers
v0xc6d710_0 .net "s1", 0 0, L_0xc75e50;  1 drivers
v0xc6d7b0_0 .net "s2", 0 0, L_0xc763b0;  1 drivers
S_0xc6b850 .scope module, "ag1" "and_gate" 4 32, 4 47 0, S_0xc6b610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc760a0 .functor AND 1, L_0xc76630, L_0xc766f0, C4<1>, C4<1>;
v0xc6ba70_0 .net "a", 0 0, L_0xc76630;  alias, 1 drivers
v0xc6bb50_0 .net "b", 0 0, L_0xc766f0;  alias, 1 drivers
v0xc6bc10_0 .net "y", 0 0, L_0xc760a0;  alias, 1 drivers
S_0xc6bd60 .scope module, "ag2" "and_gate" 4 33, 4 47 0, S_0xc6b610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc76270 .functor AND 1, L_0xc75e50, L_0x7fbe5b2740a8, C4<1>, C4<1>;
v0xc6bf40_0 .net "a", 0 0, L_0xc75e50;  alias, 1 drivers
v0xc6c020_0 .net "b", 0 0, L_0x7fbe5b2740a8;  alias, 1 drivers
v0xc6c0e0_0 .net8 "y", 0 0, RS_0x7fbe5b2bd438;  alias, 2 drivers
S_0xc6c230 .scope module, "og1" "or_gate" 4 34, 4 54 0, S_0xc6b610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc763b0 .functor OR 1, L_0xc760a0, RS_0x7fbe5b2bd438, C4<0>, C4<0>;
v0xc6c440_0 .net "a", 0 0, L_0xc760a0;  alias, 1 drivers
v0xc6c510_0 .net8 "b", 0 0, RS_0x7fbe5b2bd438;  alias, 2 drivers
v0xc6c5e0_0 .net "y", 0 0, L_0xc763b0;  alias, 1 drivers
S_0xc6c6f0 .scope module, "xg1" "xor_gate" 4 30, 4 40 0, S_0xc6b610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc75e50 .functor XOR 1, L_0xc76630, L_0xc766f0, C4<0>, C4<0>;
v0xc6c940_0 .net "a", 0 0, L_0xc76630;  alias, 1 drivers
v0xc6ca30_0 .net "b", 0 0, L_0xc766f0;  alias, 1 drivers
v0xc6cb00_0 .net "y", 0 0, L_0xc75e50;  alias, 1 drivers
S_0xc6cc00 .scope module, "xg2" "xor_gate" 4 31, 4 40 0, S_0xc6b610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc75ff0 .functor XOR 1, L_0xc75e50, L_0x7fbe5b2740a8, C4<0>, C4<0>;
v0xc6cea0_0 .net "a", 0 0, L_0xc75e50;  alias, 1 drivers
v0xc6cfb0_0 .net "b", 0 0, L_0x7fbe5b2740a8;  alias, 1 drivers
v0xc6d070_0 .net "y", 0 0, L_0xc75ff0;  alias, 1 drivers
S_0xc6d870 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0xc6b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
L_0xc76e40 .functor BUFZ 1, L_0xc76c70, C4<0>, C4<0>, C4<0>;
v0xc6f4f0_0 .net "a", 0 0, L_0xc76ef0;  1 drivers
v0xc6f5e0_0 .net "b", 0 0, L_0xc76f90;  1 drivers
v0xc6f6f0_0 .net8 "c", 0 0, RS_0x7fbe5b2bd978;  2 drivers
v0xc6f7e0_0 .net "c1", 0 0, L_0xc76960;  1 drivers
v0xc6f8d0_0 .net "c_in", 0 0, L_0xc77060;  1 drivers
v0xc6fa10_0 .net "s", 0 0, L_0xc768b0;  1 drivers
v0xc6fab0_0 .net "s1", 0 0, L_0xc76790;  1 drivers
v0xc6fb50_0 .net "s2", 0 0, L_0xc76c70;  1 drivers
S_0xc6db20 .scope module, "ag1" "and_gate" 4 32, 4 47 0, S_0xc6d870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc76960 .functor AND 1, L_0xc76ef0, L_0xc76f90, C4<1>, C4<1>;
v0xc6dd90_0 .net "a", 0 0, L_0xc76ef0;  alias, 1 drivers
v0xc6de70_0 .net "b", 0 0, L_0xc76f90;  alias, 1 drivers
v0xc6df30_0 .net "y", 0 0, L_0xc76960;  alias, 1 drivers
S_0xc6e050 .scope module, "ag2" "and_gate" 4 33, 4 47 0, S_0xc6d870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc76b30 .functor AND 1, L_0xc76790, L_0xc77060, C4<1>, C4<1>;
v0xc6e2a0_0 .net "a", 0 0, L_0xc76790;  alias, 1 drivers
v0xc6e380_0 .net "b", 0 0, L_0xc77060;  alias, 1 drivers
v0xc6e440_0 .net8 "y", 0 0, RS_0x7fbe5b2bd978;  alias, 2 drivers
S_0xc6e560 .scope module, "og1" "or_gate" 4 34, 4 54 0, S_0xc6d870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc76c70 .functor OR 1, L_0xc76960, RS_0x7fbe5b2bd978, C4<0>, C4<0>;
v0xc6e7e0_0 .net "a", 0 0, L_0xc76960;  alias, 1 drivers
v0xc6e8b0_0 .net8 "b", 0 0, RS_0x7fbe5b2bd978;  alias, 2 drivers
v0xc6e980_0 .net "y", 0 0, L_0xc76c70;  alias, 1 drivers
S_0xc6ea90 .scope module, "xg1" "xor_gate" 4 30, 4 40 0, S_0xc6d870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc76790 .functor XOR 1, L_0xc76ef0, L_0xc76f90, C4<0>, C4<0>;
v0xc6ece0_0 .net "a", 0 0, L_0xc76ef0;  alias, 1 drivers
v0xc6edd0_0 .net "b", 0 0, L_0xc76f90;  alias, 1 drivers
v0xc6eea0_0 .net "y", 0 0, L_0xc76790;  alias, 1 drivers
S_0xc6efa0 .scope module, "xg2" "xor_gate" 4 31, 4 40 0, S_0xc6d870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc768b0 .functor XOR 1, L_0xc76790, L_0xc77060, C4<0>, C4<0>;
v0xc6f240_0 .net "a", 0 0, L_0xc76790;  alias, 1 drivers
v0xc6f350_0 .net "b", 0 0, L_0xc77060;  alias, 1 drivers
v0xc6f410_0 .net "y", 0 0, L_0xc768b0;  alias, 1 drivers
S_0xc6fc10 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0xc6b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
L_0xc77790 .functor BUFZ 1, L_0xc775c0, C4<0>, C4<0>, C4<0>;
v0xc718a0_0 .net "a", 0 0, L_0xc77840;  1 drivers
v0xc71990_0 .net "b", 0 0, L_0xc77920;  1 drivers
v0xc71aa0_0 .net8 "c", 0 0, RS_0x7fbe5b2bdeb8;  2 drivers
v0xc71b90_0 .net "c1", 0 0, L_0xc772b0;  1 drivers
v0xc71c80_0 .net "c_in", 0 0, L_0xc779c0;  1 drivers
v0xc71dc0_0 .net "s", 0 0, L_0xc77200;  1 drivers
v0xc71e60_0 .net "s1", 0 0, L_0xc77100;  1 drivers
v0xc71f00_0 .net "s2", 0 0, L_0xc775c0;  1 drivers
S_0xc6fea0 .scope module, "ag1" "and_gate" 4 32, 4 47 0, S_0xc6fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc772b0 .functor AND 1, L_0xc77840, L_0xc77920, C4<1>, C4<1>;
v0xc70110_0 .net "a", 0 0, L_0xc77840;  alias, 1 drivers
v0xc701f0_0 .net "b", 0 0, L_0xc77920;  alias, 1 drivers
v0xc702b0_0 .net "y", 0 0, L_0xc772b0;  alias, 1 drivers
S_0xc703d0 .scope module, "ag2" "and_gate" 4 33, 4 47 0, S_0xc6fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc77480 .functor AND 1, L_0xc77100, L_0xc779c0, C4<1>, C4<1>;
v0xc70620_0 .net "a", 0 0, L_0xc77100;  alias, 1 drivers
v0xc70700_0 .net "b", 0 0, L_0xc779c0;  alias, 1 drivers
v0xc707c0_0 .net8 "y", 0 0, RS_0x7fbe5b2bdeb8;  alias, 2 drivers
S_0xc70910 .scope module, "og1" "or_gate" 4 34, 4 54 0, S_0xc6fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc775c0 .functor OR 1, L_0xc772b0, RS_0x7fbe5b2bdeb8, C4<0>, C4<0>;
v0xc70b90_0 .net "a", 0 0, L_0xc772b0;  alias, 1 drivers
v0xc70c60_0 .net8 "b", 0 0, RS_0x7fbe5b2bdeb8;  alias, 2 drivers
v0xc70d30_0 .net "y", 0 0, L_0xc775c0;  alias, 1 drivers
S_0xc70e40 .scope module, "xg1" "xor_gate" 4 30, 4 40 0, S_0xc6fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc77100 .functor XOR 1, L_0xc77840, L_0xc77920, C4<0>, C4<0>;
v0xc71090_0 .net "a", 0 0, L_0xc77840;  alias, 1 drivers
v0xc71180_0 .net "b", 0 0, L_0xc77920;  alias, 1 drivers
v0xc71250_0 .net "y", 0 0, L_0xc77100;  alias, 1 drivers
S_0xc71350 .scope module, "xg2" "xor_gate" 4 31, 4 40 0, S_0xc6fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc77200 .functor XOR 1, L_0xc77100, L_0xc779c0, C4<0>, C4<0>;
v0xc715f0_0 .net "a", 0 0, L_0xc77100;  alias, 1 drivers
v0xc71700_0 .net "b", 0 0, L_0xc779c0;  alias, 1 drivers
v0xc717c0_0 .net "y", 0 0, L_0xc77200;  alias, 1 drivers
S_0xc71fc0 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0xc6b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
L_0xc78130 .functor BUFZ 1, L_0xc77f60, C4<0>, C4<0>, C4<0>;
v0xc73c40_0 .net "a", 0 0, L_0xc781e0;  1 drivers
v0xc73d30_0 .net "b", 0 0, L_0xc78280;  1 drivers
v0xc73e40_0 .net8 "c", 0 0, RS_0x7fbe5b2be3f8;  2 drivers
v0xc73f30_0 .net "c1", 0 0, L_0xc77c50;  1 drivers
v0xc74020_0 .net "c_in", 0 0, L_0xc78490;  1 drivers
v0xc74160_0 .net "s", 0 0, L_0xc77ba0;  1 drivers
v0xc74200_0 .net "s1", 0 0, L_0xc77a60;  1 drivers
v0xc742a0_0 .net "s2", 0 0, L_0xc77f60;  1 drivers
S_0xc72250 .scope module, "ag1" "and_gate" 4 32, 4 47 0, S_0xc71fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc77c50 .functor AND 1, L_0xc781e0, L_0xc78280, C4<1>, C4<1>;
v0xc724e0_0 .net "a", 0 0, L_0xc781e0;  alias, 1 drivers
v0xc725c0_0 .net "b", 0 0, L_0xc78280;  alias, 1 drivers
v0xc72680_0 .net "y", 0 0, L_0xc77c50;  alias, 1 drivers
S_0xc727a0 .scope module, "ag2" "and_gate" 4 33, 4 47 0, S_0xc71fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc77e20 .functor AND 1, L_0xc77a60, L_0xc78490, C4<1>, C4<1>;
v0xc729f0_0 .net "a", 0 0, L_0xc77a60;  alias, 1 drivers
v0xc72ad0_0 .net "b", 0 0, L_0xc78490;  alias, 1 drivers
v0xc72b90_0 .net8 "y", 0 0, RS_0x7fbe5b2be3f8;  alias, 2 drivers
S_0xc72cb0 .scope module, "og1" "or_gate" 4 34, 4 54 0, S_0xc71fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc77f60 .functor OR 1, L_0xc77c50, RS_0x7fbe5b2be3f8, C4<0>, C4<0>;
v0xc72f30_0 .net "a", 0 0, L_0xc77c50;  alias, 1 drivers
v0xc73000_0 .net8 "b", 0 0, RS_0x7fbe5b2be3f8;  alias, 2 drivers
v0xc730d0_0 .net "y", 0 0, L_0xc77f60;  alias, 1 drivers
S_0xc731e0 .scope module, "xg1" "xor_gate" 4 30, 4 40 0, S_0xc71fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc77a60 .functor XOR 1, L_0xc781e0, L_0xc78280, C4<0>, C4<0>;
v0xc73430_0 .net "a", 0 0, L_0xc781e0;  alias, 1 drivers
v0xc73520_0 .net "b", 0 0, L_0xc78280;  alias, 1 drivers
v0xc735f0_0 .net "y", 0 0, L_0xc77a60;  alias, 1 drivers
S_0xc736f0 .scope module, "xg2" "xor_gate" 4 31, 4 40 0, S_0xc71fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xc77ba0 .functor XOR 1, L_0xc77a60, L_0xc78490, C4<0>, C4<0>;
v0xc73990_0 .net "a", 0 0, L_0xc77a60;  alias, 1 drivers
v0xc73aa0_0 .net "b", 0 0, L_0xc78490;  alias, 1 drivers
v0xc73b60_0 .net "y", 0 0, L_0xc77ba0;  alias, 1 drivers
S_0xc74b90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0xc4acd0;
 .timescale -12 -12;
E_0xc2cc10 .event anyedge, v0xc75480_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc75480_0;
    %nor/r;
    %assign/vec4 v0xc75480_0, 0;
    %wait E_0xc2cc10;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc6b030;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc2c9a0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0xc6b3a0_0, 0;
    %assign/vec4 v0xc6b2e0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xc4acd0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc75320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc75480_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0xc4acd0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0xc75320_0;
    %inv;
    %store/vec4 v0xc75320_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0xc4acd0;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc6b200_0, v0xc757d0_0, v0xc75890_0, v0xc75950_0, v0xc75690_0, v0xc755d0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xc4acd0;
T_5 ;
    %load/vec4 v0xc753c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xc753c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc753c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0xc753c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc753c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc753c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc753c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0xc4acd0;
T_6 ;
    %wait E_0xc2c9a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc753c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc753c0_0, 4, 32;
    %load/vec4 v0xc75730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xc753c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc753c0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc753c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc753c0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0xc75690_0;
    %load/vec4 v0xc75690_0;
    %load/vec4 v0xc755d0_0;
    %xor;
    %load/vec4 v0xc75690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0xc753c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc753c0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0xc753c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc753c0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/m2014_q4j/iter10/response0/top_module.sv";
