sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
6.172701
instruction cache misses l2

  l2 cache instruction misses                                 1555000

