(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h51):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire3;
  input wire signed [(2'h3):(1'h0)] wire2;
  input wire signed [(3'h7):(1'h0)] wire1;
  input wire signed [(3'h7):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire40;
  wire signed [(4'h9):(1'h0)] wire36;
  wire [(3'h4):(1'h0)] wire9;
  wire signed [(4'ha):(1'h0)] wire8;
  wire [(4'ha):(1'h0)] wire7;
  wire signed [(4'hb):(1'h0)] wire6;
  wire [(3'h6):(1'h0)] wire5;
  wire [(4'h8):(1'h0)] wire4;
  reg signed [(2'h3):(1'h0)] reg39 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg38 = (1'h0);
  assign y = {wire40,
                 wire36,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg39,
                 reg38,
                 (1'h0)};
  assign wire4 = (~^$signed((8'ha3)));
  assign wire5 = $signed(wire2);
  assign wire6 = (8'h9e);
  assign wire7 = (wire2[(1'h1):(1'h0)] ?
                     wire1[(1'h1):(1'h0)] : (^~$signed(wire3)));
  assign wire8 = (8'ha1);
  assign wire9 = (wire0 ?
                     wire6 : {(wire1[(2'h3):(2'h2)] >>> wire2[(2'h2):(1'h1)])});
  module10 #() modinst37 (.wire11(wire4), .wire12(wire3), .y(wire36), .wire13(wire7), .wire14(wire0), .clk(clk));
  always
    @(posedge clk) begin
      reg38 <= wire6[(3'h6):(1'h1)];
      reg39 <= $signed((~&$unsigned(((8'ha4) ? reg38 : (8'ha7)))));
    end
  assign wire40 = $unsigned((|(|$signed(wire3))));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module10  (y, clk, wire14, wire13, wire12, wire11);
  output wire [(32'h1a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire14;
  input wire signed [(4'ha):(1'h0)] wire13;
  input wire [(3'h7):(1'h0)] wire12;
  input wire [(4'h8):(1'h0)] wire11;
  wire signed [(3'h4):(1'h0)] wire35;
  wire signed [(3'h5):(1'h0)] wire34;
  wire [(3'h7):(1'h0)] wire32;
  wire [(4'h9):(1'h0)] wire15;
  assign y = {wire35, wire34, wire32, wire15, (1'h0)};
  assign wire15 = ((wire14[(2'h2):(2'h2)] ?
                      {(wire14 ?
                              wire12 : wire11)} : {$signed((8'ha9))}) <<< ($signed((wire14 | wire13)) ?
                      wire12[(3'h5):(3'h4)] : $unsigned(wire11[(2'h2):(1'h1)])));
  module16 #() modinst33 (wire32, clk, wire15, wire14, wire13, wire11);
  assign wire34 = wire32[(3'h6):(3'h6)];
  assign wire35 = wire13[(4'h9):(4'h8)];
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module16
#(parameter param31 = ((-({(8'h9d)} ? {(8'haa)} : ((8'ha1) ~^ (8'ha7)))) && (((^(8'h9e)) > ((8'ha5) & (8'ha2))) << (~((8'haf) ? (8'ha6) : (8'ha6))))))
(y, clk, wire20, wire19, wire18, wire17);
  output wire [(32'h42):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire20;
  input wire [(2'h2):(1'h0)] wire19;
  input wire [(2'h3):(1'h0)] wire18;
  input wire signed [(3'h6):(1'h0)] wire17;
  wire signed [(3'h7):(1'h0)] wire30;
  wire [(2'h3):(1'h0)] wire29;
  wire [(2'h2):(1'h0)] wire28;
  wire signed [(4'h9):(1'h0)] wire27;
  wire [(4'h8):(1'h0)] wire26;
  wire [(4'hb):(1'h0)] wire25;
  wire signed [(4'h8):(1'h0)] wire24;
  wire [(4'h8):(1'h0)] wire23;
  wire signed [(3'h4):(1'h0)] wire22;
  wire signed [(3'h5):(1'h0)] wire21;
  assign y = {wire30,
                 wire29,
                 wire28,
                 wire27,
                 wire26,
                 wire25,
                 wire24,
                 wire23,
                 wire22,
                 wire21,
                 (1'h0)};
  assign wire21 = (~(+$unsigned((wire20 ^ wire19))));
  assign wire22 = $unsigned(wire18[(2'h2):(2'h2)]);
  assign wire23 = $unsigned($unsigned(((&(8'ha3)) ?
                      $unsigned((8'ha0)) : (wire19 & wire17))));
  assign wire24 = $signed((($unsigned(wire20) || (~wire19)) ?
                      ($unsigned(wire23) ?
                          (wire18 >>> wire22) : $unsigned(wire20)) : {(wire19 >> wire21)}));
  assign wire25 = (wire21[(2'h3):(2'h3)] ?
                      $signed(((wire19 ^ wire17) | $unsigned(wire24))) : $signed((&{wire18})));
  assign wire26 = wire17[(1'h0):(1'h0)];
  assign wire27 = {{$signed((!wire18))}};
  assign wire28 = wire26;
  assign wire29 = wire21[(1'h0):(1'h0)];
  assign wire30 = wire28;
endmodule