#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa7cc00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa7a2b0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xa7af30 .functor NOT 1, L_0xaf0ba0, C4<0>, C4<0>, C4<0>;
L_0xac9310 .functor XOR 8, L_0xaf06c0, L_0xaf0880, C4<00000000>, C4<00000000>;
L_0xaf0a90 .functor XOR 8, L_0xac9310, L_0xaf09c0, C4<00000000>, C4<00000000>;
v0xaee2a0_0 .net *"_ivl_10", 7 0, L_0xaf09c0;  1 drivers
v0xaee3a0_0 .net *"_ivl_12", 7 0, L_0xaf0a90;  1 drivers
v0xaee480_0 .net *"_ivl_2", 7 0, L_0xaf0620;  1 drivers
v0xaee540_0 .net *"_ivl_4", 7 0, L_0xaf06c0;  1 drivers
v0xaee620_0 .net *"_ivl_6", 7 0, L_0xaf0880;  1 drivers
v0xaee750_0 .net *"_ivl_8", 7 0, L_0xac9310;  1 drivers
v0xaee830_0 .net "areset", 0 0, L_0xa7b340;  1 drivers
v0xaee8d0_0 .var "clk", 0 0;
v0xaee970_0 .net "predict_history_dut", 6 0, v0xaed680_0;  1 drivers
v0xaeeac0_0 .net "predict_history_ref", 6 0, L_0xaf0490;  1 drivers
v0xaeeb60_0 .net "predict_pc", 6 0, L_0xaef720;  1 drivers
v0xaeec00_0 .net "predict_taken_dut", 0 0, v0xaed870_0;  1 drivers
v0xaeeca0_0 .net "predict_taken_ref", 0 0, L_0xaf02d0;  1 drivers
v0xaeed40_0 .net "predict_valid", 0 0, v0xaeac30_0;  1 drivers
v0xaeede0_0 .var/2u "stats1", 223 0;
v0xaeee80_0 .var/2u "strobe", 0 0;
v0xaeef40_0 .net "tb_match", 0 0, L_0xaf0ba0;  1 drivers
v0xaef0f0_0 .net "tb_mismatch", 0 0, L_0xa7af30;  1 drivers
v0xaef190_0 .net "train_history", 6 0, L_0xaefcd0;  1 drivers
v0xaef250_0 .net "train_mispredicted", 0 0, L_0xaefb70;  1 drivers
v0xaef2f0_0 .net "train_pc", 6 0, L_0xaefe60;  1 drivers
v0xaef3b0_0 .net "train_taken", 0 0, L_0xaef950;  1 drivers
v0xaef450_0 .net "train_valid", 0 0, v0xaeb5b0_0;  1 drivers
v0xaef4f0_0 .net "wavedrom_enable", 0 0, v0xaeb680_0;  1 drivers
v0xaef590_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xaeb720_0;  1 drivers
v0xaef630_0 .net "wavedrom_title", 511 0, v0xaeb800_0;  1 drivers
L_0xaf0620 .concat [ 7 1 0 0], L_0xaf0490, L_0xaf02d0;
L_0xaf06c0 .concat [ 7 1 0 0], L_0xaf0490, L_0xaf02d0;
L_0xaf0880 .concat [ 7 1 0 0], v0xaed680_0, v0xaed870_0;
L_0xaf09c0 .concat [ 7 1 0 0], L_0xaf0490, L_0xaf02d0;
L_0xaf0ba0 .cmp/eeq 8, L_0xaf0620, L_0xaf0a90;
S_0xa7ec70 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xa7a2b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xac7fb0 .param/l "LNT" 0 3 22, C4<01>;
P_0xac7ff0 .param/l "LT" 0 3 22, C4<10>;
P_0xac8030 .param/l "SNT" 0 3 22, C4<00>;
P_0xac8070 .param/l "ST" 0 3 22, C4<11>;
P_0xac80b0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xa7b820 .functor XOR 7, v0xae8dd0_0, L_0xaef720, C4<0000000>, C4<0000000>;
L_0xaa4880 .functor XOR 7, L_0xaefcd0, L_0xaefe60, C4<0000000>, C4<0000000>;
v0xab6e70_0 .net *"_ivl_11", 0 0, L_0xaf01e0;  1 drivers
L_0x7f05351a01c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xab7140_0 .net *"_ivl_12", 0 0, L_0x7f05351a01c8;  1 drivers
L_0x7f05351a0210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xa7afa0_0 .net *"_ivl_16", 6 0, L_0x7f05351a0210;  1 drivers
v0xa7b1e0_0 .net *"_ivl_4", 1 0, L_0xaefff0;  1 drivers
v0xa7b3b0_0 .net *"_ivl_6", 8 0, L_0xaf00f0;  1 drivers
L_0x7f05351a0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xa7b910_0 .net *"_ivl_9", 1 0, L_0x7f05351a0180;  1 drivers
v0xae8ab0_0 .net "areset", 0 0, L_0xa7b340;  alias, 1 drivers
v0xae8b70_0 .net "clk", 0 0, v0xaee8d0_0;  1 drivers
v0xae8c30 .array "pht", 0 127, 1 0;
v0xae8cf0_0 .net "predict_history", 6 0, L_0xaf0490;  alias, 1 drivers
v0xae8dd0_0 .var "predict_history_r", 6 0;
v0xae8eb0_0 .net "predict_index", 6 0, L_0xa7b820;  1 drivers
v0xae8f90_0 .net "predict_pc", 6 0, L_0xaef720;  alias, 1 drivers
v0xae9070_0 .net "predict_taken", 0 0, L_0xaf02d0;  alias, 1 drivers
v0xae9130_0 .net "predict_valid", 0 0, v0xaeac30_0;  alias, 1 drivers
v0xae91f0_0 .net "train_history", 6 0, L_0xaefcd0;  alias, 1 drivers
v0xae92d0_0 .net "train_index", 6 0, L_0xaa4880;  1 drivers
v0xae93b0_0 .net "train_mispredicted", 0 0, L_0xaefb70;  alias, 1 drivers
v0xae9470_0 .net "train_pc", 6 0, L_0xaefe60;  alias, 1 drivers
v0xae9550_0 .net "train_taken", 0 0, L_0xaef950;  alias, 1 drivers
v0xae9610_0 .net "train_valid", 0 0, v0xaeb5b0_0;  alias, 1 drivers
E_0xa8a1c0 .event posedge, v0xae8ab0_0, v0xae8b70_0;
L_0xaefff0 .array/port v0xae8c30, L_0xaf00f0;
L_0xaf00f0 .concat [ 7 2 0 0], L_0xa7b820, L_0x7f05351a0180;
L_0xaf01e0 .part L_0xaefff0, 1, 1;
L_0xaf02d0 .functor MUXZ 1, L_0x7f05351a01c8, L_0xaf01e0, v0xaeac30_0, C4<>;
L_0xaf0490 .functor MUXZ 7, L_0x7f05351a0210, v0xae8dd0_0, v0xaeac30_0, C4<>;
S_0xa80670 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0xa7ec70;
 .timescale -12 -12;
v0xab6a50_0 .var/i "i", 31 0;
S_0xae9830 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xa7a2b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xae99e0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xa7b340 .functor BUFZ 1, v0xaead00_0, C4<0>, C4<0>, C4<0>;
L_0x7f05351a00a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xaea4c0_0 .net *"_ivl_10", 0 0, L_0x7f05351a00a8;  1 drivers
L_0x7f05351a00f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xaea5a0_0 .net *"_ivl_14", 6 0, L_0x7f05351a00f0;  1 drivers
L_0x7f05351a0138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xaea680_0 .net *"_ivl_18", 6 0, L_0x7f05351a0138;  1 drivers
L_0x7f05351a0018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xaea740_0 .net *"_ivl_2", 6 0, L_0x7f05351a0018;  1 drivers
L_0x7f05351a0060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xaea820_0 .net *"_ivl_6", 0 0, L_0x7f05351a0060;  1 drivers
v0xaea950_0 .net "areset", 0 0, L_0xa7b340;  alias, 1 drivers
v0xaea9f0_0 .net "clk", 0 0, v0xaee8d0_0;  alias, 1 drivers
v0xaeaac0_0 .net "predict_pc", 6 0, L_0xaef720;  alias, 1 drivers
v0xaeab90_0 .var "predict_pc_r", 6 0;
v0xaeac30_0 .var "predict_valid", 0 0;
v0xaead00_0 .var "reset", 0 0;
v0xaeada0_0 .net "tb_match", 0 0, L_0xaf0ba0;  alias, 1 drivers
v0xaeae60_0 .net "train_history", 6 0, L_0xaefcd0;  alias, 1 drivers
v0xaeaf50_0 .var "train_history_r", 6 0;
v0xaeb010_0 .net "train_mispredicted", 0 0, L_0xaefb70;  alias, 1 drivers
v0xaeb0e0_0 .var "train_mispredicted_r", 0 0;
v0xaeb180_0 .net "train_pc", 6 0, L_0xaefe60;  alias, 1 drivers
v0xaeb380_0 .var "train_pc_r", 6 0;
v0xaeb440_0 .net "train_taken", 0 0, L_0xaef950;  alias, 1 drivers
v0xaeb510_0 .var "train_taken_r", 0 0;
v0xaeb5b0_0 .var "train_valid", 0 0;
v0xaeb680_0 .var "wavedrom_enable", 0 0;
v0xaeb720_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xaeb800_0 .var "wavedrom_title", 511 0;
E_0xa89660/0 .event negedge, v0xae8b70_0;
E_0xa89660/1 .event posedge, v0xae8b70_0;
E_0xa89660 .event/or E_0xa89660/0, E_0xa89660/1;
L_0xaef720 .functor MUXZ 7, L_0x7f05351a0018, v0xaeab90_0, v0xaeac30_0, C4<>;
L_0xaef950 .functor MUXZ 1, L_0x7f05351a0060, v0xaeb510_0, v0xaeb5b0_0, C4<>;
L_0xaefb70 .functor MUXZ 1, L_0x7f05351a00a8, v0xaeb0e0_0, v0xaeb5b0_0, C4<>;
L_0xaefcd0 .functor MUXZ 7, L_0x7f05351a00f0, v0xaeaf50_0, v0xaeb5b0_0, C4<>;
L_0xaefe60 .functor MUXZ 7, L_0x7f05351a0138, v0xaeb380_0, v0xaeb5b0_0, C4<>;
S_0xae9aa0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xae9830;
 .timescale -12 -12;
v0xae9d00_0 .var/2u "arfail", 0 0;
v0xae9de0_0 .var "async", 0 0;
v0xae9ea0_0 .var/2u "datafail", 0 0;
v0xae9f40_0 .var/2u "srfail", 0 0;
E_0xa89410 .event posedge, v0xae8b70_0;
E_0xa6d9f0 .event negedge, v0xae8b70_0;
TD_tb.stim1.reset_test ;
    %wait E_0xa89410;
    %wait E_0xa89410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaead00_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa89410;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xa6d9f0;
    %load/vec4 v0xaeada0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xae9ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaead00_0, 0;
    %wait E_0xa89410;
    %load/vec4 v0xaeada0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xae9d00_0, 0, 1;
    %wait E_0xa89410;
    %load/vec4 v0xaeada0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xae9f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaead00_0, 0;
    %load/vec4 v0xae9f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xae9d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xae9de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xae9ea0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xae9de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xaea000 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xae9830;
 .timescale -12 -12;
v0xaea200_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xaea2e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xae9830;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xaeba80 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xa7a2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0xa93540 .functor XOR 7, L_0xaef720, v0xaec3f0_0, C4<0000000>, C4<0000000>;
v0xaec1d0_0 .net "areset", 0 0, L_0xa7b340;  alias, 1 drivers
v0xaec2e0_0 .net "clk", 0 0, v0xaee8d0_0;  alias, 1 drivers
v0xaec3f0_0 .var "global_history", 6 0;
v0xaec490_0 .net "gshare_index", 6 0, L_0xa93540;  1 drivers
v0xaec570 .array "pattern_history_table", 0 127, 1 0;
v0xaed680_0 .var "predict_history", 6 0;
v0xaed760_0 .net "predict_pc", 6 0, L_0xaef720;  alias, 1 drivers
v0xaed870_0 .var "predict_taken", 0 0;
v0xaed930_0 .net "predict_valid", 0 0, v0xaeac30_0;  alias, 1 drivers
v0xaed9d0_0 .net "train_history", 6 0, L_0xaefcd0;  alias, 1 drivers
v0xaedae0_0 .net "train_mispredicted", 0 0, L_0xaefb70;  alias, 1 drivers
v0xaedbd0_0 .net "train_pc", 6 0, L_0xaefe60;  alias, 1 drivers
v0xaedce0_0 .net "train_taken", 0 0, L_0xaef950;  alias, 1 drivers
v0xaeddd0_0 .net "train_valid", 0 0, v0xaeb5b0_0;  alias, 1 drivers
v0xaec570_0 .array/port v0xaec570, 0;
E_0xace890/0 .event anyedge, v0xae9130_0, v0xaec3f0_0, v0xaec490_0, v0xaec570_0;
v0xaec570_1 .array/port v0xaec570, 1;
v0xaec570_2 .array/port v0xaec570, 2;
v0xaec570_3 .array/port v0xaec570, 3;
v0xaec570_4 .array/port v0xaec570, 4;
E_0xace890/1 .event anyedge, v0xaec570_1, v0xaec570_2, v0xaec570_3, v0xaec570_4;
v0xaec570_5 .array/port v0xaec570, 5;
v0xaec570_6 .array/port v0xaec570, 6;
v0xaec570_7 .array/port v0xaec570, 7;
v0xaec570_8 .array/port v0xaec570, 8;
E_0xace890/2 .event anyedge, v0xaec570_5, v0xaec570_6, v0xaec570_7, v0xaec570_8;
v0xaec570_9 .array/port v0xaec570, 9;
v0xaec570_10 .array/port v0xaec570, 10;
v0xaec570_11 .array/port v0xaec570, 11;
v0xaec570_12 .array/port v0xaec570, 12;
E_0xace890/3 .event anyedge, v0xaec570_9, v0xaec570_10, v0xaec570_11, v0xaec570_12;
v0xaec570_13 .array/port v0xaec570, 13;
v0xaec570_14 .array/port v0xaec570, 14;
v0xaec570_15 .array/port v0xaec570, 15;
v0xaec570_16 .array/port v0xaec570, 16;
E_0xace890/4 .event anyedge, v0xaec570_13, v0xaec570_14, v0xaec570_15, v0xaec570_16;
v0xaec570_17 .array/port v0xaec570, 17;
v0xaec570_18 .array/port v0xaec570, 18;
v0xaec570_19 .array/port v0xaec570, 19;
v0xaec570_20 .array/port v0xaec570, 20;
E_0xace890/5 .event anyedge, v0xaec570_17, v0xaec570_18, v0xaec570_19, v0xaec570_20;
v0xaec570_21 .array/port v0xaec570, 21;
v0xaec570_22 .array/port v0xaec570, 22;
v0xaec570_23 .array/port v0xaec570, 23;
v0xaec570_24 .array/port v0xaec570, 24;
E_0xace890/6 .event anyedge, v0xaec570_21, v0xaec570_22, v0xaec570_23, v0xaec570_24;
v0xaec570_25 .array/port v0xaec570, 25;
v0xaec570_26 .array/port v0xaec570, 26;
v0xaec570_27 .array/port v0xaec570, 27;
v0xaec570_28 .array/port v0xaec570, 28;
E_0xace890/7 .event anyedge, v0xaec570_25, v0xaec570_26, v0xaec570_27, v0xaec570_28;
v0xaec570_29 .array/port v0xaec570, 29;
v0xaec570_30 .array/port v0xaec570, 30;
v0xaec570_31 .array/port v0xaec570, 31;
v0xaec570_32 .array/port v0xaec570, 32;
E_0xace890/8 .event anyedge, v0xaec570_29, v0xaec570_30, v0xaec570_31, v0xaec570_32;
v0xaec570_33 .array/port v0xaec570, 33;
v0xaec570_34 .array/port v0xaec570, 34;
v0xaec570_35 .array/port v0xaec570, 35;
v0xaec570_36 .array/port v0xaec570, 36;
E_0xace890/9 .event anyedge, v0xaec570_33, v0xaec570_34, v0xaec570_35, v0xaec570_36;
v0xaec570_37 .array/port v0xaec570, 37;
v0xaec570_38 .array/port v0xaec570, 38;
v0xaec570_39 .array/port v0xaec570, 39;
v0xaec570_40 .array/port v0xaec570, 40;
E_0xace890/10 .event anyedge, v0xaec570_37, v0xaec570_38, v0xaec570_39, v0xaec570_40;
v0xaec570_41 .array/port v0xaec570, 41;
v0xaec570_42 .array/port v0xaec570, 42;
v0xaec570_43 .array/port v0xaec570, 43;
v0xaec570_44 .array/port v0xaec570, 44;
E_0xace890/11 .event anyedge, v0xaec570_41, v0xaec570_42, v0xaec570_43, v0xaec570_44;
v0xaec570_45 .array/port v0xaec570, 45;
v0xaec570_46 .array/port v0xaec570, 46;
v0xaec570_47 .array/port v0xaec570, 47;
v0xaec570_48 .array/port v0xaec570, 48;
E_0xace890/12 .event anyedge, v0xaec570_45, v0xaec570_46, v0xaec570_47, v0xaec570_48;
v0xaec570_49 .array/port v0xaec570, 49;
v0xaec570_50 .array/port v0xaec570, 50;
v0xaec570_51 .array/port v0xaec570, 51;
v0xaec570_52 .array/port v0xaec570, 52;
E_0xace890/13 .event anyedge, v0xaec570_49, v0xaec570_50, v0xaec570_51, v0xaec570_52;
v0xaec570_53 .array/port v0xaec570, 53;
v0xaec570_54 .array/port v0xaec570, 54;
v0xaec570_55 .array/port v0xaec570, 55;
v0xaec570_56 .array/port v0xaec570, 56;
E_0xace890/14 .event anyedge, v0xaec570_53, v0xaec570_54, v0xaec570_55, v0xaec570_56;
v0xaec570_57 .array/port v0xaec570, 57;
v0xaec570_58 .array/port v0xaec570, 58;
v0xaec570_59 .array/port v0xaec570, 59;
v0xaec570_60 .array/port v0xaec570, 60;
E_0xace890/15 .event anyedge, v0xaec570_57, v0xaec570_58, v0xaec570_59, v0xaec570_60;
v0xaec570_61 .array/port v0xaec570, 61;
v0xaec570_62 .array/port v0xaec570, 62;
v0xaec570_63 .array/port v0xaec570, 63;
v0xaec570_64 .array/port v0xaec570, 64;
E_0xace890/16 .event anyedge, v0xaec570_61, v0xaec570_62, v0xaec570_63, v0xaec570_64;
v0xaec570_65 .array/port v0xaec570, 65;
v0xaec570_66 .array/port v0xaec570, 66;
v0xaec570_67 .array/port v0xaec570, 67;
v0xaec570_68 .array/port v0xaec570, 68;
E_0xace890/17 .event anyedge, v0xaec570_65, v0xaec570_66, v0xaec570_67, v0xaec570_68;
v0xaec570_69 .array/port v0xaec570, 69;
v0xaec570_70 .array/port v0xaec570, 70;
v0xaec570_71 .array/port v0xaec570, 71;
v0xaec570_72 .array/port v0xaec570, 72;
E_0xace890/18 .event anyedge, v0xaec570_69, v0xaec570_70, v0xaec570_71, v0xaec570_72;
v0xaec570_73 .array/port v0xaec570, 73;
v0xaec570_74 .array/port v0xaec570, 74;
v0xaec570_75 .array/port v0xaec570, 75;
v0xaec570_76 .array/port v0xaec570, 76;
E_0xace890/19 .event anyedge, v0xaec570_73, v0xaec570_74, v0xaec570_75, v0xaec570_76;
v0xaec570_77 .array/port v0xaec570, 77;
v0xaec570_78 .array/port v0xaec570, 78;
v0xaec570_79 .array/port v0xaec570, 79;
v0xaec570_80 .array/port v0xaec570, 80;
E_0xace890/20 .event anyedge, v0xaec570_77, v0xaec570_78, v0xaec570_79, v0xaec570_80;
v0xaec570_81 .array/port v0xaec570, 81;
v0xaec570_82 .array/port v0xaec570, 82;
v0xaec570_83 .array/port v0xaec570, 83;
v0xaec570_84 .array/port v0xaec570, 84;
E_0xace890/21 .event anyedge, v0xaec570_81, v0xaec570_82, v0xaec570_83, v0xaec570_84;
v0xaec570_85 .array/port v0xaec570, 85;
v0xaec570_86 .array/port v0xaec570, 86;
v0xaec570_87 .array/port v0xaec570, 87;
v0xaec570_88 .array/port v0xaec570, 88;
E_0xace890/22 .event anyedge, v0xaec570_85, v0xaec570_86, v0xaec570_87, v0xaec570_88;
v0xaec570_89 .array/port v0xaec570, 89;
v0xaec570_90 .array/port v0xaec570, 90;
v0xaec570_91 .array/port v0xaec570, 91;
v0xaec570_92 .array/port v0xaec570, 92;
E_0xace890/23 .event anyedge, v0xaec570_89, v0xaec570_90, v0xaec570_91, v0xaec570_92;
v0xaec570_93 .array/port v0xaec570, 93;
v0xaec570_94 .array/port v0xaec570, 94;
v0xaec570_95 .array/port v0xaec570, 95;
v0xaec570_96 .array/port v0xaec570, 96;
E_0xace890/24 .event anyedge, v0xaec570_93, v0xaec570_94, v0xaec570_95, v0xaec570_96;
v0xaec570_97 .array/port v0xaec570, 97;
v0xaec570_98 .array/port v0xaec570, 98;
v0xaec570_99 .array/port v0xaec570, 99;
v0xaec570_100 .array/port v0xaec570, 100;
E_0xace890/25 .event anyedge, v0xaec570_97, v0xaec570_98, v0xaec570_99, v0xaec570_100;
v0xaec570_101 .array/port v0xaec570, 101;
v0xaec570_102 .array/port v0xaec570, 102;
v0xaec570_103 .array/port v0xaec570, 103;
v0xaec570_104 .array/port v0xaec570, 104;
E_0xace890/26 .event anyedge, v0xaec570_101, v0xaec570_102, v0xaec570_103, v0xaec570_104;
v0xaec570_105 .array/port v0xaec570, 105;
v0xaec570_106 .array/port v0xaec570, 106;
v0xaec570_107 .array/port v0xaec570, 107;
v0xaec570_108 .array/port v0xaec570, 108;
E_0xace890/27 .event anyedge, v0xaec570_105, v0xaec570_106, v0xaec570_107, v0xaec570_108;
v0xaec570_109 .array/port v0xaec570, 109;
v0xaec570_110 .array/port v0xaec570, 110;
v0xaec570_111 .array/port v0xaec570, 111;
v0xaec570_112 .array/port v0xaec570, 112;
E_0xace890/28 .event anyedge, v0xaec570_109, v0xaec570_110, v0xaec570_111, v0xaec570_112;
v0xaec570_113 .array/port v0xaec570, 113;
v0xaec570_114 .array/port v0xaec570, 114;
v0xaec570_115 .array/port v0xaec570, 115;
v0xaec570_116 .array/port v0xaec570, 116;
E_0xace890/29 .event anyedge, v0xaec570_113, v0xaec570_114, v0xaec570_115, v0xaec570_116;
v0xaec570_117 .array/port v0xaec570, 117;
v0xaec570_118 .array/port v0xaec570, 118;
v0xaec570_119 .array/port v0xaec570, 119;
v0xaec570_120 .array/port v0xaec570, 120;
E_0xace890/30 .event anyedge, v0xaec570_117, v0xaec570_118, v0xaec570_119, v0xaec570_120;
v0xaec570_121 .array/port v0xaec570, 121;
v0xaec570_122 .array/port v0xaec570, 122;
v0xaec570_123 .array/port v0xaec570, 123;
v0xaec570_124 .array/port v0xaec570, 124;
E_0xace890/31 .event anyedge, v0xaec570_121, v0xaec570_122, v0xaec570_123, v0xaec570_124;
v0xaec570_125 .array/port v0xaec570, 125;
v0xaec570_126 .array/port v0xaec570, 126;
v0xaec570_127 .array/port v0xaec570, 127;
E_0xace890/32 .event anyedge, v0xaec570_125, v0xaec570_126, v0xaec570_127;
E_0xace890 .event/or E_0xace890/0, E_0xace890/1, E_0xace890/2, E_0xace890/3, E_0xace890/4, E_0xace890/5, E_0xace890/6, E_0xace890/7, E_0xace890/8, E_0xace890/9, E_0xace890/10, E_0xace890/11, E_0xace890/12, E_0xace890/13, E_0xace890/14, E_0xace890/15, E_0xace890/16, E_0xace890/17, E_0xace890/18, E_0xace890/19, E_0xace890/20, E_0xace890/21, E_0xace890/22, E_0xace890/23, E_0xace890/24, E_0xace890/25, E_0xace890/26, E_0xace890/27, E_0xace890/28, E_0xace890/29, E_0xace890/30, E_0xace890/31, E_0xace890/32;
S_0xaee080 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xa7a2b0;
 .timescale -12 -12;
E_0xaceb80 .event anyedge, v0xaeee80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xaeee80_0;
    %nor/r;
    %assign/vec4 v0xaeee80_0, 0;
    %wait E_0xaceb80;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xae9830;
T_4 ;
    %wait E_0xa89410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaead00_0, 0;
    %wait E_0xa89410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaead00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeac30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb0e0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xaeaf50_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xaeb380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeac30_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xaeab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xae9de0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xae9aa0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xaea2e0;
    %join;
    %wait E_0xa89410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaead00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeac30_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xaeab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeac30_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaeaf50_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xaeb380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb0e0_0, 0;
    %wait E_0xa6d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaead00_0, 0;
    %wait E_0xa89410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %wait E_0xa89410;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xaeaf50_0, 0;
    %wait E_0xa89410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa89410;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaeaf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %wait E_0xa89410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa89410;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xaea2e0;
    %join;
    %wait E_0xa89410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaead00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xaeab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeac30_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaeaf50_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xaeb380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb0e0_0, 0;
    %wait E_0xa6d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaead00_0, 0;
    %wait E_0xa89410;
    %wait E_0xa89410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %wait E_0xa89410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %wait E_0xa89410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xaeaf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb510_0, 0;
    %wait E_0xa89410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa89410;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaeaf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %wait E_0xa89410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %wait E_0xa89410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xaeaf50_0, 0;
    %wait E_0xa89410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa89410;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xaea2e0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa89660;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xaeb5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaeb510_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xaeb380_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xaeab90_0, 0;
    %assign/vec4 v0xaeac30_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xaeaf50_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xaeb0e0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xa7ec70;
T_5 ;
    %wait E_0xa8a1c0;
    %load/vec4 v0xae8ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xa80670;
    %jmp t_0;
    .scope S_0xa80670;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xab6a50_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xab6a50_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xab6a50_0;
    %store/vec4a v0xae8c30, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xab6a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0xab6a50_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xa7ec70;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xae8dd0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xae9130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xae8dd0_0;
    %load/vec4 v0xae9070_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xae8dd0_0, 0;
T_5.5 ;
    %load/vec4 v0xae9610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xae92d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xae8c30, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xae9550_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xae92d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xae8c30, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xae92d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xae8c30, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xae92d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xae8c30, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xae9550_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xae92d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xae8c30, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xae92d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xae8c30, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xae93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xae91f0_0;
    %load/vec4 v0xae9550_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xae8dd0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaeba80;
T_6 ;
    %wait E_0xa8a1c0;
    %load/vec4 v0xaec1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaec3f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xaeddd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0xaedae0_0;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xaed9d0_0;
    %assign/vec4 v0xaec3f0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0xaed930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0xaec3f0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xaed870_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaec3f0_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaeba80;
T_7 ;
    %wait E_0xace890;
    %load/vec4 v0xaed930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xaec3f0_0;
    %store/vec4 v0xaed680_0, 0, 7;
    %load/vec4 v0xaec490_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaec570, 4;
    %cmpi/u 2, 0, 2;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v0xaed870_0, 0, 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xaeba80;
T_8 ;
    %wait E_0xa89410;
    %load/vec4 v0xaeddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xaedce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0xaec490_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaec570, 4;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0xaec490_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaec570, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xaec490_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaec570, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0xaedce0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0xaec490_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaec570, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0xaec490_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaec570, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xaec490_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaec570, 0, 4;
T_8.5 ;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xa7a2b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaee8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaeee80_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xa7a2b0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xaee8d0_0;
    %inv;
    %store/vec4 v0xaee8d0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xa7a2b0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xaea9f0_0, v0xaef0f0_0, v0xaee8d0_0, v0xaee830_0, v0xaeed40_0, v0xaeeb60_0, v0xaef450_0, v0xaef3b0_0, v0xaef250_0, v0xaef190_0, v0xaef2f0_0, v0xaeeca0_0, v0xaeec00_0, v0xaeeac0_0, v0xaee970_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xa7a2b0;
T_12 ;
    %load/vec4 v0xaeede0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xaeede0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xaeede0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0xaeede0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xaeede0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xaeede0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0xaeede0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xaeede0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xaeede0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xaeede0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xa7a2b0;
T_13 ;
    %wait E_0xa89660;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaeede0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeede0_0, 4, 32;
    %load/vec4 v0xaeef40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xaeede0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeede0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaeede0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeede0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xaeeca0_0;
    %load/vec4 v0xaeeca0_0;
    %load/vec4 v0xaeec00_0;
    %xor;
    %load/vec4 v0xaeeca0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xaeede0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeede0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xaeede0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeede0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0xaeeac0_0;
    %load/vec4 v0xaeeac0_0;
    %load/vec4 v0xaee970_0;
    %xor;
    %load/vec4 v0xaeeac0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0xaeede0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeede0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0xaeede0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeede0_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth0/human/gshare/iter0/response0/top_module.sv";
