<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>
defines: 
time_elapsed: 2.060s
ram usage: 43600 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpfl8oku5a/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:3</a>: No timescale set for &#34;bus_conn&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:9</a>: No timescale set for &#34;bus_connect1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>: No timescale set for &#34;generic_fifo&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:3</a>: Compile module &#34;work@bus_conn&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:9</a>: Compile module &#34;work@bus_connect1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>: Compile module &#34;work@generic_fifo&#34;.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:42</a>: Colliding compilation unit name: &#34;generic_fifo&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>: previous usage.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:9</a>: Top level module &#34;work@bus_connect1&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>: Top level module &#34;work@generic_fifo&#34;.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:42</a>: Multiply defined module &#34;work@generic_fifo&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>: previous definition.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 5.

[ERR:UH0700] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:17</a>: Unsupported expression &#34;&lt;n&lt;&gt; u&lt;182&gt; t&lt;Bit_select&gt; p&lt;193&gt; s&lt;192&gt; l&lt;17&gt;&gt; bus_conn bconn1 (dataout[23:16]);
&#34;.

[ERR:UH0700] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:22</a>: Unsupported expression &#34;&lt;n&lt;&gt; u&lt;233&gt; t&lt;Bit_select&gt; p&lt;244&gt; s&lt;243&gt; l&lt;22&gt;&gt; bus_conn bconn3 (dataout[7:0]);
&#34;.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 4
[   NOTE] : 7
+ cat /tmpfs/tmp/tmpfl8oku5a/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bus_conn
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpfl8oku5a/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpfl8oku5a/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bus_connect1)
 |vpiName:work@bus_connect1
 |uhdmallPackages:
 \_package: builtin, parent:work@bus_connect1
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@bus_conn, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:3, parent:work@bus_connect1
   |vpiDefName:work@bus_conn
   |vpiFullName:work@bus_conn
   |vpiPort:
   \_port: (dataout), line:4
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:4
         |vpiName:dataout
         |vpiFullName:work@bus_conn.dataout
         |vpiNetType:36
   |vpiPort:
   \_port: (datain), line:6
     |vpiName:datain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (datain), line:6
         |vpiName:datain
         |vpiFullName:work@bus_conn.datain
   |vpiContAssign:
   \_cont_assign: , line:7
     |vpiRhs:
     \_ref_obj: (datain), line:7
       |vpiName:datain
       |vpiFullName:work@bus_conn.datain
     |vpiLhs:
     \_ref_obj: (dataout), line:7
       |vpiName:dataout
       |vpiFullName:work@bus_conn.dataout
   |vpiNet:
   \_logic_net: (dataout), line:4
   |vpiNet:
   \_logic_net: (datain), line:6
 |uhdmallModules:
 \_module: work@bus_connect1, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:9, parent:work@bus_connect1
   |vpiDefName:work@bus_connect1
   |vpiFullName:work@bus_connect1
   |vpiPort:
   \_port: (dataout), line:10
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:10
         |vpiName:dataout
         |vpiFullName:work@bus_connect1.dataout
         |vpiNetType:36
   |vpiPort:
   \_port: (datain), line:12
     |vpiName:datain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (datain), line:12
         |vpiName:datain
         |vpiFullName:work@bus_connect1.datain
   |vpiNet:
   \_logic_net: (dataout), line:10
   |vpiNet:
   \_logic_net: (datain), line:12
   |vpiParamAssign:
   \_param_assign: , line:13
     |vpiRhs:
     \_constant: , line:14
       |vpiConstType:5
       |vpiDecompile:8&#39;h00
       |vpiSize:8
       |HEX:8&#39;h00
     |vpiLhs:
     \_parameter: (My_DataIn), line:13
       |vpiName:My_DataIn
       |vpiTypespec:
       \_logic_typespec: , line:13
         |vpiRange:
         \_range: , line:13
           |vpiLeftRange:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiParameter:
   \_parameter: (My_DataIn), line:13
 |uhdmallModules:
 \_module: work@generic_fifo, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:26, parent:work@bus_connect1
   |vpiDefName:work@generic_fifo
   |vpiFullName:work@generic_fifo
   |vpiPort:
   \_port: (clk), line:26
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:26
         |vpiName:clk
         |vpiFullName:work@generic_fifo.clk
   |vpiPort:
   \_port: (in), line:26
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:36
         |vpiName:in
         |vpiFullName:work@generic_fifo.in
         |vpiNetType:1
   |vpiPort:
   \_port: (read), line:26
     |vpiName:read
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (read), line:26
         |vpiName:read
         |vpiFullName:work@generic_fifo.read
   |vpiPort:
   \_port: (write), line:26
     |vpiName:write
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (write), line:26
         |vpiName:write
         |vpiFullName:work@generic_fifo.write
   |vpiPort:
   \_port: (reset), line:26
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:26
         |vpiName:reset
         |vpiFullName:work@generic_fifo.reset
   |vpiPort:
   \_port: (out), line:26
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:37
         |vpiName:out
         |vpiFullName:work@generic_fifo.out
         |vpiNetType:36
   |vpiPort:
   \_port: (full), line:26
     |vpiName:full
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (full), line:38
         |vpiName:full
         |vpiFullName:work@generic_fifo.full
         |vpiNetType:36
   |vpiPort:
   \_port: (empty), line:26
     |vpiName:empty
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (empty), line:38
         |vpiName:empty
         |vpiFullName:work@generic_fifo.empty
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (in), line:36
   |vpiNet:
   \_logic_net: (out), line:37
   |vpiNet:
   \_logic_net: (full), line:38
   |vpiNet:
   \_logic_net: (empty), line:38
   |vpiNet:
   \_logic_net: (clk), line:26
   |vpiNet:
   \_logic_net: (read), line:26
   |vpiNet:
   \_logic_net: (write), line:26
   |vpiNet:
   \_logic_net: (reset), line:26
   |vpiParamAssign:
   \_param_assign: , line:28
     |vpiRhs:
     \_constant: , line:28
       |vpiConstType:7
       |vpiDecompile:3
       |vpiSize:32
       |INT:3
     |vpiLhs:
     \_parameter: (MSB), line:28
       |vpiName:MSB
   |vpiParamAssign:
   \_param_assign: , line:28
     |vpiRhs:
     \_constant: , line:28
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (LSB), line:28
       |vpiName:LSB
   |vpiParamAssign:
   \_param_assign: , line:28
     |vpiRhs:
     \_constant: , line:28
       |vpiConstType:7
       |vpiDecompile:4
       |vpiSize:32
       |INT:4
     |vpiLhs:
     \_parameter: (DEPTH), line:28
       |vpiName:DEPTH
   |vpiParameter:
   \_parameter: (MSB), line:28
   |vpiParameter:
   \_parameter: (LSB), line:28
   |vpiParameter:
   \_parameter: (DEPTH), line:28
 |uhdmtopModules:
 \_module: work@bus_connect1 (work@bus_connect1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:9
   |vpiDefName:work@bus_connect1
   |vpiName:work@bus_connect1
   |vpiPort:
   \_port: (dataout), line:10, parent:work@bus_connect1
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:10, parent:work@bus_connect1
         |vpiName:dataout
         |vpiFullName:work@bus_connect1.dataout
         |vpiNetType:36
         |vpiRange:
         \_range: , line:10
           |vpiLeftRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (datain), line:12, parent:work@bus_connect1
     |vpiName:datain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (datain), line:12, parent:work@bus_connect1
         |vpiName:datain
         |vpiFullName:work@bus_connect1.datain
         |vpiRange:
         \_range: , line:12
           |vpiLeftRange:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@bus_conn (bconn0), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:15, parent:work@bus_connect1
     |vpiDefName:work@bus_conn
     |vpiName:bconn0
     |vpiFullName:work@bus_connect1.bconn0
     |vpiPort:
     \_port: (dataout), line:4, parent:bconn0
       |vpiName:dataout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (dataout)
         |vpiName:dataout
         |vpiActual:
         \_logic_net: (dataout), line:10, parent:work@bus_connect1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (dataout), line:4, parent:bconn0
           |vpiName:dataout
           |vpiFullName:work@bus_connect1.bconn0.dataout
           |vpiNetType:36
           |vpiRange:
           \_range: , line:4
             |vpiLeftRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (datain), line:6, parent:bconn0
       |vpiName:datain
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (8&#39;h0F)
         |vpiName:8&#39;h0F
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (datain), line:6, parent:bconn0
           |vpiName:datain
           |vpiFullName:work@bus_connect1.bconn0.datain
           |vpiRange:
           \_range: , line:6
             |vpiLeftRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (dataout), line:4, parent:bconn0
     |vpiNet:
     \_logic_net: (datain), line:6, parent:bconn0
     |vpiInstance:
     \_module: work@bus_connect1 (work@bus_connect1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:9
   |vpiModule:
   \_module: work@bus_conn (bconn1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:17, parent:work@bus_connect1
     |vpiDefName:work@bus_conn
     |vpiName:bconn1
     |vpiFullName:work@bus_connect1.bconn1
     |vpiPort:
     \_port: (dataout), line:4, parent:bconn1
       |vpiName:dataout
       |vpiDirection:2
       |vpiHighConn:
       \_unsupported_expr: , line:17
         |STRING:bus_conn bconn1 (dataout[23:16]);

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (dataout), line:4, parent:bconn1
           |vpiName:dataout
           |vpiFullName:work@bus_connect1.bconn1.dataout
           |vpiNetType:36
           |vpiRange:
           \_range: , line:4
             |vpiLeftRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (datain), line:6, parent:bconn1
       |vpiName:datain
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (datain), line:6, parent:bconn1
           |vpiName:datain
           |vpiFullName:work@bus_connect1.bconn1.datain
           |vpiRange:
           \_range: , line:6
             |vpiLeftRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (dataout), line:4, parent:bconn1
     |vpiNet:
     \_logic_net: (datain), line:6, parent:bconn1
     |vpiInstance:
     \_module: work@bus_connect1 (work@bus_connect1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:9
   |vpiModule:
   \_module: work@bus_conn (bconn2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:20, parent:work@bus_connect1
     |vpiDefName:work@bus_conn
     |vpiName:bconn2
     |vpiFullName:work@bus_connect1.bconn2
     |vpiPort:
     \_port: (dataout), line:4, parent:bconn2
       |vpiName:dataout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (dataout)
         |vpiName:dataout
         |vpiActual:
         \_logic_net: (dataout), line:10, parent:work@bus_connect1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (dataout), line:4, parent:bconn2
           |vpiName:dataout
           |vpiFullName:work@bus_connect1.bconn2.dataout
           |vpiNetType:36
           |vpiRange:
           \_range: , line:4
             |vpiLeftRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (datain), line:6, parent:bconn2
       |vpiName:datain
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (My_DataIn)
         |vpiName:My_DataIn
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (datain), line:6, parent:bconn2
           |vpiName:datain
           |vpiFullName:work@bus_connect1.bconn2.datain
           |vpiRange:
           \_range: , line:6
             |vpiLeftRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (dataout), line:4, parent:bconn2
     |vpiNet:
     \_logic_net: (datain), line:6, parent:bconn2
     |vpiInstance:
     \_module: work@bus_connect1 (work@bus_connect1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:9
   |vpiModule:
   \_module: work@bus_conn (bconn3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:22, parent:work@bus_connect1
     |vpiDefName:work@bus_conn
     |vpiName:bconn3
     |vpiFullName:work@bus_connect1.bconn3
     |vpiPort:
     \_port: (dataout), line:4, parent:bconn3
       |vpiName:dataout
       |vpiDirection:2
       |vpiHighConn:
       \_unsupported_expr: , line:22
         |STRING:bus_conn bconn3 (dataout[7:0]);

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (dataout), line:4, parent:bconn3
           |vpiName:dataout
           |vpiFullName:work@bus_connect1.bconn3.dataout
           |vpiNetType:36
           |vpiRange:
           \_range: , line:4
             |vpiLeftRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (datain), line:6, parent:bconn3
       |vpiName:datain
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (datain), line:6, parent:bconn3
           |vpiName:datain
           |vpiFullName:work@bus_connect1.bconn3.datain
           |vpiRange:
           \_range: , line:6
             |vpiLeftRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (dataout), line:4, parent:bconn3
     |vpiNet:
     \_logic_net: (datain), line:6, parent:bconn3
     |vpiInstance:
     \_module: work@bus_connect1 (work@bus_connect1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:9
   |vpiNet:
   \_logic_net: (dataout), line:10, parent:work@bus_connect1
   |vpiNet:
   \_logic_net: (datain), line:12, parent:work@bus_connect1
   |vpiParameter:
   \_parameter: (My_DataIn), line:13
     |vpiName:My_DataIn
     |INT:0
 |uhdmtopModules:
 \_module: work@generic_fifo (work@generic_fifo), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:26
   |vpiDefName:work@generic_fifo
   |vpiName:work@generic_fifo
   |vpiPort:
   \_port: (clk), line:26, parent:work@generic_fifo
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:26, parent:work@generic_fifo
         |vpiName:clk
         |vpiFullName:work@generic_fifo.clk
   |vpiPort:
   \_port: (in), line:26, parent:work@generic_fifo
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:36, parent:work@generic_fifo
         |vpiName:in
         |vpiFullName:work@generic_fifo.in
         |vpiNetType:1
         |vpiRange:
         \_range: , line:36
           |vpiLeftRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (read), line:26, parent:work@generic_fifo
     |vpiName:read
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (read), line:26, parent:work@generic_fifo
         |vpiName:read
         |vpiFullName:work@generic_fifo.read
   |vpiPort:
   \_port: (write), line:26, parent:work@generic_fifo
     |vpiName:write
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (write), line:26, parent:work@generic_fifo
         |vpiName:write
         |vpiFullName:work@generic_fifo.write
   |vpiPort:
   \_port: (reset), line:26, parent:work@generic_fifo
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:26, parent:work@generic_fifo
         |vpiName:reset
         |vpiFullName:work@generic_fifo.reset
   |vpiPort:
   \_port: (out), line:26, parent:work@generic_fifo
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:37, parent:work@generic_fifo
         |vpiName:out
         |vpiFullName:work@generic_fifo.out
         |vpiNetType:36
   |vpiPort:
   \_port: (full), line:26, parent:work@generic_fifo
     |vpiName:full
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (full), line:38, parent:work@generic_fifo
         |vpiName:full
         |vpiFullName:work@generic_fifo.full
         |vpiNetType:36
   |vpiPort:
   \_port: (empty), line:26, parent:work@generic_fifo
     |vpiName:empty
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (empty), line:38, parent:work@generic_fifo
         |vpiName:empty
         |vpiFullName:work@generic_fifo.empty
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (in), line:36, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (out), line:37, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (full), line:38, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (empty), line:38, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (clk), line:26, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (read), line:26, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (write), line:26, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (reset), line:26, parent:work@generic_fifo
   |vpiParameter:
   \_parameter: (DEPTH), line:28
     |vpiName:DEPTH
     |INT:4
   |vpiParameter:
   \_parameter: (LSB), line:28
     |vpiName:LSB
     |INT:0
   |vpiParameter:
   \_parameter: (MSB), line:28
     |vpiName:MSB
     |INT:3
Object: \work_bus_connect1 of type 3000
Object: \work_bus_connect1 of type 32
Object: \dataout of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \datain of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bconn0 of type 32
Object: \dataout of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \datain of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dataout of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \datain of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bconn1 of type 32
Object: \dataout of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \datain of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dataout of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \datain of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bconn2 of type 32
Object: \dataout of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \datain of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dataout of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \datain of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bconn3 of type 32
Object: \dataout of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \datain of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dataout of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \datain of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \My_DataIn of type 41
Object: \dataout of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \datain of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_generic_fifo of type 32
Object: \clk of type 44
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \read of type 44
Object: \write of type 44
Object: \reset of type 44
Object: \out of type 44
Object: \full of type 44
Object: \empty of type 44
Object: \DEPTH of type 41
Object: \LSB of type 41
Object: \MSB of type 41
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object: \full of type 36
Object: \empty of type 36
Object: \clk of type 36
Object: \read of type 36
Object: \write of type 36
Object: \reset of type 36
Object: \work_bus_conn of type 32
Object: \dataout of type 44
Object: \datain of type 44
Object:  of type 8
Object: \dataout of type 608
Object: \datain of type 608
Object: \dataout of type 36
Object: \datain of type 36
Object: \work_bus_connect1 of type 32
Object: \dataout of type 44
Object: \datain of type 44
Object: \My_DataIn of type 41
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 40
Object: \My_DataIn of type 41
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object: \dataout of type 36
Object: \datain of type 36
Object: \work_generic_fifo of type 32
Object: \clk of type 44
Object: \in of type 44
Object: \read of type 44
Object: \write of type 44
Object: \reset of type 44
Object: \out of type 44
Object: \full of type 44
Object: \empty of type 44
Object: \MSB of type 41
Object: \LSB of type 41
Object: \DEPTH of type 41
Object:  of type 40
Object: \MSB of type 41
Object:  of type 7
Object:  of type 40
Object: \LSB of type 41
Object:  of type 7
Object:  of type 40
Object: \DEPTH of type 41
Object:  of type 7
Object: \in of type 36
Object: \out of type 36
Object: \full of type 36
Object: \empty of type 36
Object: \clk of type 36
Object: \read of type 36
Object: \write of type 36
Object: \reset of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_bus_conn&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39732e0] str=&#39;\work_bus_conn&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:4</a>.0-4.0&gt; [0x3973400] str=&#39;\dataout&#39; output reg port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:4</a>.0-4.0&gt; [0x39735a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:4</a>.0-4.0&gt; [0x39739c0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:4</a>.0-4.0&gt; [0x3973bb0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:6</a>.0-6.0&gt; [0x39737f0] str=&#39;\datain&#39; input port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:6</a>.0-6.0&gt; [0x3973d70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:6</a>.0-6.0&gt; [0x39740d0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:6</a>.0-6.0&gt; [0x3974290] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:7</a>.0-7.0&gt; [0x397db50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:7</a>.0-7.0&gt; [0x397dcf0] str=&#39;\dataout&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:7</a>.0-7.0&gt; [0x397d990] str=&#39;\datain&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\dataout&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:7</a>.0-7.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39732e0] str=&#39;\work_bus_conn&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:4</a>.0-4.0&gt; [0x3973400] str=&#39;\dataout&#39; output reg basic_prep port=3 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:4</a>.0-4.0&gt; [0x39735a0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:4</a>.0-4.0&gt; [0x39739c0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:4</a>.0-4.0&gt; [0x3973bb0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:6</a>.0-6.0&gt; [0x39737f0] str=&#39;\datain&#39; input basic_prep port=4 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:6</a>.0-6.0&gt; [0x3973d70] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:6</a>.0-6.0&gt; [0x39740d0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:6</a>.0-6.0&gt; [0x3974290] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:7</a>.0-7.0&gt; [0x397db50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:7</a>.0-7.0&gt; [0x397dcf0 -&gt; 0x3973400] str=&#39;\dataout&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:7</a>.0-7.0&gt; [0x397d990 -&gt; 0x39737f0] str=&#39;\datain&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_generic_fifo&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3976990] str=&#39;\work_generic_fifo&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x3976df0] str=&#39;\clk&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x3976cb0] str=&#39;\in&#39; input port=12
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:36</a>.0-36.0&gt; [0x3976850]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:36</a>.0-36.0&gt; [0x3977150] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:36</a>.0-36.0&gt; [0x3977310] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x3977010] str=&#39;\read&#39; input port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x3977530] str=&#39;\write&#39; input port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x39776b0] str=&#39;\reset&#39; input port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x3977880] str=&#39;\out&#39; output reg port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x3977a40] str=&#39;\full&#39; output reg port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x3977c00] str=&#39;\empty&#39; output reg port=18
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:28</a>.0-28.0&gt; [0x397e7b0] str=&#39;\DEPTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:28</a>.0-28.0&gt; [0x397d4f0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:28</a>.0-28.0&gt; [0x397e9b0] str=&#39;\LSB&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:28</a>.0-28.0&gt; [0x397cfa0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:28</a>.0-28.0&gt; [0x3976010] str=&#39;\MSB&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:28</a>.0-28.0&gt; [0x3977e00] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3976990] str=&#39;\work_generic_fifo&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x3976df0] str=&#39;\clk&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x3976cb0] str=&#39;\in&#39; input basic_prep port=12 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:36</a>.0-36.0&gt; [0x3976850] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:36</a>.0-36.0&gt; [0x3977150] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:36</a>.0-36.0&gt; [0x3977310] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x3977010] str=&#39;\read&#39; input basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x3977530] str=&#39;\write&#39; input basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x39776b0] str=&#39;\reset&#39; input basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x3977880] str=&#39;\out&#39; output reg basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x3977a40] str=&#39;\full&#39; output reg basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&gt; [0x3977c00] str=&#39;\empty&#39; output reg basic_prep port=18 range=[0:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:28</a>.0-28.0&gt; [0x397e7b0] str=&#39;\DEPTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:28</a>.0-28.0&gt; [0x397d4f0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:28</a>.0-28.0&gt; [0x397e9b0] str=&#39;\LSB&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:28</a>.0-28.0&gt; [0x397cfa0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:28</a>.0-28.0&gt; [0x3976010] str=&#39;\MSB&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:28</a>.0-28.0&gt; [0x3977e00] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_bus_connect1&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3971b60] str=&#39;\work_bus_connect1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:10</a>.0-10.0&gt; [0x3971e00] str=&#39;\dataout&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:10</a>.0-10.0&gt; [0x3972170]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:10</a>.0-10.0&gt; [0x39726b0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:10</a>.0-10.0&gt; [0x3972920] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:12</a>.0-12.0&gt; [0x3972ae0] str=&#39;\datain&#39; input port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:12</a>.0-12.0&gt; [0x3972c00]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:12</a>.0-12.0&gt; [0x3972f60] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:12</a>.0-12.0&gt; [0x3973120] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:15</a>.0-15.0&gt; [0x3972dc0] str=&#39;\bconn0&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3973f30] str=&#39;\work_bus_conn&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:15</a>.0-15.0&gt; [0x3974450] str=&#39;\dataout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:15</a>.0-15.0&gt; [0x3974570] str=&#39;\dataout&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:15</a>.0-15.0&gt; [0x39746f0] str=&#39;\datain&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:15</a>.0-15.0&gt; [0x3974810] str=&#39;\8&#39;h0F&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:17</a>.0-17.0&gt; [0x39749f0] str=&#39;\bconn1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3975290] str=&#39;\work_bus_conn&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:17</a>.0-17.0&gt; [0x3975090] str=&#39;\dataout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:17</a>.0-17.0&gt; [0x3975450]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:20</a>.0-20.0&gt; [0x3974d30] str=&#39;\bconn2&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3975a70] str=&#39;\work_bus_conn&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:20</a>.0-20.0&gt; [0x39758b0] str=&#39;\dataout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:20</a>.0-20.0&gt; [0x3975bd0] str=&#39;\dataout&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:20</a>.0-20.0&gt; [0x39755b0] str=&#39;\datain&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:20</a>.0-20.0&gt; [0x39756f0] str=&#39;\My_DataIn&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:22</a>.0-22.0&gt; [0x3976370] str=&#39;\bconn3&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39761b0] str=&#39;\work_bus_conn&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:22</a>.0-22.0&gt; [0x3975d30] str=&#39;\dataout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:22</a>.0-22.0&gt; [0x39766f0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:13</a>.0-13.0&gt; [0x397e450] str=&#39;\My_DataIn&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:14</a>.0-14.0&gt; [0x397eb50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3971b60] str=&#39;\work_bus_connect1&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:10</a>.0-10.0&gt; [0x3971e00] str=&#39;\dataout&#39; output reg basic_prep port=1 range=[31:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:10</a>.0-10.0&gt; [0x3972170] basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:10</a>.0-10.0&gt; [0x39726b0] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:10</a>.0-10.0&gt; [0x3972920] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:12</a>.0-12.0&gt; [0x3972ae0] str=&#39;\datain&#39; input basic_prep port=2 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:12</a>.0-12.0&gt; [0x3972c00] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:12</a>.0-12.0&gt; [0x3972f60] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:12</a>.0-12.0&gt; [0x3973120] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:15</a>.0-15.0&gt; [0x3972dc0] str=&#39;\bconn0&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3973f30] str=&#39;\work_bus_conn&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:15</a>.0-15.0&gt; [0x3974450] str=&#39;\dataout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:15</a>.0-15.0&gt; [0x3974570 -&gt; 0x3971e00] str=&#39;\dataout&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:15</a>.0-15.0&gt; [0x39746f0] str=&#39;\datain&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:15</a>.0-15.0&gt; [0x3974810 -&gt; 0x3987b10] str=&#39;\8&#39;h0F&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:17</a>.0-17.0&gt; [0x39749f0] str=&#39;\bconn1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3975290] str=&#39;\work_bus_conn&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:17</a>.0-17.0&gt; [0x3975090] str=&#39;\dataout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:17</a>.0-17.0&gt; [0x3975450 -&gt; 0x398a750] basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:20</a>.0-20.0&gt; [0x3974d30] str=&#39;\bconn2&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3975a70] str=&#39;\work_bus_conn&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:20</a>.0-20.0&gt; [0x39758b0] str=&#39;\dataout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:20</a>.0-20.0&gt; [0x3975bd0 -&gt; 0x3971e00] str=&#39;\dataout&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:20</a>.0-20.0&gt; [0x39755b0] str=&#39;\datain&#39; basic_prep
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:20</a>.0-20.0&gt; [0x39756f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:22</a>.0-22.0&gt; [0x3976370] str=&#39;\bconn3&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39761b0] str=&#39;\work_bus_conn&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:22</a>.0-22.0&gt; [0x3975d30] str=&#39;\dataout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:22</a>.0-22.0&gt; [0x39766f0 -&gt; 0x398a750] basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:13</a>.0-13.0&gt; [0x397e450] str=&#39;\My_DataIn&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:14</a>.0-14.0&gt; [0x397eb50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:0</a>.0-0.0&gt; [0x3987b10] str=&#39;\8&#39;h0F&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:0</a>.0-0.0&gt; [0x398a750] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:15</a>: Warning: Identifier `\8&#39;h0F&#39; is implicitly declared.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:17</a>: Warning: Identifier `&#39; is implicitly declared.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_bus_conn

2.2. Analyzing design hierarchy..
Top module:  \work_bus_conn
Removing unused module `\work_bus_connect1&#39;.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_bus_conn..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_bus_conn ===

   Number of wires:                  2
   Number of wire bits:             16
   Number of public wires:           2
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_bus_conn..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_bus_conn&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;dataout&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        &#34;datain&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;datain&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:6</a>.0-6.0&#34;
          }
        },
        &#34;dataout&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:4</a>.0-4.0&#34;
          }
        }
      }
    },
    &#34;work_generic_fifo&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;DEPTH&#34;: &#34;00000000000000000000000000000100&#34;,
        &#34;LSB&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;MSB&#34;: &#34;00000000000000000000000000000011&#34;
      },
      &#34;ports&#34;: {
        &#34;clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3, 4, 5, 6 ]
        },
        &#34;read&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;write&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;reset&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 9 ]
        },
        &#34;out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 10 ]
        },
        &#34;full&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 11 ]
        },
        &#34;empty&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 12 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&#34;
          }
        },
        &#34;empty&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&#34;
          }
        },
        &#34;full&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&#34;
          }
        },
        &#34;in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3, 4, 5, 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&#34;
          }
        },
        &#34;out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&#34;
          }
        },
        &#34;read&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&#34;
          }
        },
        &#34;reset&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&#34;
          }
        },
        &#34;write&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>.0-26.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_bus_conn&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_bus_conn(dataout, datain);
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:6</a>.0-6.0&#34; *)
  input [7:0] datain;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:4</a>.0-4.0&#34; *)
  output [7:0] dataout;
  assign dataout = datain;
endmodule

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 7b30c85dce, CPU: user 0.01s system 0.00s, MEM: 12.39 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>