
---------- Begin Simulation Statistics ----------
final_tick                               270776099347000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49330                       # Simulator instruction rate (inst/s)
host_mem_usage                                 804732                       # Number of bytes of host memory used
host_op_rate                                    82380                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   202.71                       # Real time elapsed on the host
host_tick_rate                               43505868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008819                       # Number of seconds simulated
sim_ticks                                  8819293250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        315139                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1218297                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           34                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60597                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1259390                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       942792                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1218297                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       275505                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1330546                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           35302                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12596                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6147896                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4089361                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60664                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1374511                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2216145                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17297489                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.965437                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.330174                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13816496     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       944845      5.46%     85.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       119290      0.69%     86.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       190378      1.10%     87.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       479484      2.77%     89.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       253852      1.47%     91.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68646      0.40%     91.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        49987      0.29%     92.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1374511      7.95%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17297489                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.763856                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.763856                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13766033                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19656930                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1010917                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1894370                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60850                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        878262                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3020245                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10895                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              288100                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   597                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1330546                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1494427                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16006785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12483                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12411530                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2306                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          121700                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.075434                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1540431                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       978094                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.703659                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17610433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.181308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.597682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14070653     79.90%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           312726      1.78%     81.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           188193      1.07%     82.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           216134      1.23%     83.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           329479      1.87%     85.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           278033      1.58%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           431036      2.45%     89.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           101896      0.58%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1682283      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17610433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16019280                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9301592                       # number of floating regfile writes
system.switch_cpus.idleCycles                   28133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67921                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1089121                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.028740                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3340501                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             288091                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7521701                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3074266                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4991                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       325687                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18913706                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3052410                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       111321                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18145498                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          80558                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        733575                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60850                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        863302                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        21506                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38432                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          234                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          203                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       423155                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        67165                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          203                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19954                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47967                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23667388                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17914516                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589520                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13952405                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.015645                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17940203                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15422145                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7204788                       # number of integer regfile writes
system.switch_cpus.ipc                       0.566940                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.566940                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35488      0.19%      0.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8007955     43.86%     44.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           30      0.00%     44.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            80      0.00%     44.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       898706      4.92%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1536809      8.42%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41312      0.23%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1394983      7.64%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20122      0.11%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1498919      8.21%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436120      7.87%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1081904      5.93%     87.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       228784      1.25%     88.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2011533     11.02%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64066      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18256825                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9747372                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19313001                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9413988                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10134808                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              317689                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017401                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          109529     34.48%     34.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          52169     16.42%     50.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71603     22.54%     73.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     73.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     73.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19423      6.11%     79.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4173      1.31%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          20944      6.59%     87.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          3556      1.12%     88.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        36241     11.41%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           51      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8791654                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35164819                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8500528                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10993043                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18913703                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18256825                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2213946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        36054                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      3323640                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17610433                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.036705                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.896936                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11997305     68.13%     68.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1427879      8.11%     76.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1063152      6.04%     82.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       886324      5.03%     87.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       757378      4.30%     91.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       531778      3.02%     94.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       453663      2.58%     97.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       310342      1.76%     98.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182612      1.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17610433                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.035052                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1494691                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   301                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        44374                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        17214                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3074266                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       325687                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5608597                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17638566                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10957753                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1519500                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1366829                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         406978                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        137391                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      47018980                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19367056                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22319033                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2360543                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         664106                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60850                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2864457                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3191936                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16832625                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17053742                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4567797                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34838751                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38145225                       # The number of ROB writes
system.switch_cpus.timesIdled                     350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183609                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        20200                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368531                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          20200                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             148446                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15750                       # Transaction distribution
system.membus.trans_dist::CleanEvict           139625                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11317                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11317                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        148447                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       474902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       474902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11232832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11232832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11232832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159764                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159764    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              159764                       # Request fanout histogram
system.membus.reqLayer2.occupancy           410579000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          854071750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8819293250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172584                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42027                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          163                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          299768                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12337                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12337                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172134                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13487808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13527104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          158349                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1008000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           343271                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.058846                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.235336                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 323071     94.12%     94.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20200      5.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             343271                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          210703000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276700999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            673500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           22                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        25136                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25158                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           22                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        25136                       # number of overall hits
system.l2.overall_hits::total                   25158                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          427                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       159332                       # number of demand (read+write) misses
system.l2.demand_misses::total                 159764                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          427                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       159332                       # number of overall misses
system.l2.overall_misses::total                159764                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     38746000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13140375000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13179121000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     38746000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13140375000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13179121000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184468                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184922                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184468                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184922                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.951002                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.863738                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.863953                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.951002                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.863738                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.863953                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90740.046838                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82471.662943                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82491.180742                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90740.046838                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82471.662943                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82491.180742                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               15750                       # number of writebacks
system.l2.writebacks::total                     15750                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       159332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            159759                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       159332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           159759                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     34476000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11547065000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11581541000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     34476000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11547065000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11581541000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.951002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.863738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.863926                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.951002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.863738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.863926                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80740.046838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72471.725705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72493.825074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80740.046838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72471.725705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72493.825074                       # average overall mshr miss latency
system.l2.replacements                         158349                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        26277                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            26277                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        26277                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        26277                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          163                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              163                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          163                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          163                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        17226                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         17226                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1020                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1020                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        11316                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11317                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    906970500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     906970500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.917315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.917322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80149.390244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80142.308032                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    793810500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    793810500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.917315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.917241                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70149.390244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70149.390244                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          427                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              429                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     38746000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38746000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.951002                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.951220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90740.046838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90317.016317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     34476000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34476000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.951002                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.946785                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80740.046838                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80740.046838                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        24116                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24116                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       148016                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          148018                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12233404500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12233404500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.859898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.859900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82649.203464                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82648.086719                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       148016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       148016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  10753254500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10753254500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.859898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.859888                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72649.271025                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72649.271025                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4024.084818                       # Cycle average of tags in use
system.l2.tags.total_refs                      344139                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    158349                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.173294                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      50.291682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.049874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.064707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.629510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3966.049044                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.968274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982443                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1704                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2189                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    899507                       # Number of tag accesses
system.l2.tags.data_accesses                   899507                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        27328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10197248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10224896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        27328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1008000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1008000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       159332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15750                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15750                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             21770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3098661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1156243217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1159378162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3098661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3113175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      114294873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            114294873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      114294873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            21770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3098661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1156243217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1273673035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    159049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000537290500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          976                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          976                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              326974                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14783                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159759                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15750                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159759                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15750                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    283                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              662                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2004946750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  797380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4995121750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12572.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31322.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   122016                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12401                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159759                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15750                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    274.908271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.481172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.566632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17507     42.93%     42.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8959     21.97%     64.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4000      9.81%     74.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2539      6.23%     80.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1435      3.52%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1160      2.84%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1052      2.58%     89.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          722      1.77%     91.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3409      8.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40783                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.072746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.969571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    477.270244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           863     88.42%     88.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           38      3.89%     92.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           39      4.00%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           14      1.43%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            5      0.51%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.20%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.10%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.41%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.20%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.20%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.10%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            5      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           976                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.116803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.109783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.498906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              917     93.95%     93.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      1.33%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               42      4.30%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.10%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.10%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           976                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10206464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1006720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10224576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1008000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1157.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       114.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1159.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8819172500                       # Total gap between requests
system.mem_ctrls.avgGap                      50249.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        27328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10179136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1006720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3098660.995312748011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1154189537.806785106659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 114149736.431544557214                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       159332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        15750                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     16880750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4978241000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 205471453000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39533.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31244.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13045806.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            125928180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             66928620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           522105360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           35668260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     695772480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3812375460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        175921440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5434699800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.228494                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    424117750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    294320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8100845250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            165305280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             87842865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           616553280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           46442340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     695772480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3838850250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        153864480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5604630975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        635.496611                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    362025500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    294320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8162937500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8819283000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1493801                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1493808                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1493801                       # number of overall hits
system.cpu.icache.overall_hits::total         1493808                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          626                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            628                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          626                       # number of overall misses
system.cpu.icache.overall_misses::total           628                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     49845500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49845500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     49845500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49845500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1494427                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1494436                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1494427                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1494436                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000419                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000420                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000419                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000420                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 79625.399361                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79371.815287                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 79625.399361                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79371.815287                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          238                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          119                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          163                       # number of writebacks
system.cpu.icache.writebacks::total               163                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          177                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          449                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     39658500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39658500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     39658500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39658500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000300                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000300                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000300                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000300                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88326.280624                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88326.280624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88326.280624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88326.280624                       # average overall mshr miss latency
system.cpu.icache.replacements                    163                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1493801                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1493808                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          626                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           628                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     49845500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49845500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1494427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1494436                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000419                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000420                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 79625.399361                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79371.815287                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     39658500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39658500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88326.280624                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88326.280624                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008404                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              304965                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               163                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1870.950920                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000037                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008367                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          278                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2989323                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2989323                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2479702                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2479705                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2479702                       # number of overall hits
system.cpu.dcache.overall_hits::total         2479705                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       753171                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         753174                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       753171                       # number of overall misses
system.cpu.dcache.overall_misses::total        753174                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  47605737393                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47605737393                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  47605737393                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47605737393                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3232873                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3232879                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3232873                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3232879                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232973                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232973                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232973                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232973                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63207.077002                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63206.825240                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63207.077002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63206.825240                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       889068                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22711                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.147021                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26277                       # number of writebacks
system.cpu.dcache.writebacks::total             26277                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       568701                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       568701                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       568701                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       568701                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184470                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184470                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13694678894                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13694678894                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13694678894                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13694678894                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057061                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057061                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057061                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 74237.973080                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74237.973080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 74237.973080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74237.973080                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183446                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2233561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2233564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       740788                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        740790                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46655021500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46655021500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2974349                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2974354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.249059                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.249059                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62980.260884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62980.090849                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       568653                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       568653                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12758096000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12758096000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057873                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057873                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 74116.803672                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74116.803672                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246141                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246141                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12383                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    950715893                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    950715893                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047899                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76775.893806                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76769.694202                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    936582894                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    936582894                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047713                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047713                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75928.892906                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75928.892906                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270776099347000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.033231                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2584846                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183446                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.090501                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.033228                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6650228                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6650228                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270802821194000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64708                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815324                       # Number of bytes of host memory used
host_op_rate                                   108385                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   618.17                       # Real time elapsed on the host
host_tick_rate                               43227575                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026722                       # Number of seconds simulated
sim_ticks                                 26721847000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       483554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        967277                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3808193                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       197855                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3894734                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2897662                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3808193                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       910531                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4140922                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          121034                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        48143                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18617624                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12737443                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       197875                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4187184                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7501378                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     52285820                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.962028                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.334662                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     41911847     80.16%     80.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2709002      5.18%     85.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       436875      0.84%     86.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       631541      1.21%     87.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1304291      2.49%     89.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       698625      1.34%     91.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       229910      0.44%     91.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       176545      0.34%     91.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4187184      8.01%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     52285820                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.781457                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.781457                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      41250155                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60295022                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3305292                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6081594                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         201270                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2501629                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9285011                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35270                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1181714                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1855                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4140922                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4805616                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              48157461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         42076                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               37928792                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          192                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          402540                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.077482                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4980997                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3018696                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.709696                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     53339940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.199890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.609609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         42469571     79.62%     79.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           875603      1.64%     81.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           605640      1.14%     82.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           678774      1.27%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           980404      1.84%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           967124      1.81%     87.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1332860      2.50%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           315262      0.59%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5114702      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     53339940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46298043                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27204445                       # number of floating regfile writes
system.switch_cpus.idleCycles                  103754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       220965                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3329940                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.036805                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10641478                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1181656                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22422042                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9470746                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          197                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19398                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1319518                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57854831                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9459822                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       364558                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55410682                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         241237                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1966145                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         201270                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2349889                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        74726                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       136203                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          741                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          699                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          173                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1422805                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       328488                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          699                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        66932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       154033                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70639640                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54599732                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594447                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41991491                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.021631                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54712860                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48848673                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22781274                       # number of integer regfile writes
system.switch_cpus.ipc                       0.561338                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.561338                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       143692      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24969177     44.77%     45.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          228      0.00%     45.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           360      0.00%     45.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2831869      5.08%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4386250      7.86%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1136      0.00%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127974      0.23%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4086387      7.33%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52384      0.09%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4234537      7.59%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8496      0.02%     73.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4149381      7.44%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3535959      6.34%     87.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       848199      1.52%     88.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6047891     10.84%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351283      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55775241                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28767892                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56940401                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27705390                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30056811                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1025400                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018385                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          319447     31.15%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         164936     16.09%     47.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1921      0.19%     47.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       228138     22.25%     69.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        64053      6.25%     75.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11812      1.15%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          81133      7.91%     84.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         21790      2.13%     87.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       128532     12.53%     99.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3638      0.35%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27889057                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    109103475                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26894342                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35353092                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57854267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55775241                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          564                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7554408                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       128055                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          519                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10529162                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     53339940                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.045656                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.914252                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     36321796     68.09%     68.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4341588      8.14%     76.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3156144      5.92%     82.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2646834      4.96%     87.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2301530      4.31%     91.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1638285      3.07%     94.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1375057      2.58%     97.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       936672      1.76%     98.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       622034      1.17%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     53339940                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.043626                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4805645                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    55                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       157823                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        67412                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9470746                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1319518                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17649318                       # number of misc regfile reads
system.switch_cpus.numCycles                 53443694                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        33253166                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4283782                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4336882                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1355899                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        423133                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143491530                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59328968                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68307854                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7381271                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1730480                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         201270                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8166398                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10690109                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48715522                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     54126213                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          953                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           85                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13139259                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            105864285                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116659292                       # The number of ROB writes
system.switch_cpus.timesIdled                    1792                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       573276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        66043                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1146723                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          66043                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  26721847000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             454146                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45244                       # Transaction distribution
system.membus.trans_dist::CleanEvict           438309                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29579                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29579                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        454145                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1451002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1451002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1451002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33854016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     33854016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33854016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            483724                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  483724    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              483724                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1247150500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2589515000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  26721847000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26721847000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  26721847000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  26721847000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            539442                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       120617                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2892                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          943087                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34006                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34005                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3063                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       536378                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1711152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1720170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       381120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41328448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41709568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          493320                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2895616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1066767                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.061910                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.240993                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1000723     93.81%     93.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  66044      6.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1066767                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          651626500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         855576000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4596496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  26721847000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1559                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        88164                       # number of demand (read+write) hits
system.l2.demand_hits::total                    89723                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1559                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        88164                       # number of overall hits
system.l2.overall_hits::total                   89723                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1504                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       482220                       # number of demand (read+write) misses
system.l2.demand_misses::total                 483724                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1504                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       482220                       # number of overall misses
system.l2.overall_misses::total                483724                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    131794500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  40136570000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40268364500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    131794500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  40136570000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40268364500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3063                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       570384                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               573447                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3063                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       570384                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              573447                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.491022                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.845430                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.843537                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.491022                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.845430                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.843537                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87629.321809                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83232.901995                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83246.571392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87629.321809                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83232.901995                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83246.571392                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               45244                       # number of writebacks
system.l2.writebacks::total                     45244                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       482220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            483724                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       482220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           483724                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    116754500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  35314360000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35431114500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    116754500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  35314360000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35431114500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.491022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.845430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.843537                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.491022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.845430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.843537                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77629.321809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73232.881258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73246.550719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77629.321809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73232.881258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73246.550719                       # average overall mshr miss latency
system.l2.replacements                         493320                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        75373                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            75373                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        75373                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        75373                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2892                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2892                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2892                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2892                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        56277                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         56277                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4427                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4427                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        29579                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29579                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2404098000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2404098000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        34006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.869817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.869817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81277.189898                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81277.189898                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29579                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29579                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2108308000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2108308000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.869817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.869817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71277.189898                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71277.189898                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1559                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1559                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    131794500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    131794500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3063                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3063                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.491022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.491022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87629.321809                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87629.321809                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1504                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1504                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    116754500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    116754500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.491022                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.491022                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77629.321809                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77629.321809                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        83737                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             83737                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       452641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          452641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  37732472000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  37732472000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       536378                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        536378                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.843884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.843884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83360.703074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83360.703074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       452641                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       452641                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  33206052000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  33206052000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.843884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.843884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73360.680981                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73360.680981                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  26721847000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1097611                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    497416                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.206626                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      65.743509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    13.619422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4016.637069                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.980624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1745                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2142                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2786764                       # Number of tag accesses
system.l2.tags.data_accesses                  2786764                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26721847000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        96256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     30862080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30958336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        96256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2895616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2895616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       482220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              483724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        45244                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45244                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3602146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1154938130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1158540276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3602146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3602146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      108361372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            108361372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      108361372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3602146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1154938130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1266901648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     45218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    481305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000695562500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2799                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2799                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              984375                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42472                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      483724                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45244                       # Number of write requests accepted
system.mem_ctrls.readBursts                    483724                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45244                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    915                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             34845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             32965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1949                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6424921750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2414045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15477590500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13307.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32057.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   360799                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34756                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                483724                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45244                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  276452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  156397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       132474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.096577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.004700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.143427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        58749     44.35%     44.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30032     22.67%     67.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13298     10.04%     77.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8215      6.20%     83.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4635      3.50%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3628      2.74%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2944      2.22%     91.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1929      1.46%     93.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9044      6.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       132474                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     172.957842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.767185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    464.094473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2394     85.53%     85.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          144      5.14%     90.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          134      4.79%     95.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           46      1.64%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           23      0.82%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            6      0.21%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            9      0.32%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            6      0.21%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.04%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.04%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            9      0.32%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           10      0.36%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.04%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            4      0.14%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607           11      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2799                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.155770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.146654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.565282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2582     92.25%     92.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      1.36%     93.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              143      5.11%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               32      1.14%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2799                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30899776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   58560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2894080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30958336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2895616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1156.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       108.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1158.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26721828000                       # Total gap between requests
system.mem_ctrls.avgGap                      50516.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        96256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     30803520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2894080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3602146.213920018170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1152746664.555036067963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 108303890.820121824741                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       482220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        45244                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     54755250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15422835250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 660792726000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36406.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31982.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14605090.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            408250920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            216982920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1588271580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          106576740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2109444480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11598231750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        494257440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16522015830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.296177                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1180948500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    892320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24648578500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            537613440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            285755910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1858984680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          129471660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2109444480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11583735510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        506464800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17011470480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.612824                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1204393000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    892320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24625134000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    35541130000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270802821194000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6295750                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6295757                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6295750                       # number of overall hits
system.cpu.icache.overall_hits::total         6295757                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4293                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4295                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4293                       # number of overall misses
system.cpu.icache.overall_misses::total          4295                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    234687500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    234687500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    234687500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    234687500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6300043                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6300052                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6300043                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6300052                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000681                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000682                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000681                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000682                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54667.481947                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54642.025611                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54667.481947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54642.025611                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          632                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           79                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3055                       # number of writebacks
system.cpu.icache.writebacks::total              3055                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          781                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          781                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          781                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          781                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3512                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3512                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3512                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3512                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    192514000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    192514000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    192514000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    192514000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000557                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000557                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000557                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000557                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 54816.059226                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54816.059226                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 54816.059226                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54816.059226                       # average overall mshr miss latency
system.cpu.icache.replacements                   3055                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6295750                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6295757                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4293                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4295                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    234687500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    234687500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6300043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6300052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000681                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000682                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54667.481947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54642.025611                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          781                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          781                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    192514000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    192514000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 54816.059226                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54816.059226                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270802821194000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.048448                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6299271                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1792.621229                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000106                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.048342                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000095                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          134                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          324                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12603618                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12603618                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270802821194000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270802821194000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270802821194000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270802821194000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270802821194000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270802821194000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270802821194000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10320304                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10320307                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10336447                       # number of overall hits
system.cpu.dcache.overall_hits::total        10336450                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3008945                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3008948                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3009226                       # number of overall misses
system.cpu.dcache.overall_misses::total       3009229                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 193782454366                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 193782454366                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 193782454366                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 193782454366                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13329249                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13329255                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13345673                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13345679                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.225740                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.225740                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.225483                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.225483                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64402.125784                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64402.061573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64396.111946                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64396.047747                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3839239                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            101915                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.670991                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       101650                       # number of writebacks
system.cpu.dcache.writebacks::total            101650                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2254252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2254252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2254252                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2254252                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       754693                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       754693                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754852                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754852                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  55655611868                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55655611868                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  55662841368                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55662841368                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056619                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056619                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056562                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056562                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73746.029005                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73746.029005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73740.072714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73740.072714                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753830                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9117272                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9117275                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2962384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2962386                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 190287163500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 190287163500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12079656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12079661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.245237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.245238                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64234.469097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64234.425730                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2254027                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2254027                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       708357                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       708357                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  52216432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  52216432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73714.852821                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73714.852821                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203032                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203032                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46562                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3495290866                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3495290866                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037261                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 75069.067804                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75067.455565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          225                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          225                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46336                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46336                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3439179868                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3439179868                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037081                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037081                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 74222.631820                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74222.631820                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16143                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16143                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          281                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          281                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16424                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16424                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.017109                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.017109                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          159                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          159                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      7229500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7229500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009681                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009681                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 45468.553459                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 45468.553459                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270802821194000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.134272                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11091304                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754854                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.693310                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.134270                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27446212                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27446212                       # Number of data accesses

---------- End Simulation Statistics   ----------
