Model {
  Name			  "test_firs"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    5
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Out3"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Out4"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Out5"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Out6"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Out9"
    }
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.73"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  Created		  "Tue Aug 22 23:38:47 2006"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mdexter"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Sep 22 01:20:39 2006"
  ModelVersionFormat	  "1.%<AutoIncrement:73>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "500"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Data Import//Export"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Clock
      DisplayTime	      off
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Fcn
      Expr		      "sin(u[1])"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SignalConversion
      OverrideOpt	      off
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Lookup
      InputValues	      "[-4:5]"
      OutputValues	      " rand(1,10)-0.5"
      LookUpMeth	      "Interpolation-Extrapolation"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
      LUTDesignTableMode      "Redesign Table"
      LUTDesignDataSource     "Block Dialog"
      LUTDesignFunctionName   "sqrt(x)"
      LUTDesignUseExistingBP  on
      LUTDesignRelError	      "0.01"
      LUTDesignAbsError	      "1e-6"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RandomNumber
      Mean		      "0"
      Variance		      "1"
      Seed		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "test_firs"
    Location		    [609, 271, 1517, 773]
    Open		    on
    ModelBrowserVisibility  on
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [157, 233, 208, 283]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2"
      part		      "xc2v1000"
      speed		      "-4"
      package		      "bg575"
      synthesis_tool	      "XST"
      directory		      "./netlist"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant11"
      Ports		      [0, 1]
      Position		      [230, 378, 245, 392]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "7"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant15"
      Position		      [730, 198, 745, 212]
      ShowName		      off
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant17"
      Position		      [735, 438, 750, 452]
      ShowName		      off
      Value		      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay2"
      Ports		      [1, 1]
      Position		      [190, 356, 220, 374]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In2"
      Ports		      [1, 1]
      Position		      [100, 354, 155, 376]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "7"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In5"
      Ports		      [1, 1]
      Position		      [120, 49, 175, 71]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Boolean"
      n_bits		      "8"
      bin_pt		      "7"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out3"
      Ports		      [1, 1]
      Position		      [630, 54, 685, 76]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out4"
      Ports		      [1, 1]
      Position		      [630, 124, 685, 146]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out5"
      Ports		      [1, 1]
      Position		      [625, 219, 680, 241]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out6"
      Ports		      [1, 1]
      Position		      [620, 309, 675, 331]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out7"
      Ports		      [1, 1]
      Position		      [620, 374, 675, 396]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out8"
      Ports		      [1, 1]
      Position		      [620, 419, 675, 441]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      RandomNumber
      Name		      "Random\nNumber"
      Position		      [15, 30, 45, 60]
      Variance		      ".3^2"
      Seed		      "floor(100*(now-floor(now)))"
      SampleTime	      "1"
    }
    Block {
      BlockType		      RealImagToComplex
      Name		      "Real-Imag to\nComplex1"
      Ports		      [2, 1]
      Position		      [740, 58, 770, 87]
    }
    Block {
      BlockType		      RealImagToComplex
      Name		      "Real-Imag to\nComplex2"
      Ports		      [2, 1]
      Position		      [740, 313, 770, 342]
    }
    Block {
      BlockType		      RealImagToComplex
      Name		      "Real-Imag to\nComplex4"
      Ports		      [2, 1]
      Position		      [760, 183, 790, 212]
    }
    Block {
      BlockType		      RealImagToComplex
      Name		      "Real-Imag to\nComplex5"
      Ports		      [2, 1]
      Position		      [765, 423, 795, 452]
    }
    Block {
      BlockType		      RealImagToComplex
      Name		      "Real-Imag to\nComplex6"
      Ports		      [2, 1]
      Position		      [115, 148, 145, 177]
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      Ports		      [3]
      Position		      [815, 116, 845, 154]
      Location		      [129, 250, 757, 917]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      YMin		      "-5~-5~-5"
      YMax		      "5~5~5"
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope2"
      Ports		      [3]
      Position		      [815, 369, 845, 401]
      Location		      [764, 249, 1392, 939]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      YMin		      "-5~-5~-5"
      YMax		      "5~5~5"
      SaveName		      "ScopeData2"
      DataFormat	      "StructureWithTime"
    }
    Block {
      BlockType		      SubSystem
      Name		      "c_to_ri"
      Ports		      [1, 2]
      Position		      [520, 104, 560, 146]
      BackgroundColor	      "gray"
      AttributesFormatString  "18_17 r/i"
      UserDataPersistent      on
      UserData		      "DataTag1"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "Complex to Real-Imag"
      MaskDescription	      "Outputs real and imaginary components of a comp"
"lex input."
      MaskHelp		      "<pre>\nDescription::\n\nOutputs real and imagin"
"ary components of a complex input.\nUseful for simplifying interconnects.\nSe"
"e also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Width (n_b"
"its): Specifies the width of the real/imaginary components.\nAssumed equal fo"
"r both components.\n\nBinary Point (bin_pt): Specifies the binary point locat"
"ion in the real/imaginary components.\nAssumed equal for both components.\n</"
"pre>"
      MaskPromptString	      "Bit Width|Binary Point"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "n_bits=@1;bin_pt=@2;"
      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18|17"
      MaskTabNameString	      ","
      System {
	Name			"c_to_ri"
	Location		[567, 176, 837, 310]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "c"
	  Position		  [20, 63, 50, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_im"
	  Ports			  [1, 1]
	  Position		  [150, 79, 190, 111]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "17"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_re"
	  Ports			  [1, 1]
	  Position		  [150, 29, 190, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "17"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_im"
	  Ports			  [1, 1]
	  Position		  [80, 81, 125, 109]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_re"
	  Ports			  [1, 1]
	  Position		  [80, 31, 125, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "re"
	  Position		  [215, 38, 245, 52]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "im"
	  Position		  [215, 88, 245, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "slice_re"
	  SrcPort		  1
	  DstBlock		  "force_re"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_im"
	  SrcPort		  1
	  DstBlock		  "force_im"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_re"
	  SrcPort		  1
	  DstBlock		  "re"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_im"
	  SrcPort		  1
	  DstBlock		  "im"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "slice_re"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "slice_im"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "c_to_ri1"
      Ports		      [1, 2]
      Position		      [530, 354, 570, 396]
      BackgroundColor	      "gray"
      AttributesFormatString  "9_7 r/i"
      UserDataPersistent      on
      UserData		      "DataTag2"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "Complex to Real-Imag"
      MaskDescription	      "Outputs real and imaginary components of a comp"
"lex input."
      MaskHelp		      "<pre>\nDescription::\n\nOutputs real and imagin"
"ary components of a complex input.\nUseful for simplifying interconnects.\nSe"
"e also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Width (n_b"
"its): Specifies the width of the real/imaginary components.\nAssumed equal fo"
"r both components.\n\nBinary Point (bin_pt): Specifies the binary point locat"
"ion in the real/imaginary components.\nAssumed equal for both components.\n</"
"pre>"
      MaskPromptString	      "Bit Width|Binary Point"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "n_bits=@1;bin_pt=@2;"
      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "9|7"
      MaskTabNameString	      ","
      System {
	Name			"c_to_ri1"
	Location		[567, 176, 837, 310]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "c"
	  Position		  [20, 63, 50, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_im"
	  Ports			  [1, 1]
	  Position		  [150, 79, 190, 111]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "7"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_re"
	  Ports			  [1, 1]
	  Position		  [150, 29, 190, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "7"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_im"
	  Ports			  [1, 1]
	  Position		  [80, 81, 125, 109]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "9"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_re"
	  Ports			  [1, 1]
	  Position		  [80, 31, 125, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "9"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "re"
	  Position		  [215, 38, 245, 52]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "im"
	  Position		  [215, 88, 245, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "c"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "slice_im"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "slice_re"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "force_im"
	  SrcPort		  1
	  DstBlock		  "im"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_re"
	  SrcPort		  1
	  DstBlock		  "re"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_im"
	  SrcPort		  1
	  DstBlock		  "force_im"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_re"
	  SrcPort		  1
	  DstBlock		  "force_re"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fir"
      Ports		      [2, 2]
      Position		      [375, 362, 465, 418]
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AttributesFormatString  "4 taps\n9_8 coefs\n8_7 in\n9_7 out"
      AncestorBlock	      "newfft_library/FIR/fir"
      UserDataPersistent      on
      UserData		      "DataTag3"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "FIR Filter"
      MaskDescription	      "A Finite Impluse Response Filter.  This FIR fil"
"ter does not have provisions for folding the input sequence to improve multip"
"lier efficiency, so it is suboptimal for \"regular\" (i.e. non-WOLA) FIR filt"
"ers.  It is intended primarily for WOLA (Weighted OverLap Add) FIR filters."
      MaskHelp		      "<pre>\nDescription::\n\nA Finite Impluse Respon"
"se Filter.\n\nThis Finite Impluse Response Filter does not have provisions fo"
"r folding the input\nsequence to improve multiplier efficiency, so it is subo"
"ptimal for \"regular\" (i.e. non-WOLA)\nFIR filters.  It is intended primaril"
"y for WOLA (Weighted OverLap Add) FIR filters.\n\nMask Parameters::\n\nCoeffi"
"ciant(s) (coefs): Matrix of real double(s) to use as coefficient(s).\nOne col"
"umn per tap.  Multiple rows will create a WOLA filter.\nThese should be speci"
"fied as doubles.  They will be rounded/saturated according to the\nspecified "
"number of bits (n_bits_c) and binary point (bin_pt_c).\n\nNumber of Coefficie"
"nt Bits (n_bits_c): The number of bits used for the fixed point binary\nrepre"
"sentation of the coefficient(s).\n\nCoefficient Binary Point (bin_pt_c): The "
"binary point of the fixed point binary representation\nof the coefficient(s)."
"\n\nNumber of Data Bits (n_bits_d): The number of bits for real/imaginary com"
"ponents of the data.\n\nData Binary Point (bin_pt_d): The binary point for re"
"al/imaginary components of the data.\n\nNumber of Bits Out (n_bits_o): Specif"
"ies the width of the output (overflow wraps).\nThe internal adders will use a"
" bit width of (n_bits_o-bin_pt_o+bin_pt_c+bin_pt_d).\n\nBinary Point Out (bin"
"_pt_o): Specifies the binary point of the output (quantization truncates).\nT"
"he internal adders will use a binary point of (bin_pt_c+bin_pt_d).\n\nUse BRA"
"M for Coefficients (coef_bram): Check this checkbox to store the coefficients"
" in BRAM.\nIf unchecked, the coefficients will be stored in distributed memor"
"y (i.e. slices).\nThis is only relevant is length(coef) is greater than 1; ot"
"herwise, a constant block is used.\n\nUse BRAM for Delay (delay_bram): Check "
"this checkbox to implement the delay using BRAM.\nIf unchecked, the delay wil"
"l be implemented using SLR16 elements (i.e. slices).\n\nMultiplier Latency (m"
"ult_latency): Latency to use for the underlying multiplier.\n\nAdder Latency "
"(add_latency): Latency to use for the underlying adder.\n</pre>"
      MaskPromptString	      "Tap Coefficients|Number of Coefficient Bits|Coe"
"fficient Binary Point|Number of Data Bits|Data Binary Point|Number of Bits Ou"
"t|Binary Point Out|Use BRAM for Coefficients|Use BRAM for Delay|Multiplier La"
"tency|Adder Latency|Show Sub-Block Options|Sub-Block Masks"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,checkbox,che"
"ckbox,edit,edit,checkbox,popup(Keep|DumbDown|Unmask)"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||||mvs=get_param(gcb,'MaskVisibilityStr"
"ing');\nif strcmp(get_param(gcb,'show_sbo'),'on')\n  onoff='on';\nelse\n  ono"
"ff='off';\nend\nmvs=regexprep(mvs,'o[nf]*$',onoff);\nset_param(gcb,'MaskVisib"
"ilityString',mvs);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,,"
      MaskVariables	      "coefs=@1;n_bits_c=@2;bin_pt_c=@3;n_bits_d=@4;bi"
"n_pt_d=@5;n_bits_o=@6;bin_pt_o=@7;coef_bram=@8;delay_bram=@9;mult_latency=@10"
";add_latency=@11;show_sbo=@12;munge_submasks=@13;"
      MaskInitialization      "tic\nfir_init(gcb, ...\n  coefs, ...\n  n_bits_"
"c, ...\n  bin_pt_c, ...\n  n_bits_d, ...\n  bin_pt_d, ...\n  n_bits_o, ...\n "
" bin_pt_o, ...\n  coef_bram, ...\n  delay_bram, ...\n  mult_latency, ...\n  a"
"dd_latency, ...\n  lower(get_param(gcb,'munge_submasks')) );\ndisp('fir_init "
"complete.');\ntoc"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "pfb_coefs(64,4)|9|8|8|7|9|7|on|on|3|1|on|DumbDo"
"wn"
      MaskTabNameString	      ",,,,,,,,,,,,"
      System {
	Name			"fir"
	Location		[282, 135, 1062, 821]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  Position		  [25, 13, 55, 27]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [25, 83, 55, 97]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [70, 48, 85, 62]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "34"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_quantize"
	  Ports			  [3, 2]
	  Position		  [700, 30, 800, 80]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "17_15 in\n9_7 out\nround even"
	  UserDataPersistent	  on
	  UserData		  "DataTag4"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "FIR Filter Quantizer"
	  MaskDescription	  "A Finite Impluse Response Filter ouput quan"
"tizer.  This FIR filter output quantizer rounds the sum_in value to the preci"
"sion specified by n_bits and bin_pt.  Overflow wraps, but quantization rounds"
" to even if input binary point is greater than output binary point, otherwise"
" quantization tuncates."
	  MaskHelp		  "<pre>\nDescription::\n\nA Finite Impluse Re"
"sponse Filter ouput quantizer.  This FIR filter output quantizer\nrounds the "
"sum_in value to the precision specified by n_bits and bin_pt.\n\nOverflow wra"
"ps, but quantization rounds to even if input binary point is greater\nthan ou"
"tput binary point, otherwise quantization tuncates.\n\nMask Parameters::\n\nN"
"umber of Bits In (n_bits_s): Specifies the width of the sum_in input.\n\nBina"
"ry Point In (bin_pt_s): Specifies the binary point of the sum_in input.\n\nNu"
"mber of Bits Out (n_bits_o): Specifies the width of the output (overflow wrap"
"s).\n\nBinary Point Out (bin_pt_o): Specifies the binary point of the output "
"(quantization rounds to even\nif input binary point is greater than output bi"
"nary point, othersie quantization truncates).\n</pre>"
	  MaskPromptString	  "Number of Bits In|Binary Point In|Number of"
" Bits Out|Binary Point Out"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "off,off,off,off"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "off,off,off,off"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "n_bits_s=&1;bin_pt_s=&2;n_bits_o=&3;bin_pt_"
"o=&4;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "17|15|9|7"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "fir_quantize"
	    Location		    [438, 295, 1218, 981]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "data_term"
	      Position		      [30, 18, 60, 32]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sum_in"
	      Position		      [30, 78, 60, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 143, 60, 157]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [450, 20, 460, 30]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [120, 64, 160, 106]
	      AttributesFormatString  "17_15 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag5"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "off,off"
	      MaskCallbackString      "|"
	      MaskEnableString	      "off,off"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=&1;bin_pt=&2;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "17|15"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "15"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "15"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "17"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "17"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [230, 139, 275, 161]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "quantize_im"
	      Ports		      [1, 1]
	      Position		      [225, 86, 275, 104]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "9"
	      bin_pt		      "7"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "quantize_re"
	      Ports		      [1, 1]
	      Position		      [225, 66, 275, 84]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "9"
	      bin_pt		      "7"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [335, 64, 375, 106]
	      UserDataPersistent      on
	      UserData		      "DataTag6"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sum_out"
	      Position		      [440, 78, 470, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [440, 143, 470, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "data_term"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "quantize_im"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "quantize_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "quantize_re"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "quantize_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sum_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sum_in"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_tap_1"
	  Ports			  [3, 3]
	  Position		  [100, 30, 200, 80]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "delay 64 in bram\n64 coefs in bram\\nno add"
"er"
	  UserDataPersistent	  on
	  UserData		  "DataTag7"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "FIR Filter Tap (Real Coefficients)"
	  MaskDescription	  "A Finite Impluse Response Filter tap with r"
"eal coefficients.  This FIR filter tap does not have provisions for folding t"
"he input sequence to improve multiplier efficiency, so it is suboptimal for "
"\"regular\" (i.e. non-WOLA) FIR filters.  It is intended primarily for WOLA ("
"Weighted OverLap Add) FIR filters."
	  MaskHelp		  "<pre>\nDescription::\n\nA Finite Impluse Re"
"sponse Filter tap with real coefficients.\n\nThis Finite Impluse Response Fil"
"ter tap is designed to be daisy chained together\nto form a multi-tap FIR fil"
"ter.  This FIR filter tap does not have provisions for folding the input\nseq"
"uence to improve multiplier efficiency, so it is suboptimal for \"regular\" ("
"i.e. non-WOLA)\nFIR filters.  It is intended primarily for WOLA (Weighted Ove"
"rLap Add) FIR filters.\n\nMask Parameters::\n\nTap Delay (delay):  The inter-"
"tap delay (the N in \"z^-N\").  For a regular FIR filter, this will be 1.\n\n"
"Tap Coefficiant(s) (coef): The coefficient(s) for this tap.  For a regular FI"
"R filter, this will be a\nsingle number.  For a WOLA (Weighted OverLap Add) f"
"ilter, this will be a vector of numbers. \nUsually, delay==length(coef), but "
"this is not required.  These should be specified as doubles. \nThey will be r"
"ounded and saturated according to the specified number of bits (n_bits_c) and"
"\nbinary point (bin_pt_c).\n\nNumber of Coefficient Bits (n_bits_c): The numb"
"er of bits used for the fixed point binary\nrepresentation of the coefficient"
"(s).\n\nCoefficient Binary Point (bin_pt_c): The binary point of the fixed po"
"int binary representation\nof the coefficient(s).\n\nNumber of Data Bits (n_b"
"its_d): The number of bits for real/imaginary components of the data.\n\nData"
" Binary Point (bin_pt_d): The binary point for real/imaginary components of t"
"he data.\n\nNumber of Sum Bits (n_bits_s): Specifies the width of the sum (ov"
"erflow wraps).\n\nSum Binary Point (bin_pt_s): Specifies the binary point of "
"the sum (quantization truncates).\n\nUse BRAM for Delay (delay_bram): Check t"
"his checkbox to implement the delay using BRAM.\nIf unchecked, the delay will"
" be implemented using SLR16 elements (i.e. slices).\n\nUse BRAM for Coefficie"
"nts (coef_bram): Check this checkbox to store the coefficients in BRAM.\nIf u"
"nchecked, the coefficients will be stored in distributed memory (i.e. slices)"
".\nThis is only relevant is length(coef) is greater than 1; otherwise, a cons"
"tant block is used.\n\nMultiplier Latency (mult_latency): Latency to use for "
"the underlying multiplier.\n\nAdder Latency (add_latency): Latency to use for"
" the underlying adder.\n\nAdder Bypass (add_bypass): Check this checkbox to b"
"ypass the adder.\nTypically used for the first tap of a multi-tap FIR filter."
"\n</pre>"
	  MaskPromptString	  "Tap Delay|Tap Coefficient(s)|Number of Coef"
"ficient Bits|Coefficient Binary Point|Number of Data Bits|Data Binary Point|N"
"umber of Sum Bits|Sum Binary Point|Use BRAM for Coefficients|Use BRAM for Del"
"ay|Multiplier Latency|Adder Latency|Bypass Adder"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit,che"
"ckbox,checkbox,edit,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off"
",off,off"
	  MaskCallbackString	  "||||||||||||"
	  MaskEnableString	  "off,off,off,off,off,off,off,off,off,off,off"
",off,off"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,"
	  MaskVariables		  "delay=&1;coef=&2;n_bits_c=&3;bin_pt_c=&4;n_"
"bits_d=&5;bin_pt_d=&6;n_bits_s=&7;bin_pt_s=&8;coef_bram=&9;delay_bram=&10;mul"
"t_latency=&11;add_latency=&12;add_bypass=&13;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "64|[-0.00411973909604202;-0.011901551884309"
"6;-0.0190818823895147;-0.0256724955662416;-0.03168654178132;-0.03713846872033"
"53;-0.0420439301426944;-0.0464196919199395;-0.0502835357982813;-0.05365416133"
"05752;-0.0565510864251856;-0.0589945469593747;-0.0610053959030371;-0.06260500"
"23947942;-0.0638151512067052;-0.0646579430261756;-0.0651556959741166;-0.06533"
"08487670656;-0.0652058659179099;-0.064803145355121;-0.0641449288240917;-0.063"
"253215416367;-0.0621496785533557;-0.0608555867306188;-0.0593917283071436;-0.0"
"57778340601254;-0.0560350435310833;-0.0541807780129703;-0.0522337493058552;-0"
".050211375463868;-0.0481302410329562;-0.0460060561007039;-0.0438536207815986;"
"-0.0416867951930131;-0.039518474950235;-0.0373605721821118;-0.035224002042413"
";-0.0331186746659681;-0.0310534924931389;-0.0290363528613422;-0.0270741557382"
"724;-0.0251728164482839;-0.0233372832211883;-0.0215715593716044;-0.0198787298"
"970449;-0.018260992264242;-0.0167196911358607;-0.0152553567738119;-0.01386774"
"68409146;-0.0125558913097251;-0.0113181401759998;-0.0101522136645361;-0.00905"
"525460705801;-0.00802388266542662;-0.0070542500687595;-0.0061420985300509;-0."
"00528281700660057;-0.00447149996896613;-0.00370300584524142;-0.00297201531120"
"363;-0.00227308910223182;-0.00160072502983972;-0.000949413894136895;-0.000313"
"693993479576]|9|8|8|7|17|15|on|on|3|1|on"
	  MaskTabNameString	  ",,,,,,,,,,,,"
	  System {
	    Name		    "fir_tap_1"
	    Location		    [438, 295, 1218, 981]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [30, 23, 60, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sum_in"
	      Position		      [30, 58, 60, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 93, 60, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_coef"
	      Ports		      [3, 4]
	      Position		      [115, 29, 205, 96]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "64 coefs in bram"
	      UserDataPersistent      on
	      UserData		      "DataTag8"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "FIR Filter Coefficient Generator"
	      MaskDescription	      "A Finite Impluse Response filter coeffi"
"cient generator.  This FIR filter coefficient generator outputs real coeffici"
"ents.  It can output one coefficient or cycle through a vector of coefficient"
"s for WOLA (Weighted OverLap Add) FIR filters."
	      MaskHelp		      "<pre>\nDescription::\n\nA Finite Implus"
"e Response filter coefficient generator.\nThis FIR filter coefficient generat"
"or outputs real coefficients.\nIt can output one coefficient or cycle through"
" a vector of coefficients for WOLA\n(Weighted OverLap Add) FIR filters.\n\nMa"
"sk Parameters::\n\nTap Coefficiant(s) (coef): The coefficient(s) to output.  "
"For a \"regular\" FIR filter, this will be a\nsingle number.  For a WOLA (Wei"
"ghted OverLap Add) filter, this will be a vector of numbers. \nThese should b"
"e specified as doubles.   They will be rounded and saturated according to the"
"\nspecified number of bits (n_bits_c) and binary point (bin_pt_c).\n\nNumber "
"of Coefficient Bits (n_bits_c): The number of bits used for the fixed point b"
"inary\nrepresentation of the coefficient(s).\n\nCoefficient Binary Point (bin"
"_pt_c): The binary point of the fixed point binary representation\nof the coe"
"fficient(s).\n\nUse BRAM for Coefficients (use_bram): Check this checkbox to "
"store the coefficients in BRAM.\nIf unchecked, the coefficients will be store"
"d in distributed memory (i.e. slices).\nThis is only relevant is length(coef)"
" is greater than 1; otherwise, a constant block is used.\n</pre>"
	      MaskPromptString	      "Tap Coefficient(s)|Number of Coefficien"
"t Bits|Coefficient Binary Point|Use BRAM for Coefficients"
	      MaskStyleString	      "edit,edit,edit,checkbox"
	      MaskTunableValueString  "off,off,off,off"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "off,off,off,off"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "coef=&1;n_bits_c=&2;bin_pt_c=&3;use_bra"
"m=&4;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "[-0.00411973909604202;-0.01190155188430"
"96;-0.0190818823895147;-0.0256724955662416;-0.03168654178132;-0.0371384687203"
"353;-0.0420439301426944;-0.0464196919199395;-0.0502835357982813;-0.0536541613"
"305752;-0.0565510864251856;-0.0589945469593747;-0.0610053959030371;-0.0626050"
"023947942;-0.0638151512067052;-0.0646579430261756;-0.0651556959741166;-0.0653"
"308487670656;-0.0652058659179099;-0.064803145355121;-0.0641449288240917;-0.06"
"3253215416367;-0.0621496785533557;-0.0608555867306188;-0.0593917283071436;-0."
"057778340601254;-0.0560350435310833;-0.0541807780129703;-0.0522337493058552;-"
"0.050211375463868;-0.0481302410329562;-0.0460060561007039;-0.0438536207815986"
";-0.0416867951930131;-0.039518474950235;-0.0373605721821118;-0.03522400204241"
"3;-0.0331186746659681;-0.0310534924931389;-0.0290363528613422;-0.027074155738"
"2724;-0.0251728164482839;-0.0233372832211883;-0.0215715593716044;-0.019878729"
"8970449;-0.018260992264242;-0.0167196911358607;-0.0152553567738119;-0.0138677"
"468409146;-0.0125558913097251;-0.0113181401759998;-0.0101522136645361;-0.0090"
"5525460705801;-0.00802388266542662;-0.0070542500687595;-0.0061420985300509;-0"
".00528281700660057;-0.00447149996896613;-0.00370300584524142;-0.0029720153112"
"0363;-0.00227308910223182;-0.00160072502983972;-0.000949413894136895;-0.00031"
"3693993479576]|9|8|on"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"fir_coef"
		Location		[609, 271, 1389, 957]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [30, 23, 60, 37]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sum_in"
		  Position		  [30, 68, 60, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 193, 60, 207]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_gen"
		  Ports			  [1, 1]
		  Position		  [130, 109, 220, 141]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "64 coefs in bram\n9_8 out/1"
		  UserDataPersistent	  on
		  UserData		  "DataTag9"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Coefficient Generator"
		  MaskDescription	  "A coefficient generator."
		  MaskHelp		  "<pre>\nDescription::\n\nA coefficie"
"nt generator.\n\nMask Parameters::\n\nCoefficiants (coefs): The coefficients "
"to output.  These should be specified as doubles.\nThey will be rounded/satur"
"ated according to the specified number of bits (n_bits)\nand binary point (bi"
"n_pt).\n\nNumber of Coefficient Bits (n_bits): The number of bits used for th"
"e fixed point binary\nrepresentation of the coefficients.\n\nCoefficient Bina"
"ry Point (bin_pt): The binary point of the fixed point binary representation"
"\nof the coefficients.\n\nLog2 Cycles per Coefficient (log2_cpc): The log2 va"
"lue of the number of cycles per coefficient.\nMust be a non-negative integer "
"(i.e. cycles per coefficient must be a power of 2).  \n\nUse BRAM (use_bram):"
" Check this checkbox to store coefficients in BRAM.\nIf unchecked, the coeffi"
"cients will be sored in distributed memory (i.e. slices).\n</pre>"
		  MaskPromptString	  "Coefficients|Number of Bits|Binary "
"Point|Log2 Cycles per Coefficient|Use BRAM"
		  MaskStyleString	  "edit,edit,edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off,off,off"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "off,off,off,off,off"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "coefs=&1;n_bits=&2;bin_pt=&3;log2_c"
"pc=&4;use_bram=&5;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[-0.00411973909604202;-0.0119015518"
"843096;-0.0190818823895147;-0.0256724955662416;-0.03168654178132;-0.037138468"
"7203353;-0.0420439301426944;-0.0464196919199395;-0.0502835357982813;-0.053654"
"1613305752;-0.0565510864251856;-0.0589945469593747;-0.0610053959030371;-0.062"
"6050023947942;-0.0638151512067052;-0.0646579430261756;-0.0651556959741166;-0."
"0653308487670656;-0.0652058659179099;-0.064803145355121;-0.0641449288240917;-"
"0.063253215416367;-0.0621496785533557;-0.0608555867306188;-0.0593917283071436"
";-0.057778340601254;-0.0560350435310833;-0.0541807780129703;-0.05223374930585"
"52;-0.050211375463868;-0.0481302410329562;-0.0460060561007039;-0.043853620781"
"5986;-0.0416867951930131;-0.039518474950235;-0.0373605721821118;-0.0352240020"
"42413;-0.0331186746659681;-0.0310534924931389;-0.0290363528613422;-0.02707415"
"57382724;-0.0251728164482839;-0.0233372832211883;-0.0215715593716044;-0.01987"
"87298970449;-0.018260992264242;-0.0167196911358607;-0.0152553567738119;-0.013"
"8677468409146;-0.0125558913097251;-0.0113181401759998;-0.0101522136645361;-0."
"00905525460705801;-0.00802388266542662;-0.0070542500687595;-0.006142098530050"
"9;-0.00528281700660057;-0.00447149996896613;-0.00370300584524142;-0.002972015"
"31120363;-0.00227308910223182;-0.00160072502983972;-0.000949413894136895;-0.0"
"00313693993479576]|9|8|0|on"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "c_gen"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [45, 108, 75, 122]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [125, 90, 175, 140]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "6"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "63"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr_sel"
		    Ports		    [1, 1]
		    Position		    [220, 101, 265, 129]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "6"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "-1"
		    base0		    "MSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mem"
		    Ports		    [1, 1]
		    Position		    [310, 88, 360, 142]
		    AttributesFormatString  "depth = %<depth>\\ndist_mem = %<d"
"istributed_mem>"
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "64"
		    initVector		    "[-0.00390625;-0.01171875;-0.01953"
"125;-0.02734375;-0.03125;-0.0390625;-0.04296875;-0.046875;-0.05078125;-0.0546"
"875;-0.0546875;-0.05859375;-0.0625;-0.0625;-0.0625;-0.06640625;-0.06640625;-0"
".06640625;-0.06640625;-0.06640625;-0.0625;-0.0625;-0.0625;-0.0625;-0.05859375"
";-0.05859375;-0.0546875;-0.0546875;-0.05078125;-0.05078125;-0.046875;-0.04687"
"5;-0.04296875;-0.04296875;-0.0390625;-0.0390625;-0.03515625;-0.03125;-0.03125"
";-0.02734375;-0.02734375;-0.0234375;-0.0234375;-0.0234375;-0.01953125;-0.0195"
"3125;-0.015625;-0.015625;-0.015625;-0.01171875;-0.01171875;-0.01171875;-0.007"
"8125;-0.0078125;-0.0078125;-0.0078125;-0.00390625;-0.00390625;-0.00390625;-0."
"00390625;-0.00390625;0;0;0]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "8"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coef_out"
		    Position		    [415, 108, 445, 122]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "addr_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr_sel"
		    SrcPort		    1
		    DstBlock		    "mem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mem"
		    SrcPort		    1
		    DstBlock		    "coef_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "data_delay"
		  Ports			  [1, 1]
		  Position		  [145, 17, 200, 43]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sum_delay"
		  Ports			  [1, 1]
		  Position		  [145, 62, 200, 88]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [145, 187, 200, 213]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [295, 23, 325, 37]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sum_out"
		  Position		  [295, 68, 325, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coef"
		  Position		  [295, 118, 325, 132]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [295, 193, 325, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_gen"
		  SrcPort		  1
		  DstBlock		  "coef"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sum_delay"
		  SrcPort		  1
		  DstBlock		  "sum_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sum_in"
		  SrcPort		  1
		  DstBlock		  "sum_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "c_gen"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "sync_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_delay"
		  SrcPort		  1
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  DstBlock		  "data_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_core"
	      Ports		      [4, 3]
	      Position		      [270, 29, 360, 96]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "delay 64 in bram\\nno adder"
	      UserDataPersistent      on
	      UserData		      "DataTag10"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "FIR Filter Core"
	      MaskDescription	      "A Finite Impluse Response Filter core w"
"ith complex inputs and real coefficients.  This FIR filter core does not have"
" provisions for folding the input sequence to improve multiplier efficiency, "
"so it is suboptimal for \"regular\" (i.e. non-WOLA) FIR filters.  It is inten"
"ded primarily for WOLA (Weighted OverLap Add) FIR filters."
	      MaskHelp		      "<pre>\nDescription::\n\nA Finite Implus"
"e Response Filter core with complex inputs and real coefficients.\n\nThis Fin"
"ite Impluse Response Filter core is designed to be paired with a FIR Coeffici"
"ent Generator \nto form a FIR filter tap.  This FIR filter core does not have"
" provisions for folding the input\nsequence to improve multiplier efficiency,"
" so it is suboptimal for \"regular\" (i.e. non-WOLA)\nFIR filters.  It is int"
"ended primarily for WOLA (Weighted OverLap Add) FIR filters.\n\nMask Paramete"
"rs::\n\nTap Delay (delay):  The inter-tap delay (the N in \"z^-N\").  For a r"
"egular FIR filter, this will be 1.\n\nNumber of Data Bits (n_bits_d): The num"
"ber of bits for real/imaginary components of the data.\n\nData Binary Point ("
"bin_pt_d): The binary point for real/imaginary components of the data.\n\nNum"
"ber of Sum Bits (n_bits_s): Specifies the width of the sum (overflow wraps)."
"\n\nSum Binary Point (bin_pt_s): Specifies the binary point of the sum (quant"
"ization truncates).\n\nUse BRAM for Delay (use_bram): Check this checkbox to "
"implement the delay using BRAM.\nIf unchecked, the delay will be implemented "
"using SLR16 elements (i.e. slices).\n\nMultiplier Latency (mult_latency): Lat"
"ency to use for the underlying multiplier.\n\nAdder Latency (add_latency): La"
"tency to use for the underlying adder.\n\nAdder Bypass (add_bypass): Check th"
"is checkbox to bypass the adder.\nTypically used for the first tap of a multi"
"-tap FIR filter.\n</pre>"
	      MaskPromptString	      "Tap Delay|Number of Data Bits|Data Bina"
"ry Point|Number of Sum Bits|Sum Binary Point|Use BRAM for Delay|Multiplier La"
"tency|Adder Latency|Bypass Adder"
	      MaskStyleString	      "edit,edit,edit,edit,edit,checkbox,edit,"
"edit,checkbox"
	      MaskTunableValueString  "off,off,off,off,off,off,off,off,off"
	      MaskCallbackString      "||||||||"
	      MaskEnableString	      "off,off,off,off,off,off,off,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "delay=&1;n_bits_d=&2;bin_pt_d=&3;n_bits"
"_s=&4;bin_pt_s=&5;use_bram=&6;mult_latency=&7;add_latency=&8;add_bypass=&9;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "64|8|7|17|15|on|3|1|on"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"fir_core"
		Location		[282, 135, 1062, 821]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [30, 23, 60, 37]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sum_in"
		  Position		  [30, 223, 60, 237]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coef"
		  Position		  [30, 183, 60, 197]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 278, 60, 292]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri_d"
		  Ports			  [1, 2]
		  Position		  [120, 69, 160, 111]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag11"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|7"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri_d"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri_s"
		  Ports			  [1, 2]
		  Position		  [120, 209, 160, 251]
		  AttributesFormatString  "17_15 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag12"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "17|15"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri_s"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "15"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "15"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "17"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "17"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [345, 175, 390, 205]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "17"
		  bin_pt		  "15"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [345, 80, 390, 110]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "17"
		  bin_pt		  "15"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "dout_delay"
		  Ports			  [1, 1]
		  Position		  [255, 17, 310, 43]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "mult_add_im"
		  Ports			  [3, 1]
		  Position		  [255, 164, 305, 216]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "out = a*b\nlatency = 3"
		  UserDataPersistent	  on
		  UserData		  "DataTag13"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Multiply Add Block"
		  MaskDescription	  "A full precision multiply-add block"
".  Produces a*b+c at its ab_c output.  The add operation can be optionally by"
"passed.\n"
		  MaskHelp		  "<pre>\nDescription::\n\nThis full p"
"recision multiply-add block produces a*b+c at its ab_c output.\nThe add opera"
"tion can be optionally bypassed.\n\nLatency is one multiplier latency plus on"
"e adder latency (if not bypassing adder).\n\nMask Parameters::\n\nMultiplier "
"Latency (mult_latency): Latency to use for the underlying real multipliers.\n"
"\nAdder Latency (add_latency): Latency to use for the underlying real adders."
"\n\nBypass Adder (add_bypass): Check this checkbox to bypass the adder.\n</pr"
"e>"
		  MaskPromptString	  "Multiplier Latency|Adder Latency|By"
"pass Adder"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "off,off,off"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "mult_latency=&1;add_latency=&2;add_"
"bypass=&3;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|1|on"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "mult_add_im"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [30, 43, 60, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [30, 98, 60, 112]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [30, 158, 60, 172]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [290, 145, 300, 155]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add"
		    Ports		    [2, 1]
		    Position		    [230, 120, 275, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "7"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay"
		    Ports		    [1, 1]
		    Position		    [125, 152, 180, 178]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mult"
		    Ports		    [2, 1]
		    Position		    [125, 22, 180, 133]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Rectangular Shape"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [330, 73, 360, 87]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "mult"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    Points		    [30, 0]
		    DstBlock		    "add"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay"
		    SrcPort		    1
		    DstBlock		    "add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "add"
		    SrcPort		    1
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "mult_add_re"
		  Ports			  [3, 1]
		  Position		  [255, 69, 305, 121]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "out = a*b\nlatency = 3"
		  UserDataPersistent	  on
		  UserData		  "DataTag14"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Multiply Add Block"
		  MaskDescription	  "A full precision multiply-add block"
".  Produces a*b+c at its ab_c output.  The add operation can be optionally by"
"passed.\n"
		  MaskHelp		  "<pre>\nDescription::\n\nThis full p"
"recision multiply-add block produces a*b+c at its ab_c output.\nThe add opera"
"tion can be optionally bypassed.\n\nLatency is one multiplier latency plus on"
"e adder latency (if not bypassing adder).\n\nMask Parameters::\n\nMultiplier "
"Latency (mult_latency): Latency to use for the underlying real multipliers.\n"
"\nAdder Latency (add_latency): Latency to use for the underlying real adders."
"\n\nBypass Adder (add_bypass): Check this checkbox to bypass the adder.\n</pr"
"e>"
		  MaskPromptString	  "Multiplier Latency|Adder Latency|By"
"pass Adder"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "off,off,off"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "mult_latency=&1;add_latency=&2;add_"
"bypass=&3;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|1|on"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "mult_add_re"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [30, 43, 60, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [30, 98, 60, 112]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [30, 158, 60, 172]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [290, 145, 300, 155]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add"
		    Ports		    [2, 1]
		    Position		    [230, 120, 275, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "7"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay"
		    Ports		    [1, 1]
		    Position		    [125, 152, 180, 178]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mult"
		    Ports		    [2, 1]
		    Position		    [125, 22, 180, 133]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Rectangular Shape"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [330, 73, 360, 87]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "mult"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    Points		    [30, 0]
		    DstBlock		    "add"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay"
		    SrcPort		    1
		    DstBlock		    "add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "add"
		    SrcPort		    1
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [455, 119, 495, 161]
		  UserDataPersistent	  on
		  UserData		  "DataTag15"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [255, 272, 310, 298]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "tap_delay"
		  Ports			  [1, 1]
		  Position		  [440, 14, 500, 46]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "bram depth = 64"
		  UserDataPersistent	  on
		  UserData		  "DataTag16"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "BRAM Delay"
		  MaskDescription	  "A delay block that uses BRAM for it"
"s storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (delay"
"_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The lat"
"ency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot be"
" changed via the block's dialog box.\nFuture versions may enable the setting "
"of that parameter from the dialog.\n</pre>"
		  MaskPromptString	  "Delay Depth|Buffer Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,off"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "delay_depth=&1;buffer_latency=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "64|"
		  MaskTabNameString	  ","
		  System {
		    Name		    "tap_delay"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "6"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "62"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "64"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [555, 23, 585, 37]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sum_out"
		  Position		  [555, 133, 585, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [555, 278, 585, 292]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  Points		  [20, 0; 0, -40]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  Points		  [20, 0; 0, 35]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "tap_delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mult_add_im"
		  SrcPort		  1
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mult_add_re"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri_s"
		  SrcPort		  2
		  Points		  [75, 0]
		  DstBlock		  "mult_add_im"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "c_to_ri_s"
		  SrcPort		  1
		  Points		  [60, 0; 0, -110]
		  DstBlock		  "mult_add_re"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sum_in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri_s"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coef"
		  SrcPort		  1
		  Points		  [140, 0]
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "mult_add_re"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "mult_add_im"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri_d"
		  SrcPort		  2
		  Points		  [20, 0; 0, 75]
		  DstBlock		  "mult_add_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri_d"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "mult_add_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "c_to_ri_d"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "dout_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "dout_delay"
		  SrcPort		  1
		  DstBlock		  "tap_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sum_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [435, 23, 465, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sum_out"
	      Position		      [435, 58, 465, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [435, 93, 465, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "fir_core"
	      SrcPort		      3
	      Points		      [25, 0; 0, 15]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_core"
	      SrcPort		      2
	      DstBlock		      "sum_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_core"
	      SrcPort		      1
	      Points		      [25, 0; 0, -15]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -15]
	      DstBlock		      "fir_coef"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sum_in"
	      SrcPort		      1
	      DstBlock		      "fir_coef"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, 15]
	      DstBlock		      "fir_coef"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      4
	      DstBlock		      "fir_core"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      3
	      DstBlock		      "fir_core"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      2
	      DstBlock		      "fir_core"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      1
	      DstBlock		      "fir_core"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_tap_2"
	  Ports			  [3, 3]
	  Position		  [250, 30, 350, 80]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "delay 64 in bram\n64 coefs in bram"
	  UserDataPersistent	  on
	  UserData		  "DataTag17"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "FIR Filter Tap (Real Coefficients)"
	  MaskDescription	  "A Finite Impluse Response Filter tap with r"
"eal coefficients.  This FIR filter tap does not have provisions for folding t"
"he input sequence to improve multiplier efficiency, so it is suboptimal for "
"\"regular\" (i.e. non-WOLA) FIR filters.  It is intended primarily for WOLA ("
"Weighted OverLap Add) FIR filters."
	  MaskHelp		  "<pre>\nDescription::\n\nA Finite Impluse Re"
"sponse Filter tap with real coefficients.\n\nThis Finite Impluse Response Fil"
"ter tap is designed to be daisy chained together\nto form a multi-tap FIR fil"
"ter.  This FIR filter tap does not have provisions for folding the input\nseq"
"uence to improve multiplier efficiency, so it is suboptimal for \"regular\" ("
"i.e. non-WOLA)\nFIR filters.  It is intended primarily for WOLA (Weighted Ove"
"rLap Add) FIR filters.\n\nMask Parameters::\n\nTap Delay (delay):  The inter-"
"tap delay (the N in \"z^-N\").  For a regular FIR filter, this will be 1.\n\n"
"Tap Coefficiant(s) (coef): The coefficient(s) for this tap.  For a regular FI"
"R filter, this will be a\nsingle number.  For a WOLA (Weighted OverLap Add) f"
"ilter, this will be a vector of numbers. \nUsually, delay==length(coef), but "
"this is not required.  These should be specified as doubles. \nThey will be r"
"ounded and saturated according to the specified number of bits (n_bits_c) and"
"\nbinary point (bin_pt_c).\n\nNumber of Coefficient Bits (n_bits_c): The numb"
"er of bits used for the fixed point binary\nrepresentation of the coefficient"
"(s).\n\nCoefficient Binary Point (bin_pt_c): The binary point of the fixed po"
"int binary representation\nof the coefficient(s).\n\nNumber of Data Bits (n_b"
"its_d): The number of bits for real/imaginary components of the data.\n\nData"
" Binary Point (bin_pt_d): The binary point for real/imaginary components of t"
"he data.\n\nNumber of Sum Bits (n_bits_s): Specifies the width of the sum (ov"
"erflow wraps).\n\nSum Binary Point (bin_pt_s): Specifies the binary point of "
"the sum (quantization truncates).\n\nUse BRAM for Delay (delay_bram): Check t"
"his checkbox to implement the delay using BRAM.\nIf unchecked, the delay will"
" be implemented using SLR16 elements (i.e. slices).\n\nUse BRAM for Coefficie"
"nts (coef_bram): Check this checkbox to store the coefficients in BRAM.\nIf u"
"nchecked, the coefficients will be stored in distributed memory (i.e. slices)"
".\nThis is only relevant is length(coef) is greater than 1; otherwise, a cons"
"tant block is used.\n\nMultiplier Latency (mult_latency): Latency to use for "
"the underlying multiplier.\n\nAdder Latency (add_latency): Latency to use for"
" the underlying adder.\n\nAdder Bypass (add_bypass): Check this checkbox to b"
"ypass the adder.\nTypically used for the first tap of a multi-tap FIR filter."
"\n</pre>"
	  MaskPromptString	  "Tap Delay|Tap Coefficient(s)|Number of Coef"
"ficient Bits|Coefficient Binary Point|Number of Data Bits|Data Binary Point|N"
"umber of Sum Bits|Sum Binary Point|Use BRAM for Coefficients|Use BRAM for Del"
"ay|Multiplier Latency|Adder Latency|Bypass Adder"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit,che"
"ckbox,checkbox,edit,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off"
",off,off"
	  MaskCallbackString	  "||||||||||||"
	  MaskEnableString	  "off,off,off,off,off,off,off,off,off,off,off"
",off,off"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,"
	  MaskVariables		  "delay=&1;coef=&2;n_bits_c=&3;bin_pt_c=&4;n_"
"bits_d=&5;bin_pt_d=&6;n_bits_s=&7;bin_pt_s=&8;coef_bram=&9;delay_bram=&10;mul"
"t_latency=&11;add_latency=&12;add_bypass=&13;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "64|[0.999864698373715;0.998782787093866;0.9"
"96621638554108;0.993386591798817;0.989085632941254;0.983729368318744;0.977330"
"988864374;0.969906225835535;0.961473298073597;0.952052851002189;0.94166788760"
"3872;0.93034369164628;0.918107743458883;0.904989628590384;0.891020939704144;0"
".876235172094917;0.860667613234385;0.844355226775522;0.827336531466419;0.8096"
"51475442971;0.791341306386551;0.772448438047459;0.75301631364748;0.7330892666"
"85254;0.712712379676312;0.691931341365526;0.670792302953398;0.649341733878935"
";0.627626277701018;0.605692608616936;0.58358728915143;0.561356629541902;0.539"
"046549335732;0.516702441703681;0.494369040959443;0.47209029375942;0.449909234"
"438953;0.427867864921515;0.406007039615979;0.384366355693955;0.36298404911463"
"8;0.341896896738581;0.321140124844505;0.300747324334799;0.280750372885839;0.2"
"61179364268877;0.242062545036048;0.22342625873426;0.205294897777456;0.1876908"
"63075115;0.170634531482069;0.154144231101832;0.138236224442934;0.122924699395"
"207;0.108221767960864;0.0941374726436389;0.0806798003683017;0.067854703772742"
"4;0.0556661296856254;0.0441160545744412;0.033204526721812;0.0229297148621999;"
"0.0132879629868503;0.00427385100197821]|9|8|8|7|17|15|on|on|3|1|off"
	  MaskTabNameString	  ",,,,,,,,,,,,"
	  System {
	    Name		    "fir_tap_2"
	    Location		    [438, 295, 1218, 981]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [30, 23, 60, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sum_in"
	      Position		      [30, 58, 60, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 93, 60, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_coef"
	      Ports		      [3, 4]
	      Position		      [115, 29, 205, 96]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "64 coefs in bram"
	      UserDataPersistent      on
	      UserData		      "DataTag18"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "FIR Filter Coefficient Generator"
	      MaskDescription	      "A Finite Impluse Response filter coeffi"
"cient generator.  This FIR filter coefficient generator outputs real coeffici"
"ents.  It can output one coefficient or cycle through a vector of coefficient"
"s for WOLA (Weighted OverLap Add) FIR filters."
	      MaskHelp		      "<pre>\nDescription::\n\nA Finite Implus"
"e Response filter coefficient generator.\nThis FIR filter coefficient generat"
"or outputs real coefficients.\nIt can output one coefficient or cycle through"
" a vector of coefficients for WOLA\n(Weighted OverLap Add) FIR filters.\n\nMa"
"sk Parameters::\n\nTap Coefficiant(s) (coef): The coefficient(s) to output.  "
"For a \"regular\" FIR filter, this will be a\nsingle number.  For a WOLA (Wei"
"ghted OverLap Add) filter, this will be a vector of numbers. \nThese should b"
"e specified as doubles.   They will be rounded and saturated according to the"
"\nspecified number of bits (n_bits_c) and binary point (bin_pt_c).\n\nNumber "
"of Coefficient Bits (n_bits_c): The number of bits used for the fixed point b"
"inary\nrepresentation of the coefficient(s).\n\nCoefficient Binary Point (bin"
"_pt_c): The binary point of the fixed point binary representation\nof the coe"
"fficient(s).\n\nUse BRAM for Coefficients (use_bram): Check this checkbox to "
"store the coefficients in BRAM.\nIf unchecked, the coefficients will be store"
"d in distributed memory (i.e. slices).\nThis is only relevant is length(coef)"
" is greater than 1; otherwise, a constant block is used.\n</pre>"
	      MaskPromptString	      "Tap Coefficient(s)|Number of Coefficien"
"t Bits|Coefficient Binary Point|Use BRAM for Coefficients"
	      MaskStyleString	      "edit,edit,edit,checkbox"
	      MaskTunableValueString  "off,off,off,off"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "off,off,off,off"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "coef=&1;n_bits_c=&2;bin_pt_c=&3;use_bra"
"m=&4;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "[0.999864698373715;0.998782787093866;0."
"996621638554108;0.993386591798817;0.989085632941254;0.983729368318744;0.97733"
"0988864374;0.969906225835535;0.961473298073597;0.952052851002189;0.9416678876"
"03872;0.93034369164628;0.918107743458883;0.904989628590384;0.891020939704144;"
"0.876235172094917;0.860667613234385;0.844355226775522;0.827336531466419;0.809"
"651475442971;0.791341306386551;0.772448438047459;0.75301631364748;0.733089266"
"685254;0.712712379676312;0.691931341365526;0.670792302953398;0.64934173387893"
"5;0.627626277701018;0.605692608616936;0.58358728915143;0.561356629541902;0.53"
"9046549335732;0.516702441703681;0.494369040959443;0.47209029375942;0.44990923"
"4438953;0.427867864921515;0.406007039615979;0.384366355693955;0.3629840491146"
"38;0.341896896738581;0.321140124844505;0.300747324334799;0.280750372885839;0."
"261179364268877;0.242062545036048;0.22342625873426;0.205294897777456;0.187690"
"863075115;0.170634531482069;0.154144231101832;0.138236224442934;0.12292469939"
"5207;0.108221767960864;0.0941374726436389;0.0806798003683017;0.06785470377274"
"24;0.0556661296856254;0.0441160545744412;0.033204526721812;0.0229297148621999"
";0.0132879629868503;0.00427385100197821]|9|8|on"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"fir_coef"
		Location		[609, 271, 1389, 957]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [30, 23, 60, 37]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sum_in"
		  Position		  [30, 68, 60, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 193, 60, 207]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_gen"
		  Ports			  [1, 1]
		  Position		  [130, 109, 220, 141]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "64 coefs in bram\n9_8 out/1"
		  UserDataPersistent	  on
		  UserData		  "DataTag19"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Coefficient Generator"
		  MaskDescription	  "A coefficient generator."
		  MaskHelp		  "<pre>\nDescription::\n\nA coefficie"
"nt generator.\n\nMask Parameters::\n\nCoefficiants (coefs): The coefficients "
"to output.  These should be specified as doubles.\nThey will be rounded/satur"
"ated according to the specified number of bits (n_bits)\nand binary point (bi"
"n_pt).\n\nNumber of Coefficient Bits (n_bits): The number of bits used for th"
"e fixed point binary\nrepresentation of the coefficients.\n\nCoefficient Bina"
"ry Point (bin_pt): The binary point of the fixed point binary representation"
"\nof the coefficients.\n\nLog2 Cycles per Coefficient (log2_cpc): The log2 va"
"lue of the number of cycles per coefficient.\nMust be a non-negative integer "
"(i.e. cycles per coefficient must be a power of 2).  \n\nUse BRAM (use_bram):"
" Check this checkbox to store coefficients in BRAM.\nIf unchecked, the coeffi"
"cients will be sored in distributed memory (i.e. slices).\n</pre>"
		  MaskPromptString	  "Coefficients|Number of Bits|Binary "
"Point|Log2 Cycles per Coefficient|Use BRAM"
		  MaskStyleString	  "edit,edit,edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off,off,off"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "off,off,off,off,off"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "coefs=&1;n_bits=&2;bin_pt=&3;log2_c"
"pc=&4;use_bram=&5;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0.999864698373715;0.99878278709386"
"6;0.996621638554108;0.993386591798817;0.989085632941254;0.983729368318744;0.9"
"77330988864374;0.969906225835535;0.961473298073597;0.952052851002189;0.941667"
"887603872;0.93034369164628;0.918107743458883;0.904989628590384;0.891020939704"
"144;0.876235172094917;0.860667613234385;0.844355226775522;0.827336531466419;0"
".809651475442971;0.791341306386551;0.772448438047459;0.75301631364748;0.73308"
"9266685254;0.712712379676312;0.691931341365526;0.670792302953398;0.6493417338"
"78935;0.627626277701018;0.605692608616936;0.58358728915143;0.561356629541902;"
"0.539046549335732;0.516702441703681;0.494369040959443;0.47209029375942;0.4499"
"09234438953;0.427867864921515;0.406007039615979;0.384366355693955;0.362984049"
"114638;0.341896896738581;0.321140124844505;0.300747324334799;0.28075037288583"
"9;0.261179364268877;0.242062545036048;0.22342625873426;0.205294897777456;0.18"
"7690863075115;0.170634531482069;0.154144231101832;0.138236224442934;0.1229246"
"99395207;0.108221767960864;0.0941374726436389;0.0806798003683017;0.0678547037"
"727424;0.0556661296856254;0.0441160545744412;0.033204526721812;0.022929714862"
"1999;0.0132879629868503;0.00427385100197821]|9|8|0|on"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "c_gen"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [45, 108, 75, 122]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [125, 90, 175, 140]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "6"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "63"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr_sel"
		    Ports		    [1, 1]
		    Position		    [220, 101, 265, 129]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "6"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "-1"
		    base0		    "MSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mem"
		    Ports		    [1, 1]
		    Position		    [310, 88, 360, 142]
		    AttributesFormatString  "depth = %<depth>\\ndist_mem = %<d"
"istributed_mem>"
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "64"
		    initVector		    "[0.99609375;0.99609375;0.99609375"
";0.9921875;0.98828125;0.984375;0.9765625;0.96875;0.9609375;0.953125;0.9414062"
"5;0.9296875;0.91796875;0.90625;0.890625;0.875;0.859375;0.84375;0.828125;0.808"
"59375;0.79296875;0.7734375;0.75390625;0.734375;0.7109375;0.69140625;0.671875;"
"0.6484375;0.62890625;0.60546875;0.58203125;0.5625;0.5390625;0.515625;0.496093"
"75;0.47265625;0.44921875;0.4296875;0.40625;0.3828125;0.36328125;0.34375;0.320"
"3125;0.30078125;0.28125;0.26171875;0.2421875;0.22265625;0.20703125;0.1875;0.1"
"71875;0.15234375;0.13671875;0.12109375;0.109375;0.09375;0.08203125;0.06640625"
";0.0546875;0.04296875;0.03515625;0.0234375;0.01171875;0.00390625]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "8"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coef_out"
		    Position		    [415, 108, 445, 122]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "addr_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr_sel"
		    SrcPort		    1
		    DstBlock		    "mem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mem"
		    SrcPort		    1
		    DstBlock		    "coef_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "data_delay"
		  Ports			  [1, 1]
		  Position		  [145, 17, 200, 43]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sum_delay"
		  Ports			  [1, 1]
		  Position		  [145, 62, 200, 88]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [145, 187, 200, 213]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [295, 23, 325, 37]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sum_out"
		  Position		  [295, 68, 325, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coef"
		  Position		  [295, 118, 325, 132]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [295, 193, 325, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_gen"
		  SrcPort		  1
		  DstBlock		  "coef"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sum_delay"
		  SrcPort		  1
		  DstBlock		  "sum_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sum_in"
		  SrcPort		  1
		  DstBlock		  "sum_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "c_gen"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "sync_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_delay"
		  SrcPort		  1
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  DstBlock		  "data_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_core"
	      Ports		      [4, 3]
	      Position		      [270, 29, 360, 96]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "delay 64 in bram"
	      UserDataPersistent      on
	      UserData		      "DataTag20"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "FIR Filter Core"
	      MaskDescription	      "A Finite Impluse Response Filter core w"
"ith complex inputs and real coefficients.  This FIR filter core does not have"
" provisions for folding the input sequence to improve multiplier efficiency, "
"so it is suboptimal for \"regular\" (i.e. non-WOLA) FIR filters.  It is inten"
"ded primarily for WOLA (Weighted OverLap Add) FIR filters."
	      MaskHelp		      "<pre>\nDescription::\n\nA Finite Implus"
"e Response Filter core with complex inputs and real coefficients.\n\nThis Fin"
"ite Impluse Response Filter core is designed to be paired with a FIR Coeffici"
"ent Generator \nto form a FIR filter tap.  This FIR filter core does not have"
" provisions for folding the input\nsequence to improve multiplier efficiency,"
" so it is suboptimal for \"regular\" (i.e. non-WOLA)\nFIR filters.  It is int"
"ended primarily for WOLA (Weighted OverLap Add) FIR filters.\n\nMask Paramete"
"rs::\n\nTap Delay (delay):  The inter-tap delay (the N in \"z^-N\").  For a r"
"egular FIR filter, this will be 1.\n\nNumber of Data Bits (n_bits_d): The num"
"ber of bits for real/imaginary components of the data.\n\nData Binary Point ("
"bin_pt_d): The binary point for real/imaginary components of the data.\n\nNum"
"ber of Sum Bits (n_bits_s): Specifies the width of the sum (overflow wraps)."
"\n\nSum Binary Point (bin_pt_s): Specifies the binary point of the sum (quant"
"ization truncates).\n\nUse BRAM for Delay (use_bram): Check this checkbox to "
"implement the delay using BRAM.\nIf unchecked, the delay will be implemented "
"using SLR16 elements (i.e. slices).\n\nMultiplier Latency (mult_latency): Lat"
"ency to use for the underlying multiplier.\n\nAdder Latency (add_latency): La"
"tency to use for the underlying adder.\n\nAdder Bypass (add_bypass): Check th"
"is checkbox to bypass the adder.\nTypically used for the first tap of a multi"
"-tap FIR filter.\n</pre>"
	      MaskPromptString	      "Tap Delay|Number of Data Bits|Data Bina"
"ry Point|Number of Sum Bits|Sum Binary Point|Use BRAM for Delay|Multiplier La"
"tency|Adder Latency|Bypass Adder"
	      MaskStyleString	      "edit,edit,edit,edit,edit,checkbox,edit,"
"edit,checkbox"
	      MaskTunableValueString  "off,off,off,off,off,off,off,off,off"
	      MaskCallbackString      "||||||||"
	      MaskEnableString	      "off,off,off,off,off,off,off,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "delay=&1;n_bits_d=&2;bin_pt_d=&3;n_bits"
"_s=&4;bin_pt_s=&5;use_bram=&6;mult_latency=&7;add_latency=&8;add_bypass=&9;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "64|8|7|17|15|on|3|1|off"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"fir_core"
		Location		[282, 135, 1062, 821]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [30, 23, 60, 37]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sum_in"
		  Position		  [30, 223, 60, 237]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coef"
		  Position		  [30, 183, 60, 197]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 278, 60, 292]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri_d"
		  Ports			  [1, 2]
		  Position		  [120, 69, 160, 111]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag21"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|7"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri_d"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri_s"
		  Ports			  [1, 2]
		  Position		  [120, 209, 160, 251]
		  AttributesFormatString  "17_15 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag22"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "17|15"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri_s"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "15"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "15"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "17"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "17"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [345, 175, 390, 205]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "17"
		  bin_pt		  "15"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [345, 80, 390, 110]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "17"
		  bin_pt		  "15"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "dout_delay"
		  Ports			  [1, 1]
		  Position		  [255, 17, 310, 43]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "mult_add_im"
		  Ports			  [3, 1]
		  Position		  [255, 164, 305, 216]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "out = a*b+c\nlatency = 4"
		  UserDataPersistent	  on
		  UserData		  "DataTag23"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Multiply Add Block"
		  MaskDescription	  "A full precision multiply-add block"
".  Produces a*b+c at its ab_c output.  The add operation can be optionally by"
"passed.\n"
		  MaskHelp		  "<pre>\nDescription::\n\nThis full p"
"recision multiply-add block produces a*b+c at its ab_c output.\nThe add opera"
"tion can be optionally bypassed.\n\nLatency is one multiplier latency plus on"
"e adder latency (if not bypassing adder).\n\nMask Parameters::\n\nMultiplier "
"Latency (mult_latency): Latency to use for the underlying real multipliers.\n"
"\nAdder Latency (add_latency): Latency to use for the underlying real adders."
"\n\nBypass Adder (add_bypass): Check this checkbox to bypass the adder.\n</pr"
"e>"
		  MaskPromptString	  "Multiplier Latency|Adder Latency|By"
"pass Adder"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "off,off,off"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "mult_latency=&1;add_latency=&2;add_"
"bypass=&3;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|1|off"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "mult_add_im"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [30, 43, 60, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [30, 98, 60, 112]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [30, 158, 60, 172]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add"
		    Ports		    [2, 1]
		    Position		    [230, 120, 275, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "7"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay"
		    Ports		    [1, 1]
		    Position		    [125, 152, 180, 178]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mult"
		    Ports		    [2, 1]
		    Position		    [125, 22, 180, 133]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Rectangular Shape"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [330, 73, 360, 87]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "add"
		    SrcPort		    1
		    Points		    [15, 0; 0, -70]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mult"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay"
		    SrcPort		    1
		    DstBlock		    "add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "mult_add_re"
		  Ports			  [3, 1]
		  Position		  [255, 69, 305, 121]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "out = a*b+c\nlatency = 4"
		  UserDataPersistent	  on
		  UserData		  "DataTag24"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Multiply Add Block"
		  MaskDescription	  "A full precision multiply-add block"
".  Produces a*b+c at its ab_c output.  The add operation can be optionally by"
"passed.\n"
		  MaskHelp		  "<pre>\nDescription::\n\nThis full p"
"recision multiply-add block produces a*b+c at its ab_c output.\nThe add opera"
"tion can be optionally bypassed.\n\nLatency is one multiplier latency plus on"
"e adder latency (if not bypassing adder).\n\nMask Parameters::\n\nMultiplier "
"Latency (mult_latency): Latency to use for the underlying real multipliers.\n"
"\nAdder Latency (add_latency): Latency to use for the underlying real adders."
"\n\nBypass Adder (add_bypass): Check this checkbox to bypass the adder.\n</pr"
"e>"
		  MaskPromptString	  "Multiplier Latency|Adder Latency|By"
"pass Adder"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "off,off,off"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "mult_latency=&1;add_latency=&2;add_"
"bypass=&3;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|1|off"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "mult_add_re"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [30, 43, 60, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [30, 98, 60, 112]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [30, 158, 60, 172]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add"
		    Ports		    [2, 1]
		    Position		    [230, 120, 275, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "7"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay"
		    Ports		    [1, 1]
		    Position		    [125, 152, 180, 178]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mult"
		    Ports		    [2, 1]
		    Position		    [125, 22, 180, 133]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Rectangular Shape"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [330, 73, 360, 87]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "add"
		    SrcPort		    1
		    Points		    [15, 0; 0, -70]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mult"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay"
		    SrcPort		    1
		    DstBlock		    "add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [455, 119, 495, 161]
		  UserDataPersistent	  on
		  UserData		  "DataTag25"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [255, 272, 310, 298]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "tap_delay"
		  Ports			  [1, 1]
		  Position		  [440, 14, 500, 46]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "bram depth = 64"
		  UserDataPersistent	  on
		  UserData		  "DataTag26"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "BRAM Delay"
		  MaskDescription	  "A delay block that uses BRAM for it"
"s storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (delay"
"_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The lat"
"ency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot be"
" changed via the block's dialog box.\nFuture versions may enable the setting "
"of that parameter from the dialog.\n</pre>"
		  MaskPromptString	  "Delay Depth|Buffer Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,off"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "delay_depth=&1;buffer_latency=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "64|"
		  MaskTabNameString	  ","
		  System {
		    Name		    "tap_delay"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "6"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "62"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "64"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [555, 23, 585, 37]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sum_out"
		  Position		  [555, 133, 585, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [555, 278, 585, 292]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  Points		  [20, 0; 0, -40]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  Points		  [20, 0; 0, 35]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "tap_delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mult_add_im"
		  SrcPort		  1
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mult_add_re"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri_s"
		  SrcPort		  2
		  Points		  [75, 0]
		  DstBlock		  "mult_add_im"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "c_to_ri_s"
		  SrcPort		  1
		  Points		  [60, 0; 0, -110]
		  DstBlock		  "mult_add_re"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sum_in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri_s"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coef"
		  SrcPort		  1
		  Points		  [140, 0]
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "mult_add_re"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "mult_add_im"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri_d"
		  SrcPort		  2
		  Points		  [20, 0; 0, 75]
		  DstBlock		  "mult_add_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri_d"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "mult_add_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "c_to_ri_d"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "dout_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "dout_delay"
		  SrcPort		  1
		  DstBlock		  "tap_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sum_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [435, 23, 465, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sum_out"
	      Position		      [435, 58, 465, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [435, 93, 465, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "fir_core"
	      SrcPort		      3
	      Points		      [25, 0; 0, 15]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_core"
	      SrcPort		      2
	      DstBlock		      "sum_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_core"
	      SrcPort		      1
	      Points		      [25, 0; 0, -15]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -15]
	      DstBlock		      "fir_coef"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sum_in"
	      SrcPort		      1
	      DstBlock		      "fir_coef"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, 15]
	      DstBlock		      "fir_coef"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      4
	      DstBlock		      "fir_core"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      3
	      DstBlock		      "fir_core"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      2
	      DstBlock		      "fir_core"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      1
	      DstBlock		      "fir_core"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_tap_3"
	  Ports			  [3, 3]
	  Position		  [400, 30, 500, 80]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "delay 64 in bram\n64 coefs in bram"
	  UserDataPersistent	  on
	  UserData		  "DataTag27"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "FIR Filter Tap (Real Coefficients)"
	  MaskDescription	  "A Finite Impluse Response Filter tap with r"
"eal coefficients.  This FIR filter tap does not have provisions for folding t"
"he input sequence to improve multiplier efficiency, so it is suboptimal for "
"\"regular\" (i.e. non-WOLA) FIR filters.  It is intended primarily for WOLA ("
"Weighted OverLap Add) FIR filters."
	  MaskHelp		  "<pre>\nDescription::\n\nA Finite Impluse Re"
"sponse Filter tap with real coefficients.\n\nThis Finite Impluse Response Fil"
"ter tap is designed to be daisy chained together\nto form a multi-tap FIR fil"
"ter.  This FIR filter tap does not have provisions for folding the input\nseq"
"uence to improve multiplier efficiency, so it is suboptimal for \"regular\" ("
"i.e. non-WOLA)\nFIR filters.  It is intended primarily for WOLA (Weighted Ove"
"rLap Add) FIR filters.\n\nMask Parameters::\n\nTap Delay (delay):  The inter-"
"tap delay (the N in \"z^-N\").  For a regular FIR filter, this will be 1.\n\n"
"Tap Coefficiant(s) (coef): The coefficient(s) for this tap.  For a regular FI"
"R filter, this will be a\nsingle number.  For a WOLA (Weighted OverLap Add) f"
"ilter, this will be a vector of numbers. \nUsually, delay==length(coef), but "
"this is not required.  These should be specified as doubles. \nThey will be r"
"ounded and saturated according to the specified number of bits (n_bits_c) and"
"\nbinary point (bin_pt_c).\n\nNumber of Coefficient Bits (n_bits_c): The numb"
"er of bits used for the fixed point binary\nrepresentation of the coefficient"
"(s).\n\nCoefficient Binary Point (bin_pt_c): The binary point of the fixed po"
"int binary representation\nof the coefficient(s).\n\nNumber of Data Bits (n_b"
"its_d): The number of bits for real/imaginary components of the data.\n\nData"
" Binary Point (bin_pt_d): The binary point for real/imaginary components of t"
"he data.\n\nNumber of Sum Bits (n_bits_s): Specifies the width of the sum (ov"
"erflow wraps).\n\nSum Binary Point (bin_pt_s): Specifies the binary point of "
"the sum (quantization truncates).\n\nUse BRAM for Delay (delay_bram): Check t"
"his checkbox to implement the delay using BRAM.\nIf unchecked, the delay will"
" be implemented using SLR16 elements (i.e. slices).\n\nUse BRAM for Coefficie"
"nts (coef_bram): Check this checkbox to store the coefficients in BRAM.\nIf u"
"nchecked, the coefficients will be stored in distributed memory (i.e. slices)"
".\nThis is only relevant is length(coef) is greater than 1; otherwise, a cons"
"tant block is used.\n\nMultiplier Latency (mult_latency): Latency to use for "
"the underlying multiplier.\n\nAdder Latency (add_latency): Latency to use for"
" the underlying adder.\n\nAdder Bypass (add_bypass): Check this checkbox to b"
"ypass the adder.\nTypically used for the first tap of a multi-tap FIR filter."
"\n</pre>"
	  MaskPromptString	  "Tap Delay|Tap Coefficient(s)|Number of Coef"
"ficient Bits|Coefficient Binary Point|Number of Data Bits|Data Binary Point|N"
"umber of Sum Bits|Sum Binary Point|Use BRAM for Coefficients|Use BRAM for Del"
"ay|Multiplier Latency|Adder Latency|Bypass Adder"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit,che"
"ckbox,checkbox,edit,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off"
",off,off"
	  MaskCallbackString	  "||||||||||||"
	  MaskEnableString	  "off,off,off,off,off,off,off,off,off,off,off"
",off,off"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,"
	  MaskVariables		  "delay=&1;coef=&2;n_bits_c=&3;bin_pt_c=&4;n_"
"bits_d=&5;bin_pt_d=&6;n_bits_s=&7;bin_pt_s=&8;coef_bram=&9;delay_bram=&10;mul"
"t_latency=&11;add_latency=&12;add_bypass=&13;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "64|[0.00427385100197821;0.0132879629868503;"
"0.0229297148621999;0.033204526721812;0.0441160545744412;0.0556661296856254;0."
"0678547037727424;0.0806798003683017;0.0941374726436389;0.108221767960864;0.12"
"2924699395207;0.138236224442934;0.154144231101832;0.170634531482069;0.1876908"
"63075115;0.205294897777456;0.22342625873426;0.242062545036048;0.2611793642688"
"77;0.280750372885839;0.300747324334799;0.321140124844505;0.341896896738581;0."
"362984049114638;0.384366355693955;0.406007039615979;0.427867864921515;0.44990"
"9234438953;0.47209029375942;0.494369040959443;0.516702441703681;0.53904654933"
"5732;0.561356629541902;0.58358728915143;0.605692608616936;0.627626277701018;0"
".649341733878935;0.670792302953398;0.691931341365526;0.712712379676312;0.7330"
"89266685254;0.75301631364748;0.772448438047459;0.791341306386551;0.8096514754"
"42971;0.827336531466419;0.844355226775522;0.860667613234385;0.876235172094917"
";0.891020939704144;0.904989628590384;0.918107743458883;0.93034369164628;0.941"
"667887603872;0.952052851002189;0.961473298073597;0.969906225835535;0.97733098"
"8864374;0.983729368318744;0.989085632941254;0.993386591798817;0.9966216385541"
"08;0.998782787093866;0.999864698373715]|9|8|8|7|17|15|on|on|3|1|off"
	  MaskTabNameString	  ",,,,,,,,,,,,"
	  System {
	    Name		    "fir_tap_3"
	    Location		    [438, 295, 1218, 981]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [30, 23, 60, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sum_in"
	      Position		      [30, 58, 60, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 93, 60, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_coef"
	      Ports		      [3, 4]
	      Position		      [115, 29, 205, 96]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "64 coefs in bram"
	      UserDataPersistent      on
	      UserData		      "DataTag28"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "FIR Filter Coefficient Generator"
	      MaskDescription	      "A Finite Impluse Response filter coeffi"
"cient generator.  This FIR filter coefficient generator outputs real coeffici"
"ents.  It can output one coefficient or cycle through a vector of coefficient"
"s for WOLA (Weighted OverLap Add) FIR filters."
	      MaskHelp		      "<pre>\nDescription::\n\nA Finite Implus"
"e Response filter coefficient generator.\nThis FIR filter coefficient generat"
"or outputs real coefficients.\nIt can output one coefficient or cycle through"
" a vector of coefficients for WOLA\n(Weighted OverLap Add) FIR filters.\n\nMa"
"sk Parameters::\n\nTap Coefficiant(s) (coef): The coefficient(s) to output.  "
"For a \"regular\" FIR filter, this will be a\nsingle number.  For a WOLA (Wei"
"ghted OverLap Add) filter, this will be a vector of numbers. \nThese should b"
"e specified as doubles.   They will be rounded and saturated according to the"
"\nspecified number of bits (n_bits_c) and binary point (bin_pt_c).\n\nNumber "
"of Coefficient Bits (n_bits_c): The number of bits used for the fixed point b"
"inary\nrepresentation of the coefficient(s).\n\nCoefficient Binary Point (bin"
"_pt_c): The binary point of the fixed point binary representation\nof the coe"
"fficient(s).\n\nUse BRAM for Coefficients (use_bram): Check this checkbox to "
"store the coefficients in BRAM.\nIf unchecked, the coefficients will be store"
"d in distributed memory (i.e. slices).\nThis is only relevant is length(coef)"
" is greater than 1; otherwise, a constant block is used.\n</pre>"
	      MaskPromptString	      "Tap Coefficient(s)|Number of Coefficien"
"t Bits|Coefficient Binary Point|Use BRAM for Coefficients"
	      MaskStyleString	      "edit,edit,edit,checkbox"
	      MaskTunableValueString  "off,off,off,off"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "off,off,off,off"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "coef=&1;n_bits_c=&2;bin_pt_c=&3;use_bra"
"m=&4;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "[0.00427385100197821;0.0132879629868503"
";0.0229297148621999;0.033204526721812;0.0441160545744412;0.0556661296856254;0"
".0678547037727424;0.0806798003683017;0.0941374726436389;0.108221767960864;0.1"
"22924699395207;0.138236224442934;0.154144231101832;0.170634531482069;0.187690"
"863075115;0.205294897777456;0.22342625873426;0.242062545036048;0.261179364268"
"877;0.280750372885839;0.300747324334799;0.321140124844505;0.341896896738581;0"
".362984049114638;0.384366355693955;0.406007039615979;0.427867864921515;0.4499"
"09234438953;0.47209029375942;0.494369040959443;0.516702441703681;0.5390465493"
"35732;0.561356629541902;0.58358728915143;0.605692608616936;0.627626277701018;"
"0.649341733878935;0.670792302953398;0.691931341365526;0.712712379676312;0.733"
"089266685254;0.75301631364748;0.772448438047459;0.791341306386551;0.809651475"
"442971;0.827336531466419;0.844355226775522;0.860667613234385;0.87623517209491"
"7;0.891020939704144;0.904989628590384;0.918107743458883;0.93034369164628;0.94"
"1667887603872;0.952052851002189;0.961473298073597;0.969906225835535;0.9773309"
"88864374;0.983729368318744;0.989085632941254;0.993386591798817;0.996621638554"
"108;0.998782787093866;0.999864698373715]|9|8|on"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"fir_coef"
		Location		[609, 271, 1389, 957]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [30, 23, 60, 37]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sum_in"
		  Position		  [30, 68, 60, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 193, 60, 207]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_gen"
		  Ports			  [1, 1]
		  Position		  [130, 109, 220, 141]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "64 coefs in bram\n9_8 out/1"
		  UserDataPersistent	  on
		  UserData		  "DataTag29"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Coefficient Generator"
		  MaskDescription	  "A coefficient generator."
		  MaskHelp		  "<pre>\nDescription::\n\nA coefficie"
"nt generator.\n\nMask Parameters::\n\nCoefficiants (coefs): The coefficients "
"to output.  These should be specified as doubles.\nThey will be rounded/satur"
"ated according to the specified number of bits (n_bits)\nand binary point (bi"
"n_pt).\n\nNumber of Coefficient Bits (n_bits): The number of bits used for th"
"e fixed point binary\nrepresentation of the coefficients.\n\nCoefficient Bina"
"ry Point (bin_pt): The binary point of the fixed point binary representation"
"\nof the coefficients.\n\nLog2 Cycles per Coefficient (log2_cpc): The log2 va"
"lue of the number of cycles per coefficient.\nMust be a non-negative integer "
"(i.e. cycles per coefficient must be a power of 2).  \n\nUse BRAM (use_bram):"
" Check this checkbox to store coefficients in BRAM.\nIf unchecked, the coeffi"
"cients will be sored in distributed memory (i.e. slices).\n</pre>"
		  MaskPromptString	  "Coefficients|Number of Bits|Binary "
"Point|Log2 Cycles per Coefficient|Use BRAM"
		  MaskStyleString	  "edit,edit,edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off,off,off"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "off,off,off,off,off"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "coefs=&1;n_bits=&2;bin_pt=&3;log2_c"
"pc=&4;use_bram=&5;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0.00427385100197821;0.013287962986"
"8503;0.0229297148621999;0.033204526721812;0.0441160545744412;0.05566612968562"
"54;0.0678547037727424;0.0806798003683017;0.0941374726436389;0.108221767960864"
";0.122924699395207;0.138236224442934;0.154144231101832;0.170634531482069;0.18"
"7690863075115;0.205294897777456;0.22342625873426;0.242062545036048;0.26117936"
"4268877;0.280750372885839;0.300747324334799;0.321140124844505;0.3418968967385"
"81;0.362984049114638;0.384366355693955;0.406007039615979;0.427867864921515;0."
"449909234438953;0.47209029375942;0.494369040959443;0.516702441703681;0.539046"
"549335732;0.561356629541902;0.58358728915143;0.605692608616936;0.627626277701"
"018;0.649341733878935;0.670792302953398;0.691931341365526;0.712712379676312;0"
".733089266685254;0.75301631364748;0.772448438047459;0.791341306386551;0.80965"
"1475442971;0.827336531466419;0.844355226775522;0.860667613234385;0.8762351720"
"94917;0.891020939704144;0.904989628590384;0.918107743458883;0.93034369164628;"
"0.941667887603872;0.952052851002189;0.961473298073597;0.969906225835535;0.977"
"330988864374;0.983729368318744;0.989085632941254;0.993386591798817;0.99662163"
"8554108;0.998782787093866;0.999864698373715]|9|8|0|on"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "c_gen"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [45, 108, 75, 122]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [125, 90, 175, 140]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "6"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "63"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr_sel"
		    Ports		    [1, 1]
		    Position		    [220, 101, 265, 129]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "6"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "-1"
		    base0		    "MSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mem"
		    Ports		    [1, 1]
		    Position		    [310, 88, 360, 142]
		    AttributesFormatString  "depth = %<depth>\\ndist_mem = %<d"
"istributed_mem>"
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "64"
		    initVector		    "[0.00390625;0.01171875;0.0234375;"
"0.03515625;0.04296875;0.0546875;0.06640625;0.08203125;0.09375;0.109375;0.1210"
"9375;0.13671875;0.15234375;0.171875;0.1875;0.20703125;0.22265625;0.2421875;0."
"26171875;0.28125;0.30078125;0.3203125;0.34375;0.36328125;0.3828125;0.40625;0."
"4296875;0.44921875;0.47265625;0.49609375;0.515625;0.5390625;0.5625;0.58203125"
";0.60546875;0.62890625;0.6484375;0.671875;0.69140625;0.7109375;0.734375;0.753"
"90625;0.7734375;0.79296875;0.80859375;0.828125;0.84375;0.859375;0.875;0.89062"
"5;0.90625;0.91796875;0.9296875;0.94140625;0.953125;0.9609375;0.96875;0.976562"
"5;0.984375;0.98828125;0.9921875;0.99609375;0.99609375;0.99609375]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "8"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coef_out"
		    Position		    [415, 108, 445, 122]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "addr_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr_sel"
		    SrcPort		    1
		    DstBlock		    "mem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mem"
		    SrcPort		    1
		    DstBlock		    "coef_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "data_delay"
		  Ports			  [1, 1]
		  Position		  [145, 17, 200, 43]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sum_delay"
		  Ports			  [1, 1]
		  Position		  [145, 62, 200, 88]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [145, 187, 200, 213]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [295, 23, 325, 37]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sum_out"
		  Position		  [295, 68, 325, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coef"
		  Position		  [295, 118, 325, 132]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [295, 193, 325, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_gen"
		  SrcPort		  1
		  DstBlock		  "coef"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sum_delay"
		  SrcPort		  1
		  DstBlock		  "sum_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sum_in"
		  SrcPort		  1
		  DstBlock		  "sum_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "c_gen"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "sync_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_delay"
		  SrcPort		  1
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  DstBlock		  "data_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_core"
	      Ports		      [4, 3]
	      Position		      [270, 29, 360, 96]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "delay 64 in bram"
	      UserDataPersistent      on
	      UserData		      "DataTag30"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "FIR Filter Core"
	      MaskDescription	      "A Finite Impluse Response Filter core w"
"ith complex inputs and real coefficients.  This FIR filter core does not have"
" provisions for folding the input sequence to improve multiplier efficiency, "
"so it is suboptimal for \"regular\" (i.e. non-WOLA) FIR filters.  It is inten"
"ded primarily for WOLA (Weighted OverLap Add) FIR filters."
	      MaskHelp		      "<pre>\nDescription::\n\nA Finite Implus"
"e Response Filter core with complex inputs and real coefficients.\n\nThis Fin"
"ite Impluse Response Filter core is designed to be paired with a FIR Coeffici"
"ent Generator \nto form a FIR filter tap.  This FIR filter core does not have"
" provisions for folding the input\nsequence to improve multiplier efficiency,"
" so it is suboptimal for \"regular\" (i.e. non-WOLA)\nFIR filters.  It is int"
"ended primarily for WOLA (Weighted OverLap Add) FIR filters.\n\nMask Paramete"
"rs::\n\nTap Delay (delay):  The inter-tap delay (the N in \"z^-N\").  For a r"
"egular FIR filter, this will be 1.\n\nNumber of Data Bits (n_bits_d): The num"
"ber of bits for real/imaginary components of the data.\n\nData Binary Point ("
"bin_pt_d): The binary point for real/imaginary components of the data.\n\nNum"
"ber of Sum Bits (n_bits_s): Specifies the width of the sum (overflow wraps)."
"\n\nSum Binary Point (bin_pt_s): Specifies the binary point of the sum (quant"
"ization truncates).\n\nUse BRAM for Delay (use_bram): Check this checkbox to "
"implement the delay using BRAM.\nIf unchecked, the delay will be implemented "
"using SLR16 elements (i.e. slices).\n\nMultiplier Latency (mult_latency): Lat"
"ency to use for the underlying multiplier.\n\nAdder Latency (add_latency): La"
"tency to use for the underlying adder.\n\nAdder Bypass (add_bypass): Check th"
"is checkbox to bypass the adder.\nTypically used for the first tap of a multi"
"-tap FIR filter.\n</pre>"
	      MaskPromptString	      "Tap Delay|Number of Data Bits|Data Bina"
"ry Point|Number of Sum Bits|Sum Binary Point|Use BRAM for Delay|Multiplier La"
"tency|Adder Latency|Bypass Adder"
	      MaskStyleString	      "edit,edit,edit,edit,edit,checkbox,edit,"
"edit,checkbox"
	      MaskTunableValueString  "off,off,off,off,off,off,off,off,off"
	      MaskCallbackString      "||||||||"
	      MaskEnableString	      "off,off,off,off,off,off,off,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "delay=&1;n_bits_d=&2;bin_pt_d=&3;n_bits"
"_s=&4;bin_pt_s=&5;use_bram=&6;mult_latency=&7;add_latency=&8;add_bypass=&9;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "64|8|7|17|15|on|3|1|off"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"fir_core"
		Location		[282, 135, 1062, 821]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [30, 23, 60, 37]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sum_in"
		  Position		  [30, 223, 60, 237]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coef"
		  Position		  [30, 183, 60, 197]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 278, 60, 292]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri_d"
		  Ports			  [1, 2]
		  Position		  [120, 69, 160, 111]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag31"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|7"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri_d"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri_s"
		  Ports			  [1, 2]
		  Position		  [120, 209, 160, 251]
		  AttributesFormatString  "17_15 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag32"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "17|15"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri_s"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "15"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "15"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "17"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "17"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [345, 175, 390, 205]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "17"
		  bin_pt		  "15"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [345, 80, 390, 110]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "17"
		  bin_pt		  "15"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "dout_delay"
		  Ports			  [1, 1]
		  Position		  [255, 17, 310, 43]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "mult_add_im"
		  Ports			  [3, 1]
		  Position		  [255, 164, 305, 216]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "out = a*b+c\nlatency = 4"
		  UserDataPersistent	  on
		  UserData		  "DataTag33"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Multiply Add Block"
		  MaskDescription	  "A full precision multiply-add block"
".  Produces a*b+c at its ab_c output.  The add operation can be optionally by"
"passed.\n"
		  MaskHelp		  "<pre>\nDescription::\n\nThis full p"
"recision multiply-add block produces a*b+c at its ab_c output.\nThe add opera"
"tion can be optionally bypassed.\n\nLatency is one multiplier latency plus on"
"e adder latency (if not bypassing adder).\n\nMask Parameters::\n\nMultiplier "
"Latency (mult_latency): Latency to use for the underlying real multipliers.\n"
"\nAdder Latency (add_latency): Latency to use for the underlying real adders."
"\n\nBypass Adder (add_bypass): Check this checkbox to bypass the adder.\n</pr"
"e>"
		  MaskPromptString	  "Multiplier Latency|Adder Latency|By"
"pass Adder"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "off,off,off"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "mult_latency=&1;add_latency=&2;add_"
"bypass=&3;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|1|off"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "mult_add_im"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [30, 43, 60, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [30, 98, 60, 112]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [30, 158, 60, 172]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add"
		    Ports		    [2, 1]
		    Position		    [230, 120, 275, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "7"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay"
		    Ports		    [1, 1]
		    Position		    [125, 152, 180, 178]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mult"
		    Ports		    [2, 1]
		    Position		    [125, 22, 180, 133]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Rectangular Shape"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [330, 73, 360, 87]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "add"
		    SrcPort		    1
		    Points		    [15, 0; 0, -70]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mult"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay"
		    SrcPort		    1
		    DstBlock		    "add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "mult_add_re"
		  Ports			  [3, 1]
		  Position		  [255, 69, 305, 121]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "out = a*b+c\nlatency = 4"
		  UserDataPersistent	  on
		  UserData		  "DataTag34"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Multiply Add Block"
		  MaskDescription	  "A full precision multiply-add block"
".  Produces a*b+c at its ab_c output.  The add operation can be optionally by"
"passed.\n"
		  MaskHelp		  "<pre>\nDescription::\n\nThis full p"
"recision multiply-add block produces a*b+c at its ab_c output.\nThe add opera"
"tion can be optionally bypassed.\n\nLatency is one multiplier latency plus on"
"e adder latency (if not bypassing adder).\n\nMask Parameters::\n\nMultiplier "
"Latency (mult_latency): Latency to use for the underlying real multipliers.\n"
"\nAdder Latency (add_latency): Latency to use for the underlying real adders."
"\n\nBypass Adder (add_bypass): Check this checkbox to bypass the adder.\n</pr"
"e>"
		  MaskPromptString	  "Multiplier Latency|Adder Latency|By"
"pass Adder"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "off,off,off"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "mult_latency=&1;add_latency=&2;add_"
"bypass=&3;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|1|off"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "mult_add_re"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [30, 43, 60, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [30, 98, 60, 112]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [30, 158, 60, 172]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add"
		    Ports		    [2, 1]
		    Position		    [230, 120, 275, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "7"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay"
		    Ports		    [1, 1]
		    Position		    [125, 152, 180, 178]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mult"
		    Ports		    [2, 1]
		    Position		    [125, 22, 180, 133]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Rectangular Shape"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [330, 73, 360, 87]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "add"
		    SrcPort		    1
		    Points		    [15, 0; 0, -70]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mult"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay"
		    SrcPort		    1
		    DstBlock		    "add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [455, 119, 495, 161]
		  UserDataPersistent	  on
		  UserData		  "DataTag35"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [255, 272, 310, 298]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "tap_delay"
		  Ports			  [1, 1]
		  Position		  [440, 14, 500, 46]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "bram depth = 64"
		  UserDataPersistent	  on
		  UserData		  "DataTag36"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "BRAM Delay"
		  MaskDescription	  "A delay block that uses BRAM for it"
"s storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (delay"
"_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The lat"
"ency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot be"
" changed via the block's dialog box.\nFuture versions may enable the setting "
"of that parameter from the dialog.\n</pre>"
		  MaskPromptString	  "Delay Depth|Buffer Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,off"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "delay_depth=&1;buffer_latency=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "64|"
		  MaskTabNameString	  ","
		  System {
		    Name		    "tap_delay"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "6"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "62"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "64"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [555, 23, 585, 37]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sum_out"
		  Position		  [555, 133, 585, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [555, 278, 585, 292]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  Points		  [20, 0; 0, -40]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  Points		  [20, 0; 0, 35]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "tap_delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mult_add_im"
		  SrcPort		  1
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mult_add_re"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri_s"
		  SrcPort		  2
		  Points		  [75, 0]
		  DstBlock		  "mult_add_im"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "c_to_ri_s"
		  SrcPort		  1
		  Points		  [60, 0; 0, -110]
		  DstBlock		  "mult_add_re"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sum_in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri_s"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coef"
		  SrcPort		  1
		  Points		  [140, 0]
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "mult_add_re"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "mult_add_im"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri_d"
		  SrcPort		  2
		  Points		  [20, 0; 0, 75]
		  DstBlock		  "mult_add_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri_d"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "mult_add_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "c_to_ri_d"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "dout_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "dout_delay"
		  SrcPort		  1
		  DstBlock		  "tap_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sum_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [435, 23, 465, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sum_out"
	      Position		      [435, 58, 465, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [435, 93, 465, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "fir_core"
	      SrcPort		      3
	      Points		      [25, 0; 0, 15]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_core"
	      SrcPort		      2
	      DstBlock		      "sum_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_core"
	      SrcPort		      1
	      Points		      [25, 0; 0, -15]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -15]
	      DstBlock		      "fir_coef"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sum_in"
	      SrcPort		      1
	      DstBlock		      "fir_coef"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, 15]
	      DstBlock		      "fir_coef"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      4
	      DstBlock		      "fir_core"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      3
	      DstBlock		      "fir_core"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      2
	      DstBlock		      "fir_core"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      1
	      DstBlock		      "fir_core"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_tap_4"
	  Ports			  [3, 3]
	  Position		  [550, 30, 650, 80]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "delay 0 in slr\n64 coefs in bram"
	  UserDataPersistent	  on
	  UserData		  "DataTag37"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "FIR Filter Tap (Real Coefficients)"
	  MaskDescription	  "A Finite Impluse Response Filter tap with r"
"eal coefficients.  This FIR filter tap does not have provisions for folding t"
"he input sequence to improve multiplier efficiency, so it is suboptimal for "
"\"regular\" (i.e. non-WOLA) FIR filters.  It is intended primarily for WOLA ("
"Weighted OverLap Add) FIR filters."
	  MaskHelp		  "<pre>\nDescription::\n\nA Finite Impluse Re"
"sponse Filter tap with real coefficients.\n\nThis Finite Impluse Response Fil"
"ter tap is designed to be daisy chained together\nto form a multi-tap FIR fil"
"ter.  This FIR filter tap does not have provisions for folding the input\nseq"
"uence to improve multiplier efficiency, so it is suboptimal for \"regular\" ("
"i.e. non-WOLA)\nFIR filters.  It is intended primarily for WOLA (Weighted Ove"
"rLap Add) FIR filters.\n\nMask Parameters::\n\nTap Delay (delay):  The inter-"
"tap delay (the N in \"z^-N\").  For a regular FIR filter, this will be 1.\n\n"
"Tap Coefficiant(s) (coef): The coefficient(s) for this tap.  For a regular FI"
"R filter, this will be a\nsingle number.  For a WOLA (Weighted OverLap Add) f"
"ilter, this will be a vector of numbers. \nUsually, delay==length(coef), but "
"this is not required.  These should be specified as doubles. \nThey will be r"
"ounded and saturated according to the specified number of bits (n_bits_c) and"
"\nbinary point (bin_pt_c).\n\nNumber of Coefficient Bits (n_bits_c): The numb"
"er of bits used for the fixed point binary\nrepresentation of the coefficient"
"(s).\n\nCoefficient Binary Point (bin_pt_c): The binary point of the fixed po"
"int binary representation\nof the coefficient(s).\n\nNumber of Data Bits (n_b"
"its_d): The number of bits for real/imaginary components of the data.\n\nData"
" Binary Point (bin_pt_d): The binary point for real/imaginary components of t"
"he data.\n\nNumber of Sum Bits (n_bits_s): Specifies the width of the sum (ov"
"erflow wraps).\n\nSum Binary Point (bin_pt_s): Specifies the binary point of "
"the sum (quantization truncates).\n\nUse BRAM for Delay (delay_bram): Check t"
"his checkbox to implement the delay using BRAM.\nIf unchecked, the delay will"
" be implemented using SLR16 elements (i.e. slices).\n\nUse BRAM for Coefficie"
"nts (coef_bram): Check this checkbox to store the coefficients in BRAM.\nIf u"
"nchecked, the coefficients will be stored in distributed memory (i.e. slices)"
".\nThis is only relevant is length(coef) is greater than 1; otherwise, a cons"
"tant block is used.\n\nMultiplier Latency (mult_latency): Latency to use for "
"the underlying multiplier.\n\nAdder Latency (add_latency): Latency to use for"
" the underlying adder.\n\nAdder Bypass (add_bypass): Check this checkbox to b"
"ypass the adder.\nTypically used for the first tap of a multi-tap FIR filter."
"\n</pre>"
	  MaskPromptString	  "Tap Delay|Tap Coefficient(s)|Number of Coef"
"ficient Bits|Coefficient Binary Point|Number of Data Bits|Data Binary Point|N"
"umber of Sum Bits|Sum Binary Point|Use BRAM for Coefficients|Use BRAM for Del"
"ay|Multiplier Latency|Adder Latency|Bypass Adder"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit,che"
"ckbox,checkbox,edit,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off"
",off,off"
	  MaskCallbackString	  "||||||||||||"
	  MaskEnableString	  "off,off,off,off,off,off,off,off,off,off,off"
",off,off"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,"
	  MaskVariables		  "delay=&1;coef=&2;n_bits_c=&3;bin_pt_c=&4;n_"
"bits_d=&5;bin_pt_d=&6;n_bits_s=&7;bin_pt_s=&8;coef_bram=&9;delay_bram=&10;mul"
"t_latency=&11;add_latency=&12;add_bypass=&13;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0|[-0.000313693993479576;-0.000949413894136"
"895;-0.00160072502983972;-0.00227308910223182;-0.00297201531120363;-0.0037030"
"0584524142;-0.00447149996896613;-0.00528281700660057;-0.0061420985300509;-0.0"
"070542500687595;-0.00802388266542662;-0.00905525460705801;-0.0101522136645361"
";-0.0113181401759998;-0.0125558913097251;-0.0138677468409146;-0.0152553567738"
"119;-0.0167196911358607;-0.018260992264242;-0.0198787298970449;-0.02157155937"
"16044;-0.0233372832211883;-0.0251728164482839;-0.0270741557382724;-0.02903635"
"28613422;-0.0310534924931389;-0.0331186746659681;-0.035224002042413;-0.037360"
"5721821118;-0.039518474950235;-0.0416867951930131;-0.0438536207815986;-0.0460"
"060561007039;-0.0481302410329562;-0.050211375463868;-0.0522337493058552;-0.05"
"41807780129703;-0.0560350435310833;-0.057778340601254;-0.0593917283071436;-0."
"0608555867306188;-0.0621496785533557;-0.063253215416367;-0.0641449288240917;-"
"0.064803145355121;-0.0652058659179099;-0.0653308487670656;-0.0651556959741166"
";-0.0646579430261756;-0.0638151512067052;-0.0626050023947942;-0.0610053959030"
"371;-0.0589945469593747;-0.0565510864251856;-0.0536541613305752;-0.0502835357"
"982813;-0.0464196919199395;-0.0420439301426944;-0.0371384687203353;-0.0316865"
"4178132;-0.0256724955662416;-0.0190818823895147;-0.0119015518843096;-0.004119"
"73909604202]|9|8|8|7|17|15|on|off|3|1|off"
	  MaskTabNameString	  ",,,,,,,,,,,,"
	  System {
	    Name		    "fir_tap_4"
	    Location		    [438, 295, 1218, 981]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [30, 23, 60, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sum_in"
	      Position		      [30, 58, 60, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 93, 60, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_coef"
	      Ports		      [3, 4]
	      Position		      [115, 29, 205, 96]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "64 coefs in bram"
	      UserDataPersistent      on
	      UserData		      "DataTag38"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "FIR Filter Coefficient Generator"
	      MaskDescription	      "A Finite Impluse Response filter coeffi"
"cient generator.  This FIR filter coefficient generator outputs real coeffici"
"ents.  It can output one coefficient or cycle through a vector of coefficient"
"s for WOLA (Weighted OverLap Add) FIR filters."
	      MaskHelp		      "<pre>\nDescription::\n\nA Finite Implus"
"e Response filter coefficient generator.\nThis FIR filter coefficient generat"
"or outputs real coefficients.\nIt can output one coefficient or cycle through"
" a vector of coefficients for WOLA\n(Weighted OverLap Add) FIR filters.\n\nMa"
"sk Parameters::\n\nTap Coefficiant(s) (coef): The coefficient(s) to output.  "
"For a \"regular\" FIR filter, this will be a\nsingle number.  For a WOLA (Wei"
"ghted OverLap Add) filter, this will be a vector of numbers. \nThese should b"
"e specified as doubles.   They will be rounded and saturated according to the"
"\nspecified number of bits (n_bits_c) and binary point (bin_pt_c).\n\nNumber "
"of Coefficient Bits (n_bits_c): The number of bits used for the fixed point b"
"inary\nrepresentation of the coefficient(s).\n\nCoefficient Binary Point (bin"
"_pt_c): The binary point of the fixed point binary representation\nof the coe"
"fficient(s).\n\nUse BRAM for Coefficients (use_bram): Check this checkbox to "
"store the coefficients in BRAM.\nIf unchecked, the coefficients will be store"
"d in distributed memory (i.e. slices).\nThis is only relevant is length(coef)"
" is greater than 1; otherwise, a constant block is used.\n</pre>"
	      MaskPromptString	      "Tap Coefficient(s)|Number of Coefficien"
"t Bits|Coefficient Binary Point|Use BRAM for Coefficients"
	      MaskStyleString	      "edit,edit,edit,checkbox"
	      MaskTunableValueString  "off,off,off,off"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "off,off,off,off"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "coef=&1;n_bits_c=&2;bin_pt_c=&3;use_bra"
"m=&4;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "[-0.000313693993479576;-0.0009494138941"
"36895;-0.00160072502983972;-0.00227308910223182;-0.00297201531120363;-0.00370"
"300584524142;-0.00447149996896613;-0.00528281700660057;-0.0061420985300509;-0"
".0070542500687595;-0.00802388266542662;-0.00905525460705801;-0.01015221366453"
"61;-0.0113181401759998;-0.0125558913097251;-0.0138677468409146;-0.01525535677"
"38119;-0.0167196911358607;-0.018260992264242;-0.0198787298970449;-0.021571559"
"3716044;-0.0233372832211883;-0.0251728164482839;-0.0270741557382724;-0.029036"
"3528613422;-0.0310534924931389;-0.0331186746659681;-0.035224002042413;-0.0373"
"605721821118;-0.039518474950235;-0.0416867951930131;-0.0438536207815986;-0.04"
"60060561007039;-0.0481302410329562;-0.050211375463868;-0.0522337493058552;-0."
"0541807780129703;-0.0560350435310833;-0.057778340601254;-0.0593917283071436;-"
"0.0608555867306188;-0.0621496785533557;-0.063253215416367;-0.0641449288240917"
";-0.064803145355121;-0.0652058659179099;-0.0653308487670656;-0.06515569597411"
"66;-0.0646579430261756;-0.0638151512067052;-0.0626050023947942;-0.06100539590"
"30371;-0.0589945469593747;-0.0565510864251856;-0.0536541613305752;-0.05028353"
"57982813;-0.0464196919199395;-0.0420439301426944;-0.0371384687203353;-0.03168"
"654178132;-0.0256724955662416;-0.0190818823895147;-0.0119015518843096;-0.0041"
"1973909604202]|9|8|on"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"fir_coef"
		Location		[609, 271, 1389, 957]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [30, 23, 60, 37]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sum_in"
		  Position		  [30, 68, 60, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 193, 60, 207]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_gen"
		  Ports			  [1, 1]
		  Position		  [130, 109, 220, 141]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "64 coefs in bram\n9_8 out/1"
		  UserDataPersistent	  on
		  UserData		  "DataTag39"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Coefficient Generator"
		  MaskDescription	  "A coefficient generator."
		  MaskHelp		  "<pre>\nDescription::\n\nA coefficie"
"nt generator.\n\nMask Parameters::\n\nCoefficiants (coefs): The coefficients "
"to output.  These should be specified as doubles.\nThey will be rounded/satur"
"ated according to the specified number of bits (n_bits)\nand binary point (bi"
"n_pt).\n\nNumber of Coefficient Bits (n_bits): The number of bits used for th"
"e fixed point binary\nrepresentation of the coefficients.\n\nCoefficient Bina"
"ry Point (bin_pt): The binary point of the fixed point binary representation"
"\nof the coefficients.\n\nLog2 Cycles per Coefficient (log2_cpc): The log2 va"
"lue of the number of cycles per coefficient.\nMust be a non-negative integer "
"(i.e. cycles per coefficient must be a power of 2).  \n\nUse BRAM (use_bram):"
" Check this checkbox to store coefficients in BRAM.\nIf unchecked, the coeffi"
"cients will be sored in distributed memory (i.e. slices).\n</pre>"
		  MaskPromptString	  "Coefficients|Number of Bits|Binary "
"Point|Log2 Cycles per Coefficient|Use BRAM"
		  MaskStyleString	  "edit,edit,edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off,off,off"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "off,off,off,off,off"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "coefs=&1;n_bits=&2;bin_pt=&3;log2_c"
"pc=&4;use_bram=&5;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[-0.000313693993479576;-0.000949413"
"894136895;-0.00160072502983972;-0.00227308910223182;-0.00297201531120363;-0.0"
"0370300584524142;-0.00447149996896613;-0.00528281700660057;-0.006142098530050"
"9;-0.0070542500687595;-0.00802388266542662;-0.00905525460705801;-0.0101522136"
"645361;-0.0113181401759998;-0.0125558913097251;-0.0138677468409146;-0.0152553"
"567738119;-0.0167196911358607;-0.018260992264242;-0.0198787298970449;-0.02157"
"15593716044;-0.0233372832211883;-0.0251728164482839;-0.0270741557382724;-0.02"
"90363528613422;-0.0310534924931389;-0.0331186746659681;-0.035224002042413;-0."
"0373605721821118;-0.039518474950235;-0.0416867951930131;-0.0438536207815986;-"
"0.0460060561007039;-0.0481302410329562;-0.050211375463868;-0.0522337493058552"
";-0.0541807780129703;-0.0560350435310833;-0.057778340601254;-0.05939172830714"
"36;-0.0608555867306188;-0.0621496785533557;-0.063253215416367;-0.064144928824"
"0917;-0.064803145355121;-0.0652058659179099;-0.0653308487670656;-0.0651556959"
"741166;-0.0646579430261756;-0.0638151512067052;-0.0626050023947942;-0.0610053"
"959030371;-0.0589945469593747;-0.0565510864251856;-0.0536541613305752;-0.0502"
"835357982813;-0.0464196919199395;-0.0420439301426944;-0.0371384687203353;-0.0"
"3168654178132;-0.0256724955662416;-0.0190818823895147;-0.0119015518843096;-0."
"00411973909604202]|9|8|0|on"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "c_gen"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [45, 108, 75, 122]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [125, 90, 175, 140]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "6"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "63"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr_sel"
		    Ports		    [1, 1]
		    Position		    [220, 101, 265, 129]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "6"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "-1"
		    base0		    "MSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mem"
		    Ports		    [1, 1]
		    Position		    [310, 88, 360, 142]
		    AttributesFormatString  "depth = %<depth>\\ndist_mem = %<d"
"istributed_mem>"
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "64"
		    initVector		    "[0;0;0;-0.00390625;-0.00390625;-0"
".00390625;-0.00390625;-0.00390625;-0.0078125;-0.0078125;-0.0078125;-0.0078125"
";-0.01171875;-0.01171875;-0.01171875;-0.015625;-0.015625;-0.015625;-0.0195312"
"5;-0.01953125;-0.0234375;-0.0234375;-0.0234375;-0.02734375;-0.02734375;-0.031"
"25;-0.03125;-0.03515625;-0.0390625;-0.0390625;-0.04296875;-0.04296875;-0.0468"
"75;-0.046875;-0.05078125;-0.05078125;-0.0546875;-0.0546875;-0.05859375;-0.058"
"59375;-0.0625;-0.0625;-0.0625;-0.0625;-0.06640625;-0.06640625;-0.06640625;-0."
"06640625;-0.06640625;-0.0625;-0.0625;-0.0625;-0.05859375;-0.0546875;-0.054687"
"5;-0.05078125;-0.046875;-0.04296875;-0.0390625;-0.03125;-0.02734375;-0.019531"
"25;-0.01171875;-0.00390625]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "8"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coef_out"
		    Position		    [415, 108, 445, 122]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "addr_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr_sel"
		    SrcPort		    1
		    DstBlock		    "mem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mem"
		    SrcPort		    1
		    DstBlock		    "coef_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "data_delay"
		  Ports			  [1, 1]
		  Position		  [145, 17, 200, 43]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sum_delay"
		  Ports			  [1, 1]
		  Position		  [145, 62, 200, 88]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [145, 187, 200, 213]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [295, 23, 325, 37]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sum_out"
		  Position		  [295, 68, 325, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coef"
		  Position		  [295, 118, 325, 132]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [295, 193, 325, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_gen"
		  SrcPort		  1
		  DstBlock		  "coef"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sum_delay"
		  SrcPort		  1
		  DstBlock		  "sum_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sum_in"
		  SrcPort		  1
		  DstBlock		  "sum_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "c_gen"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "sync_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_delay"
		  SrcPort		  1
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  DstBlock		  "data_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_core"
	      Ports		      [4, 3]
	      Position		      [270, 29, 360, 96]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "delay 0 in slr"
	      UserDataPersistent      on
	      UserData		      "DataTag40"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "FIR Filter Core"
	      MaskDescription	      "A Finite Impluse Response Filter core w"
"ith complex inputs and real coefficients.  This FIR filter core does not have"
" provisions for folding the input sequence to improve multiplier efficiency, "
"so it is suboptimal for \"regular\" (i.e. non-WOLA) FIR filters.  It is inten"
"ded primarily for WOLA (Weighted OverLap Add) FIR filters."
	      MaskHelp		      "<pre>\nDescription::\n\nA Finite Implus"
"e Response Filter core with complex inputs and real coefficients.\n\nThis Fin"
"ite Impluse Response Filter core is designed to be paired with a FIR Coeffici"
"ent Generator \nto form a FIR filter tap.  This FIR filter core does not have"
" provisions for folding the input\nsequence to improve multiplier efficiency,"
" so it is suboptimal for \"regular\" (i.e. non-WOLA)\nFIR filters.  It is int"
"ended primarily for WOLA (Weighted OverLap Add) FIR filters.\n\nMask Paramete"
"rs::\n\nTap Delay (delay):  The inter-tap delay (the N in \"z^-N\").  For a r"
"egular FIR filter, this will be 1.\n\nNumber of Data Bits (n_bits_d): The num"
"ber of bits for real/imaginary components of the data.\n\nData Binary Point ("
"bin_pt_d): The binary point for real/imaginary components of the data.\n\nNum"
"ber of Sum Bits (n_bits_s): Specifies the width of the sum (overflow wraps)."
"\n\nSum Binary Point (bin_pt_s): Specifies the binary point of the sum (quant"
"ization truncates).\n\nUse BRAM for Delay (use_bram): Check this checkbox to "
"implement the delay using BRAM.\nIf unchecked, the delay will be implemented "
"using SLR16 elements (i.e. slices).\n\nMultiplier Latency (mult_latency): Lat"
"ency to use for the underlying multiplier.\n\nAdder Latency (add_latency): La"
"tency to use for the underlying adder.\n\nAdder Bypass (add_bypass): Check th"
"is checkbox to bypass the adder.\nTypically used for the first tap of a multi"
"-tap FIR filter.\n</pre>"
	      MaskPromptString	      "Tap Delay|Number of Data Bits|Data Bina"
"ry Point|Number of Sum Bits|Sum Binary Point|Use BRAM for Delay|Multiplier La"
"tency|Adder Latency|Bypass Adder"
	      MaskStyleString	      "edit,edit,edit,edit,edit,checkbox,edit,"
"edit,checkbox"
	      MaskTunableValueString  "off,off,off,off,off,off,off,off,off"
	      MaskCallbackString      "||||||||"
	      MaskEnableString	      "off,off,off,off,off,off,off,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "delay=&1;n_bits_d=&2;bin_pt_d=&3;n_bits"
"_s=&4;bin_pt_s=&5;use_bram=&6;mult_latency=&7;add_latency=&8;add_bypass=&9;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0|8|7|17|15|off|3|1|off"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"fir_core"
		Location		[282, 135, 1062, 821]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [30, 23, 60, 37]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sum_in"
		  Position		  [30, 223, 60, 237]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coef"
		  Position		  [30, 183, 60, 197]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 278, 60, 292]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri_d"
		  Ports			  [1, 2]
		  Position		  [120, 69, 160, 111]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag41"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|7"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri_d"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri_s"
		  Ports			  [1, 2]
		  Position		  [120, 209, 160, 251]
		  AttributesFormatString  "17_15 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag42"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "17|15"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri_s"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "15"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "15"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "17"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "17"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [345, 175, 390, 205]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "17"
		  bin_pt		  "15"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [345, 80, 390, 110]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "17"
		  bin_pt		  "15"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "dout_delay"
		  Ports			  [1, 1]
		  Position		  [255, 17, 310, 43]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "mult_add_im"
		  Ports			  [3, 1]
		  Position		  [255, 164, 305, 216]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "out = a*b+c\nlatency = 4"
		  UserDataPersistent	  on
		  UserData		  "DataTag43"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Multiply Add Block"
		  MaskDescription	  "A full precision multiply-add block"
".  Produces a*b+c at its ab_c output.  The add operation can be optionally by"
"passed.\n"
		  MaskHelp		  "<pre>\nDescription::\n\nThis full p"
"recision multiply-add block produces a*b+c at its ab_c output.\nThe add opera"
"tion can be optionally bypassed.\n\nLatency is one multiplier latency plus on"
"e adder latency (if not bypassing adder).\n\nMask Parameters::\n\nMultiplier "
"Latency (mult_latency): Latency to use for the underlying real multipliers.\n"
"\nAdder Latency (add_latency): Latency to use for the underlying real adders."
"\n\nBypass Adder (add_bypass): Check this checkbox to bypass the adder.\n</pr"
"e>"
		  MaskPromptString	  "Multiplier Latency|Adder Latency|By"
"pass Adder"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "off,off,off"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "mult_latency=&1;add_latency=&2;add_"
"bypass=&3;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|1|off"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "mult_add_im"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [30, 43, 60, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [30, 98, 60, 112]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [30, 158, 60, 172]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add"
		    Ports		    [2, 1]
		    Position		    [230, 120, 275, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "7"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay"
		    Ports		    [1, 1]
		    Position		    [125, 152, 180, 178]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mult"
		    Ports		    [2, 1]
		    Position		    [125, 22, 180, 133]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Rectangular Shape"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [330, 73, 360, 87]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "add"
		    SrcPort		    1
		    Points		    [15, 0; 0, -70]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mult"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay"
		    SrcPort		    1
		    DstBlock		    "add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "mult_add_re"
		  Ports			  [3, 1]
		  Position		  [255, 69, 305, 121]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "out = a*b+c\nlatency = 4"
		  UserDataPersistent	  on
		  UserData		  "DataTag44"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Multiply Add Block"
		  MaskDescription	  "A full precision multiply-add block"
".  Produces a*b+c at its ab_c output.  The add operation can be optionally by"
"passed.\n"
		  MaskHelp		  "<pre>\nDescription::\n\nThis full p"
"recision multiply-add block produces a*b+c at its ab_c output.\nThe add opera"
"tion can be optionally bypassed.\n\nLatency is one multiplier latency plus on"
"e adder latency (if not bypassing adder).\n\nMask Parameters::\n\nMultiplier "
"Latency (mult_latency): Latency to use for the underlying real multipliers.\n"
"\nAdder Latency (add_latency): Latency to use for the underlying real adders."
"\n\nBypass Adder (add_bypass): Check this checkbox to bypass the adder.\n</pr"
"e>"
		  MaskPromptString	  "Multiplier Latency|Adder Latency|By"
"pass Adder"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "off,off,off"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "mult_latency=&1;add_latency=&2;add_"
"bypass=&3;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|1|off"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "mult_add_re"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [30, 43, 60, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [30, 98, 60, 112]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [30, 158, 60, 172]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add"
		    Ports		    [2, 1]
		    Position		    [230, 120, 275, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "7"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay"
		    Ports		    [1, 1]
		    Position		    [125, 152, 180, 178]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mult"
		    Ports		    [2, 1]
		    Position		    [125, 22, 180, 133]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Rectangular Shape"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [330, 73, 360, 87]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "add"
		    SrcPort		    1
		    Points		    [15, 0; 0, -70]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mult"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay"
		    SrcPort		    1
		    DstBlock		    "add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [455, 119, 495, 161]
		  UserDataPersistent	  on
		  UserData		  "DataTag45"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [255, 272, 310, 298]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "tap_delay"
		  Ports			  [1, 1]
		  Position		  [440, 14, 500, 46]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "slr depth = 0"
		  UserDataPersistent	  on
		  UserData		  "DataTag46"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "SLR16 Delay"
		  MaskDescription	  "A delay block that uses SLR16 eleme"
"nts for its storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay De"
"pth (delay_depth): The length of the delay.\n</pre>"
		  MaskPromptString	  "Delay Depth"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "off"
		  MaskEnableString	  "off"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "delay_depth=&1;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "0"
		  System {
		    Name		    "tap_delay"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slr"
		    Ports		    [1, 1]
		    Position		    [220, 87, 265, 133]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slr"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "slr"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [555, 23, 585, 37]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sum_out"
		  Position		  [555, 133, 585, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [555, 278, 585, 292]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  Points		  [20, 0; 0, -40]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  Points		  [20, 0; 0, 35]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "tap_delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mult_add_im"
		  SrcPort		  1
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mult_add_re"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri_s"
		  SrcPort		  2
		  Points		  [75, 0]
		  DstBlock		  "mult_add_im"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "c_to_ri_s"
		  SrcPort		  1
		  Points		  [60, 0; 0, -110]
		  DstBlock		  "mult_add_re"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sum_in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri_s"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coef"
		  SrcPort		  1
		  Points		  [140, 0]
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "mult_add_re"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "mult_add_im"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri_d"
		  SrcPort		  2
		  Points		  [20, 0; 0, 75]
		  DstBlock		  "mult_add_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri_d"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "mult_add_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "c_to_ri_d"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "dout_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "dout_delay"
		  SrcPort		  1
		  DstBlock		  "tap_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sum_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [435, 23, 465, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sum_out"
	      Position		      [435, 58, 465, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [435, 93, 465, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "fir_core"
	      SrcPort		      3
	      Points		      [25, 0; 0, 15]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_core"
	      SrcPort		      2
	      DstBlock		      "sum_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_core"
	      SrcPort		      1
	      Points		      [25, 0; 0, -15]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -15]
	      DstBlock		      "fir_coef"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sum_in"
	      SrcPort		      1
	      DstBlock		      "fir_coef"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, 15]
	      DstBlock		      "fir_coef"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      4
	      DstBlock		      "fir_core"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      3
	      DstBlock		      "fir_core"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      2
	      DstBlock		      "fir_core"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      1
	      DstBlock		      "fir_core"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  Position		  [850, 13, 880, 27]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [850, 83, 880, 97]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  DstBlock		  "fir_tap_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  DstBlock		  "fir_tap_1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fir_tap_1"
	  SrcPort		  1
	  DstBlock		  "fir_tap_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fir_tap_1"
	  SrcPort		  2
	  DstBlock		  "fir_tap_2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fir_tap_1"
	  SrcPort		  3
	  DstBlock		  "fir_tap_2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fir_tap_2"
	  SrcPort		  1
	  DstBlock		  "fir_tap_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fir_tap_2"
	  SrcPort		  2
	  DstBlock		  "fir_tap_3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fir_tap_2"
	  SrcPort		  3
	  DstBlock		  "fir_tap_3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fir_tap_3"
	  SrcPort		  1
	  DstBlock		  "fir_tap_4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fir_tap_3"
	  SrcPort		  2
	  DstBlock		  "fir_tap_4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fir_tap_3"
	  SrcPort		  3
	  DstBlock		  "fir_tap_4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fir_tap_4"
	  SrcPort		  1
	  DstBlock		  "fir_quantize"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fir_tap_4"
	  SrcPort		  2
	  DstBlock		  "fir_quantize"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fir_tap_4"
	  SrcPort		  3
	  DstBlock		  "fir_quantize"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fir_quantize"
	  SrcPort		  1
	  DstBlock		  "out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fir_quantize"
	  SrcPort		  2
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "fir_tap_1"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "pfb_fir"
      Ports		      [2, 2]
      Position		      [380, 28, 470, 157]
      BackgroundColor	      "magenta"
      LinkData {
	BlockName		"pol1_in1_first_tap/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
      }
      SourceBlock	      "pfb_library/pfb_fir"
      SourceType	      ""
      ShowPortLabels	      on
      PFBSize		      "6"
      TotalTaps		      "4"
      WindowType	      "hamming"
      n_inputs		      "0"
      MakeBiplex	      off
      BitWidthIn	      "8"
      BitWidthOut	      "18"
      CoeffBitWidth	      "9"
      CoeffDistMem	      off
      add_latency	      "1"
      mult_latency	      "3"
      bram_latency	      "1"
      quantization	      "Round  (unbiased: Even Values)"
      fwidth		      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "ri_to_c1"
      Ports		      [2, 1]
      Position		      [260, 354, 300, 396]
      BackgroundColor	      "gray"
      UserDataPersistent      on
      UserData		      "DataTag47"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "Real-Imag to Complex"
      MaskDescription	      "Concatenates real and imaginary inputs into a c"
"omplex output."
      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a real and"
" imaginary input into a complex output.\nUseful for simplifying interconnects"
".\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n(N/A)\n</"
"pre>"
      MaskInitialization      "ri_to_c_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"ri_to_c1"
	Location		[512, 151, 787, 285]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "re"
	  Position		  [25, 38, 55, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "im"
	  Position		  [25, 88, 55, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat"
	  Ports			  [2, 1]
	  Position		  [145, 40, 195, 95]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_im"
	  Ports			  [1, 1]
	  Position		  [80, 79, 120, 111]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_re"
	  Ports			  [1, 1]
	  Position		  [80, 29, 120, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Outport
	  Name			  "c"
	  Position		  [220, 63, 250, 77]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "im"
	  SrcPort		  1
	  DstBlock		  "force_im"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "concat"
	  SrcPort		  1
	  DstBlock		  "c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "re"
	  SrcPort		  1
	  DstBlock		  "force_re"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_im"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "force_re"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "concat"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "sync_gen"
      Ports		      [0, 1]
      Position		      [15, 155, 45, 185]
      SourceBlock	      "simulink/Sources/Repeating\nSequence"
      SourceType	      "Repeating table"
      ShowPortLabels	      on
      rep_seq_t		      "[0:64]"
      rep_seq_y		      "[1 zeros(1,63) 1]"
    }
    Block {
      BlockType		      Outport
      Name		      "Out3"
      Position		      [825, 68, 855, 82]
      IconDisplay	      "Port number"
      BusOutputAsStruct	      off
    }
    Block {
      BlockType		      Outport
      Name		      "Out4"
      Position		      [835, 193, 865, 207]
      Port		      "2"
      IconDisplay	      "Port number"
      BusOutputAsStruct	      off
    }
    Block {
      BlockType		      Outport
      Name		      "Out5"
      Position		      [830, 323, 860, 337]
      Port		      "3"
      IconDisplay	      "Port number"
      BusOutputAsStruct	      off
    }
    Block {
      BlockType		      Outport
      Name		      "Out6"
      Position		      [845, 433, 875, 447]
      Port		      "4"
      IconDisplay	      "Port number"
      BusOutputAsStruct	      off
    }
    Block {
      BlockType		      Outport
      Name		      "Out9"
      Position		      [200, 158, 230, 172]
      Port		      "5"
      IconDisplay	      "Port number"
      BusOutputAsStruct	      off
    }
    Line {
      SrcBlock		      "Random\nNumber"
      SrcPort		      1
      Points		      [10, 0; 0, 110]
      Branch {
	DstBlock		"Real-Imag to\nComplex6"
	DstPort			1
      }
      Branch {
	Points			[0, 210]
	DstBlock		"Gateway In2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway Out3"
      SrcPort		      1
      Points		      [0, 0; 15, 0]
      Branch {
	Points			[0, 60]
	DstBlock		"Scope1"
	DstPort			1
      }
      Branch {
	DstBlock		"Real-Imag to\nComplex1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway Out4"
      SrcPort		      1
      Points		      [0, 0; 35, 0]
      Branch {
	DstBlock		"Scope1"
	DstPort			2
      }
      Branch {
	DstBlock		"Real-Imag to\nComplex1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Gateway Out5"
      SrcPort		      1
      Points		      [20, 0; 0, -40]
      Branch {
	Points			[0, -45]
	DstBlock		"Scope1"
	DstPort			3
      }
      Branch {
	DstBlock		"Real-Imag to\nComplex4"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway In5"
      SrcPort		      1
      Points		      [0, 0; 155, 0]
      Branch {
	Points			[0, 345]
	DstBlock		"fir"
	DstPort			2
      }
      Branch {
	DstBlock		"pfb_fir"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway In2"
      SrcPort		      1
      DstBlock		      "Delay2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out6"
      SrcPort		      1
      Points		      [0, 0; 15, 0]
      Branch {
	DstBlock		"Real-Imag to\nComplex2"
	DstPort			1
      }
      Branch {
	Points			[0, 55]
	DstBlock		"Scope2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway Out7"
      SrcPort		      1
      Points		      [0, 0; 45, 0]
      Branch {
	DstBlock		"Scope2"
	DstPort			2
      }
      Branch {
	DstBlock		"Real-Imag to\nComplex2"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Gateway Out8"
      SrcPort		      1
      Points		      [0, 0; 15, 0]
      Branch {
	Points			[0, -35]
	DstBlock		"Scope2"
	DstPort			3
      }
      Branch {
	DstBlock		"Real-Imag to\nComplex5"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "fir"
      SrcPort		      2
      Points		      [50, 0; 0, 25]
      DstBlock		      "Gateway Out8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fir"
      SrcPort		      1
      DstBlock		      "c_to_ri1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c_to_ri"
      SrcPort		      2
      DstBlock		      "Gateway Out4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ri_to_c1"
      SrcPort		      1
      Points		      [0, 0; 50, 0]
      Branch {
	DstBlock		"fir"
	DstPort			1
      }
      Branch {
	Points			[0, -250]
	DstBlock		"pfb_fir"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Constant11"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "ri_to_c1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "sync_gen"
      SrcPort		      1
      Points		      [0, 0; 30, 0]
      Branch {
	DstBlock		"Real-Imag to\nComplex6"
	DstPort			2
      }
      Branch {
	Points			[0, -110]
	DstBlock		"Gateway In5"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Delay2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "ri_to_c1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c_to_ri"
      SrcPort		      1
      Points		      [25, 0; 0, -50]
      DstBlock		      "Gateway Out3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Real-Imag to\nComplex1"
      SrcPort		      1
      DstBlock		      "Out3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c_to_ri1"
      SrcPort		      1
      Points		      [15, 0; 0, -45]
      DstBlock		      "Gateway Out6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c_to_ri1"
      SrcPort		      2
      DstBlock		      "Gateway Out7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Real-Imag to\nComplex2"
      SrcPort		      1
      DstBlock		      "Out5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Real-Imag to\nComplex4"
      SrcPort		      1
      DstBlock		      "Out4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Real-Imag to\nComplex5"
      SrcPort		      1
      DstBlock		      "Out6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant15"
      SrcPort		      1
      DstBlock		      "Real-Imag to\nComplex4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant17"
      SrcPort		      1
      DstBlock		      "Real-Imag to\nComplex5"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Real-Imag to\nComplex6"
      SrcPort		      1
      DstBlock		      "Out9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pfb_fir"
      SrcPort		      1
      Points		      [20, 0; 0, 170]
      DstBlock		      "Gateway Out5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pfb_fir"
      SrcPort		      2
      DstBlock		      "c_to_ri"
      DstPort		      1
    }
  }
}
MatData {
  NumRecords		  48
  DataRecord {
    Tag			    DataTag47
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag46
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"               #@   #@    &    \" "
"    0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag45
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag44
    Data		    "  %)30     .    : $   8    (     0         %    "
"\"     $    %     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &UU;'1?861D7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/PX    P  "
"  !@    @    ) @        4    (     0    $    !          (  0      #@   #@    "
"&    \"     0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag43
    Data		    "  %)30     .    : $   8    (     0         %    "
"\"     $    %     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &UU;'1?861D7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/PX    P  "
"  !@    @    ) @        4    (     0    $    !          (  0      #@   #@    "
"&    \"     0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag42
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #% #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            N0 X    X  "
"  !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag41
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    Z (   8    (     0         %    "
"\"     $    +     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &9I<E]C;W)E7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"               #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            '$ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"       #% #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @            N0 X    X    !@    @    &          4    (     0    $    !  "
"        D    (               .    .     8    (    !@         %    \"     $   "
" !     0         )    \"             A #@   #@    &    \"     8         !0   "
" @    !     0    $         \"0    @           #P/PX    P    !@    @    ) @   "
"     4    (     0    $    !          (  0      #@   #@    &    \"     0      "
"   !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    Z ,   8    (     0         %    "
"\"     $    '     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &-O969?9V5N7VEN:70    .    , (   8    (    !@      "
"   %    \"    $     !     0         )      (  +/O9''ICC2_6GH6T$(<3[\\4D\\MI[3"
"E:OU?^6VL#GV*_*1@3DL18:+\\%&!(@Q%5NOP>G%R*U4'*_U[AB9&^C=;\\<R@L%=2AYOY-S?=7JY"
"'R_]E\\43=-N@+^V=2>SCXN\"OT:77@VORH2_UGM\"#_<MA[\\8$V$TY[:)O\\4=-7FQ9HR_E6MU4"
"S,^C[\\'SX)Z]QZ1O_<+17(\"LY*_A> L^Q9;E+^$6QG8VA:6O^27V9\"ZY9>_5@F3'>?&F;^ER]G"
"54[F;O[8\"O:>TNYV_,PN]FGS,G[]7AB=1[O2@OY7@G&'A\"**_83%=Q^P@H[\\5A/_ZPSNDOX3>#"
"KSX5Z6_U>0B5OMSIK^#K;T4&XZGOS#+7N:&I*B_@TP\"+TZUJ;^J/PC*8;ZJOQ9L1CN5O:N_B;C*#"
"J\"PK+^G7)EF'Y6MO[?5=K67:*Z_>.22I78HK[\\<Z:\\I%=*OOP&$E-M<,;\"_Y_. 4\\UKL+_P:"
"?I=\\):PO]SQG^54L;\"_,-W?PH6YL+\\185LO\"ZZPO[);N49LC;\"_5 YLDS!6L+]&!=JEX0:PO"
"VSOD&@9/*^_8&NJ@X@TKK_2MG^50_2LO]X2:^B.>*N_4<V/>\\.^J;^=@5]E4L2GO[>6ZC'(AJ6_H"
")LG.= #H[^3)%GI-SF@OPIQ= /D29J_>( \\<S.*D[^R!>M UU^(OX$&^ K<WW\"_#@   #@    &"
"    \"     8         !0    @    !     0    $         \"0    @            B0 X"
"    X    !@    @    &          4    (     0    $    !          D    (        "
"    ($ .    .     8    (    !@         %    \"     $    !     0         )    "
"\"               #@   #@    &    \"     8         !0    @    !     0    $    "
"     \"0    @           #P/PX    X    !@    @    $          4    (     0    @"
"    !         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    J ,   8    (     0         %    "
"\"     $    &     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &9I<E]T87!?:6YI=      .    , (   8    (    !@      "
"   %    \"    $     !     0         )      (  +/O9''ICC2_6GH6T$(<3[\\4D\\MI[3"
"E:OU?^6VL#GV*_*1@3DL18:+\\%&!(@Q%5NOP>G%R*U4'*_U[AB9&^C=;\\<R@L%=2AYOY-S?=7JY"
"'R_]E\\43=-N@+^V=2>SCXN\"OT:77@VORH2_UGM\"#_<MA[\\8$V$TY[:)O\\4=-7FQ9HR_E6MU4"
"S,^C[\\'SX)Z]QZ1O_<+17(\"LY*_A> L^Q9;E+^$6QG8VA:6O^27V9\"ZY9>_5@F3'>?&F;^ER]G"
"54[F;O[8\"O:>TNYV_,PN]FGS,G[]7AB=1[O2@OY7@G&'A\"**_83%=Q^P@H[\\5A/_ZPSNDOX3>#"
"KSX5Z6_U>0B5OMSIK^#K;T4&XZGOS#+7N:&I*B_@TP\"+TZUJ;^J/PC*8;ZJOQ9L1CN5O:N_B;C*#"
"J\"PK+^G7)EF'Y6MO[?5=K67:*Z_>.22I78HK[\\<Z:\\I%=*OOP&$E-M<,;\"_Y_. 4\\UKL+_P:"
"?I=\\):PO]SQG^54L;\"_,-W?PH6YL+\\185LO\"ZZPO[);N49LC;\"_5 YLDS!6L+]&!=JEX0:PO"
"VSOD&@9/*^_8&NJ@X@TKK_2MG^50_2LO]X2:^B.>*N_4<V/>\\.^J;^=@5]E4L2GO[>6ZC'(AJ6_H"
")LG.= #H[^3)%GI-SF@OPIQ= /D29J_>( \\<S.*D[^R!>M UU^(OX$&^ K<WW\"_#@   #@    &"
"    \"     8         !0    @    !     0    $         \"0    @            B0 X"
"    X    !@    @    &          4    (     0    $    !          D    (        "
"    ($ .    .     8    (    !@         %    \"     $    !     0         )    "
"\"            / _#@   #@    &    \"     0         !0    @    !    \"     $   "
"      $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    X 4   8    (     0         %    "
"\"     $    /     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &9I<E]T87!?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"               #@   # \"   &    \""
"     8         !0    @   !      0    $         \"0     \"  \"S[V1QZ8XTOUIZ%M!"
"\"'$^_%)/+:>TY6K]7_EMK Y]BORD8$Y+$6&B_!1@2(,15;K\\'IQ<BM5!RO]>X8F1OHW6_',H+!7"
"4H>;^3<WW5ZN1\\O_9?%$W3;H\"_MG4GLX^+@K]&EUX-K\\J$O]9[0@_W+8>_&!-A-.>VB;_%'35Y"
"L6:,OY5K=5,S/H^_!\\^\">O<>D;_W\"T5R K.2OX7@+/L66Y2_A%L9V-H6EK_DE]F0NN67OU8)DQ"
"WGQIF_I<O9U5.YF[^V KVGM+N=OS,+O9I\\S)^_5X8G4>[TH+^5X)QAX0BBOV$Q7<?L(*._%83_^L"
",[I+^$W@Z\\^%>EO]7D(E;[<Z:_@ZV]%!N.I[\\PRU[FAJ2HOX-, B].M:F_JC\\(RF&^JK\\6;$8"
"[E;VKOXFXR@Z@L*R_IUR99A^5K;^WU7:UEVBNOWCDDJ5V**^_'.FO*172K[\\!A)3;7#&PO^?S@%/"
"-:[\"_\\&GZ7?\"6L+_<\\9_E5+&POS#=W\\*%N;\"_$6%;+PNNL+^R6[E&;(VPOU0.;),P5K\"_1"
"@7:I>$&L+]L[Y!H&3ROOV!KJH.(-*Z_TK9_E4/TK+_>$FOHCGBKOU'-CWO#OJF_G8%?95+$I[^WEN"
"HQR(:EOZ\";)SG0 Z._DR19Z3<YH+\\*<70#Y$F:OWB /',SBI._L@7K0-=?B+^!!O@*W-]POPX  "
"  X    !@    @    &          4    (     0    $    !          D    (          "
"  (D .    .     8    (    !@         %    \"     $    !     0         )    \""
"            \"! #@   #@    &    \"     8         !0    @    !     0    $     "
"    \"0    @            @0 X    X    !@    @    &          4    (     0    $ "
"   !          D    (            '$ .    .     8    (    !@         %    \"   "
"  $    !     0         )    \"            #% #@   #@    &    \"     8        "
" !0    @    !     0    $         \"0    @            N0 X    X    !@    @    "
"&          4    (     0    $    !          D    (            \\#\\.    .     "
"8    (    !@         %    \"     $    !     0         )    \"            / _#"
"@   #@    &    \"     8         !0    @    !     0    $         \"0    @     "
"       (0 X    X    !@    @    &          4    (     0    $    !          D  "
"  (            \\#\\.    ,     8    (    \"0(        %    \"     $    !     0"
"         \"  $       X    X    !@    @    $          4    (     0    @    !  "
"       !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
"/     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            %! #@   #@    &    \" "
"    0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .    : $   8    (     0         %    "
"\"     $    %     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &UU;'1?861D7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/PX    P  "
"  !@    @    ) @        4    (     0    $    !          (  0      #@   #@    "
"&    \"     0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    : $   8    (     0         %    "
"\"     $    %     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &UU;'1?861D7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/PX    P  "
"  !@    @    ) @        4    (     0    $    !          (  0      #@   #@    "
"&    \"     0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #% #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            N0 X    X  "
"  !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    Z (   8    (     0         %    "
"\"     $    +     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &9I<E]C;W)E7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            %! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            '$ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"       #% #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @            N0 X    X    !@    @    &          4    (     0    $    !  "
"        D    (            \\#\\.    .     8    (    !@         %    \"     $ "
"   !     0         )    \"             A #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @           #P/PX    P    !@    @    ) @ "
"       4    (     0    $    !          (  0      #@   #@    &    \"     0    "
"     !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    Z ,   8    (     0         %    "
"\"     $    '     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &-O969?9V5N7VEN:70    .    , (   8    (    !@      "
"   %    \"    $     !     0         )      (  !3J@\"1U@7$_X/VK,[@VBS_,3L(=XWJ"
"7/\\+<L@@O *$_NF5 )V&6IC^*0_U<18\"L/Q]ME07M7K$_&9@'<&ZGM#]*(%6V9!FX/QMR&_IKM+"
"L_,>;%._YWOS_N;8U_N;'!/P\"'N8?_NL,_?U(D,EK7Q3][,U4300;(/^:R_FL:1\\H_9V<J33N9S"
"#_B%T+-Y_O./X@Q^Z8IM] _8)MX:=#WT3]O*)BT<3_3/Q/^:$^/C=0_82:&A:/AU3^1L/IR(3O7/^"
"_8V%=UF=@_C2M&\\P3\\V3]F.;;E+V+;/U-;!1I0R]P_YRH=-;HVWC\\BV,0+OJ/?/U8N'(_3B. _"
"4F6-C-X_X3_FSJ@MHO;A/[*(*$\"_K.(_E0DN=]5AXS\\TP1JT@Q7D/\\<#WE!HQ^0_W/QR:R%WY3"
"]0P4<R323F/T1 13&*SN8_^L8NGW=UYS^+#0^KM1CH/^-2:,GEM^@_TN[< *M2Z3]1\\04VJNCI/R"
"7F+7:*>>H_&J2F0/4$ZS^/+7+.EHKK/TT5^%<>\"NP_6Y.\"6#Z#[#_O>4#/K/7L/T&'BWTC8>T_3"
"R0U(F#%[3\\2=YZQ)\"+N/UC&8XHW=^X_[X%FIF/$[C\\PT 3(> GO/T!&4:-+1N\\_6V8A [9Z[S"
"__HLWIEJ;O/S_R@:W2R>\\_*&T\"$%/D[S\\]!\\Q1!_;O/Y(4?D#D_N\\_#@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            B0 X    X "
"   !@    @    &          4    (     0    $    !          D    (            ($"
" .    .     8    (    !@         %    \"     $    !     0         )    \"    "
"           #@   #@    &    \"     8         !0    @    !     0    $         "
"\"0    @           #P/PX    X    !@    @    $          4    (     0    @    !"
"         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    J ,   8    (     0         %    "
"\"     $    &     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &9I<E]T87!?:6YI=      .    , (   8    (    !@      "
"   %    \"    $     !     0         )      (  !3J@\"1U@7$_X/VK,[@VBS_,3L(=XWJ"
"7/\\+<L@@O *$_NF5 )V&6IC^*0_U<18\"L/Q]ME07M7K$_&9@'<&ZGM#]*(%6V9!FX/QMR&_IKM+"
"L_,>;%._YWOS_N;8U_N;'!/P\"'N8?_NL,_?U(D,EK7Q3][,U4300;(/^:R_FL:1\\H_9V<J33N9S"
"#_B%T+-Y_O./X@Q^Z8IM] _8)MX:=#WT3]O*)BT<3_3/Q/^:$^/C=0_82:&A:/AU3^1L/IR(3O7/^"
"_8V%=UF=@_C2M&\\P3\\V3]F.;;E+V+;/U-;!1I0R]P_YRH=-;HVWC\\BV,0+OJ/?/U8N'(_3B. _"
"4F6-C-X_X3_FSJ@MHO;A/[*(*$\"_K.(_E0DN=]5AXS\\TP1JT@Q7D/\\<#WE!HQ^0_W/QR:R%WY3"
"]0P4<R323F/T1 13&*SN8_^L8NGW=UYS^+#0^KM1CH/^-2:,GEM^@_TN[< *M2Z3]1\\04VJNCI/R"
"7F+7:*>>H_&J2F0/4$ZS^/+7+.EHKK/TT5^%<>\"NP_6Y.\"6#Z#[#_O>4#/K/7L/T&'BWTC8>T_3"
"R0U(F#%[3\\2=YZQ)\"+N/UC&8XHW=^X_[X%FIF/$[C\\PT 3(> GO/T!&4:-+1N\\_6V8A [9Z[S"
"__HLWIEJ;O/S_R@:W2R>\\_*&T\"$%/D[S\\]!\\Q1!_;O/Y(4?D#D_N\\_#@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            B0 X    X "
"   !@    @    &          4    (     0    $    !          D    (            ($"
" .    .     8    (    !@         %    \"     $    !     0         )    \"    "
"        / _#@   #@    &    \"     0         !0    @    !    \"     $         "
"$     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    X 4   8    (     0         %    "
"\"     $    /     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &9I<E]T87!?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            %! #@   # \"   &    \""
"     8         !0    @   !      0    $         \"0     \"   4ZH D=8%Q/^#]JS.X"
"-HL_S$[\"'>-ZES_\"W+((+P\"A/[IE0\"=AEJ8_BD/]7$6 K#\\?;94%[5ZQ/QF8!W!NI[0_2B!5"
"MF09N#\\;<AOZ:[2[/S'FQ3O^=[\\_[FV-?[FQP3\\ A[F'_[K#/W]2)#):U\\4_>S-5$T$&R#_FL"
"OYK&D?*/V=G*DT[F<P_XA=\"S>?[SC^(,?NF*;?0/V\";>&G0]]$_;RB8M'$_TS\\3_FA/CXW4/V$"
"FAH6CX=4_D;#Z<B$[US_OV-A7=9G8/XTK1O,$_-D_9CFVY2]BVS]36P4:4,O</^<J'36Z-MX_(MC$"
"\"[ZCWS]6+AR/TXC@/U)EC8S>/^$_YLZH+:+VX3^RB\"A OZSB/Y4)+G?58>,_-,$:M(,5Y#_' ]Y"
"0:,?D/]S\\<FLA=^4_4,%',DTDYC]$0$4QBL[F/_K&+I]W=><_BPT/J[48Z#_C4FC)Y;?H/]+NW "
"\"K4ND_4?$%-JKHZ3\\EYBUVBGGJ/QJDID#U!.L_CRURSI:*ZS]-%?A7'@KL/UN3@E@^@^P_[WE S"
"ZSU[#]!AXM](V'M/T\\D-2)@Q>T_$G>>L20B[C]8QF.*-W?N/^^!9J9CQ.X_,- $R'@)[S] 1E&C2"
"T;O/UMF(0.V>N\\__Z+-Z9:F[S\\_\\H&MTLGO/RAM A!3Y.\\_/0?,40?V[S^2%'Y Y/[O/PX   "
" X    !@    @    &          4    (     0    $    !          D    (           "
" (D .    .     8    (    !@         %    \"     $    !     0         )    \" "
"           \"! #@   #@    &    \"     8         !0    @    !     0    $      "
"   \"0    @            @0 X    X    !@    @    &          4    (     0    $  "
"  !          D    (            '$ .    .     8    (    !@         %    \"    "
" $    !     0         )    \"            #% #@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @            N0 X    X    !@    @    &"
"          4    (     0    $    !          D    (            \\#\\.    .     8"
"    (    !@         %    \"     $    !     0         )    \"            / _#@"
"   #@    &    \"     8         !0    @    !     0    $         \"0    @      "
"      (0 X    X    !@    @    &          4    (     0    $    !          D   "
" (            \\#\\.    ,     8    (    \"0(        %    \"     $    !     0 "
"        \"  $       X    X    !@    @    $          4    (     0    @    !   "
"      !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
"/     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            %! #@   #@    &    \" "
"    0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    : $   8    (     0         %    "
"\"     $    %     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &UU;'1?861D7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/PX    P  "
"  !@    @    ) @        4    (     0    $    !          (  0      #@   #@    "
"&    \"     0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    : $   8    (     0         %    "
"\"     $    %     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &UU;'1?861D7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/PX    P  "
"  !@    @    ) @        4    (     0    $    !          (  0      #@   #@    "
"&    \"     0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #% #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            N0 X    X  "
"  !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    Z (   8    (     0         %    "
"\"     $    +     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &9I<E]C;W)E7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            %! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            '$ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"       #% #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @            N0 X    X    !@    @    &          4    (     0    $    !  "
"        D    (            \\#\\.    .     8    (    !@         %    \"     $ "
"   !     0         )    \"             A #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @           #P/PX    P    !@    @    ) @ "
"       4    (     0    $    !          (  0      #@   #@    &    \"     0    "
"     !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    Z ,   8    (     0         %    "
"\"     $    '     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &-O969?9V5N7VEN:70    .    , (   8    (    !@      "
"   %    \"    $     !     0         )      (  )(4?D#D_N\\_/0?,40?V[S\\H;0(04^"
"3O/S_R@:W2R>\\__Z+-Z9:F[S];9B$#MGKO/T!&4:-+1N\\_,- $R'@)[S_O@6:F8\\3N/UC&8XHW"
"=^X_$G>>L20B[C]/)#4B8,7M/T&'BWTC8>T_[WE SZSU[#];DX)8/H/L/TT5^%<>\"NP_CRURSI:*"
"ZS\\:I*9 ]03K/R7F+7:*>>H_4?$%-JKHZ3_2[MP JU+I/^-2:,GEM^@_BPT/J[48Z#_ZQBZ?=W7G"
"/T1 13&*SN8_4,%',DTDYC_<_')K(7?E/\\<#WE!HQ^0_-,$:M(,5Y#^5\"2YWU6'C/[*(*$\"_K."
"(_YLZH+:+VX3]298V,WC_A/U8N'(_3B. _(MC$\"[ZCWS_G*ATUNC;>/U-;!1I0R]P_9CFVY2]BVS"
"^-*T;S!/S9/^_8V%=UF=@_D;#Z<B$[US]A)H:%H^'5/Q/^:$^/C=0_;RB8M'$_TS]@FWAIT/?1/X@"
"Q^Z8IM] _XA=\"S>?[SC]G9RI-.YG,/^:R_FL:1\\H_>S-5$T$&R#]_4B0R6M?%/P\"'N8?_NL,_["
"FV-?[FQP3\\QYL4[_G>_/QMR&_IKM+L_2B!5MF09N#\\9F =P;J>T/Q]ME07M7K$_BD/]7$6 K#^Z"
"94 G89:F/\\+<L@@O *$_S$[\"'>-ZES_@_:LSN#:+/Q3J@\"1U@7$_#@   #@    &    \"    "
" 8         !0    @    !     0    $         \"0    @            B0 X    X    !"
"@    @    &          4    (     0    $    !          D    (            ($ .  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"       #@   #@    &    \"     8         !0    @    !     0    $         \"0  "
"  @           #P/PX    X    !@    @    $          4    (     0    @    !     "
"    !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    J ,   8    (     0         %    "
"\"     $    &     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &9I<E]T87!?:6YI=      .    , (   8    (    !@      "
"   %    \"    $     !     0         )      (  )(4?D#D_N\\_/0?,40?V[S\\H;0(04^"
"3O/S_R@:W2R>\\__Z+-Z9:F[S];9B$#MGKO/T!&4:-+1N\\_,- $R'@)[S_O@6:F8\\3N/UC&8XHW"
"=^X_$G>>L20B[C]/)#4B8,7M/T&'BWTC8>T_[WE SZSU[#];DX)8/H/L/TT5^%<>\"NP_CRURSI:*"
"ZS\\:I*9 ]03K/R7F+7:*>>H_4?$%-JKHZ3_2[MP JU+I/^-2:,GEM^@_BPT/J[48Z#_ZQBZ?=W7G"
"/T1 13&*SN8_4,%',DTDYC_<_')K(7?E/\\<#WE!HQ^0_-,$:M(,5Y#^5\"2YWU6'C/[*(*$\"_K."
"(_YLZH+:+VX3]298V,WC_A/U8N'(_3B. _(MC$\"[ZCWS_G*ATUNC;>/U-;!1I0R]P_9CFVY2]BVS"
"^-*T;S!/S9/^_8V%=UF=@_D;#Z<B$[US]A)H:%H^'5/Q/^:$^/C=0_;RB8M'$_TS]@FWAIT/?1/X@"
"Q^Z8IM] _XA=\"S>?[SC]G9RI-.YG,/^:R_FL:1\\H_>S-5$T$&R#]_4B0R6M?%/P\"'N8?_NL,_["
"FV-?[FQP3\\QYL4[_G>_/QMR&_IKM+L_2B!5MF09N#\\9F =P;J>T/Q]ME07M7K$_BD/]7$6 K#^Z"
"94 G89:F/\\+<L@@O *$_S$[\"'>-ZES_@_:LSN#:+/Q3J@\"1U@7$_#@   #@    &    \"    "
" 8         !0    @    !     0    $         \"0    @            B0 X    X    !"
"@    @    &          4    (     0    $    !          D    (            ($ .  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"    / _#@   #@    &    \"     0         !0    @    !    \"     $         $   "
"  @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    X 4   8    (     0         %    "
"\"     $    /     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &9I<E]T87!?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            %! #@   # \"   &    \""
"     8         !0    @   !      0    $         \"0     \"  \"2%'Y Y/[O/ST'S%$"
"']N\\_*&T\"$%/D[S\\_\\H&MTLGO/_^BS>F6IN\\_6V8A [9Z[S] 1E&C2T;O/S#0!,AX\">\\_["
"X%FIF/$[C]8QF.*-W?N/Q)WGK$D(NX_3R0U(F#%[3]!AXM](V'M/^]Y0,^L]>P_6Y.\"6#Z#[#]-%"
"?A7'@KL/X\\M<LZ6BNL_&J2F0/4$ZS\\EYBUVBGGJ/U'Q!3:JZ.D_TN[< *M2Z3_C4FC)Y;?H/XL-"
"#ZNU&.@_^L8NGW=UYS]$0$4QBL[F/U#!1S)-).8_W/QR:R%WY3_' ]Y0:,?D/S3!&K2#%>0_E0DN="
"]5AXS^RB\"A OZSB/^;.J\"VB]N$_4F6-C-X_X3]6+AR/TXC@/R+8Q N^H]\\_YRH=-;HVWC]36P4"
":4,O</V8YMN4O8ML_C2M&\\P3\\V3_OV-A7=9G8/Y&P^G(A.]<_82:&A:/AU3\\3_FA/CXW4/V\\H"
"F+1Q/],_8)MX:=#WT3^(,?NF*;?0/^(70LWG^\\X_9V<J33N9S#_FLOYK&D?*/WLS51-!!L@_?U(D"
",EK7Q3\\ A[F'_[K#/^YMC7^YL<$_,>;%._YWOS\\;<AOZ:[2[/TH@5;9D&;@_&9@'<&ZGM#\\?;9"
"4%[5ZQ/XI#_5Q%@*P_NF5 )V&6IC_\"W+((+P\"A/\\Q.PAWC>I<_X/VK,[@VBS\\4ZH D=8%Q/PX"
"    X    !@    @    &          4    (     0    $    !          D    (        "
"    (D .    .     8    (    !@         %    \"     $    !     0         )    "
"\"            \"! #@   #@    &    \"     8         !0    @    !     0    $   "
"      \"0    @            @0 X    X    !@    @    &          4    (     0    "
"$    !          D    (            '$ .    .     8    (    !@         %    \" "
"    $    !     0         )    \"            #% #@   #@    &    \"     8      "
"   !0    @    !     0    $         \"0    @            N0 X    X    !@    @  "
"  &          4    (     0    $    !          D    (            \\#\\.    .   "
"  8    (    !@         %    \"     $    !     0         )    \"            / "
"_#@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"         (0 X    X    !@    @    &          4    (     0    $    !          D"
"    (            \\#\\.    ,     8    (    \"0(        %    \"     $    !    "
" 0         \"  $       X    X    !@    @    $          4    (     0    @    !"
"         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
"/     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            %! #@   #@    &    \" "
"    0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    : $   8    (     0         %    "
"\"     $    %     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &UU;'1?861D7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/PX    P  "
"  !@    @    ) @        4    (     0    $    !          (  0 !    #@   #@    "
"&    \"     0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    : $   8    (     0         %    "
"\"     $    %     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &UU;'1?861D7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/PX    P  "
"  !@    @    ) @        4    (     0    $    !          (  0 !    #@   #@    "
"&    \"     0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #% #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            N0 X    X  "
"  !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    Z (   8    (     0         %    "
"\"     $    +     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &9I<E]C;W)E7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            %! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            '$ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"       #% #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @            N0 X    X    !@    @    &          4    (     0    $    !  "
"        D    (            \\#\\.    .     8    (    !@         %    \"     $ "
"   !     0         )    \"             A #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @           #P/PX    P    !@    @    ) @ "
"       4    (     0    $    !          (  0 !    #@   #@    &    \"     0    "
"     !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    Z ,   8    (     0         %    "
"\"     $    '     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &-O969?9V5N7VEN:70    .    , (   8    (    !@      "
"   %    \"    $     !     0         )      (  ($&^ K<WW\"_L@7K0-=?B+]X@#QS,XJ"
"3OPIQ= /D29J_DR19Z3<YH+^@FR<YT .CO[>6ZC'(AJ6_G8%?95+$I[]1S8][P[ZIO]X2:^B.>*N_"
"TK9_E4/TK+]@:ZJ#B#2NOVSOD&@9/*^_1@7:I>$&L+]4#FR3,%:PO[);N49LC;\"_$6%;+PNNL+\\"
"PW=_\"A;FPO]SQG^54L;\"_\\&GZ7?\"6L+_G\\X!3S6NPOP&$E-M<,;\"_'.FO*172K[]XY)*E=B"
"BOO[?5=K67:*Z_IUR99A^5K;^)N,H.H+\"LOQ9L1CN5O:N_JC\\(RF&^JK^#3 (O3K6IOS#+7N:&I"
"*B_@ZV]%!N.I[_5Y\")6^W.FOX3>#KSX5Z6_%83_^L,[I+]A,5W'[\"\"COY7@G&'A\"**_5X8G4>"
"[TH+\\S\"[V:?,R?O[8\"O:>TNYV_I<O9U5.YF[]6\"9,=Y\\:9O^27V9\"ZY9>_A%L9V-H6EK^%X"
"\"S[%EN4O_<+17(\"LY*_!\\^\">O<>D;^5:W53,SZ/O\\4=-7FQ9HR_&!-A-.>VB;_6>T(/]RV'O"
"T:77@VORH2_MG4GLX^+@K_V7Q1-TVZ OY-S?=7JY'R_',H+!74H>;_7N&)D;Z-UOP>G%R*U4'*_!1"
"@2(,15;K\\I&!.2Q%AHOU?^6VL#GV*_%)/+:>TY6K]:>A;00AQ/O[/O9''ICC2_#@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @            B0 X  "
"  X    !@    @    &          4    (     0    $    !          D    (          "
"  ($ .    .     8    (    !@         %    \"     $    !     0         )    \""
"               #@   #@    &    \"     8         !0    @    !     0    $      "
"   \"0    @           #P/PX    X    !@    @    $          4    (     0    @  "
"  !         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    J ,   8    (     0         %    "
"\"     $    &     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &9I<E]T87!?:6YI=      .    , (   8    (    !@      "
"   %    \"    $     !     0         )      (  ($&^ K<WW\"_L@7K0-=?B+]X@#QS,XJ"
"3OPIQ= /D29J_DR19Z3<YH+^@FR<YT .CO[>6ZC'(AJ6_G8%?95+$I[]1S8][P[ZIO]X2:^B.>*N_"
"TK9_E4/TK+]@:ZJ#B#2NOVSOD&@9/*^_1@7:I>$&L+]4#FR3,%:PO[);N49LC;\"_$6%;+PNNL+\\"
"PW=_\"A;FPO]SQG^54L;\"_\\&GZ7?\"6L+_G\\X!3S6NPOP&$E-M<,;\"_'.FO*172K[]XY)*E=B"
"BOO[?5=K67:*Z_IUR99A^5K;^)N,H.H+\"LOQ9L1CN5O:N_JC\\(RF&^JK^#3 (O3K6IOS#+7N:&I"
"*B_@ZV]%!N.I[_5Y\")6^W.FOX3>#KSX5Z6_%83_^L,[I+]A,5W'[\"\"COY7@G&'A\"**_5X8G4>"
"[TH+\\S\"[V:?,R?O[8\"O:>TNYV_I<O9U5.YF[]6\"9,=Y\\:9O^27V9\"ZY9>_A%L9V-H6EK^%X"
"\"S[%EN4O_<+17(\"LY*_!\\^\">O<>D;^5:W53,SZ/O\\4=-7FQ9HR_&!-A-.>VB;_6>T(/]RV'O"
"T:77@VORH2_MG4GLX^+@K_V7Q1-TVZ OY-S?=7JY'R_',H+!74H>;_7N&)D;Z-UOP>G%R*U4'*_!1"
"@2(,15;K\\I&!.2Q%AHOU?^6VL#GV*_%)/+:>TY6K]:>A;00AQ/O[/O9''ICC2_#@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @            B0 X  "
"  X    !@    @    &          4    (     0    $    !          D    (          "
"  ($ .    .     8    (    !@         %    \"     $    !     0         )    \""
"            / _#@   #@    &    \"     0         !0    @    !    \"     $     "
"    $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    X 4   8    (     0         %    "
"\"     $    /     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &9I<E]T87!?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            %! #@   # \"   &    \""
"     8         !0    @   !      0    $         \"0     \"  \"!!O@*W-]PO[(%ZT#"
"77XB_>( \\<S.*D[\\*<70#Y$F:OY,D6>DW.:\"_H)LG.= #H[^WENHQR(:EOYV!7V52Q*>_4<V/>"
"\\.^J;_>$FOHCGBKO]*V?Y5#]*R_8&NJ@X@TKK]L[Y!H&3ROOT8%VJ7A!K\"_5 YLDS!6L+^R6[E&"
";(VPOQ%A6R\\+KK\"_,-W?PH6YL+_<\\9_E5+&PO_!I^EWPEK\"_Y_. 4\\UKL+\\!A)3;7#&POQS"
"IKRD5TJ^_>.22I78HK[^WU7:UEVBNOZ=<F68?E:V_B;C*#J\"PK+\\6;$8[E;VKOZH_\",IAOJJ_@"
"TP\"+TZUJ;\\PRU[FAJ2HOX.MO10;CJ>_U>0B5OMSIK^$W@Z\\^%>EOQ6$__K#.Z2_83%=Q^P@H[^"
"5X)QAX0BBOU>&)U'N]*\"_,PN]FGS,G[^V KVGM+N=OZ7+V=53N9N_5@F3'>?&F;_DE]F0NN67OX1"
";&=C:%I:_A> L^Q9;E+_W\"T5R K.2OP?/@GKW'I&_E6MU4S,^C[_%'35YL6:,OQ@3833GMHF_UGM"
"\"#_<MA[]&EUX-K\\J$O[9U)[./BX*_]E\\43=-N@+^3<WW5ZN1\\OQS*\"P5U*'F_U[AB9&^C=;"
"\\'IQ<BM5!ROP48$B#$56Z_*1@3DL18:+]7_EMK Y]BOQ23RVGM.5J_6GH6T$(<3[^S[V1QZ8XTOP"
"X    X    !@    @    &          4    (     0    $    !          D    (       "
"     (D .    .     8    (    !@         %    \"     $    !     0         )   "
" \"            \"! #@   #@    &    \"     8         !0    @    !     0    $  "
"       \"0    @            @0 X    X    !@    @    &          4    (     0   "
" $    !          D    (            '$ .    .     8    (    !@         %    \""
"     $    !     0         )    \"            #% #@   #@    &    \"     8     "
"    !0    @    !     0    $         \"0    @            N0 X    X    !@    @ "
"   &          4    (     0    $    !          D    (            \\#\\.    .  "
"   8    (    !@         %    \"     $    !     0         )    \"            /"
" _#@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
"          (0 X    X    !@    @    &          4    (     0    $    !          "
"D    (            \\#\\.    ,     8    (    \"0(        %    \"     $    !   "
"  0         \"  $  0    X    X    !@    @    $          4    (     0    @    "
"!         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #% #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            N0 X    X  "
"  !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    N $   8    (     0         %    "
"\"     $    &     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   &9I<E]Q=6%N=&EZ95]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,4 .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"Y"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"         B0 X    X    !@    @    &          4    (     0    $    !          D"
"    (            '$ .    .     8    (    !          %    \"     $    (     0 "
"        0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    8 L   8    (     0         %    "
"\"     $    -     0         .    .     8    (    !          %    \"     $    "
"(     0         0    \"    &9I<E]I;FET#@   # (   &    \"     8         !0    "
"@   !     !     $         \"0     (  \"!!O@*W-]PO[(%ZT#77XB_>( \\<S.*D[\\*<70"
"#Y$F:OY,D6>DW.:\"_H)LG.= #H[^WENHQR(:EOYV!7V52Q*>_4<V/>\\.^J;_>$FOHCGBKO]*V?Y"
"5#]*R_8&NJ@X@TKK]L[Y!H&3ROOT8%VJ7A!K\"_5 YLDS!6L+^R6[E&;(VPOQ%A6R\\+KK\"_,-W?"
"PH6YL+_<\\9_E5+&PO_!I^EWPEK\"_Y_. 4\\UKL+\\!A)3;7#&POQSIKRD5TJ^_>.22I78HK[^WU"
"7:UEVBNOZ=<F68?E:V_B;C*#J\"PK+\\6;$8[E;VKOZH_\",IAOJJ_@TP\"+TZUJ;\\PRU[FAJ2HO"
"X.MO10;CJ>_U>0B5OMSIK^$W@Z\\^%>EOQ6$__K#.Z2_83%=Q^P@H[^5X)QAX0BBOU>&)U'N]*\"_"
",PN]FGS,G[^V KVGM+N=OZ7+V=53N9N_5@F3'>?&F;_DE]F0NN67OX1;&=C:%I:_A> L^Q9;E+_W"
"\"T5R K.2OP?/@GKW'I&_E6MU4S,^C[_%'35YL6:,OQ@3833GMHF_UGM\"#_<MA[]&EUX-K\\J$O["
"9U)[./BX*_]E\\43=-N@+^3<WW5ZN1\\OQS*\"P5U*'F_U[AB9&^C=;\\'IQ<BM5!ROP48$B#$56Z"
"_*1@3DL18:+]7_EMK Y]BOQ23RVGM.5J_6GH6T$(<3[^S[V1QZ8XTOY(4?D#D_N\\_/0?,40?V[S"
"\\H;0(04^3O/S_R@:W2R>\\__Z+-Z9:F[S];9B$#MGKO/T!&4:-+1N\\_,- $R'@)[S_O@6:F8\\3"
"N/UC&8XHW=^X_$G>>L20B[C]/)#4B8,7M/T&'BWTC8>T_[WE SZSU[#];DX)8/H/L/TT5^%<>\"NP"
"_CRURSI:*ZS\\:I*9 ]03K/R7F+7:*>>H_4?$%-JKHZ3_2[MP JU+I/^-2:,GEM^@_BPT/J[48Z#_"
"ZQBZ?=W7G/T1 13&*SN8_4,%',DTDYC_<_')K(7?E/\\<#WE!HQ^0_-,$:M(,5Y#^5\"2YWU6'C/["
"*(*$\"_K.(_YLZH+:+VX3]298V,WC_A/U8N'(_3B. _(MC$\"[ZCWS_G*ATUNC;>/U-;!1I0R]P_9"
"CFVY2]BVS^-*T;S!/S9/^_8V%=UF=@_D;#Z<B$[US]A)H:%H^'5/Q/^:$^/C=0_;RB8M'$_TS]@FW"
"AIT/?1/X@Q^Z8IM] _XA=\"S>?[SC]G9RI-.YG,/^:R_FL:1\\H_>S-5$T$&R#]_4B0R6M?%/P\"'"
"N8?_NL,_[FV-?[FQP3\\QYL4[_G>_/QMR&_IKM+L_2B!5MF09N#\\9F =P;J>T/Q]ME07M7K$_BD/"
"]7$6 K#^Z94 G89:F/\\+<L@@O *$_S$[\"'>-ZES_@_:LSN#:+/Q3J@\"1U@7$_%.J )'6!<3_@_"
":LSN#:+/\\Q.PAWC>I<_PMRR\"\"\\ H3^Z94 G89:F/XI#_5Q%@*P_'VV5!>U>L3\\9F =P;J>T/"
"TH@5;9D&;@_&W(;^FNTNS\\QYL4[_G>_/^YMC7^YL<$_ (>YA_^ZPS]_4B0R6M?%/WLS51-!!L@_Y"
"K+^:QI'RC]G9RI-.YG,/^(70LWG^\\X_B#'[IBFWT#]@FWAIT/?1/V\\HF+1Q/],_$_YH3X^-U#]A"
")H:%H^'5/Y&P^G(A.]<_[]C85W69V#^-*T;S!/S9/V8YMN4O8ML_4UL%&E#+W#_G*ATUNC;>/R+8Q"
" N^H]\\_5BX<C].(X#]298V,WC_A/^;.J\"VB]N$_LH@H0+^LXC^5\"2YWU6'C/S3!&K2#%>0_QP/"
">4&C'Y#_<_')K(7?E/U#!1S)-).8_1$!%,8K.YC_ZQBZ?=W7G/XL-#ZNU&.@_XU)HR>6WZ#_2[MP "
"JU+I/U'Q!3:JZ.D_)>8M=HIYZC\\:I*9 ]03K/X\\M<LZ6BNL_317X5QX*[#];DX)8/H/L/^]Y0,^"
"L]>P_08>+?2-A[3]/)#4B8,7M/Q)WGK$D(NX_6,9CBC=W[C_O@6:F8\\3N/S#0!,AX\">\\_0$91H"
"TM&[S];9B$#MGKO/_^BS>F6IN\\_/_*!K=+)[S\\H;0(04^3O/ST'S%$']N\\_DA1^0.3^[S^S[V1"
"QZ8XTOUIZ%M!\"'$^_%)/+:>TY6K]7_EMK Y]BORD8$Y+$6&B_!1@2(,15;K\\'IQ<BM5!RO]>X8F"
"1OHW6_',H+!74H>;^3<WW5ZN1\\O_9?%$W3;H\"_MG4GLX^+@K]&EUX-K\\J$O]9[0@_W+8>_&!-A"
"-.>VB;_%'35YL6:,OY5K=5,S/H^_!\\^\">O<>D;_W\"T5R K.2OX7@+/L66Y2_A%L9V-H6EK_DE]"
"F0NN67OU8)DQWGQIF_I<O9U5.YF[^V KVGM+N=OS,+O9I\\S)^_5X8G4>[TH+^5X)QAX0BBOV$Q7<"
"?L(*._%83_^L,[I+^$W@Z\\^%>EO]7D(E;[<Z:_@ZV]%!N.I[\\PRU[FAJ2HOX-, B].M:F_JC\\("
"RF&^JK\\6;$8[E;VKOXFXR@Z@L*R_IUR99A^5K;^WU7:UEVBNOWCDDJ5V**^_'.FO*172K[\\!A)3"
";7#&PO^?S@%/-:[\"_\\&GZ7?\"6L+_<\\9_E5+&POS#=W\\*%N;\"_$6%;+PNNL+^R6[E&;(VPOU"
"0.;),P5K\"_1@7:I>$&L+]L[Y!H&3ROOV!KJH.(-*Z_TK9_E4/TK+_>$FOHCGBKOU'-CWO#OJF_G8"
"%?95+$I[^WENHQR(:EOZ\";)SG0 Z._DR19Z3<YH+\\*<70#Y$F:OWB /',SBI._L@7K0-=?B+^!!"
"O@*W-]POPX    X    !@    @    &          4    (     0    $    !          D   "
" (            (D .    .     8    (    !@         %    \"     $    !     0    "
"     )    \"            \"! #@   #@    &    \"     8         !0    @    !    "
" 0    $         \"0    @            @0 X    X    !@    @    &          4    ("
"     0    $    !          D    (            '$ .    .     8    (    !@       "
"  %    \"     $    !     0         )    \"            \") #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            <0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            \\#"
"\\.    .     8    (    !@         %    \"     $    !     0         )    \"   "
"         / _#@   #@    &    \"     8         !0    @    !     0    $         "
"\"0    @            (0 X    X    !@    @    &          4    (     0    $    !"
"          D    (            \\#\\.    .     8    (    !          %    \"     "
"$    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #) #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            Q0 "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    2 @   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    &    <V%V960    .      @   8    ("
"     @         %    \"     $    !     0         %  0 #     $    8    <VAA<F5D"
"        8V]M<&EL871I;VX #@   ( #   &    \"     (         !0    @    !     0  "
"  $         !0 $ !,    !    A0   &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L="
"70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S      "
"      9&)L7V]V<F0              &1E<')E8V%T961?8V]N=')O;      .    .     8    "
"(    !          %    \"     $    '     0         0    !P   '1A<F=E=#$ #@   # "
"!   &    \"     (         !0    @    !     0    $         !0 $  <    !    #@ "
"  &ME>7,   !V86QU97,    .    <     8    (     0         %    \"     $    !   "
"  0         .    0     8    (    !          %    \"     $    +     0         "
"0    \"P   $A$3\"!.971L:7-T       .    :     8    (     0         %    \"    "
" $    !     0         .    .     8    (    !          %    \"     $    '     "
"0         0    !P   '1A<F=E=#$ #@   #     &    \"     0         !0    @    ! "
"    0    $         $  ! #$    .    ,     8    (    !          %    \"     $  "
"  #     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !"
"<    !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &    \" "
"    0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0F"
"QO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0        "
" 0  , ;V9F  X    @!   !@    @    \"          4    (     0    $    !          "
"4 !  (     0    @   !T87)G970Q  X   #8 P  !@    @    \"          4    (     0"
"    $    !          4 !  0     0   ,    !X:6QI;GAF86UI;'D     <&%R=          "
"      '-P965D              !P86-K86=E            <WEN=&AE<VES7W1O;VP  &1I<F5C"
"=&]R>0        !T97-T8F5N8V@         <WES8VQK7W!E<FEO9    &-O<F5?9V5N97)A=&EO;"
"@!R=6Y?8V]R96=E;@      979A;%]F:65L9        &-L;V-K7VQO8P         .    .     "
"8    (    !          %    \"     $    '     0         0    !P   %9I<G1E>#( #@"
"   #@    &    \"     0         !0    @    !    \"     $         $     @   !X8"
"S)V,3 P, X    P    !@    @    $          4    (     0    (    !         !   @"
" M-   #@   #@    &    \"     0         !0    @    !    !0    $         $     "
"4   !B9S4W-0    X    P    !@    @    $          4    (     0    ,    !       "
"  !   P!84U0 #@   $     &    \"     0         !0    @    !    \"0    $       "
"  $     D    N+VYE=&QI<W0         #@   #     &    \"     0         !0    @   "
" !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     "
"$    #     0         0  , ,3 P  X   !(    !@    @    $          4    (     0 "
"  !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    "
"\"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    ("
"    !          %    \"     $    !     0         0  $ ,     X    P    !@    @ "
"   $          4    (               !         !          "
  }
}
