{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574208082478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574208082478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 21:01:22 2019 " "Processing started: Tue Nov 19 21:01:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574208082478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574208082478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controlador -c controlador " "Command: quartus_map --read_settings_files=on --write_settings_files=off controlador -c controlador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574208082479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574208083098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/mux4x1/mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/mux4x1/mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-arq_mux4x1 " "Found design unit 1: mux4x1-arq_mux4x1" {  } { { "../mux4x1/mux4x1.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/mux4x1/mux4x1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083704 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "../mux4x1/mux4x1.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/mux4x1/mux4x1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/memdados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/memdados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdados-SYN " "Found design unit 1: memdados-SYN" {  } { { "../memdados.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/memdados.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083708 ""} { "Info" "ISGN_ENTITY_NAME" "1 memdados " "Found entity 1: memdados" {  } { { "../memdados.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/memdados.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/som_sub_unsig/som_sub_unsig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/som_sub_unsig/som_sub_unsig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_sub_unsig-arq_som_sub_unsig " "Found design unit 1: som_sub_unsig-arq_som_sub_unsig" {  } { { "../som_sub_unsig/som_sub_unsig.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/som_sub_unsig/som_sub_unsig.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083710 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_sub_unsig " "Found entity 1: som_sub_unsig" {  } { { "../som_sub_unsig/som_sub_unsig.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/som_sub_unsig/som_sub_unsig.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/som_sub_sig/som_sub_sig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/som_sub_sig/som_sub_sig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_sub_sig-arq_som_sub_sig " "Found design unit 1: som_sub_sig-arq_som_sub_sig" {  } { { "../som_sub_sig/som_sub_sig.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/som_sub_sig/som_sub_sig.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083716 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_sub_sig " "Found entity 1: som_sub_sig" {  } { { "../som_sub_sig/som_sub_sig.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/som_sub_sig/som_sub_sig.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/reg16/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/reg16/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-arq_reg16 " "Found design unit 1: reg16-arq_reg16" {  } { { "../reg16/reg16.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/reg16/reg16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083719 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "../reg16/reg16.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/reg16/reg16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/reg11/reg11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/reg11/reg11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg11-arq_reg11 " "Found design unit 1: reg11-arq_reg11" {  } { { "../reg11/reg11.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/reg11/reg11.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083724 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg11 " "Found entity 1: reg11" {  } { { "../reg11/reg11.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/reg11/reg11.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/reg8/reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/reg8/reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8-arq_reg8 " "Found design unit 1: reg8-arq_reg8" {  } { { "../reg8/reg8.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/reg8/reg8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083728 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "../reg8/reg8.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/reg8/reg8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/reg2/reg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/reg2/reg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2-arq_reg2 " "Found design unit 1: reg2-arq_reg2" {  } { { "../reg2/reg2.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/reg2/reg2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083732 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2 " "Found entity 1: reg2" {  } { { "../reg2/reg2.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/reg2/reg2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arq_PC " "Found design unit 1: PC-arq_PC" {  } { { "../PC/PC.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/PC/PC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083736 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/memprog/memprog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/memprog/memprog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memprog-SYN " "Found design unit 1: memprog-SYN" {  } { { "../memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/memProg/memprog.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083740 ""} { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/memProg/memprog.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/datapath/dpcomp.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/datapath/dpcomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DPComp " "Found design unit 1: DPComp" {  } { { "../datapath/DPComp.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/datapath/DPComp.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arqDP " "Found design unit 1: datapath-arqDP" {  } { { "../datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/datapath/datapath.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083747 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/datapath/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/compu8/compu8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/compu8/compu8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compU8-arq_compU8 " "Found design unit 1: compU8-arq_compU8" {  } { { "../compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/compU8/compU8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083752 ""} { "Info" "ISGN_ENTITY_NAME" "1 compU8 " "Found entity 1: compU8" {  } { { "../compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/compU8/compU8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/comp8/comp8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/comp8/comp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp8-arq_comp8 " "Found design unit 1: comp8-arq_comp8" {  } { { "../comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/comp8/comp8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083758 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp8 " "Found entity 1: comp8" {  } { { "../comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/comp8/comp8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/alu/alu_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/alu/alu_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_components " "Found design unit 1: alu_components" {  } { { "../alu/alu_components.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/alu/alu_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto-20191113t132353z-001/microprojeto/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto-20191113t132353z-001/microprojeto/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arqALU " "Found design unit 1: alu-arqALU" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/alu/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083765 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/alu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-arq_controlador " "Found design unit 1: controlador-arq_controlador" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083777 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574208083777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574208083777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlador " "Elaborating entity \"controlador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574208083863 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MD_rwC controlador.vhd(19) " "VHDL Signal Declaration warning at controlador.vhd(19): used implicit default value for signal \"MD_rwC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574208083868 "|controlador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IR_clrC controlador.vhd(19) " "VHDL Signal Declaration warning at controlador.vhd(19): used implicit default value for signal \"IR_clrC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574208083868 "|controlador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CompOutExtC controlador.vhd(759) " "VHDL Process Statement warning at controlador.vhd(759): signal \"CompOutExtC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 759 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574208083873 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_clrC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"PC_clrC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083876 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_fC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"PC_fC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083876 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_ldC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"IR_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083876 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1_ldC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"R1_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083876 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2_ldC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"R2_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083876 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3_ldC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"R3_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083876 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RI1_ldC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"RI1_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083877 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RI2_ldC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"RI2_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083877 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RO1_ldC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"RO1_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083877 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RO2_ldC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"RO2_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083877 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flg_ldC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"flg_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083877 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083877 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_ldC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"PC_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083877 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mux_3sC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"Mux_3sC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083878 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mux_2sC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"Mux_2sC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083878 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mux_1sC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"Mux_1sC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083878 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_sC controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"ALU_sC\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083878 "|controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outG1 controlador.vhd(143) " "VHDL Process Statement warning at controlador.vhd(143): inferring latch(es) for signal or variable \"outG1\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574208083878 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outG1 controlador.vhd(143) " "Inferred latch for \"outG1\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083879 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_sC\[0\] controlador.vhd(143) " "Inferred latch for \"ALU_sC\[0\]\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083880 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_sC\[1\] controlador.vhd(143) " "Inferred latch for \"ALU_sC\[1\]\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083880 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_sC\[2\] controlador.vhd(143) " "Inferred latch for \"ALU_sC\[2\]\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083880 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_sC\[3\] controlador.vhd(143) " "Inferred latch for \"ALU_sC\[3\]\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083880 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_1sC\[0\] controlador.vhd(143) " "Inferred latch for \"Mux_1sC\[0\]\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083880 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_1sC\[1\] controlador.vhd(143) " "Inferred latch for \"Mux_1sC\[1\]\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083880 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_2sC\[0\] controlador.vhd(143) " "Inferred latch for \"Mux_2sC\[0\]\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083880 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_2sC\[1\] controlador.vhd(143) " "Inferred latch for \"Mux_2sC\[1\]\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083880 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_3sC\[0\] controlador.vhd(143) " "Inferred latch for \"Mux_3sC\[0\]\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083880 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_3sC\[1\] controlador.vhd(143) " "Inferred latch for \"Mux_3sC\[1\]\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083880 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_ldC controlador.vhd(143) " "Inferred latch for \"PC_ldC\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083880 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] controlador.vhd(143) " "Inferred latch for \"s\[0\]\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083880 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] controlador.vhd(143) " "Inferred latch for \"s\[1\]\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083880 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flg_ldC controlador.vhd(143) " "Inferred latch for \"flg_ldC\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083881 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RO2_ldC controlador.vhd(143) " "Inferred latch for \"RO2_ldC\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083881 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RO1_ldC controlador.vhd(143) " "Inferred latch for \"RO1_ldC\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083881 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RI2_ldC controlador.vhd(143) " "Inferred latch for \"RI2_ldC\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083881 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RI1_ldC controlador.vhd(143) " "Inferred latch for \"RI1_ldC\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083881 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3_ldC controlador.vhd(143) " "Inferred latch for \"R3_ldC\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083881 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2_ldC controlador.vhd(143) " "Inferred latch for \"R2_ldC\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083881 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1_ldC controlador.vhd(143) " "Inferred latch for \"R1_ldC\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083881 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_ldC controlador.vhd(143) " "Inferred latch for \"IR_ldC\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083881 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_fC controlador.vhd(143) " "Inferred latch for \"PC_fC\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083882 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_clrC controlador.vhd(143) " "Inferred latch for \"PC_clrC\" at controlador.vhd(143)" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574208083883 "|controlador"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_ldC\$latch " "Latch PC_ldC\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.inicio " "Ports D and ENA on the latch are fed by the same signal state.inicio" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574208084923 ""}  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574208084923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s\[0\]\$latch " "Latch s\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.LOAD " "Ports D and ENA on the latch are fed by the same signal state.LOAD" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574208084923 ""}  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574208084923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s\[1\]\$latch " "Latch s\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.LOAD " "Ports D and ENA on the latch are fed by the same signal state.LOAD" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574208084924 ""}  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 143 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574208084924 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MD_rwC GND " "Pin \"MD_rwC\" is stuck at GND" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574208084963 "|controlador|MD_rwC"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_clrC GND " "Pin \"IR_clrC\" is stuck at GND" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574208084963 "|controlador|IR_clrC"} { "Warning" "WMLS_MLS_STUCK_PIN" "outG1 GND " "Pin \"outG1\" is stuck at GND" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574208084963 "|controlador|outG1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1574208084963 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1574208085058 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574208085293 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574208085293 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574208085376 "|controlador|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574208085376 "|controlador|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574208085376 "|controlador|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[3\] " "No output dependent on input pin \"instruction\[3\]\"" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0/microProjeto-20191113T132353Z-001/microProjeto/controlador/controlador.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574208085376 "|controlador|instruction[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1574208085376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574208085378 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574208085378 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574208085378 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574208085378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574208085428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 21:01:25 2019 " "Processing ended: Tue Nov 19 21:01:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574208085428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574208085428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574208085428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574208085428 ""}
