Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 13:53:04 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/mul21/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  441         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (441)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (441)
5. checking no_input_delay (41)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (441)
--------------------------
 There are 441 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[18]/C
src21_reg[19]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[15]/C
src22_reg[16]/C
src22_reg[17]/C
src22_reg[18]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[14]/C
src23_reg[15]/C
src23_reg[16]/C
src23_reg[17]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[13]/C
src24_reg[14]/C
src24_reg[15]/C
src24_reg[16]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[12]/C
src25_reg[13]/C
src25_reg[14]/C
src25_reg[15]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[11]/C
src26_reg[12]/C
src26_reg[13]/C
src26_reg[14]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[10]/C
src27_reg[11]/C
src27_reg[12]/C
src27_reg[13]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[10]/C
src28_reg[11]/C
src28_reg[12]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src28_reg[9]/C
src29_reg[0]/C
src29_reg[10]/C
src29_reg[11]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src29_reg[8]/C
src29_reg[9]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src30_reg[10]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src30_reg[7]/C
src30_reg[8]/C
src30_reg[9]/C
src31_reg[0]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src31_reg[6]/C
src31_reg[7]/C
src31_reg[8]/C
src31_reg[9]/C
src32_reg[0]/C
src32_reg[1]/C
src32_reg[2]/C
src32_reg[3]/C
src32_reg[4]/C
src32_reg[5]/C
src32_reg[6]/C
src32_reg[7]/C
src32_reg[8]/C
src33_reg[0]/C
src33_reg[1]/C
src33_reg[2]/C
src33_reg[3]/C
src33_reg[4]/C
src33_reg[5]/C
src33_reg[6]/C
src33_reg[7]/C
src34_reg[0]/C
src34_reg[1]/C
src34_reg[2]/C
src34_reg[3]/C
src34_reg[4]/C
src34_reg[5]/C
src34_reg[6]/C
src35_reg[0]/C
src35_reg[1]/C
src35_reg[2]/C
src35_reg[3]/C
src35_reg[4]/C
src35_reg[5]/C
src36_reg[0]/C
src36_reg[1]/C
src36_reg[2]/C
src36_reg[3]/C
src36_reg[4]/C
src37_reg[0]/C
src37_reg[1]/C
src37_reg[2]/C
src37_reg[3]/C
src38_reg[0]/C
src38_reg[1]/C
src38_reg[2]/C
src39_reg[0]/C
src39_reg[1]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src40_reg[0]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (441)
--------------------------------------------------
 There are 441 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[18]/D
src21_reg[19]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[15]/D
src22_reg[16]/D
src22_reg[17]/D
src22_reg[18]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[14]/D
src23_reg[15]/D
src23_reg[16]/D
src23_reg[17]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[13]/D
src24_reg[14]/D
src24_reg[15]/D
src24_reg[16]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[12]/D
src25_reg[13]/D
src25_reg[14]/D
src25_reg[15]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[11]/D
src26_reg[12]/D
src26_reg[13]/D
src26_reg[14]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[10]/D
src27_reg[11]/D
src27_reg[12]/D
src27_reg[13]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[10]/D
src28_reg[11]/D
src28_reg[12]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src28_reg[9]/D
src29_reg[0]/D
src29_reg[10]/D
src29_reg[11]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src29_reg[8]/D
src29_reg[9]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src30_reg[10]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src30_reg[7]/D
src30_reg[8]/D
src30_reg[9]/D
src31_reg[0]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src31_reg[6]/D
src31_reg[7]/D
src31_reg[8]/D
src31_reg[9]/D
src32_reg[0]/D
src32_reg[1]/D
src32_reg[2]/D
src32_reg[3]/D
src32_reg[4]/D
src32_reg[5]/D
src32_reg[6]/D
src32_reg[7]/D
src32_reg[8]/D
src33_reg[0]/D
src33_reg[1]/D
src33_reg[2]/D
src33_reg[3]/D
src33_reg[4]/D
src33_reg[5]/D
src33_reg[6]/D
src33_reg[7]/D
src34_reg[0]/D
src34_reg[1]/D
src34_reg[2]/D
src34_reg[3]/D
src34_reg[4]/D
src34_reg[5]/D
src34_reg[6]/D
src35_reg[0]/D
src35_reg[1]/D
src35_reg[2]/D
src35_reg[3]/D
src35_reg[4]/D
src35_reg[5]/D
src36_reg[0]/D
src36_reg[1]/D
src36_reg[2]/D
src36_reg[3]/D
src36_reg[4]/D
src37_reg[0]/D
src37_reg[1]/D
src37_reg[2]/D
src37_reg[3]/D
src38_reg[0]/D
src38_reg[1]/D
src38_reg[2]/D
src39_reg[0]/D
src39_reg[1]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src40_reg[0]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (41)
-------------------------------
 There are 41 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src31_
src32_
src33_
src34_
src35_
src36_
src37_
src38_
src39_
src3_
src40_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst33[0]
dst34[0]
dst35[0]
dst36[0]
dst37[0]
dst38[0]
dst39[0]
dst3[0]
dst40[0]
dst41[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  483          inf        0.000                      0                  483           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           483 Endpoints
Min Delay           483 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src16_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst39[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.611ns  (logic 5.616ns (48.369%)  route 5.995ns (51.631%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  src16_reg[3]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src16_reg[3]/Q
                         net (fo=5, routed)           1.077     1.418    compressor/chain0_3/lut6_2_inst4/I2
    SLICE_X2Y97                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.097     1.515 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.515    compressor/chain0_3/prop[4]
    SLICE_X2Y97                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.894 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.894    compressor/chain0_3/carryout[7]
    SLICE_X2Y98                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.117 r  compressor/chain0_3/carry4_inst2/O[1]
                         net (fo=4, routed)           0.710     2.827    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X7Y98                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.216     3.043 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.043    compressor/chain1_3/prop[2]
    SLICE_X7Y98                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.344 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.344    compressor/chain1_3/carryout[3]
    SLICE_X7Y99                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.574 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           1.092     4.666    compressor/chain2_2/lut6_2_inst14_0[2]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut5_prop9/I0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.225     4.891 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     4.891    compressor/chain2_2/prop[9]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.293 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     5.294    compressor/chain2_2/carryout[11]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.386 r  compressor/chain2_2/carry4_inst3/CO[3]
                         net (fo=6, routed)           1.433     6.819    compressor/chain3_0/lut6_2_inst27/I1
    SLICE_X5Y99                                                       r  compressor/chain3_0/lut6_2_inst27/LUT6/I1
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.097     6.916 r  compressor/chain3_0/lut6_2_inst27/LUT6/O
                         net (fo=1, routed)           0.000     6.916    compressor/chain3_0/prop[27]
    SLICE_X5Y99                                                       r  compressor/chain3_0/carry4_inst6/S[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.215 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.001     7.215    compressor/chain3_0/carryout[27]
    SLICE_X5Y100                                                      r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.304 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     7.304    compressor/chain3_0/carryout[31]
    SLICE_X5Y101                                                      r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.534 r  compressor/chain3_0/carry4_inst8/O[1]
                         net (fo=1, routed)           1.681     9.216    dst39_OBUF[0]
    N14                                                               r  dst39_OBUF[0]_inst/I
    N14                  OBUF (Prop_obuf_I_O)         2.395    11.611 r  dst39_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.611    dst39[0]
    N14                                                               r  dst39[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst36[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.583ns  (logic 5.467ns (47.201%)  route 6.116ns (52.799%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  src16_reg[3]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src16_reg[3]/Q
                         net (fo=5, routed)           1.077     1.418    compressor/chain0_3/lut6_2_inst4/I2
    SLICE_X2Y97                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.097     1.515 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.515    compressor/chain0_3/prop[4]
    SLICE_X2Y97                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.894 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.894    compressor/chain0_3/carryout[7]
    SLICE_X2Y98                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.117 r  compressor/chain0_3/carry4_inst2/O[1]
                         net (fo=4, routed)           0.710     2.827    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X7Y98                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.216     3.043 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.043    compressor/chain1_3/prop[2]
    SLICE_X7Y98                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.344 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.344    compressor/chain1_3/carryout[3]
    SLICE_X7Y99                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.574 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           1.092     4.666    compressor/chain2_2/lut6_2_inst14_0[2]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut5_prop9/I0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.225     4.891 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     4.891    compressor/chain2_2/prop[9]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.293 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     5.294    compressor/chain2_2/carryout[11]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.386 r  compressor/chain2_2/carry4_inst3/CO[3]
                         net (fo=6, routed)           1.433     6.819    compressor/chain3_0/lut6_2_inst27/I1
    SLICE_X5Y99                                                       r  compressor/chain3_0/lut6_2_inst27/LUT6/I1
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.097     6.916 r  compressor/chain3_0/lut6_2_inst27/LUT6/O
                         net (fo=1, routed)           0.000     6.916    compressor/chain3_0/prop[27]
    SLICE_X5Y99                                                       r  compressor/chain3_0/carry4_inst6/S[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.215 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.001     7.215    compressor/chain3_0/carryout[27]
    SLICE_X5Y100                                                      r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.396 r  compressor/chain3_0/carry4_inst7/O[2]
                         net (fo=1, routed)           1.802     9.199    dst36_OBUF[0]
    P18                                                               r  dst36_OBUF[0]_inst/I
    P18                  OBUF (Prop_obuf_I_O)         2.384    11.583 r  dst36_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.583    dst36[0]
    P18                                                               r  dst36[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst34[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.547ns  (logic 5.427ns (46.996%)  route 6.120ns (53.004%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  src16_reg[3]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src16_reg[3]/Q
                         net (fo=5, routed)           1.077     1.418    compressor/chain0_3/lut6_2_inst4/I2
    SLICE_X2Y97                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.097     1.515 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.515    compressor/chain0_3/prop[4]
    SLICE_X2Y97                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.894 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.894    compressor/chain0_3/carryout[7]
    SLICE_X2Y98                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.117 r  compressor/chain0_3/carry4_inst2/O[1]
                         net (fo=4, routed)           0.710     2.827    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X7Y98                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.216     3.043 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.043    compressor/chain1_3/prop[2]
    SLICE_X7Y98                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.344 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.344    compressor/chain1_3/carryout[3]
    SLICE_X7Y99                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.574 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           1.092     4.666    compressor/chain2_2/lut6_2_inst14_0[2]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut5_prop9/I0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.225     4.891 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     4.891    compressor/chain2_2/prop[9]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.293 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     5.294    compressor/chain2_2/carryout[11]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.386 r  compressor/chain2_2/carry4_inst3/CO[3]
                         net (fo=6, routed)           1.433     6.819    compressor/chain3_0/lut6_2_inst27/I1
    SLICE_X5Y99                                                       r  compressor/chain3_0/lut6_2_inst27/LUT6/I1
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.097     6.916 r  compressor/chain3_0/lut6_2_inst27/LUT6/O
                         net (fo=1, routed)           0.000     6.916    compressor/chain3_0/prop[27]
    SLICE_X5Y99                                                       r  compressor/chain3_0/carry4_inst6/S[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.215 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.001     7.215    compressor/chain3_0/carryout[27]
    SLICE_X5Y100                                                      r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.374 r  compressor/chain3_0/carry4_inst7/O[0]
                         net (fo=1, routed)           1.807     9.181    dst34_OBUF[0]
    M17                                                               r  dst34_OBUF[0]_inst/I
    M17                  OBUF (Prop_obuf_I_O)         2.366    11.547 r  dst34_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.547    dst34[0]
    M17                                                               r  dst34[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst40[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.545ns  (logic 5.573ns (48.272%)  route 5.972ns (51.728%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  src16_reg[3]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src16_reg[3]/Q
                         net (fo=5, routed)           1.077     1.418    compressor/chain0_3/lut6_2_inst4/I2
    SLICE_X2Y97                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.097     1.515 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.515    compressor/chain0_3/prop[4]
    SLICE_X2Y97                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.894 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.894    compressor/chain0_3/carryout[7]
    SLICE_X2Y98                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.117 r  compressor/chain0_3/carry4_inst2/O[1]
                         net (fo=4, routed)           0.710     2.827    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X7Y98                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.216     3.043 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.043    compressor/chain1_3/prop[2]
    SLICE_X7Y98                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.344 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.344    compressor/chain1_3/carryout[3]
    SLICE_X7Y99                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.574 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           1.092     4.666    compressor/chain2_2/lut6_2_inst14_0[2]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut5_prop9/I0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.225     4.891 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     4.891    compressor/chain2_2/prop[9]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.293 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     5.294    compressor/chain2_2/carryout[11]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.386 r  compressor/chain2_2/carry4_inst3/CO[3]
                         net (fo=6, routed)           1.433     6.819    compressor/chain3_0/lut6_2_inst27/I1
    SLICE_X5Y99                                                       r  compressor/chain3_0/lut6_2_inst27/LUT6/I1
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.097     6.916 r  compressor/chain3_0/lut6_2_inst27/LUT6/O
                         net (fo=1, routed)           0.000     6.916    compressor/chain3_0/prop[27]
    SLICE_X5Y99                                                       r  compressor/chain3_0/carry4_inst6/S[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.215 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.001     7.215    compressor/chain3_0/carryout[27]
    SLICE_X5Y100                                                      r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.304 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     7.304    compressor/chain3_0/carryout[31]
    SLICE_X5Y101                                                      r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.485 r  compressor/chain3_0/carry4_inst8/O[2]
                         net (fo=1, routed)           1.659     9.144    dst40_OBUF[0]
    R18                                                               r  dst40_OBUF[0]_inst/I
    R18                  OBUF (Prop_obuf_I_O)         2.401    11.545 r  dst40_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.545    dst40[0]
    R18                                                               r  dst40[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst41[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.544ns  (logic 5.618ns (48.669%)  route 5.926ns (51.331%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  src16_reg[3]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src16_reg[3]/Q
                         net (fo=5, routed)           1.077     1.418    compressor/chain0_3/lut6_2_inst4/I2
    SLICE_X2Y97                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.097     1.515 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.515    compressor/chain0_3/prop[4]
    SLICE_X2Y97                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.894 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.894    compressor/chain0_3/carryout[7]
    SLICE_X2Y98                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.117 r  compressor/chain0_3/carry4_inst2/O[1]
                         net (fo=4, routed)           0.710     2.827    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X7Y98                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.216     3.043 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.043    compressor/chain1_3/prop[2]
    SLICE_X7Y98                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.344 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.344    compressor/chain1_3/carryout[3]
    SLICE_X7Y99                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.574 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           1.092     4.666    compressor/chain2_2/lut6_2_inst14_0[2]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut5_prop9/I0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.225     4.891 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     4.891    compressor/chain2_2/prop[9]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.293 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     5.294    compressor/chain2_2/carryout[11]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.386 r  compressor/chain2_2/carry4_inst3/CO[3]
                         net (fo=6, routed)           1.433     6.819    compressor/chain3_0/lut6_2_inst27/I1
    SLICE_X5Y99                                                       r  compressor/chain3_0/lut6_2_inst27/LUT6/I1
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.097     6.916 r  compressor/chain3_0/lut6_2_inst27/LUT6/O
                         net (fo=1, routed)           0.000     6.916    compressor/chain3_0/prop[27]
    SLICE_X5Y99                                                       r  compressor/chain3_0/carry4_inst6/S[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.215 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.001     7.215    compressor/chain3_0/carryout[27]
    SLICE_X5Y100                                                      r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.304 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     7.304    compressor/chain3_0/carryout[31]
    SLICE_X5Y101                                                      r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.538 r  compressor/chain3_0/carry4_inst8/O[3]
                         net (fo=1, routed)           1.612     9.151    dst41_OBUF[0]
    M13                                                               r  dst41_OBUF[0]_inst/I
    M13                  OBUF (Prop_obuf_I_O)         2.393    11.544 r  dst41_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.544    dst41[0]
    M13                                                               r  dst41[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst38[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.536ns  (logic 5.543ns (48.053%)  route 5.993ns (51.947%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  src16_reg[3]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src16_reg[3]/Q
                         net (fo=5, routed)           1.077     1.418    compressor/chain0_3/lut6_2_inst4/I2
    SLICE_X2Y97                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.097     1.515 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.515    compressor/chain0_3/prop[4]
    SLICE_X2Y97                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.894 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.894    compressor/chain0_3/carryout[7]
    SLICE_X2Y98                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.117 r  compressor/chain0_3/carry4_inst2/O[1]
                         net (fo=4, routed)           0.710     2.827    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X7Y98                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.216     3.043 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.043    compressor/chain1_3/prop[2]
    SLICE_X7Y98                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.344 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.344    compressor/chain1_3/carryout[3]
    SLICE_X7Y99                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.574 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           1.092     4.666    compressor/chain2_2/lut6_2_inst14_0[2]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut5_prop9/I0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.225     4.891 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     4.891    compressor/chain2_2/prop[9]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.293 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     5.294    compressor/chain2_2/carryout[11]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.386 r  compressor/chain2_2/carry4_inst3/CO[3]
                         net (fo=6, routed)           1.433     6.819    compressor/chain3_0/lut6_2_inst27/I1
    SLICE_X5Y99                                                       r  compressor/chain3_0/lut6_2_inst27/LUT6/I1
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.097     6.916 r  compressor/chain3_0/lut6_2_inst27/LUT6/O
                         net (fo=1, routed)           0.000     6.916    compressor/chain3_0/prop[27]
    SLICE_X5Y99                                                       r  compressor/chain3_0/carry4_inst6/S[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.215 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.001     7.215    compressor/chain3_0/carryout[27]
    SLICE_X5Y100                                                      r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.304 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     7.304    compressor/chain3_0/carryout[31]
    SLICE_X5Y101                                                      r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.463 r  compressor/chain3_0/carry4_inst8/O[0]
                         net (fo=1, routed)           1.679     9.143    dst38_OBUF[0]
    P14                                                               r  dst38_OBUF[0]_inst/I
    P14                  OBUF (Prop_obuf_I_O)         2.393    11.536 r  dst38_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.536    dst38[0]
    P14                                                               r  dst38[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst35[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.516ns  (logic 5.497ns (47.738%)  route 6.018ns (52.262%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  src16_reg[3]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src16_reg[3]/Q
                         net (fo=5, routed)           1.077     1.418    compressor/chain0_3/lut6_2_inst4/I2
    SLICE_X2Y97                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.097     1.515 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.515    compressor/chain0_3/prop[4]
    SLICE_X2Y97                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.894 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.894    compressor/chain0_3/carryout[7]
    SLICE_X2Y98                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.117 r  compressor/chain0_3/carry4_inst2/O[1]
                         net (fo=4, routed)           0.710     2.827    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X7Y98                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.216     3.043 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.043    compressor/chain1_3/prop[2]
    SLICE_X7Y98                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.344 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.344    compressor/chain1_3/carryout[3]
    SLICE_X7Y99                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.574 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           1.092     4.666    compressor/chain2_2/lut6_2_inst14_0[2]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut5_prop9/I0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.225     4.891 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     4.891    compressor/chain2_2/prop[9]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.293 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     5.294    compressor/chain2_2/carryout[11]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.386 r  compressor/chain2_2/carry4_inst3/CO[3]
                         net (fo=6, routed)           1.433     6.819    compressor/chain3_0/lut6_2_inst27/I1
    SLICE_X5Y99                                                       r  compressor/chain3_0/lut6_2_inst27/LUT6/I1
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.097     6.916 r  compressor/chain3_0/lut6_2_inst27/LUT6/O
                         net (fo=1, routed)           0.000     6.916    compressor/chain3_0/prop[27]
    SLICE_X5Y99                                                       r  compressor/chain3_0/carry4_inst6/S[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.215 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.001     7.215    compressor/chain3_0/carryout[27]
    SLICE_X5Y100                                                      r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.445 r  compressor/chain3_0/carry4_inst7/O[1]
                         net (fo=1, routed)           1.705     9.150    dst35_OBUF[0]
    M16                                                               r  dst35_OBUF[0]_inst/I
    M16                  OBUF (Prop_obuf_I_O)         2.365    11.516 r  dst35_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.516    dst35[0]
    M16                                                               r  dst35[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst37[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.506ns  (logic 5.521ns (47.982%)  route 5.985ns (52.017%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  src16_reg[3]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src16_reg[3]/Q
                         net (fo=5, routed)           1.077     1.418    compressor/chain0_3/lut6_2_inst4/I2
    SLICE_X2Y97                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.097     1.515 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.515    compressor/chain0_3/prop[4]
    SLICE_X2Y97                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.894 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.894    compressor/chain0_3/carryout[7]
    SLICE_X2Y98                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.117 r  compressor/chain0_3/carry4_inst2/O[1]
                         net (fo=4, routed)           0.710     2.827    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X7Y98                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.216     3.043 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.043    compressor/chain1_3/prop[2]
    SLICE_X7Y98                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.344 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.344    compressor/chain1_3/carryout[3]
    SLICE_X7Y99                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.574 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           1.092     4.666    compressor/chain2_2/lut6_2_inst14_0[2]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut5_prop9/I0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.225     4.891 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     4.891    compressor/chain2_2/prop[9]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.293 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     5.294    compressor/chain2_2/carryout[11]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.386 r  compressor/chain2_2/carry4_inst3/CO[3]
                         net (fo=6, routed)           1.433     6.819    compressor/chain3_0/lut6_2_inst27/I1
    SLICE_X5Y99                                                       r  compressor/chain3_0/lut6_2_inst27/LUT6/I1
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.097     6.916 r  compressor/chain3_0/lut6_2_inst27/LUT6/O
                         net (fo=1, routed)           0.000     6.916    compressor/chain3_0/prop[27]
    SLICE_X5Y99                                                       r  compressor/chain3_0/carry4_inst6/S[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.215 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.001     7.215    compressor/chain3_0/carryout[27]
    SLICE_X5Y100                                                      r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.449 r  compressor/chain3_0/carry4_inst7/O[3]
                         net (fo=1, routed)           1.672     9.121    dst37_OBUF[0]
    N17                                                               r  dst37_OBUF[0]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.385    11.506 r  dst37_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.506    dst37[0]
    N17                                                               r  dst37[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst31[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.293ns  (logic 5.774ns (51.126%)  route 5.519ns (48.874%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  src16_reg[3]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src16_reg[3]/Q
                         net (fo=5, routed)           1.077     1.418    compressor/chain0_3/lut6_2_inst4/I2
    SLICE_X2Y97                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.097     1.515 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.515    compressor/chain0_3/prop[4]
    SLICE_X2Y97                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.894 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.894    compressor/chain0_3/carryout[7]
    SLICE_X2Y98                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.117 r  compressor/chain0_3/carry4_inst2/O[1]
                         net (fo=4, routed)           0.710     2.827    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X7Y98                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.216     3.043 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.043    compressor/chain1_3/prop[2]
    SLICE_X7Y98                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.344 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.344    compressor/chain1_3/carryout[3]
    SLICE_X7Y99                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.574 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           1.092     4.666    compressor/chain2_2/lut6_2_inst14_0[2]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut5_prop9/I0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.225     4.891 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     4.891    compressor/chain2_2/prop[9]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.293 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     5.294    compressor/chain2_2/carryout[11]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.517 r  compressor/chain2_2/carry4_inst3/O[1]
                         net (fo=2, routed)           0.692     6.209    compressor/chain3_0/lut5_gene26_0[13]
    SLICE_X5Y98                                                       r  compressor/chain3_0/lut2_prop23/I1
    SLICE_X5Y98          LUT2 (Prop_lut2_I1_O)        0.216     6.425 r  compressor/chain3_0/lut2_prop23/O
                         net (fo=1, routed)           0.000     6.425    compressor/chain3_0/prop[23]
    SLICE_X5Y98                                                       r  compressor/chain3_0/carry4_inst5/S[3]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.724 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.724    compressor/chain3_0/carryout[23]
    SLICE_X5Y99                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.954 r  compressor/chain3_0/carry4_inst6/O[1]
                         net (fo=1, routed)           1.947     8.901    dst31_OBUF[0]
    R17                                                               r  dst31_OBUF[0]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         2.392    11.293 r  dst31_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.293    dst31[0]
    R17                                                               r  dst31[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst30[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.248ns  (logic 5.688ns (50.569%)  route 5.560ns (49.431%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  src16_reg[3]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src16_reg[3]/Q
                         net (fo=5, routed)           1.077     1.418    compressor/chain0_3/lut6_2_inst4/I2
    SLICE_X2Y97                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.097     1.515 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.515    compressor/chain0_3/prop[4]
    SLICE_X2Y97                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.894 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.894    compressor/chain0_3/carryout[7]
    SLICE_X2Y98                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.117 r  compressor/chain0_3/carry4_inst2/O[1]
                         net (fo=4, routed)           0.710     2.827    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X7Y98                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.216     3.043 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.043    compressor/chain1_3/prop[2]
    SLICE_X7Y98                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.344 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.344    compressor/chain1_3/carryout[3]
    SLICE_X7Y99                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.574 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           1.092     4.666    compressor/chain2_2/lut6_2_inst14_0[2]
    SLICE_X6Y99                                                       r  compressor/chain2_2/lut5_prop9/I0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.225     4.891 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     4.891    compressor/chain2_2/prop[9]
    SLICE_X6Y99                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.293 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.001     5.294    compressor/chain2_2/carryout[11]
    SLICE_X6Y100                                                      r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.517 r  compressor/chain2_2/carry4_inst3/O[1]
                         net (fo=2, routed)           0.692     6.209    compressor/chain3_0/lut5_gene26_0[13]
    SLICE_X5Y98                                                       r  compressor/chain3_0/lut2_prop23/I1
    SLICE_X5Y98          LUT2 (Prop_lut2_I1_O)        0.216     6.425 r  compressor/chain3_0/lut2_prop23/O
                         net (fo=1, routed)           0.000     6.425    compressor/chain3_0/prop[23]
    SLICE_X5Y98                                                       r  compressor/chain3_0/carry4_inst5/S[3]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.724 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.724    compressor/chain3_0/carryout[23]
    SLICE_X5Y99                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.883 r  compressor/chain3_0/carry4_inst6/O[0]
                         net (fo=1, routed)           1.988     8.871    dst30_OBUF[0]
    P15                                                               r  dst30_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.377    11.248 r  dst30_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.248    dst30[0]
    P15                                                               r  dst30[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src23_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src23_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE                         0.000     0.000 r  src23_reg[7]/C
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src23_reg[7]/Q
                         net (fo=5, routed)           0.066     0.207    src23[7]
    SLICE_X10Y100        FDRE                                         r  src23_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE                         0.000     0.000 r  src19_reg[7]/C
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src19_reg[7]/Q
                         net (fo=5, routed)           0.113     0.241    src19[7]
    SLICE_X9Y97          FDRE                                         r  src19_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.163%)  route 0.117ns (47.837%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  src7_reg[1]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[1]/Q
                         net (fo=5, routed)           0.117     0.245    src7[1]
    SLICE_X1Y94          FDRE                                         r  src7_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.142%)  route 0.117ns (47.858%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[4]/Q
                         net (fo=5, routed)           0.117     0.245    src5[4]
    SLICE_X1Y94          FDRE                                         r  src5_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.097%)  route 0.118ns (47.903%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  src20_reg[3]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src20_reg[3]/Q
                         net (fo=5, routed)           0.118     0.246    src20[3]
    SLICE_X2Y99          FDRE                                         r  src20_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src26_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src26_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.167%)  route 0.106ns (42.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE                         0.000     0.000 r  src26_reg[6]/C
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src26_reg[6]/Q
                         net (fo=2, routed)           0.106     0.247    src26[6]
    SLICE_X6Y102         FDRE                                         r  src26_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src30_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src30_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.748%)  route 0.107ns (43.252%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE                         0.000     0.000 r  src30_reg[6]/C
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src30_reg[6]/Q
                         net (fo=3, routed)           0.107     0.248    src30[6]
    SLICE_X7Y102         FDRE                                         r  src30_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src28_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src28_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.732%)  route 0.108ns (43.268%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE                         0.000     0.000 r  src28_reg[6]/C
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src28_reg[6]/Q
                         net (fo=2, routed)           0.108     0.249    src28[6]
    SLICE_X7Y102         FDRE                                         r  src28_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.253%)  route 0.110ns (43.747%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  src11_reg[2]/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[2]/Q
                         net (fo=5, routed)           0.110     0.251    src11[2]
    SLICE_X3Y95          FDRE                                         r  src11_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src32_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src32_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.253%)  route 0.110ns (43.747%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE                         0.000     0.000 r  src32_reg[4]/C
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src32_reg[4]/Q
                         net (fo=5, routed)           0.110     0.251    src32[4]
    SLICE_X1Y102         FDRE                                         r  src32_reg[5]/D
  -------------------------------------------------------------------    -------------------





