module ALUCU(input clk, input[1:0] alu_op, input[5:0] func, output [2:0] out);
	reg [2:0] outt;
	always@(posedge clk)begin
		if (alu_op == 2'b00) begin
			if (func == 6'b000000) begin
				outt <= 3'b010; //add
			end else if (func == 6'b000001) begin
				outt <= 3'b011; //sub
			end else if (func == 6'b000010) begin
				outt <= 3'b100; //slt
			end else if (func == 6'b000011) begin
				outt <= 3'b000; //and
			end else if (func == 6'b000100) begin
				outt <= 3'b001; //or
			end
			
		end else if (alu_op == 2'b01) begin
			outt <= 3'b010; //add
		end else if (alu_op == 2'b10) begin
			outt <= 3'b011; //sub
		end else if (alu_op == 2'b11) begin
			outt <= 3'b100; //slt
		end
		end
	assign out = outt;
endmodule // ALUCU