<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Verilog HDL Course</title>
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0/dist/css/bootstrap.min.css" rel="stylesheet">
    <script src="https://cdnjs.cloudflare.com/ajax/libs/ace/1.4.12/ace.js"></script>
    <style>
        body {
            background-color: #f8f9fa;
        }
        .container {
            max-width: 900px;
            background: #fff;
            padding: 20px;
            border-radius: 10px;
            box-shadow: 0 0 10px rgba(0, 0, 0, 0.1);
        }
        .list-group-item {
            cursor: pointer;
        }
        .list-group-item:hover {
            background-color: #e9ecef;
        }
        #content-area {
            min-height: 150px;
            background: #ffffff;
            border-radius: 5px;
            padding: 15px;
        }
        #editor {
            width: 100%;
            height: 300px;
            border: 1px solid #ced4da;
            border-radius: 5px;
        }
    </style>
    <script>
        function showContent(content) {
            const contentData = {
                "Fundamentals of Verilog HDL": "This section introduces the fundamentals of Verilog HDL, including its history, purpose, and syntax.",
                "Introduction to Verilog": "Verilog is a hardware description language (HDL) used to model electronic systems. It enables designers to describe hardware behavior and structure in textual form.",
                "Simulation & Synthesis": "Simulation allows testing of Verilog code before hardware implementation, while synthesis converts HDL code into gate-level hardware design.",
                "Basic Digital Design Projects": "This section covers hands-on digital design projects such as simple adders, multiplexers, and counters.",
                "Intermediate Verilog Design": "Intermediate concepts include designing combinational and sequential circuits, finite state machines, and memory elements.",
                "Combinational Circuits": "Combinational circuits include logic gates, multiplexers, demultiplexers, encoders, and decoders.",
                "Sequential Circuits": "Sequential circuits include flip-flops, registers, and counters, which store state information.",
                "FSM Design & Implementation": "Finite State Machines (FSMs) are used in digital design for control logic. This section covers Mealy and Moore FSM implementations.",
                "Memory Design": "Memory design includes RAM, ROM, and FIFO implementations using Verilog HDL.",
                "Intermediate Design Projects": "More complex projects such as ALUs, shift registers, and UART communication systems are covered in this section.",
            };
            document.getElementById('content-area').innerHTML = `<h2>${content}</h2><p>${contentData[content] || 'Content not available.'}</p>`;
        }

        function runVerilog() {
            alert("Verilog execution will be added later. This is a placeholder.");
        }
    </script>
</head>
<body>
    <div class="container mt-4">
        <h1 class="mb-4 text-center">Verilog HDL Course</h1>
        <div class="list-group">
            <a class="list-group-item list-group-item-action" onclick="showContent('Fundamentals of Verilog HDL')">1. Fundamentals of Verilog HDL</a>
            <div class="ms-3">
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('Introduction to Verilog')">1.1 Introduction to Verilog</a>
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('Simulation & Synthesis')">1.2 Simulation & Synthesis</a>
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('Basic Digital Design Projects')">1.3 Basic Digital Design Projects</a>
            </div>
            <a class="list-group-item list-group-item-action" onclick="showContent('Intermediate Verilog Design')">2. Intermediate Verilog Design</a>
            <div class="ms-3">
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('Combinational Circuits')">2.1 Combinational Circuits</a>
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('Sequential Circuits')">2.2 Sequential Circuits</a>
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('FSM Design & Implementation')">2.3 FSM Design & Implementation</a>
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('Memory Design')">2.4 Memory Design</a>
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('Intermediate Design Projects')">2.5 Intermediate Design Projects</a>
            </div>
        </div>
        <div id="content-area" class="mt-4 p-3 border"></div>
        
        <h2 class="mt-4">Interactive Verilog Code Editor</h2>
        <div id="editor" class="mb-3"></div>
        <button class="btn btn-primary" onclick="runVerilog()">Run Verilog Code</button>
    </div>

    <script>
        var editor = ace.edit("editor");
        editor.setTheme("ace/theme/monokai");
        editor.session.setMode("ace/mode/verilog");
        editor.setValue("module hello;
  initial begin
    $display(\"Hello, Verilog!\");
  end
endmodule");
    </script>
</body>
</html>
