// Lab7_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 17.0 595

`timescale 1 ps / 1 ps
module Lab7_mm_interconnect_0 (
		input  wire        clk_0_clk_clk,                                    //                                  clk_0_clk.clk
		input  wire        Processor1_reset_reset_bridge_in_reset_reset,     //     Processor1_reset_reset_bridge_in_reset.reset
		input  wire        Processor2_reset_reset_bridge_in_reset_reset,     //     Processor2_reset_reset_bridge_in_reset.reset
		input  wire        RAM2_reset1_reset_bridge_in_reset_reset,          //          RAM2_reset1_reset_bridge_in_reset.reset
		input  wire        SHARED_MEMORY_reset1_reset_bridge_in_reset_reset, // SHARED_MEMORY_reset1_reset_bridge_in_reset.reset
		input  wire [19:0] Processor1_data_master_address,                   //                     Processor1_data_master.address
		output wire        Processor1_data_master_waitrequest,               //                                           .waitrequest
		input  wire [3:0]  Processor1_data_master_byteenable,                //                                           .byteenable
		input  wire        Processor1_data_master_read,                      //                                           .read
		output wire [31:0] Processor1_data_master_readdata,                  //                                           .readdata
		input  wire        Processor1_data_master_write,                     //                                           .write
		input  wire [31:0] Processor1_data_master_writedata,                 //                                           .writedata
		input  wire        Processor1_data_master_debugaccess,               //                                           .debugaccess
		input  wire [19:0] Processor1_instruction_master_address,            //              Processor1_instruction_master.address
		output wire        Processor1_instruction_master_waitrequest,        //                                           .waitrequest
		input  wire        Processor1_instruction_master_read,               //                                           .read
		output wire [31:0] Processor1_instruction_master_readdata,           //                                           .readdata
		input  wire [19:0] Processor2_data_master_address,                   //                     Processor2_data_master.address
		output wire        Processor2_data_master_waitrequest,               //                                           .waitrequest
		input  wire [3:0]  Processor2_data_master_byteenable,                //                                           .byteenable
		input  wire        Processor2_data_master_read,                      //                                           .read
		output wire [31:0] Processor2_data_master_readdata,                  //                                           .readdata
		input  wire        Processor2_data_master_write,                     //                                           .write
		input  wire [31:0] Processor2_data_master_writedata,                 //                                           .writedata
		input  wire        Processor2_data_master_debugaccess,               //                                           .debugaccess
		input  wire [19:0] Processor2_instruction_master_address,            //              Processor2_instruction_master.address
		output wire        Processor2_instruction_master_waitrequest,        //                                           .waitrequest
		input  wire        Processor2_instruction_master_read,               //                                           .read
		output wire [31:0] Processor2_instruction_master_readdata,           //                                           .readdata
		output wire [1:0]  Hex_1_2_s1_address,                               //                                 Hex_1_2_s1.address
		output wire        Hex_1_2_s1_write,                                 //                                           .write
		input  wire [31:0] Hex_1_2_s1_readdata,                              //                                           .readdata
		output wire [31:0] Hex_1_2_s1_writedata,                             //                                           .writedata
		output wire        Hex_1_2_s1_chipselect,                            //                                           .chipselect
		output wire [1:0]  Hex_3_4_s1_address,                               //                                 Hex_3_4_s1.address
		output wire        Hex_3_4_s1_write,                                 //                                           .write
		input  wire [31:0] Hex_3_4_s1_readdata,                              //                                           .readdata
		output wire [31:0] Hex_3_4_s1_writedata,                             //                                           .writedata
		output wire        Hex_3_4_s1_chipselect,                            //                                           .chipselect
		output wire [1:0]  Hex_5_6_s1_address,                               //                                 Hex_5_6_s1.address
		output wire        Hex_5_6_s1_write,                                 //                                           .write
		input  wire [31:0] Hex_5_6_s1_readdata,                              //                                           .readdata
		output wire [31:0] Hex_5_6_s1_writedata,                             //                                           .writedata
		output wire        Hex_5_6_s1_chipselect,                            //                                           .chipselect
		output wire [0:0]  JTAG_UART_avalon_jtag_slave_address,              //                JTAG_UART_avalon_jtag_slave.address
		output wire        JTAG_UART_avalon_jtag_slave_write,                //                                           .write
		output wire        JTAG_UART_avalon_jtag_slave_read,                 //                                           .read
		input  wire [31:0] JTAG_UART_avalon_jtag_slave_readdata,             //                                           .readdata
		output wire [31:0] JTAG_UART_avalon_jtag_slave_writedata,            //                                           .writedata
		input  wire        JTAG_UART_avalon_jtag_slave_waitrequest,          //                                           .waitrequest
		output wire        JTAG_UART_avalon_jtag_slave_chipselect,           //                                           .chipselect
		output wire [1:0]  leds_s1_address,                                  //                                    leds_s1.address
		output wire        leds_s1_write,                                    //                                           .write
		input  wire [31:0] leds_s1_readdata,                                 //                                           .readdata
		output wire [31:0] leds_s1_writedata,                                //                                           .writedata
		output wire        leds_s1_chipselect,                               //                                           .chipselect
		output wire [0:0]  MUTEX_s1_address,                                 //                                   MUTEX_s1.address
		output wire        MUTEX_s1_write,                                   //                                           .write
		output wire        MUTEX_s1_read,                                    //                                           .read
		input  wire [31:0] MUTEX_s1_readdata,                                //                                           .readdata
		output wire [31:0] MUTEX_s1_writedata,                               //                                           .writedata
		output wire        MUTEX_s1_chipselect,                              //                                           .chipselect
		output wire [8:0]  Processor1_debug_mem_slave_address,               //                 Processor1_debug_mem_slave.address
		output wire        Processor1_debug_mem_slave_write,                 //                                           .write
		output wire        Processor1_debug_mem_slave_read,                  //                                           .read
		input  wire [31:0] Processor1_debug_mem_slave_readdata,              //                                           .readdata
		output wire [31:0] Processor1_debug_mem_slave_writedata,             //                                           .writedata
		output wire [3:0]  Processor1_debug_mem_slave_byteenable,            //                                           .byteenable
		input  wire        Processor1_debug_mem_slave_waitrequest,           //                                           .waitrequest
		output wire        Processor1_debug_mem_slave_debugaccess,           //                                           .debugaccess
		output wire [8:0]  Processor2_debug_mem_slave_address,               //                 Processor2_debug_mem_slave.address
		output wire        Processor2_debug_mem_slave_write,                 //                                           .write
		output wire        Processor2_debug_mem_slave_read,                  //                                           .read
		input  wire [31:0] Processor2_debug_mem_slave_readdata,              //                                           .readdata
		output wire [31:0] Processor2_debug_mem_slave_writedata,             //                                           .writedata
		output wire [3:0]  Processor2_debug_mem_slave_byteenable,            //                                           .byteenable
		input  wire        Processor2_debug_mem_slave_waitrequest,           //                                           .waitrequest
		output wire        Processor2_debug_mem_slave_debugaccess,           //                                           .debugaccess
		output wire [1:0]  pushbutton_s1_address,                            //                              pushbutton_s1.address
		output wire        pushbutton_s1_write,                              //                                           .write
		input  wire [31:0] pushbutton_s1_readdata,                           //                                           .readdata
		output wire [31:0] pushbutton_s1_writedata,                          //                                           .writedata
		output wire        pushbutton_s1_chipselect,                         //                                           .chipselect
		output wire [15:0] RAM1_s1_address,                                  //                                    RAM1_s1.address
		output wire        RAM1_s1_write,                                    //                                           .write
		input  wire [31:0] RAM1_s1_readdata,                                 //                                           .readdata
		output wire [31:0] RAM1_s1_writedata,                                //                                           .writedata
		output wire [3:0]  RAM1_s1_byteenable,                               //                                           .byteenable
		output wire        RAM1_s1_chipselect,                               //                                           .chipselect
		output wire        RAM1_s1_clken,                                    //                                           .clken
		output wire [14:0] RAM2_s1_address,                                  //                                    RAM2_s1.address
		output wire        RAM2_s1_write,                                    //                                           .write
		input  wire [31:0] RAM2_s1_readdata,                                 //                                           .readdata
		output wire [31:0] RAM2_s1_writedata,                                //                                           .writedata
		output wire [3:0]  RAM2_s1_byteenable,                               //                                           .byteenable
		output wire        RAM2_s1_chipselect,                               //                                           .chipselect
		output wire        RAM2_s1_clken,                                    //                                           .clken
		output wire        rooms_manager_0_avalon_slave_0_write,             //             rooms_manager_0_avalon_slave_0.write
		output wire [7:0]  rooms_manager_0_avalon_slave_0_writedata,         //                                           .writedata
		output wire        rooms_manager_0_avalon_slave_0_chipselect,        //                                           .chipselect
		output wire [9:0]  SHARED_MEMORY_s1_address,                         //                           SHARED_MEMORY_s1.address
		output wire        SHARED_MEMORY_s1_write,                           //                                           .write
		input  wire [31:0] SHARED_MEMORY_s1_readdata,                        //                                           .readdata
		output wire [31:0] SHARED_MEMORY_s1_writedata,                       //                                           .writedata
		output wire [3:0]  SHARED_MEMORY_s1_byteenable,                      //                                           .byteenable
		output wire        SHARED_MEMORY_s1_chipselect,                      //                                           .chipselect
		output wire        SHARED_MEMORY_s1_clken,                           //                                           .clken
		output wire [1:0]  sw_sliders_s1_address,                            //                              sw_sliders_s1.address
		output wire        sw_sliders_s1_write,                              //                                           .write
		input  wire [31:0] sw_sliders_s1_readdata,                           //                                           .readdata
		output wire [31:0] sw_sliders_s1_writedata,                          //                                           .writedata
		output wire        sw_sliders_s1_chipselect,                         //                                           .chipselect
		output wire [2:0]  Timer1_s1_address,                                //                                  Timer1_s1.address
		output wire        Timer1_s1_write,                                  //                                           .write
		input  wire [15:0] Timer1_s1_readdata,                               //                                           .readdata
		output wire [15:0] Timer1_s1_writedata,                              //                                           .writedata
		output wire        Timer1_s1_chipselect,                             //                                           .chipselect
		output wire [2:0]  Timer2_s1_address,                                //                                  Timer2_s1.address
		output wire        Timer2_s1_write,                                  //                                           .write
		input  wire [15:0] Timer2_s1_readdata,                               //                                           .readdata
		output wire [15:0] Timer2_s1_writedata,                              //                                           .writedata
		output wire        Timer2_s1_chipselect                              //                                           .chipselect
	);

	wire         processor1_data_master_translator_avalon_universal_master_0_waitrequest;          // Processor1_data_master_agent:av_waitrequest -> Processor1_data_master_translator:uav_waitrequest
	wire  [31:0] processor1_data_master_translator_avalon_universal_master_0_readdata;             // Processor1_data_master_agent:av_readdata -> Processor1_data_master_translator:uav_readdata
	wire         processor1_data_master_translator_avalon_universal_master_0_debugaccess;          // Processor1_data_master_translator:uav_debugaccess -> Processor1_data_master_agent:av_debugaccess
	wire  [19:0] processor1_data_master_translator_avalon_universal_master_0_address;              // Processor1_data_master_translator:uav_address -> Processor1_data_master_agent:av_address
	wire         processor1_data_master_translator_avalon_universal_master_0_read;                 // Processor1_data_master_translator:uav_read -> Processor1_data_master_agent:av_read
	wire   [3:0] processor1_data_master_translator_avalon_universal_master_0_byteenable;           // Processor1_data_master_translator:uav_byteenable -> Processor1_data_master_agent:av_byteenable
	wire         processor1_data_master_translator_avalon_universal_master_0_readdatavalid;        // Processor1_data_master_agent:av_readdatavalid -> Processor1_data_master_translator:uav_readdatavalid
	wire         processor1_data_master_translator_avalon_universal_master_0_lock;                 // Processor1_data_master_translator:uav_lock -> Processor1_data_master_agent:av_lock
	wire         processor1_data_master_translator_avalon_universal_master_0_write;                // Processor1_data_master_translator:uav_write -> Processor1_data_master_agent:av_write
	wire  [31:0] processor1_data_master_translator_avalon_universal_master_0_writedata;            // Processor1_data_master_translator:uav_writedata -> Processor1_data_master_agent:av_writedata
	wire   [2:0] processor1_data_master_translator_avalon_universal_master_0_burstcount;           // Processor1_data_master_translator:uav_burstcount -> Processor1_data_master_agent:av_burstcount
	wire         rsp_mux_src_valid;                                                                // rsp_mux:src_valid -> Processor1_data_master_agent:rp_valid
	wire  [97:0] rsp_mux_src_data;                                                                 // rsp_mux:src_data -> Processor1_data_master_agent:rp_data
	wire         rsp_mux_src_ready;                                                                // Processor1_data_master_agent:rp_ready -> rsp_mux:src_ready
	wire  [15:0] rsp_mux_src_channel;                                                              // rsp_mux:src_channel -> Processor1_data_master_agent:rp_channel
	wire         rsp_mux_src_startofpacket;                                                        // rsp_mux:src_startofpacket -> Processor1_data_master_agent:rp_startofpacket
	wire         rsp_mux_src_endofpacket;                                                          // rsp_mux:src_endofpacket -> Processor1_data_master_agent:rp_endofpacket
	wire         processor2_data_master_translator_avalon_universal_master_0_waitrequest;          // Processor2_data_master_agent:av_waitrequest -> Processor2_data_master_translator:uav_waitrequest
	wire  [31:0] processor2_data_master_translator_avalon_universal_master_0_readdata;             // Processor2_data_master_agent:av_readdata -> Processor2_data_master_translator:uav_readdata
	wire         processor2_data_master_translator_avalon_universal_master_0_debugaccess;          // Processor2_data_master_translator:uav_debugaccess -> Processor2_data_master_agent:av_debugaccess
	wire  [19:0] processor2_data_master_translator_avalon_universal_master_0_address;              // Processor2_data_master_translator:uav_address -> Processor2_data_master_agent:av_address
	wire         processor2_data_master_translator_avalon_universal_master_0_read;                 // Processor2_data_master_translator:uav_read -> Processor2_data_master_agent:av_read
	wire   [3:0] processor2_data_master_translator_avalon_universal_master_0_byteenable;           // Processor2_data_master_translator:uav_byteenable -> Processor2_data_master_agent:av_byteenable
	wire         processor2_data_master_translator_avalon_universal_master_0_readdatavalid;        // Processor2_data_master_agent:av_readdatavalid -> Processor2_data_master_translator:uav_readdatavalid
	wire         processor2_data_master_translator_avalon_universal_master_0_lock;                 // Processor2_data_master_translator:uav_lock -> Processor2_data_master_agent:av_lock
	wire         processor2_data_master_translator_avalon_universal_master_0_write;                // Processor2_data_master_translator:uav_write -> Processor2_data_master_agent:av_write
	wire  [31:0] processor2_data_master_translator_avalon_universal_master_0_writedata;            // Processor2_data_master_translator:uav_writedata -> Processor2_data_master_agent:av_writedata
	wire   [2:0] processor2_data_master_translator_avalon_universal_master_0_burstcount;           // Processor2_data_master_translator:uav_burstcount -> Processor2_data_master_agent:av_burstcount
	wire         rsp_mux_001_src_valid;                                                            // rsp_mux_001:src_valid -> Processor2_data_master_agent:rp_valid
	wire  [97:0] rsp_mux_001_src_data;                                                             // rsp_mux_001:src_data -> Processor2_data_master_agent:rp_data
	wire         rsp_mux_001_src_ready;                                                            // Processor2_data_master_agent:rp_ready -> rsp_mux_001:src_ready
	wire  [15:0] rsp_mux_001_src_channel;                                                          // rsp_mux_001:src_channel -> Processor2_data_master_agent:rp_channel
	wire         rsp_mux_001_src_startofpacket;                                                    // rsp_mux_001:src_startofpacket -> Processor2_data_master_agent:rp_startofpacket
	wire         rsp_mux_001_src_endofpacket;                                                      // rsp_mux_001:src_endofpacket -> Processor2_data_master_agent:rp_endofpacket
	wire         processor2_instruction_master_translator_avalon_universal_master_0_waitrequest;   // Processor2_instruction_master_agent:av_waitrequest -> Processor2_instruction_master_translator:uav_waitrequest
	wire  [31:0] processor2_instruction_master_translator_avalon_universal_master_0_readdata;      // Processor2_instruction_master_agent:av_readdata -> Processor2_instruction_master_translator:uav_readdata
	wire         processor2_instruction_master_translator_avalon_universal_master_0_debugaccess;   // Processor2_instruction_master_translator:uav_debugaccess -> Processor2_instruction_master_agent:av_debugaccess
	wire  [19:0] processor2_instruction_master_translator_avalon_universal_master_0_address;       // Processor2_instruction_master_translator:uav_address -> Processor2_instruction_master_agent:av_address
	wire         processor2_instruction_master_translator_avalon_universal_master_0_read;          // Processor2_instruction_master_translator:uav_read -> Processor2_instruction_master_agent:av_read
	wire   [3:0] processor2_instruction_master_translator_avalon_universal_master_0_byteenable;    // Processor2_instruction_master_translator:uav_byteenable -> Processor2_instruction_master_agent:av_byteenable
	wire         processor2_instruction_master_translator_avalon_universal_master_0_readdatavalid; // Processor2_instruction_master_agent:av_readdatavalid -> Processor2_instruction_master_translator:uav_readdatavalid
	wire         processor2_instruction_master_translator_avalon_universal_master_0_lock;          // Processor2_instruction_master_translator:uav_lock -> Processor2_instruction_master_agent:av_lock
	wire         processor2_instruction_master_translator_avalon_universal_master_0_write;         // Processor2_instruction_master_translator:uav_write -> Processor2_instruction_master_agent:av_write
	wire  [31:0] processor2_instruction_master_translator_avalon_universal_master_0_writedata;     // Processor2_instruction_master_translator:uav_writedata -> Processor2_instruction_master_agent:av_writedata
	wire   [2:0] processor2_instruction_master_translator_avalon_universal_master_0_burstcount;    // Processor2_instruction_master_translator:uav_burstcount -> Processor2_instruction_master_agent:av_burstcount
	wire         rsp_mux_002_src_valid;                                                            // rsp_mux_002:src_valid -> Processor2_instruction_master_agent:rp_valid
	wire  [97:0] rsp_mux_002_src_data;                                                             // rsp_mux_002:src_data -> Processor2_instruction_master_agent:rp_data
	wire         rsp_mux_002_src_ready;                                                            // Processor2_instruction_master_agent:rp_ready -> rsp_mux_002:src_ready
	wire  [15:0] rsp_mux_002_src_channel;                                                          // rsp_mux_002:src_channel -> Processor2_instruction_master_agent:rp_channel
	wire         rsp_mux_002_src_startofpacket;                                                    // rsp_mux_002:src_startofpacket -> Processor2_instruction_master_agent:rp_startofpacket
	wire         rsp_mux_002_src_endofpacket;                                                      // rsp_mux_002:src_endofpacket -> Processor2_instruction_master_agent:rp_endofpacket
	wire         processor1_instruction_master_translator_avalon_universal_master_0_waitrequest;   // Processor1_instruction_master_agent:av_waitrequest -> Processor1_instruction_master_translator:uav_waitrequest
	wire  [31:0] processor1_instruction_master_translator_avalon_universal_master_0_readdata;      // Processor1_instruction_master_agent:av_readdata -> Processor1_instruction_master_translator:uav_readdata
	wire         processor1_instruction_master_translator_avalon_universal_master_0_debugaccess;   // Processor1_instruction_master_translator:uav_debugaccess -> Processor1_instruction_master_agent:av_debugaccess
	wire  [19:0] processor1_instruction_master_translator_avalon_universal_master_0_address;       // Processor1_instruction_master_translator:uav_address -> Processor1_instruction_master_agent:av_address
	wire         processor1_instruction_master_translator_avalon_universal_master_0_read;          // Processor1_instruction_master_translator:uav_read -> Processor1_instruction_master_agent:av_read
	wire   [3:0] processor1_instruction_master_translator_avalon_universal_master_0_byteenable;    // Processor1_instruction_master_translator:uav_byteenable -> Processor1_instruction_master_agent:av_byteenable
	wire         processor1_instruction_master_translator_avalon_universal_master_0_readdatavalid; // Processor1_instruction_master_agent:av_readdatavalid -> Processor1_instruction_master_translator:uav_readdatavalid
	wire         processor1_instruction_master_translator_avalon_universal_master_0_lock;          // Processor1_instruction_master_translator:uav_lock -> Processor1_instruction_master_agent:av_lock
	wire         processor1_instruction_master_translator_avalon_universal_master_0_write;         // Processor1_instruction_master_translator:uav_write -> Processor1_instruction_master_agent:av_write
	wire  [31:0] processor1_instruction_master_translator_avalon_universal_master_0_writedata;     // Processor1_instruction_master_translator:uav_writedata -> Processor1_instruction_master_agent:av_writedata
	wire   [2:0] processor1_instruction_master_translator_avalon_universal_master_0_burstcount;    // Processor1_instruction_master_translator:uav_burstcount -> Processor1_instruction_master_agent:av_burstcount
	wire         rsp_mux_003_src_valid;                                                            // rsp_mux_003:src_valid -> Processor1_instruction_master_agent:rp_valid
	wire  [97:0] rsp_mux_003_src_data;                                                             // rsp_mux_003:src_data -> Processor1_instruction_master_agent:rp_data
	wire         rsp_mux_003_src_ready;                                                            // Processor1_instruction_master_agent:rp_ready -> rsp_mux_003:src_ready
	wire  [15:0] rsp_mux_003_src_channel;                                                          // rsp_mux_003:src_channel -> Processor1_instruction_master_agent:rp_channel
	wire         rsp_mux_003_src_startofpacket;                                                    // rsp_mux_003:src_startofpacket -> Processor1_instruction_master_agent:rp_startofpacket
	wire         rsp_mux_003_src_endofpacket;                                                      // rsp_mux_003:src_endofpacket -> Processor1_instruction_master_agent:rp_endofpacket
	wire  [31:0] jtag_uart_avalon_jtag_slave_agent_m0_readdata;                                    // JTAG_UART_avalon_jtag_slave_translator:uav_readdata -> JTAG_UART_avalon_jtag_slave_agent:m0_readdata
	wire         jtag_uart_avalon_jtag_slave_agent_m0_waitrequest;                                 // JTAG_UART_avalon_jtag_slave_translator:uav_waitrequest -> JTAG_UART_avalon_jtag_slave_agent:m0_waitrequest
	wire         jtag_uart_avalon_jtag_slave_agent_m0_debugaccess;                                 // JTAG_UART_avalon_jtag_slave_agent:m0_debugaccess -> JTAG_UART_avalon_jtag_slave_translator:uav_debugaccess
	wire  [19:0] jtag_uart_avalon_jtag_slave_agent_m0_address;                                     // JTAG_UART_avalon_jtag_slave_agent:m0_address -> JTAG_UART_avalon_jtag_slave_translator:uav_address
	wire   [3:0] jtag_uart_avalon_jtag_slave_agent_m0_byteenable;                                  // JTAG_UART_avalon_jtag_slave_agent:m0_byteenable -> JTAG_UART_avalon_jtag_slave_translator:uav_byteenable
	wire         jtag_uart_avalon_jtag_slave_agent_m0_read;                                        // JTAG_UART_avalon_jtag_slave_agent:m0_read -> JTAG_UART_avalon_jtag_slave_translator:uav_read
	wire         jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid;                               // JTAG_UART_avalon_jtag_slave_translator:uav_readdatavalid -> JTAG_UART_avalon_jtag_slave_agent:m0_readdatavalid
	wire         jtag_uart_avalon_jtag_slave_agent_m0_lock;                                        // JTAG_UART_avalon_jtag_slave_agent:m0_lock -> JTAG_UART_avalon_jtag_slave_translator:uav_lock
	wire  [31:0] jtag_uart_avalon_jtag_slave_agent_m0_writedata;                                   // JTAG_UART_avalon_jtag_slave_agent:m0_writedata -> JTAG_UART_avalon_jtag_slave_translator:uav_writedata
	wire         jtag_uart_avalon_jtag_slave_agent_m0_write;                                       // JTAG_UART_avalon_jtag_slave_agent:m0_write -> JTAG_UART_avalon_jtag_slave_translator:uav_write
	wire   [2:0] jtag_uart_avalon_jtag_slave_agent_m0_burstcount;                                  // JTAG_UART_avalon_jtag_slave_agent:m0_burstcount -> JTAG_UART_avalon_jtag_slave_translator:uav_burstcount
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_valid;                                // JTAG_UART_avalon_jtag_slave_agent:rf_source_valid -> JTAG_UART_avalon_jtag_slave_agent_rsp_fifo:in_valid
	wire  [98:0] jtag_uart_avalon_jtag_slave_agent_rf_source_data;                                 // JTAG_UART_avalon_jtag_slave_agent:rf_source_data -> JTAG_UART_avalon_jtag_slave_agent_rsp_fifo:in_data
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_ready;                                // JTAG_UART_avalon_jtag_slave_agent_rsp_fifo:in_ready -> JTAG_UART_avalon_jtag_slave_agent:rf_source_ready
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket;                        // JTAG_UART_avalon_jtag_slave_agent:rf_source_startofpacket -> JTAG_UART_avalon_jtag_slave_agent_rsp_fifo:in_startofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket;                          // JTAG_UART_avalon_jtag_slave_agent:rf_source_endofpacket -> JTAG_UART_avalon_jtag_slave_agent_rsp_fifo:in_endofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid;                             // JTAG_UART_avalon_jtag_slave_agent_rsp_fifo:out_valid -> JTAG_UART_avalon_jtag_slave_agent:rf_sink_valid
	wire  [98:0] jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data;                              // JTAG_UART_avalon_jtag_slave_agent_rsp_fifo:out_data -> JTAG_UART_avalon_jtag_slave_agent:rf_sink_data
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready;                             // JTAG_UART_avalon_jtag_slave_agent:rf_sink_ready -> JTAG_UART_avalon_jtag_slave_agent_rsp_fifo:out_ready
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;                     // JTAG_UART_avalon_jtag_slave_agent_rsp_fifo:out_startofpacket -> JTAG_UART_avalon_jtag_slave_agent:rf_sink_startofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;                       // JTAG_UART_avalon_jtag_slave_agent_rsp_fifo:out_endofpacket -> JTAG_UART_avalon_jtag_slave_agent:rf_sink_endofpacket
	wire         cmd_mux_src_valid;                                                                // cmd_mux:src_valid -> JTAG_UART_avalon_jtag_slave_agent:cp_valid
	wire  [97:0] cmd_mux_src_data;                                                                 // cmd_mux:src_data -> JTAG_UART_avalon_jtag_slave_agent:cp_data
	wire         cmd_mux_src_ready;                                                                // JTAG_UART_avalon_jtag_slave_agent:cp_ready -> cmd_mux:src_ready
	wire  [15:0] cmd_mux_src_channel;                                                              // cmd_mux:src_channel -> JTAG_UART_avalon_jtag_slave_agent:cp_channel
	wire         cmd_mux_src_startofpacket;                                                        // cmd_mux:src_startofpacket -> JTAG_UART_avalon_jtag_slave_agent:cp_startofpacket
	wire         cmd_mux_src_endofpacket;                                                          // cmd_mux:src_endofpacket -> JTAG_UART_avalon_jtag_slave_agent:cp_endofpacket
	wire  [31:0] processor1_debug_mem_slave_agent_m0_readdata;                                     // Processor1_debug_mem_slave_translator:uav_readdata -> Processor1_debug_mem_slave_agent:m0_readdata
	wire         processor1_debug_mem_slave_agent_m0_waitrequest;                                  // Processor1_debug_mem_slave_translator:uav_waitrequest -> Processor1_debug_mem_slave_agent:m0_waitrequest
	wire         processor1_debug_mem_slave_agent_m0_debugaccess;                                  // Processor1_debug_mem_slave_agent:m0_debugaccess -> Processor1_debug_mem_slave_translator:uav_debugaccess
	wire  [19:0] processor1_debug_mem_slave_agent_m0_address;                                      // Processor1_debug_mem_slave_agent:m0_address -> Processor1_debug_mem_slave_translator:uav_address
	wire   [3:0] processor1_debug_mem_slave_agent_m0_byteenable;                                   // Processor1_debug_mem_slave_agent:m0_byteenable -> Processor1_debug_mem_slave_translator:uav_byteenable
	wire         processor1_debug_mem_slave_agent_m0_read;                                         // Processor1_debug_mem_slave_agent:m0_read -> Processor1_debug_mem_slave_translator:uav_read
	wire         processor1_debug_mem_slave_agent_m0_readdatavalid;                                // Processor1_debug_mem_slave_translator:uav_readdatavalid -> Processor1_debug_mem_slave_agent:m0_readdatavalid
	wire         processor1_debug_mem_slave_agent_m0_lock;                                         // Processor1_debug_mem_slave_agent:m0_lock -> Processor1_debug_mem_slave_translator:uav_lock
	wire  [31:0] processor1_debug_mem_slave_agent_m0_writedata;                                    // Processor1_debug_mem_slave_agent:m0_writedata -> Processor1_debug_mem_slave_translator:uav_writedata
	wire         processor1_debug_mem_slave_agent_m0_write;                                        // Processor1_debug_mem_slave_agent:m0_write -> Processor1_debug_mem_slave_translator:uav_write
	wire   [2:0] processor1_debug_mem_slave_agent_m0_burstcount;                                   // Processor1_debug_mem_slave_agent:m0_burstcount -> Processor1_debug_mem_slave_translator:uav_burstcount
	wire         processor1_debug_mem_slave_agent_rf_source_valid;                                 // Processor1_debug_mem_slave_agent:rf_source_valid -> Processor1_debug_mem_slave_agent_rsp_fifo:in_valid
	wire  [98:0] processor1_debug_mem_slave_agent_rf_source_data;                                  // Processor1_debug_mem_slave_agent:rf_source_data -> Processor1_debug_mem_slave_agent_rsp_fifo:in_data
	wire         processor1_debug_mem_slave_agent_rf_source_ready;                                 // Processor1_debug_mem_slave_agent_rsp_fifo:in_ready -> Processor1_debug_mem_slave_agent:rf_source_ready
	wire         processor1_debug_mem_slave_agent_rf_source_startofpacket;                         // Processor1_debug_mem_slave_agent:rf_source_startofpacket -> Processor1_debug_mem_slave_agent_rsp_fifo:in_startofpacket
	wire         processor1_debug_mem_slave_agent_rf_source_endofpacket;                           // Processor1_debug_mem_slave_agent:rf_source_endofpacket -> Processor1_debug_mem_slave_agent_rsp_fifo:in_endofpacket
	wire         processor1_debug_mem_slave_agent_rsp_fifo_out_valid;                              // Processor1_debug_mem_slave_agent_rsp_fifo:out_valid -> Processor1_debug_mem_slave_agent:rf_sink_valid
	wire  [98:0] processor1_debug_mem_slave_agent_rsp_fifo_out_data;                               // Processor1_debug_mem_slave_agent_rsp_fifo:out_data -> Processor1_debug_mem_slave_agent:rf_sink_data
	wire         processor1_debug_mem_slave_agent_rsp_fifo_out_ready;                              // Processor1_debug_mem_slave_agent:rf_sink_ready -> Processor1_debug_mem_slave_agent_rsp_fifo:out_ready
	wire         processor1_debug_mem_slave_agent_rsp_fifo_out_startofpacket;                      // Processor1_debug_mem_slave_agent_rsp_fifo:out_startofpacket -> Processor1_debug_mem_slave_agent:rf_sink_startofpacket
	wire         processor1_debug_mem_slave_agent_rsp_fifo_out_endofpacket;                        // Processor1_debug_mem_slave_agent_rsp_fifo:out_endofpacket -> Processor1_debug_mem_slave_agent:rf_sink_endofpacket
	wire         cmd_mux_001_src_valid;                                                            // cmd_mux_001:src_valid -> Processor1_debug_mem_slave_agent:cp_valid
	wire  [97:0] cmd_mux_001_src_data;                                                             // cmd_mux_001:src_data -> Processor1_debug_mem_slave_agent:cp_data
	wire         cmd_mux_001_src_ready;                                                            // Processor1_debug_mem_slave_agent:cp_ready -> cmd_mux_001:src_ready
	wire  [15:0] cmd_mux_001_src_channel;                                                          // cmd_mux_001:src_channel -> Processor1_debug_mem_slave_agent:cp_channel
	wire         cmd_mux_001_src_startofpacket;                                                    // cmd_mux_001:src_startofpacket -> Processor1_debug_mem_slave_agent:cp_startofpacket
	wire         cmd_mux_001_src_endofpacket;                                                      // cmd_mux_001:src_endofpacket -> Processor1_debug_mem_slave_agent:cp_endofpacket
	wire  [31:0] ram1_s1_agent_m0_readdata;                                                        // RAM1_s1_translator:uav_readdata -> RAM1_s1_agent:m0_readdata
	wire         ram1_s1_agent_m0_waitrequest;                                                     // RAM1_s1_translator:uav_waitrequest -> RAM1_s1_agent:m0_waitrequest
	wire         ram1_s1_agent_m0_debugaccess;                                                     // RAM1_s1_agent:m0_debugaccess -> RAM1_s1_translator:uav_debugaccess
	wire  [19:0] ram1_s1_agent_m0_address;                                                         // RAM1_s1_agent:m0_address -> RAM1_s1_translator:uav_address
	wire   [3:0] ram1_s1_agent_m0_byteenable;                                                      // RAM1_s1_agent:m0_byteenable -> RAM1_s1_translator:uav_byteenable
	wire         ram1_s1_agent_m0_read;                                                            // RAM1_s1_agent:m0_read -> RAM1_s1_translator:uav_read
	wire         ram1_s1_agent_m0_readdatavalid;                                                   // RAM1_s1_translator:uav_readdatavalid -> RAM1_s1_agent:m0_readdatavalid
	wire         ram1_s1_agent_m0_lock;                                                            // RAM1_s1_agent:m0_lock -> RAM1_s1_translator:uav_lock
	wire  [31:0] ram1_s1_agent_m0_writedata;                                                       // RAM1_s1_agent:m0_writedata -> RAM1_s1_translator:uav_writedata
	wire         ram1_s1_agent_m0_write;                                                           // RAM1_s1_agent:m0_write -> RAM1_s1_translator:uav_write
	wire   [2:0] ram1_s1_agent_m0_burstcount;                                                      // RAM1_s1_agent:m0_burstcount -> RAM1_s1_translator:uav_burstcount
	wire         ram1_s1_agent_rf_source_valid;                                                    // RAM1_s1_agent:rf_source_valid -> RAM1_s1_agent_rsp_fifo:in_valid
	wire  [98:0] ram1_s1_agent_rf_source_data;                                                     // RAM1_s1_agent:rf_source_data -> RAM1_s1_agent_rsp_fifo:in_data
	wire         ram1_s1_agent_rf_source_ready;                                                    // RAM1_s1_agent_rsp_fifo:in_ready -> RAM1_s1_agent:rf_source_ready
	wire         ram1_s1_agent_rf_source_startofpacket;                                            // RAM1_s1_agent:rf_source_startofpacket -> RAM1_s1_agent_rsp_fifo:in_startofpacket
	wire         ram1_s1_agent_rf_source_endofpacket;                                              // RAM1_s1_agent:rf_source_endofpacket -> RAM1_s1_agent_rsp_fifo:in_endofpacket
	wire         ram1_s1_agent_rsp_fifo_out_valid;                                                 // RAM1_s1_agent_rsp_fifo:out_valid -> RAM1_s1_agent:rf_sink_valid
	wire  [98:0] ram1_s1_agent_rsp_fifo_out_data;                                                  // RAM1_s1_agent_rsp_fifo:out_data -> RAM1_s1_agent:rf_sink_data
	wire         ram1_s1_agent_rsp_fifo_out_ready;                                                 // RAM1_s1_agent:rf_sink_ready -> RAM1_s1_agent_rsp_fifo:out_ready
	wire         ram1_s1_agent_rsp_fifo_out_startofpacket;                                         // RAM1_s1_agent_rsp_fifo:out_startofpacket -> RAM1_s1_agent:rf_sink_startofpacket
	wire         ram1_s1_agent_rsp_fifo_out_endofpacket;                                           // RAM1_s1_agent_rsp_fifo:out_endofpacket -> RAM1_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_002_src_valid;                                                            // cmd_mux_002:src_valid -> RAM1_s1_agent:cp_valid
	wire  [97:0] cmd_mux_002_src_data;                                                             // cmd_mux_002:src_data -> RAM1_s1_agent:cp_data
	wire         cmd_mux_002_src_ready;                                                            // RAM1_s1_agent:cp_ready -> cmd_mux_002:src_ready
	wire  [15:0] cmd_mux_002_src_channel;                                                          // cmd_mux_002:src_channel -> RAM1_s1_agent:cp_channel
	wire         cmd_mux_002_src_startofpacket;                                                    // cmd_mux_002:src_startofpacket -> RAM1_s1_agent:cp_startofpacket
	wire         cmd_mux_002_src_endofpacket;                                                      // cmd_mux_002:src_endofpacket -> RAM1_s1_agent:cp_endofpacket
	wire  [31:0] sw_sliders_s1_agent_m0_readdata;                                                  // sw_sliders_s1_translator:uav_readdata -> sw_sliders_s1_agent:m0_readdata
	wire         sw_sliders_s1_agent_m0_waitrequest;                                               // sw_sliders_s1_translator:uav_waitrequest -> sw_sliders_s1_agent:m0_waitrequest
	wire         sw_sliders_s1_agent_m0_debugaccess;                                               // sw_sliders_s1_agent:m0_debugaccess -> sw_sliders_s1_translator:uav_debugaccess
	wire  [19:0] sw_sliders_s1_agent_m0_address;                                                   // sw_sliders_s1_agent:m0_address -> sw_sliders_s1_translator:uav_address
	wire   [3:0] sw_sliders_s1_agent_m0_byteenable;                                                // sw_sliders_s1_agent:m0_byteenable -> sw_sliders_s1_translator:uav_byteenable
	wire         sw_sliders_s1_agent_m0_read;                                                      // sw_sliders_s1_agent:m0_read -> sw_sliders_s1_translator:uav_read
	wire         sw_sliders_s1_agent_m0_readdatavalid;                                             // sw_sliders_s1_translator:uav_readdatavalid -> sw_sliders_s1_agent:m0_readdatavalid
	wire         sw_sliders_s1_agent_m0_lock;                                                      // sw_sliders_s1_agent:m0_lock -> sw_sliders_s1_translator:uav_lock
	wire  [31:0] sw_sliders_s1_agent_m0_writedata;                                                 // sw_sliders_s1_agent:m0_writedata -> sw_sliders_s1_translator:uav_writedata
	wire         sw_sliders_s1_agent_m0_write;                                                     // sw_sliders_s1_agent:m0_write -> sw_sliders_s1_translator:uav_write
	wire   [2:0] sw_sliders_s1_agent_m0_burstcount;                                                // sw_sliders_s1_agent:m0_burstcount -> sw_sliders_s1_translator:uav_burstcount
	wire         sw_sliders_s1_agent_rf_source_valid;                                              // sw_sliders_s1_agent:rf_source_valid -> sw_sliders_s1_agent_rsp_fifo:in_valid
	wire  [98:0] sw_sliders_s1_agent_rf_source_data;                                               // sw_sliders_s1_agent:rf_source_data -> sw_sliders_s1_agent_rsp_fifo:in_data
	wire         sw_sliders_s1_agent_rf_source_ready;                                              // sw_sliders_s1_agent_rsp_fifo:in_ready -> sw_sliders_s1_agent:rf_source_ready
	wire         sw_sliders_s1_agent_rf_source_startofpacket;                                      // sw_sliders_s1_agent:rf_source_startofpacket -> sw_sliders_s1_agent_rsp_fifo:in_startofpacket
	wire         sw_sliders_s1_agent_rf_source_endofpacket;                                        // sw_sliders_s1_agent:rf_source_endofpacket -> sw_sliders_s1_agent_rsp_fifo:in_endofpacket
	wire         sw_sliders_s1_agent_rsp_fifo_out_valid;                                           // sw_sliders_s1_agent_rsp_fifo:out_valid -> sw_sliders_s1_agent:rf_sink_valid
	wire  [98:0] sw_sliders_s1_agent_rsp_fifo_out_data;                                            // sw_sliders_s1_agent_rsp_fifo:out_data -> sw_sliders_s1_agent:rf_sink_data
	wire         sw_sliders_s1_agent_rsp_fifo_out_ready;                                           // sw_sliders_s1_agent:rf_sink_ready -> sw_sliders_s1_agent_rsp_fifo:out_ready
	wire         sw_sliders_s1_agent_rsp_fifo_out_startofpacket;                                   // sw_sliders_s1_agent_rsp_fifo:out_startofpacket -> sw_sliders_s1_agent:rf_sink_startofpacket
	wire         sw_sliders_s1_agent_rsp_fifo_out_endofpacket;                                     // sw_sliders_s1_agent_rsp_fifo:out_endofpacket -> sw_sliders_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_003_src_valid;                                                            // cmd_mux_003:src_valid -> sw_sliders_s1_agent:cp_valid
	wire  [97:0] cmd_mux_003_src_data;                                                             // cmd_mux_003:src_data -> sw_sliders_s1_agent:cp_data
	wire         cmd_mux_003_src_ready;                                                            // sw_sliders_s1_agent:cp_ready -> cmd_mux_003:src_ready
	wire  [15:0] cmd_mux_003_src_channel;                                                          // cmd_mux_003:src_channel -> sw_sliders_s1_agent:cp_channel
	wire         cmd_mux_003_src_startofpacket;                                                    // cmd_mux_003:src_startofpacket -> sw_sliders_s1_agent:cp_startofpacket
	wire         cmd_mux_003_src_endofpacket;                                                      // cmd_mux_003:src_endofpacket -> sw_sliders_s1_agent:cp_endofpacket
	wire  [31:0] timer1_s1_agent_m0_readdata;                                                      // Timer1_s1_translator:uav_readdata -> Timer1_s1_agent:m0_readdata
	wire         timer1_s1_agent_m0_waitrequest;                                                   // Timer1_s1_translator:uav_waitrequest -> Timer1_s1_agent:m0_waitrequest
	wire         timer1_s1_agent_m0_debugaccess;                                                   // Timer1_s1_agent:m0_debugaccess -> Timer1_s1_translator:uav_debugaccess
	wire  [19:0] timer1_s1_agent_m0_address;                                                       // Timer1_s1_agent:m0_address -> Timer1_s1_translator:uav_address
	wire   [3:0] timer1_s1_agent_m0_byteenable;                                                    // Timer1_s1_agent:m0_byteenable -> Timer1_s1_translator:uav_byteenable
	wire         timer1_s1_agent_m0_read;                                                          // Timer1_s1_agent:m0_read -> Timer1_s1_translator:uav_read
	wire         timer1_s1_agent_m0_readdatavalid;                                                 // Timer1_s1_translator:uav_readdatavalid -> Timer1_s1_agent:m0_readdatavalid
	wire         timer1_s1_agent_m0_lock;                                                          // Timer1_s1_agent:m0_lock -> Timer1_s1_translator:uav_lock
	wire  [31:0] timer1_s1_agent_m0_writedata;                                                     // Timer1_s1_agent:m0_writedata -> Timer1_s1_translator:uav_writedata
	wire         timer1_s1_agent_m0_write;                                                         // Timer1_s1_agent:m0_write -> Timer1_s1_translator:uav_write
	wire   [2:0] timer1_s1_agent_m0_burstcount;                                                    // Timer1_s1_agent:m0_burstcount -> Timer1_s1_translator:uav_burstcount
	wire         timer1_s1_agent_rf_source_valid;                                                  // Timer1_s1_agent:rf_source_valid -> Timer1_s1_agent_rsp_fifo:in_valid
	wire  [98:0] timer1_s1_agent_rf_source_data;                                                   // Timer1_s1_agent:rf_source_data -> Timer1_s1_agent_rsp_fifo:in_data
	wire         timer1_s1_agent_rf_source_ready;                                                  // Timer1_s1_agent_rsp_fifo:in_ready -> Timer1_s1_agent:rf_source_ready
	wire         timer1_s1_agent_rf_source_startofpacket;                                          // Timer1_s1_agent:rf_source_startofpacket -> Timer1_s1_agent_rsp_fifo:in_startofpacket
	wire         timer1_s1_agent_rf_source_endofpacket;                                            // Timer1_s1_agent:rf_source_endofpacket -> Timer1_s1_agent_rsp_fifo:in_endofpacket
	wire         timer1_s1_agent_rsp_fifo_out_valid;                                               // Timer1_s1_agent_rsp_fifo:out_valid -> Timer1_s1_agent:rf_sink_valid
	wire  [98:0] timer1_s1_agent_rsp_fifo_out_data;                                                // Timer1_s1_agent_rsp_fifo:out_data -> Timer1_s1_agent:rf_sink_data
	wire         timer1_s1_agent_rsp_fifo_out_ready;                                               // Timer1_s1_agent:rf_sink_ready -> Timer1_s1_agent_rsp_fifo:out_ready
	wire         timer1_s1_agent_rsp_fifo_out_startofpacket;                                       // Timer1_s1_agent_rsp_fifo:out_startofpacket -> Timer1_s1_agent:rf_sink_startofpacket
	wire         timer1_s1_agent_rsp_fifo_out_endofpacket;                                         // Timer1_s1_agent_rsp_fifo:out_endofpacket -> Timer1_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_004_src_valid;                                                            // cmd_mux_004:src_valid -> Timer1_s1_agent:cp_valid
	wire  [97:0] cmd_mux_004_src_data;                                                             // cmd_mux_004:src_data -> Timer1_s1_agent:cp_data
	wire         cmd_mux_004_src_ready;                                                            // Timer1_s1_agent:cp_ready -> cmd_mux_004:src_ready
	wire  [15:0] cmd_mux_004_src_channel;                                                          // cmd_mux_004:src_channel -> Timer1_s1_agent:cp_channel
	wire         cmd_mux_004_src_startofpacket;                                                    // cmd_mux_004:src_startofpacket -> Timer1_s1_agent:cp_startofpacket
	wire         cmd_mux_004_src_endofpacket;                                                      // cmd_mux_004:src_endofpacket -> Timer1_s1_agent:cp_endofpacket
	wire  [31:0] shared_memory_s1_agent_m0_readdata;                                               // SHARED_MEMORY_s1_translator:uav_readdata -> SHARED_MEMORY_s1_agent:m0_readdata
	wire         shared_memory_s1_agent_m0_waitrequest;                                            // SHARED_MEMORY_s1_translator:uav_waitrequest -> SHARED_MEMORY_s1_agent:m0_waitrequest
	wire         shared_memory_s1_agent_m0_debugaccess;                                            // SHARED_MEMORY_s1_agent:m0_debugaccess -> SHARED_MEMORY_s1_translator:uav_debugaccess
	wire  [19:0] shared_memory_s1_agent_m0_address;                                                // SHARED_MEMORY_s1_agent:m0_address -> SHARED_MEMORY_s1_translator:uav_address
	wire   [3:0] shared_memory_s1_agent_m0_byteenable;                                             // SHARED_MEMORY_s1_agent:m0_byteenable -> SHARED_MEMORY_s1_translator:uav_byteenable
	wire         shared_memory_s1_agent_m0_read;                                                   // SHARED_MEMORY_s1_agent:m0_read -> SHARED_MEMORY_s1_translator:uav_read
	wire         shared_memory_s1_agent_m0_readdatavalid;                                          // SHARED_MEMORY_s1_translator:uav_readdatavalid -> SHARED_MEMORY_s1_agent:m0_readdatavalid
	wire         shared_memory_s1_agent_m0_lock;                                                   // SHARED_MEMORY_s1_agent:m0_lock -> SHARED_MEMORY_s1_translator:uav_lock
	wire  [31:0] shared_memory_s1_agent_m0_writedata;                                              // SHARED_MEMORY_s1_agent:m0_writedata -> SHARED_MEMORY_s1_translator:uav_writedata
	wire         shared_memory_s1_agent_m0_write;                                                  // SHARED_MEMORY_s1_agent:m0_write -> SHARED_MEMORY_s1_translator:uav_write
	wire   [2:0] shared_memory_s1_agent_m0_burstcount;                                             // SHARED_MEMORY_s1_agent:m0_burstcount -> SHARED_MEMORY_s1_translator:uav_burstcount
	wire         shared_memory_s1_agent_rf_source_valid;                                           // SHARED_MEMORY_s1_agent:rf_source_valid -> SHARED_MEMORY_s1_agent_rsp_fifo:in_valid
	wire  [98:0] shared_memory_s1_agent_rf_source_data;                                            // SHARED_MEMORY_s1_agent:rf_source_data -> SHARED_MEMORY_s1_agent_rsp_fifo:in_data
	wire         shared_memory_s1_agent_rf_source_ready;                                           // SHARED_MEMORY_s1_agent_rsp_fifo:in_ready -> SHARED_MEMORY_s1_agent:rf_source_ready
	wire         shared_memory_s1_agent_rf_source_startofpacket;                                   // SHARED_MEMORY_s1_agent:rf_source_startofpacket -> SHARED_MEMORY_s1_agent_rsp_fifo:in_startofpacket
	wire         shared_memory_s1_agent_rf_source_endofpacket;                                     // SHARED_MEMORY_s1_agent:rf_source_endofpacket -> SHARED_MEMORY_s1_agent_rsp_fifo:in_endofpacket
	wire         shared_memory_s1_agent_rsp_fifo_out_valid;                                        // SHARED_MEMORY_s1_agent_rsp_fifo:out_valid -> SHARED_MEMORY_s1_agent:rf_sink_valid
	wire  [98:0] shared_memory_s1_agent_rsp_fifo_out_data;                                         // SHARED_MEMORY_s1_agent_rsp_fifo:out_data -> SHARED_MEMORY_s1_agent:rf_sink_data
	wire         shared_memory_s1_agent_rsp_fifo_out_ready;                                        // SHARED_MEMORY_s1_agent:rf_sink_ready -> SHARED_MEMORY_s1_agent_rsp_fifo:out_ready
	wire         shared_memory_s1_agent_rsp_fifo_out_startofpacket;                                // SHARED_MEMORY_s1_agent_rsp_fifo:out_startofpacket -> SHARED_MEMORY_s1_agent:rf_sink_startofpacket
	wire         shared_memory_s1_agent_rsp_fifo_out_endofpacket;                                  // SHARED_MEMORY_s1_agent_rsp_fifo:out_endofpacket -> SHARED_MEMORY_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_005_src_valid;                                                            // cmd_mux_005:src_valid -> SHARED_MEMORY_s1_agent:cp_valid
	wire  [97:0] cmd_mux_005_src_data;                                                             // cmd_mux_005:src_data -> SHARED_MEMORY_s1_agent:cp_data
	wire         cmd_mux_005_src_ready;                                                            // SHARED_MEMORY_s1_agent:cp_ready -> cmd_mux_005:src_ready
	wire  [15:0] cmd_mux_005_src_channel;                                                          // cmd_mux_005:src_channel -> SHARED_MEMORY_s1_agent:cp_channel
	wire         cmd_mux_005_src_startofpacket;                                                    // cmd_mux_005:src_startofpacket -> SHARED_MEMORY_s1_agent:cp_startofpacket
	wire         cmd_mux_005_src_endofpacket;                                                      // cmd_mux_005:src_endofpacket -> SHARED_MEMORY_s1_agent:cp_endofpacket
	wire  [31:0] mutex_s1_agent_m0_readdata;                                                       // MUTEX_s1_translator:uav_readdata -> MUTEX_s1_agent:m0_readdata
	wire         mutex_s1_agent_m0_waitrequest;                                                    // MUTEX_s1_translator:uav_waitrequest -> MUTEX_s1_agent:m0_waitrequest
	wire         mutex_s1_agent_m0_debugaccess;                                                    // MUTEX_s1_agent:m0_debugaccess -> MUTEX_s1_translator:uav_debugaccess
	wire  [19:0] mutex_s1_agent_m0_address;                                                        // MUTEX_s1_agent:m0_address -> MUTEX_s1_translator:uav_address
	wire   [3:0] mutex_s1_agent_m0_byteenable;                                                     // MUTEX_s1_agent:m0_byteenable -> MUTEX_s1_translator:uav_byteenable
	wire         mutex_s1_agent_m0_read;                                                           // MUTEX_s1_agent:m0_read -> MUTEX_s1_translator:uav_read
	wire         mutex_s1_agent_m0_readdatavalid;                                                  // MUTEX_s1_translator:uav_readdatavalid -> MUTEX_s1_agent:m0_readdatavalid
	wire         mutex_s1_agent_m0_lock;                                                           // MUTEX_s1_agent:m0_lock -> MUTEX_s1_translator:uav_lock
	wire  [31:0] mutex_s1_agent_m0_writedata;                                                      // MUTEX_s1_agent:m0_writedata -> MUTEX_s1_translator:uav_writedata
	wire         mutex_s1_agent_m0_write;                                                          // MUTEX_s1_agent:m0_write -> MUTEX_s1_translator:uav_write
	wire   [2:0] mutex_s1_agent_m0_burstcount;                                                     // MUTEX_s1_agent:m0_burstcount -> MUTEX_s1_translator:uav_burstcount
	wire         mutex_s1_agent_rf_source_valid;                                                   // MUTEX_s1_agent:rf_source_valid -> MUTEX_s1_agent_rsp_fifo:in_valid
	wire  [98:0] mutex_s1_agent_rf_source_data;                                                    // MUTEX_s1_agent:rf_source_data -> MUTEX_s1_agent_rsp_fifo:in_data
	wire         mutex_s1_agent_rf_source_ready;                                                   // MUTEX_s1_agent_rsp_fifo:in_ready -> MUTEX_s1_agent:rf_source_ready
	wire         mutex_s1_agent_rf_source_startofpacket;                                           // MUTEX_s1_agent:rf_source_startofpacket -> MUTEX_s1_agent_rsp_fifo:in_startofpacket
	wire         mutex_s1_agent_rf_source_endofpacket;                                             // MUTEX_s1_agent:rf_source_endofpacket -> MUTEX_s1_agent_rsp_fifo:in_endofpacket
	wire         mutex_s1_agent_rsp_fifo_out_valid;                                                // MUTEX_s1_agent_rsp_fifo:out_valid -> MUTEX_s1_agent:rf_sink_valid
	wire  [98:0] mutex_s1_agent_rsp_fifo_out_data;                                                 // MUTEX_s1_agent_rsp_fifo:out_data -> MUTEX_s1_agent:rf_sink_data
	wire         mutex_s1_agent_rsp_fifo_out_ready;                                                // MUTEX_s1_agent:rf_sink_ready -> MUTEX_s1_agent_rsp_fifo:out_ready
	wire         mutex_s1_agent_rsp_fifo_out_startofpacket;                                        // MUTEX_s1_agent_rsp_fifo:out_startofpacket -> MUTEX_s1_agent:rf_sink_startofpacket
	wire         mutex_s1_agent_rsp_fifo_out_endofpacket;                                          // MUTEX_s1_agent_rsp_fifo:out_endofpacket -> MUTEX_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_006_src_valid;                                                            // cmd_mux_006:src_valid -> MUTEX_s1_agent:cp_valid
	wire  [97:0] cmd_mux_006_src_data;                                                             // cmd_mux_006:src_data -> MUTEX_s1_agent:cp_data
	wire         cmd_mux_006_src_ready;                                                            // MUTEX_s1_agent:cp_ready -> cmd_mux_006:src_ready
	wire  [15:0] cmd_mux_006_src_channel;                                                          // cmd_mux_006:src_channel -> MUTEX_s1_agent:cp_channel
	wire         cmd_mux_006_src_startofpacket;                                                    // cmd_mux_006:src_startofpacket -> MUTEX_s1_agent:cp_startofpacket
	wire         cmd_mux_006_src_endofpacket;                                                      // cmd_mux_006:src_endofpacket -> MUTEX_s1_agent:cp_endofpacket
	wire  [31:0] pushbutton_s1_agent_m0_readdata;                                                  // pushbutton_s1_translator:uav_readdata -> pushbutton_s1_agent:m0_readdata
	wire         pushbutton_s1_agent_m0_waitrequest;                                               // pushbutton_s1_translator:uav_waitrequest -> pushbutton_s1_agent:m0_waitrequest
	wire         pushbutton_s1_agent_m0_debugaccess;                                               // pushbutton_s1_agent:m0_debugaccess -> pushbutton_s1_translator:uav_debugaccess
	wire  [19:0] pushbutton_s1_agent_m0_address;                                                   // pushbutton_s1_agent:m0_address -> pushbutton_s1_translator:uav_address
	wire   [3:0] pushbutton_s1_agent_m0_byteenable;                                                // pushbutton_s1_agent:m0_byteenable -> pushbutton_s1_translator:uav_byteenable
	wire         pushbutton_s1_agent_m0_read;                                                      // pushbutton_s1_agent:m0_read -> pushbutton_s1_translator:uav_read
	wire         pushbutton_s1_agent_m0_readdatavalid;                                             // pushbutton_s1_translator:uav_readdatavalid -> pushbutton_s1_agent:m0_readdatavalid
	wire         pushbutton_s1_agent_m0_lock;                                                      // pushbutton_s1_agent:m0_lock -> pushbutton_s1_translator:uav_lock
	wire  [31:0] pushbutton_s1_agent_m0_writedata;                                                 // pushbutton_s1_agent:m0_writedata -> pushbutton_s1_translator:uav_writedata
	wire         pushbutton_s1_agent_m0_write;                                                     // pushbutton_s1_agent:m0_write -> pushbutton_s1_translator:uav_write
	wire   [2:0] pushbutton_s1_agent_m0_burstcount;                                                // pushbutton_s1_agent:m0_burstcount -> pushbutton_s1_translator:uav_burstcount
	wire         pushbutton_s1_agent_rf_source_valid;                                              // pushbutton_s1_agent:rf_source_valid -> pushbutton_s1_agent_rsp_fifo:in_valid
	wire  [98:0] pushbutton_s1_agent_rf_source_data;                                               // pushbutton_s1_agent:rf_source_data -> pushbutton_s1_agent_rsp_fifo:in_data
	wire         pushbutton_s1_agent_rf_source_ready;                                              // pushbutton_s1_agent_rsp_fifo:in_ready -> pushbutton_s1_agent:rf_source_ready
	wire         pushbutton_s1_agent_rf_source_startofpacket;                                      // pushbutton_s1_agent:rf_source_startofpacket -> pushbutton_s1_agent_rsp_fifo:in_startofpacket
	wire         pushbutton_s1_agent_rf_source_endofpacket;                                        // pushbutton_s1_agent:rf_source_endofpacket -> pushbutton_s1_agent_rsp_fifo:in_endofpacket
	wire         pushbutton_s1_agent_rsp_fifo_out_valid;                                           // pushbutton_s1_agent_rsp_fifo:out_valid -> pushbutton_s1_agent:rf_sink_valid
	wire  [98:0] pushbutton_s1_agent_rsp_fifo_out_data;                                            // pushbutton_s1_agent_rsp_fifo:out_data -> pushbutton_s1_agent:rf_sink_data
	wire         pushbutton_s1_agent_rsp_fifo_out_ready;                                           // pushbutton_s1_agent:rf_sink_ready -> pushbutton_s1_agent_rsp_fifo:out_ready
	wire         pushbutton_s1_agent_rsp_fifo_out_startofpacket;                                   // pushbutton_s1_agent_rsp_fifo:out_startofpacket -> pushbutton_s1_agent:rf_sink_startofpacket
	wire         pushbutton_s1_agent_rsp_fifo_out_endofpacket;                                     // pushbutton_s1_agent_rsp_fifo:out_endofpacket -> pushbutton_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_007_src_valid;                                                            // cmd_mux_007:src_valid -> pushbutton_s1_agent:cp_valid
	wire  [97:0] cmd_mux_007_src_data;                                                             // cmd_mux_007:src_data -> pushbutton_s1_agent:cp_data
	wire         cmd_mux_007_src_ready;                                                            // pushbutton_s1_agent:cp_ready -> cmd_mux_007:src_ready
	wire  [15:0] cmd_mux_007_src_channel;                                                          // cmd_mux_007:src_channel -> pushbutton_s1_agent:cp_channel
	wire         cmd_mux_007_src_startofpacket;                                                    // cmd_mux_007:src_startofpacket -> pushbutton_s1_agent:cp_startofpacket
	wire         cmd_mux_007_src_endofpacket;                                                      // cmd_mux_007:src_endofpacket -> pushbutton_s1_agent:cp_endofpacket
	wire  [31:0] processor2_debug_mem_slave_agent_m0_readdata;                                     // Processor2_debug_mem_slave_translator:uav_readdata -> Processor2_debug_mem_slave_agent:m0_readdata
	wire         processor2_debug_mem_slave_agent_m0_waitrequest;                                  // Processor2_debug_mem_slave_translator:uav_waitrequest -> Processor2_debug_mem_slave_agent:m0_waitrequest
	wire         processor2_debug_mem_slave_agent_m0_debugaccess;                                  // Processor2_debug_mem_slave_agent:m0_debugaccess -> Processor2_debug_mem_slave_translator:uav_debugaccess
	wire  [19:0] processor2_debug_mem_slave_agent_m0_address;                                      // Processor2_debug_mem_slave_agent:m0_address -> Processor2_debug_mem_slave_translator:uav_address
	wire   [3:0] processor2_debug_mem_slave_agent_m0_byteenable;                                   // Processor2_debug_mem_slave_agent:m0_byteenable -> Processor2_debug_mem_slave_translator:uav_byteenable
	wire         processor2_debug_mem_slave_agent_m0_read;                                         // Processor2_debug_mem_slave_agent:m0_read -> Processor2_debug_mem_slave_translator:uav_read
	wire         processor2_debug_mem_slave_agent_m0_readdatavalid;                                // Processor2_debug_mem_slave_translator:uav_readdatavalid -> Processor2_debug_mem_slave_agent:m0_readdatavalid
	wire         processor2_debug_mem_slave_agent_m0_lock;                                         // Processor2_debug_mem_slave_agent:m0_lock -> Processor2_debug_mem_slave_translator:uav_lock
	wire  [31:0] processor2_debug_mem_slave_agent_m0_writedata;                                    // Processor2_debug_mem_slave_agent:m0_writedata -> Processor2_debug_mem_slave_translator:uav_writedata
	wire         processor2_debug_mem_slave_agent_m0_write;                                        // Processor2_debug_mem_slave_agent:m0_write -> Processor2_debug_mem_slave_translator:uav_write
	wire   [2:0] processor2_debug_mem_slave_agent_m0_burstcount;                                   // Processor2_debug_mem_slave_agent:m0_burstcount -> Processor2_debug_mem_slave_translator:uav_burstcount
	wire         processor2_debug_mem_slave_agent_rf_source_valid;                                 // Processor2_debug_mem_slave_agent:rf_source_valid -> Processor2_debug_mem_slave_agent_rsp_fifo:in_valid
	wire  [98:0] processor2_debug_mem_slave_agent_rf_source_data;                                  // Processor2_debug_mem_slave_agent:rf_source_data -> Processor2_debug_mem_slave_agent_rsp_fifo:in_data
	wire         processor2_debug_mem_slave_agent_rf_source_ready;                                 // Processor2_debug_mem_slave_agent_rsp_fifo:in_ready -> Processor2_debug_mem_slave_agent:rf_source_ready
	wire         processor2_debug_mem_slave_agent_rf_source_startofpacket;                         // Processor2_debug_mem_slave_agent:rf_source_startofpacket -> Processor2_debug_mem_slave_agent_rsp_fifo:in_startofpacket
	wire         processor2_debug_mem_slave_agent_rf_source_endofpacket;                           // Processor2_debug_mem_slave_agent:rf_source_endofpacket -> Processor2_debug_mem_slave_agent_rsp_fifo:in_endofpacket
	wire         processor2_debug_mem_slave_agent_rsp_fifo_out_valid;                              // Processor2_debug_mem_slave_agent_rsp_fifo:out_valid -> Processor2_debug_mem_slave_agent:rf_sink_valid
	wire  [98:0] processor2_debug_mem_slave_agent_rsp_fifo_out_data;                               // Processor2_debug_mem_slave_agent_rsp_fifo:out_data -> Processor2_debug_mem_slave_agent:rf_sink_data
	wire         processor2_debug_mem_slave_agent_rsp_fifo_out_ready;                              // Processor2_debug_mem_slave_agent:rf_sink_ready -> Processor2_debug_mem_slave_agent_rsp_fifo:out_ready
	wire         processor2_debug_mem_slave_agent_rsp_fifo_out_startofpacket;                      // Processor2_debug_mem_slave_agent_rsp_fifo:out_startofpacket -> Processor2_debug_mem_slave_agent:rf_sink_startofpacket
	wire         processor2_debug_mem_slave_agent_rsp_fifo_out_endofpacket;                        // Processor2_debug_mem_slave_agent_rsp_fifo:out_endofpacket -> Processor2_debug_mem_slave_agent:rf_sink_endofpacket
	wire         cmd_mux_008_src_valid;                                                            // cmd_mux_008:src_valid -> Processor2_debug_mem_slave_agent:cp_valid
	wire  [97:0] cmd_mux_008_src_data;                                                             // cmd_mux_008:src_data -> Processor2_debug_mem_slave_agent:cp_data
	wire         cmd_mux_008_src_ready;                                                            // Processor2_debug_mem_slave_agent:cp_ready -> cmd_mux_008:src_ready
	wire  [15:0] cmd_mux_008_src_channel;                                                          // cmd_mux_008:src_channel -> Processor2_debug_mem_slave_agent:cp_channel
	wire         cmd_mux_008_src_startofpacket;                                                    // cmd_mux_008:src_startofpacket -> Processor2_debug_mem_slave_agent:cp_startofpacket
	wire         cmd_mux_008_src_endofpacket;                                                      // cmd_mux_008:src_endofpacket -> Processor2_debug_mem_slave_agent:cp_endofpacket
	wire  [31:0] ram2_s1_agent_m0_readdata;                                                        // RAM2_s1_translator:uav_readdata -> RAM2_s1_agent:m0_readdata
	wire         ram2_s1_agent_m0_waitrequest;                                                     // RAM2_s1_translator:uav_waitrequest -> RAM2_s1_agent:m0_waitrequest
	wire         ram2_s1_agent_m0_debugaccess;                                                     // RAM2_s1_agent:m0_debugaccess -> RAM2_s1_translator:uav_debugaccess
	wire  [19:0] ram2_s1_agent_m0_address;                                                         // RAM2_s1_agent:m0_address -> RAM2_s1_translator:uav_address
	wire   [3:0] ram2_s1_agent_m0_byteenable;                                                      // RAM2_s1_agent:m0_byteenable -> RAM2_s1_translator:uav_byteenable
	wire         ram2_s1_agent_m0_read;                                                            // RAM2_s1_agent:m0_read -> RAM2_s1_translator:uav_read
	wire         ram2_s1_agent_m0_readdatavalid;                                                   // RAM2_s1_translator:uav_readdatavalid -> RAM2_s1_agent:m0_readdatavalid
	wire         ram2_s1_agent_m0_lock;                                                            // RAM2_s1_agent:m0_lock -> RAM2_s1_translator:uav_lock
	wire  [31:0] ram2_s1_agent_m0_writedata;                                                       // RAM2_s1_agent:m0_writedata -> RAM2_s1_translator:uav_writedata
	wire         ram2_s1_agent_m0_write;                                                           // RAM2_s1_agent:m0_write -> RAM2_s1_translator:uav_write
	wire   [2:0] ram2_s1_agent_m0_burstcount;                                                      // RAM2_s1_agent:m0_burstcount -> RAM2_s1_translator:uav_burstcount
	wire         ram2_s1_agent_rf_source_valid;                                                    // RAM2_s1_agent:rf_source_valid -> RAM2_s1_agent_rsp_fifo:in_valid
	wire  [98:0] ram2_s1_agent_rf_source_data;                                                     // RAM2_s1_agent:rf_source_data -> RAM2_s1_agent_rsp_fifo:in_data
	wire         ram2_s1_agent_rf_source_ready;                                                    // RAM2_s1_agent_rsp_fifo:in_ready -> RAM2_s1_agent:rf_source_ready
	wire         ram2_s1_agent_rf_source_startofpacket;                                            // RAM2_s1_agent:rf_source_startofpacket -> RAM2_s1_agent_rsp_fifo:in_startofpacket
	wire         ram2_s1_agent_rf_source_endofpacket;                                              // RAM2_s1_agent:rf_source_endofpacket -> RAM2_s1_agent_rsp_fifo:in_endofpacket
	wire         ram2_s1_agent_rsp_fifo_out_valid;                                                 // RAM2_s1_agent_rsp_fifo:out_valid -> RAM2_s1_agent:rf_sink_valid
	wire  [98:0] ram2_s1_agent_rsp_fifo_out_data;                                                  // RAM2_s1_agent_rsp_fifo:out_data -> RAM2_s1_agent:rf_sink_data
	wire         ram2_s1_agent_rsp_fifo_out_ready;                                                 // RAM2_s1_agent:rf_sink_ready -> RAM2_s1_agent_rsp_fifo:out_ready
	wire         ram2_s1_agent_rsp_fifo_out_startofpacket;                                         // RAM2_s1_agent_rsp_fifo:out_startofpacket -> RAM2_s1_agent:rf_sink_startofpacket
	wire         ram2_s1_agent_rsp_fifo_out_endofpacket;                                           // RAM2_s1_agent_rsp_fifo:out_endofpacket -> RAM2_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_009_src_valid;                                                            // cmd_mux_009:src_valid -> RAM2_s1_agent:cp_valid
	wire  [97:0] cmd_mux_009_src_data;                                                             // cmd_mux_009:src_data -> RAM2_s1_agent:cp_data
	wire         cmd_mux_009_src_ready;                                                            // RAM2_s1_agent:cp_ready -> cmd_mux_009:src_ready
	wire  [15:0] cmd_mux_009_src_channel;                                                          // cmd_mux_009:src_channel -> RAM2_s1_agent:cp_channel
	wire         cmd_mux_009_src_startofpacket;                                                    // cmd_mux_009:src_startofpacket -> RAM2_s1_agent:cp_startofpacket
	wire         cmd_mux_009_src_endofpacket;                                                      // cmd_mux_009:src_endofpacket -> RAM2_s1_agent:cp_endofpacket
	wire  [31:0] timer2_s1_agent_m0_readdata;                                                      // Timer2_s1_translator:uav_readdata -> Timer2_s1_agent:m0_readdata
	wire         timer2_s1_agent_m0_waitrequest;                                                   // Timer2_s1_translator:uav_waitrequest -> Timer2_s1_agent:m0_waitrequest
	wire         timer2_s1_agent_m0_debugaccess;                                                   // Timer2_s1_agent:m0_debugaccess -> Timer2_s1_translator:uav_debugaccess
	wire  [19:0] timer2_s1_agent_m0_address;                                                       // Timer2_s1_agent:m0_address -> Timer2_s1_translator:uav_address
	wire   [3:0] timer2_s1_agent_m0_byteenable;                                                    // Timer2_s1_agent:m0_byteenable -> Timer2_s1_translator:uav_byteenable
	wire         timer2_s1_agent_m0_read;                                                          // Timer2_s1_agent:m0_read -> Timer2_s1_translator:uav_read
	wire         timer2_s1_agent_m0_readdatavalid;                                                 // Timer2_s1_translator:uav_readdatavalid -> Timer2_s1_agent:m0_readdatavalid
	wire         timer2_s1_agent_m0_lock;                                                          // Timer2_s1_agent:m0_lock -> Timer2_s1_translator:uav_lock
	wire  [31:0] timer2_s1_agent_m0_writedata;                                                     // Timer2_s1_agent:m0_writedata -> Timer2_s1_translator:uav_writedata
	wire         timer2_s1_agent_m0_write;                                                         // Timer2_s1_agent:m0_write -> Timer2_s1_translator:uav_write
	wire   [2:0] timer2_s1_agent_m0_burstcount;                                                    // Timer2_s1_agent:m0_burstcount -> Timer2_s1_translator:uav_burstcount
	wire         timer2_s1_agent_rf_source_valid;                                                  // Timer2_s1_agent:rf_source_valid -> Timer2_s1_agent_rsp_fifo:in_valid
	wire  [98:0] timer2_s1_agent_rf_source_data;                                                   // Timer2_s1_agent:rf_source_data -> Timer2_s1_agent_rsp_fifo:in_data
	wire         timer2_s1_agent_rf_source_ready;                                                  // Timer2_s1_agent_rsp_fifo:in_ready -> Timer2_s1_agent:rf_source_ready
	wire         timer2_s1_agent_rf_source_startofpacket;                                          // Timer2_s1_agent:rf_source_startofpacket -> Timer2_s1_agent_rsp_fifo:in_startofpacket
	wire         timer2_s1_agent_rf_source_endofpacket;                                            // Timer2_s1_agent:rf_source_endofpacket -> Timer2_s1_agent_rsp_fifo:in_endofpacket
	wire         timer2_s1_agent_rsp_fifo_out_valid;                                               // Timer2_s1_agent_rsp_fifo:out_valid -> Timer2_s1_agent:rf_sink_valid
	wire  [98:0] timer2_s1_agent_rsp_fifo_out_data;                                                // Timer2_s1_agent_rsp_fifo:out_data -> Timer2_s1_agent:rf_sink_data
	wire         timer2_s1_agent_rsp_fifo_out_ready;                                               // Timer2_s1_agent:rf_sink_ready -> Timer2_s1_agent_rsp_fifo:out_ready
	wire         timer2_s1_agent_rsp_fifo_out_startofpacket;                                       // Timer2_s1_agent_rsp_fifo:out_startofpacket -> Timer2_s1_agent:rf_sink_startofpacket
	wire         timer2_s1_agent_rsp_fifo_out_endofpacket;                                         // Timer2_s1_agent_rsp_fifo:out_endofpacket -> Timer2_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_010_src_valid;                                                            // cmd_mux_010:src_valid -> Timer2_s1_agent:cp_valid
	wire  [97:0] cmd_mux_010_src_data;                                                             // cmd_mux_010:src_data -> Timer2_s1_agent:cp_data
	wire         cmd_mux_010_src_ready;                                                            // Timer2_s1_agent:cp_ready -> cmd_mux_010:src_ready
	wire  [15:0] cmd_mux_010_src_channel;                                                          // cmd_mux_010:src_channel -> Timer2_s1_agent:cp_channel
	wire         cmd_mux_010_src_startofpacket;                                                    // cmd_mux_010:src_startofpacket -> Timer2_s1_agent:cp_startofpacket
	wire         cmd_mux_010_src_endofpacket;                                                      // cmd_mux_010:src_endofpacket -> Timer2_s1_agent:cp_endofpacket
	wire  [31:0] hex_5_6_s1_agent_m0_readdata;                                                     // Hex_5_6_s1_translator:uav_readdata -> Hex_5_6_s1_agent:m0_readdata
	wire         hex_5_6_s1_agent_m0_waitrequest;                                                  // Hex_5_6_s1_translator:uav_waitrequest -> Hex_5_6_s1_agent:m0_waitrequest
	wire         hex_5_6_s1_agent_m0_debugaccess;                                                  // Hex_5_6_s1_agent:m0_debugaccess -> Hex_5_6_s1_translator:uav_debugaccess
	wire  [19:0] hex_5_6_s1_agent_m0_address;                                                      // Hex_5_6_s1_agent:m0_address -> Hex_5_6_s1_translator:uav_address
	wire   [3:0] hex_5_6_s1_agent_m0_byteenable;                                                   // Hex_5_6_s1_agent:m0_byteenable -> Hex_5_6_s1_translator:uav_byteenable
	wire         hex_5_6_s1_agent_m0_read;                                                         // Hex_5_6_s1_agent:m0_read -> Hex_5_6_s1_translator:uav_read
	wire         hex_5_6_s1_agent_m0_readdatavalid;                                                // Hex_5_6_s1_translator:uav_readdatavalid -> Hex_5_6_s1_agent:m0_readdatavalid
	wire         hex_5_6_s1_agent_m0_lock;                                                         // Hex_5_6_s1_agent:m0_lock -> Hex_5_6_s1_translator:uav_lock
	wire  [31:0] hex_5_6_s1_agent_m0_writedata;                                                    // Hex_5_6_s1_agent:m0_writedata -> Hex_5_6_s1_translator:uav_writedata
	wire         hex_5_6_s1_agent_m0_write;                                                        // Hex_5_6_s1_agent:m0_write -> Hex_5_6_s1_translator:uav_write
	wire   [2:0] hex_5_6_s1_agent_m0_burstcount;                                                   // Hex_5_6_s1_agent:m0_burstcount -> Hex_5_6_s1_translator:uav_burstcount
	wire         hex_5_6_s1_agent_rf_source_valid;                                                 // Hex_5_6_s1_agent:rf_source_valid -> Hex_5_6_s1_agent_rsp_fifo:in_valid
	wire  [98:0] hex_5_6_s1_agent_rf_source_data;                                                  // Hex_5_6_s1_agent:rf_source_data -> Hex_5_6_s1_agent_rsp_fifo:in_data
	wire         hex_5_6_s1_agent_rf_source_ready;                                                 // Hex_5_6_s1_agent_rsp_fifo:in_ready -> Hex_5_6_s1_agent:rf_source_ready
	wire         hex_5_6_s1_agent_rf_source_startofpacket;                                         // Hex_5_6_s1_agent:rf_source_startofpacket -> Hex_5_6_s1_agent_rsp_fifo:in_startofpacket
	wire         hex_5_6_s1_agent_rf_source_endofpacket;                                           // Hex_5_6_s1_agent:rf_source_endofpacket -> Hex_5_6_s1_agent_rsp_fifo:in_endofpacket
	wire         hex_5_6_s1_agent_rsp_fifo_out_valid;                                              // Hex_5_6_s1_agent_rsp_fifo:out_valid -> Hex_5_6_s1_agent:rf_sink_valid
	wire  [98:0] hex_5_6_s1_agent_rsp_fifo_out_data;                                               // Hex_5_6_s1_agent_rsp_fifo:out_data -> Hex_5_6_s1_agent:rf_sink_data
	wire         hex_5_6_s1_agent_rsp_fifo_out_ready;                                              // Hex_5_6_s1_agent:rf_sink_ready -> Hex_5_6_s1_agent_rsp_fifo:out_ready
	wire         hex_5_6_s1_agent_rsp_fifo_out_startofpacket;                                      // Hex_5_6_s1_agent_rsp_fifo:out_startofpacket -> Hex_5_6_s1_agent:rf_sink_startofpacket
	wire         hex_5_6_s1_agent_rsp_fifo_out_endofpacket;                                        // Hex_5_6_s1_agent_rsp_fifo:out_endofpacket -> Hex_5_6_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_011_src_valid;                                                            // cmd_mux_011:src_valid -> Hex_5_6_s1_agent:cp_valid
	wire  [97:0] cmd_mux_011_src_data;                                                             // cmd_mux_011:src_data -> Hex_5_6_s1_agent:cp_data
	wire         cmd_mux_011_src_ready;                                                            // Hex_5_6_s1_agent:cp_ready -> cmd_mux_011:src_ready
	wire  [15:0] cmd_mux_011_src_channel;                                                          // cmd_mux_011:src_channel -> Hex_5_6_s1_agent:cp_channel
	wire         cmd_mux_011_src_startofpacket;                                                    // cmd_mux_011:src_startofpacket -> Hex_5_6_s1_agent:cp_startofpacket
	wire         cmd_mux_011_src_endofpacket;                                                      // cmd_mux_011:src_endofpacket -> Hex_5_6_s1_agent:cp_endofpacket
	wire  [31:0] hex_3_4_s1_agent_m0_readdata;                                                     // Hex_3_4_s1_translator:uav_readdata -> Hex_3_4_s1_agent:m0_readdata
	wire         hex_3_4_s1_agent_m0_waitrequest;                                                  // Hex_3_4_s1_translator:uav_waitrequest -> Hex_3_4_s1_agent:m0_waitrequest
	wire         hex_3_4_s1_agent_m0_debugaccess;                                                  // Hex_3_4_s1_agent:m0_debugaccess -> Hex_3_4_s1_translator:uav_debugaccess
	wire  [19:0] hex_3_4_s1_agent_m0_address;                                                      // Hex_3_4_s1_agent:m0_address -> Hex_3_4_s1_translator:uav_address
	wire   [3:0] hex_3_4_s1_agent_m0_byteenable;                                                   // Hex_3_4_s1_agent:m0_byteenable -> Hex_3_4_s1_translator:uav_byteenable
	wire         hex_3_4_s1_agent_m0_read;                                                         // Hex_3_4_s1_agent:m0_read -> Hex_3_4_s1_translator:uav_read
	wire         hex_3_4_s1_agent_m0_readdatavalid;                                                // Hex_3_4_s1_translator:uav_readdatavalid -> Hex_3_4_s1_agent:m0_readdatavalid
	wire         hex_3_4_s1_agent_m0_lock;                                                         // Hex_3_4_s1_agent:m0_lock -> Hex_3_4_s1_translator:uav_lock
	wire  [31:0] hex_3_4_s1_agent_m0_writedata;                                                    // Hex_3_4_s1_agent:m0_writedata -> Hex_3_4_s1_translator:uav_writedata
	wire         hex_3_4_s1_agent_m0_write;                                                        // Hex_3_4_s1_agent:m0_write -> Hex_3_4_s1_translator:uav_write
	wire   [2:0] hex_3_4_s1_agent_m0_burstcount;                                                   // Hex_3_4_s1_agent:m0_burstcount -> Hex_3_4_s1_translator:uav_burstcount
	wire         hex_3_4_s1_agent_rf_source_valid;                                                 // Hex_3_4_s1_agent:rf_source_valid -> Hex_3_4_s1_agent_rsp_fifo:in_valid
	wire  [98:0] hex_3_4_s1_agent_rf_source_data;                                                  // Hex_3_4_s1_agent:rf_source_data -> Hex_3_4_s1_agent_rsp_fifo:in_data
	wire         hex_3_4_s1_agent_rf_source_ready;                                                 // Hex_3_4_s1_agent_rsp_fifo:in_ready -> Hex_3_4_s1_agent:rf_source_ready
	wire         hex_3_4_s1_agent_rf_source_startofpacket;                                         // Hex_3_4_s1_agent:rf_source_startofpacket -> Hex_3_4_s1_agent_rsp_fifo:in_startofpacket
	wire         hex_3_4_s1_agent_rf_source_endofpacket;                                           // Hex_3_4_s1_agent:rf_source_endofpacket -> Hex_3_4_s1_agent_rsp_fifo:in_endofpacket
	wire         hex_3_4_s1_agent_rsp_fifo_out_valid;                                              // Hex_3_4_s1_agent_rsp_fifo:out_valid -> Hex_3_4_s1_agent:rf_sink_valid
	wire  [98:0] hex_3_4_s1_agent_rsp_fifo_out_data;                                               // Hex_3_4_s1_agent_rsp_fifo:out_data -> Hex_3_4_s1_agent:rf_sink_data
	wire         hex_3_4_s1_agent_rsp_fifo_out_ready;                                              // Hex_3_4_s1_agent:rf_sink_ready -> Hex_3_4_s1_agent_rsp_fifo:out_ready
	wire         hex_3_4_s1_agent_rsp_fifo_out_startofpacket;                                      // Hex_3_4_s1_agent_rsp_fifo:out_startofpacket -> Hex_3_4_s1_agent:rf_sink_startofpacket
	wire         hex_3_4_s1_agent_rsp_fifo_out_endofpacket;                                        // Hex_3_4_s1_agent_rsp_fifo:out_endofpacket -> Hex_3_4_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_012_src_valid;                                                            // cmd_mux_012:src_valid -> Hex_3_4_s1_agent:cp_valid
	wire  [97:0] cmd_mux_012_src_data;                                                             // cmd_mux_012:src_data -> Hex_3_4_s1_agent:cp_data
	wire         cmd_mux_012_src_ready;                                                            // Hex_3_4_s1_agent:cp_ready -> cmd_mux_012:src_ready
	wire  [15:0] cmd_mux_012_src_channel;                                                          // cmd_mux_012:src_channel -> Hex_3_4_s1_agent:cp_channel
	wire         cmd_mux_012_src_startofpacket;                                                    // cmd_mux_012:src_startofpacket -> Hex_3_4_s1_agent:cp_startofpacket
	wire         cmd_mux_012_src_endofpacket;                                                      // cmd_mux_012:src_endofpacket -> Hex_3_4_s1_agent:cp_endofpacket
	wire  [31:0] hex_1_2_s1_agent_m0_readdata;                                                     // Hex_1_2_s1_translator:uav_readdata -> Hex_1_2_s1_agent:m0_readdata
	wire         hex_1_2_s1_agent_m0_waitrequest;                                                  // Hex_1_2_s1_translator:uav_waitrequest -> Hex_1_2_s1_agent:m0_waitrequest
	wire         hex_1_2_s1_agent_m0_debugaccess;                                                  // Hex_1_2_s1_agent:m0_debugaccess -> Hex_1_2_s1_translator:uav_debugaccess
	wire  [19:0] hex_1_2_s1_agent_m0_address;                                                      // Hex_1_2_s1_agent:m0_address -> Hex_1_2_s1_translator:uav_address
	wire   [3:0] hex_1_2_s1_agent_m0_byteenable;                                                   // Hex_1_2_s1_agent:m0_byteenable -> Hex_1_2_s1_translator:uav_byteenable
	wire         hex_1_2_s1_agent_m0_read;                                                         // Hex_1_2_s1_agent:m0_read -> Hex_1_2_s1_translator:uav_read
	wire         hex_1_2_s1_agent_m0_readdatavalid;                                                // Hex_1_2_s1_translator:uav_readdatavalid -> Hex_1_2_s1_agent:m0_readdatavalid
	wire         hex_1_2_s1_agent_m0_lock;                                                         // Hex_1_2_s1_agent:m0_lock -> Hex_1_2_s1_translator:uav_lock
	wire  [31:0] hex_1_2_s1_agent_m0_writedata;                                                    // Hex_1_2_s1_agent:m0_writedata -> Hex_1_2_s1_translator:uav_writedata
	wire         hex_1_2_s1_agent_m0_write;                                                        // Hex_1_2_s1_agent:m0_write -> Hex_1_2_s1_translator:uav_write
	wire   [2:0] hex_1_2_s1_agent_m0_burstcount;                                                   // Hex_1_2_s1_agent:m0_burstcount -> Hex_1_2_s1_translator:uav_burstcount
	wire         hex_1_2_s1_agent_rf_source_valid;                                                 // Hex_1_2_s1_agent:rf_source_valid -> Hex_1_2_s1_agent_rsp_fifo:in_valid
	wire  [98:0] hex_1_2_s1_agent_rf_source_data;                                                  // Hex_1_2_s1_agent:rf_source_data -> Hex_1_2_s1_agent_rsp_fifo:in_data
	wire         hex_1_2_s1_agent_rf_source_ready;                                                 // Hex_1_2_s1_agent_rsp_fifo:in_ready -> Hex_1_2_s1_agent:rf_source_ready
	wire         hex_1_2_s1_agent_rf_source_startofpacket;                                         // Hex_1_2_s1_agent:rf_source_startofpacket -> Hex_1_2_s1_agent_rsp_fifo:in_startofpacket
	wire         hex_1_2_s1_agent_rf_source_endofpacket;                                           // Hex_1_2_s1_agent:rf_source_endofpacket -> Hex_1_2_s1_agent_rsp_fifo:in_endofpacket
	wire         hex_1_2_s1_agent_rsp_fifo_out_valid;                                              // Hex_1_2_s1_agent_rsp_fifo:out_valid -> Hex_1_2_s1_agent:rf_sink_valid
	wire  [98:0] hex_1_2_s1_agent_rsp_fifo_out_data;                                               // Hex_1_2_s1_agent_rsp_fifo:out_data -> Hex_1_2_s1_agent:rf_sink_data
	wire         hex_1_2_s1_agent_rsp_fifo_out_ready;                                              // Hex_1_2_s1_agent:rf_sink_ready -> Hex_1_2_s1_agent_rsp_fifo:out_ready
	wire         hex_1_2_s1_agent_rsp_fifo_out_startofpacket;                                      // Hex_1_2_s1_agent_rsp_fifo:out_startofpacket -> Hex_1_2_s1_agent:rf_sink_startofpacket
	wire         hex_1_2_s1_agent_rsp_fifo_out_endofpacket;                                        // Hex_1_2_s1_agent_rsp_fifo:out_endofpacket -> Hex_1_2_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_013_src_valid;                                                            // cmd_mux_013:src_valid -> Hex_1_2_s1_agent:cp_valid
	wire  [97:0] cmd_mux_013_src_data;                                                             // cmd_mux_013:src_data -> Hex_1_2_s1_agent:cp_data
	wire         cmd_mux_013_src_ready;                                                            // Hex_1_2_s1_agent:cp_ready -> cmd_mux_013:src_ready
	wire  [15:0] cmd_mux_013_src_channel;                                                          // cmd_mux_013:src_channel -> Hex_1_2_s1_agent:cp_channel
	wire         cmd_mux_013_src_startofpacket;                                                    // cmd_mux_013:src_startofpacket -> Hex_1_2_s1_agent:cp_startofpacket
	wire         cmd_mux_013_src_endofpacket;                                                      // cmd_mux_013:src_endofpacket -> Hex_1_2_s1_agent:cp_endofpacket
	wire  [31:0] leds_s1_agent_m0_readdata;                                                        // leds_s1_translator:uav_readdata -> leds_s1_agent:m0_readdata
	wire         leds_s1_agent_m0_waitrequest;                                                     // leds_s1_translator:uav_waitrequest -> leds_s1_agent:m0_waitrequest
	wire         leds_s1_agent_m0_debugaccess;                                                     // leds_s1_agent:m0_debugaccess -> leds_s1_translator:uav_debugaccess
	wire  [19:0] leds_s1_agent_m0_address;                                                         // leds_s1_agent:m0_address -> leds_s1_translator:uav_address
	wire   [3:0] leds_s1_agent_m0_byteenable;                                                      // leds_s1_agent:m0_byteenable -> leds_s1_translator:uav_byteenable
	wire         leds_s1_agent_m0_read;                                                            // leds_s1_agent:m0_read -> leds_s1_translator:uav_read
	wire         leds_s1_agent_m0_readdatavalid;                                                   // leds_s1_translator:uav_readdatavalid -> leds_s1_agent:m0_readdatavalid
	wire         leds_s1_agent_m0_lock;                                                            // leds_s1_agent:m0_lock -> leds_s1_translator:uav_lock
	wire  [31:0] leds_s1_agent_m0_writedata;                                                       // leds_s1_agent:m0_writedata -> leds_s1_translator:uav_writedata
	wire         leds_s1_agent_m0_write;                                                           // leds_s1_agent:m0_write -> leds_s1_translator:uav_write
	wire   [2:0] leds_s1_agent_m0_burstcount;                                                      // leds_s1_agent:m0_burstcount -> leds_s1_translator:uav_burstcount
	wire         leds_s1_agent_rf_source_valid;                                                    // leds_s1_agent:rf_source_valid -> leds_s1_agent_rsp_fifo:in_valid
	wire  [98:0] leds_s1_agent_rf_source_data;                                                     // leds_s1_agent:rf_source_data -> leds_s1_agent_rsp_fifo:in_data
	wire         leds_s1_agent_rf_source_ready;                                                    // leds_s1_agent_rsp_fifo:in_ready -> leds_s1_agent:rf_source_ready
	wire         leds_s1_agent_rf_source_startofpacket;                                            // leds_s1_agent:rf_source_startofpacket -> leds_s1_agent_rsp_fifo:in_startofpacket
	wire         leds_s1_agent_rf_source_endofpacket;                                              // leds_s1_agent:rf_source_endofpacket -> leds_s1_agent_rsp_fifo:in_endofpacket
	wire         leds_s1_agent_rsp_fifo_out_valid;                                                 // leds_s1_agent_rsp_fifo:out_valid -> leds_s1_agent:rf_sink_valid
	wire  [98:0] leds_s1_agent_rsp_fifo_out_data;                                                  // leds_s1_agent_rsp_fifo:out_data -> leds_s1_agent:rf_sink_data
	wire         leds_s1_agent_rsp_fifo_out_ready;                                                 // leds_s1_agent:rf_sink_ready -> leds_s1_agent_rsp_fifo:out_ready
	wire         leds_s1_agent_rsp_fifo_out_startofpacket;                                         // leds_s1_agent_rsp_fifo:out_startofpacket -> leds_s1_agent:rf_sink_startofpacket
	wire         leds_s1_agent_rsp_fifo_out_endofpacket;                                           // leds_s1_agent_rsp_fifo:out_endofpacket -> leds_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_014_src_valid;                                                            // cmd_mux_014:src_valid -> leds_s1_agent:cp_valid
	wire  [97:0] cmd_mux_014_src_data;                                                             // cmd_mux_014:src_data -> leds_s1_agent:cp_data
	wire         cmd_mux_014_src_ready;                                                            // leds_s1_agent:cp_ready -> cmd_mux_014:src_ready
	wire  [15:0] cmd_mux_014_src_channel;                                                          // cmd_mux_014:src_channel -> leds_s1_agent:cp_channel
	wire         cmd_mux_014_src_startofpacket;                                                    // cmd_mux_014:src_startofpacket -> leds_s1_agent:cp_startofpacket
	wire         cmd_mux_014_src_endofpacket;                                                      // cmd_mux_014:src_endofpacket -> leds_s1_agent:cp_endofpacket
	wire   [7:0] rooms_manager_0_avalon_slave_0_agent_m0_readdata;                                 // rooms_manager_0_avalon_slave_0_translator:uav_readdata -> rooms_manager_0_avalon_slave_0_agent:m0_readdata
	wire         rooms_manager_0_avalon_slave_0_agent_m0_waitrequest;                              // rooms_manager_0_avalon_slave_0_translator:uav_waitrequest -> rooms_manager_0_avalon_slave_0_agent:m0_waitrequest
	wire         rooms_manager_0_avalon_slave_0_agent_m0_debugaccess;                              // rooms_manager_0_avalon_slave_0_agent:m0_debugaccess -> rooms_manager_0_avalon_slave_0_translator:uav_debugaccess
	wire  [19:0] rooms_manager_0_avalon_slave_0_agent_m0_address;                                  // rooms_manager_0_avalon_slave_0_agent:m0_address -> rooms_manager_0_avalon_slave_0_translator:uav_address
	wire   [0:0] rooms_manager_0_avalon_slave_0_agent_m0_byteenable;                               // rooms_manager_0_avalon_slave_0_agent:m0_byteenable -> rooms_manager_0_avalon_slave_0_translator:uav_byteenable
	wire         rooms_manager_0_avalon_slave_0_agent_m0_read;                                     // rooms_manager_0_avalon_slave_0_agent:m0_read -> rooms_manager_0_avalon_slave_0_translator:uav_read
	wire         rooms_manager_0_avalon_slave_0_agent_m0_readdatavalid;                            // rooms_manager_0_avalon_slave_0_translator:uav_readdatavalid -> rooms_manager_0_avalon_slave_0_agent:m0_readdatavalid
	wire         rooms_manager_0_avalon_slave_0_agent_m0_lock;                                     // rooms_manager_0_avalon_slave_0_agent:m0_lock -> rooms_manager_0_avalon_slave_0_translator:uav_lock
	wire   [7:0] rooms_manager_0_avalon_slave_0_agent_m0_writedata;                                // rooms_manager_0_avalon_slave_0_agent:m0_writedata -> rooms_manager_0_avalon_slave_0_translator:uav_writedata
	wire         rooms_manager_0_avalon_slave_0_agent_m0_write;                                    // rooms_manager_0_avalon_slave_0_agent:m0_write -> rooms_manager_0_avalon_slave_0_translator:uav_write
	wire   [0:0] rooms_manager_0_avalon_slave_0_agent_m0_burstcount;                               // rooms_manager_0_avalon_slave_0_agent:m0_burstcount -> rooms_manager_0_avalon_slave_0_translator:uav_burstcount
	wire         rooms_manager_0_avalon_slave_0_agent_rf_source_valid;                             // rooms_manager_0_avalon_slave_0_agent:rf_source_valid -> rooms_manager_0_avalon_slave_0_agent_rsp_fifo:in_valid
	wire  [71:0] rooms_manager_0_avalon_slave_0_agent_rf_source_data;                              // rooms_manager_0_avalon_slave_0_agent:rf_source_data -> rooms_manager_0_avalon_slave_0_agent_rsp_fifo:in_data
	wire         rooms_manager_0_avalon_slave_0_agent_rf_source_ready;                             // rooms_manager_0_avalon_slave_0_agent_rsp_fifo:in_ready -> rooms_manager_0_avalon_slave_0_agent:rf_source_ready
	wire         rooms_manager_0_avalon_slave_0_agent_rf_source_startofpacket;                     // rooms_manager_0_avalon_slave_0_agent:rf_source_startofpacket -> rooms_manager_0_avalon_slave_0_agent_rsp_fifo:in_startofpacket
	wire         rooms_manager_0_avalon_slave_0_agent_rf_source_endofpacket;                       // rooms_manager_0_avalon_slave_0_agent:rf_source_endofpacket -> rooms_manager_0_avalon_slave_0_agent_rsp_fifo:in_endofpacket
	wire         rooms_manager_0_avalon_slave_0_agent_rsp_fifo_out_valid;                          // rooms_manager_0_avalon_slave_0_agent_rsp_fifo:out_valid -> rooms_manager_0_avalon_slave_0_agent:rf_sink_valid
	wire  [71:0] rooms_manager_0_avalon_slave_0_agent_rsp_fifo_out_data;                           // rooms_manager_0_avalon_slave_0_agent_rsp_fifo:out_data -> rooms_manager_0_avalon_slave_0_agent:rf_sink_data
	wire         rooms_manager_0_avalon_slave_0_agent_rsp_fifo_out_ready;                          // rooms_manager_0_avalon_slave_0_agent:rf_sink_ready -> rooms_manager_0_avalon_slave_0_agent_rsp_fifo:out_ready
	wire         rooms_manager_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket;                  // rooms_manager_0_avalon_slave_0_agent_rsp_fifo:out_startofpacket -> rooms_manager_0_avalon_slave_0_agent:rf_sink_startofpacket
	wire         rooms_manager_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket;                    // rooms_manager_0_avalon_slave_0_agent_rsp_fifo:out_endofpacket -> rooms_manager_0_avalon_slave_0_agent:rf_sink_endofpacket
	wire         processor1_data_master_agent_cp_valid;                                            // Processor1_data_master_agent:cp_valid -> router:sink_valid
	wire  [97:0] processor1_data_master_agent_cp_data;                                             // Processor1_data_master_agent:cp_data -> router:sink_data
	wire         processor1_data_master_agent_cp_ready;                                            // router:sink_ready -> Processor1_data_master_agent:cp_ready
	wire         processor1_data_master_agent_cp_startofpacket;                                    // Processor1_data_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire         processor1_data_master_agent_cp_endofpacket;                                      // Processor1_data_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire         router_src_valid;                                                                 // router:src_valid -> cmd_demux:sink_valid
	wire  [97:0] router_src_data;                                                                  // router:src_data -> cmd_demux:sink_data
	wire         router_src_ready;                                                                 // cmd_demux:sink_ready -> router:src_ready
	wire  [15:0] router_src_channel;                                                               // router:src_channel -> cmd_demux:sink_channel
	wire         router_src_startofpacket;                                                         // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire         router_src_endofpacket;                                                           // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire         processor2_data_master_agent_cp_valid;                                            // Processor2_data_master_agent:cp_valid -> router_001:sink_valid
	wire  [97:0] processor2_data_master_agent_cp_data;                                             // Processor2_data_master_agent:cp_data -> router_001:sink_data
	wire         processor2_data_master_agent_cp_ready;                                            // router_001:sink_ready -> Processor2_data_master_agent:cp_ready
	wire         processor2_data_master_agent_cp_startofpacket;                                    // Processor2_data_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire         processor2_data_master_agent_cp_endofpacket;                                      // Processor2_data_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire         router_001_src_valid;                                                             // router_001:src_valid -> cmd_demux_001:sink_valid
	wire  [97:0] router_001_src_data;                                                              // router_001:src_data -> cmd_demux_001:sink_data
	wire         router_001_src_ready;                                                             // cmd_demux_001:sink_ready -> router_001:src_ready
	wire  [15:0] router_001_src_channel;                                                           // router_001:src_channel -> cmd_demux_001:sink_channel
	wire         router_001_src_startofpacket;                                                     // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire         router_001_src_endofpacket;                                                       // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire         processor2_instruction_master_agent_cp_valid;                                     // Processor2_instruction_master_agent:cp_valid -> router_002:sink_valid
	wire  [97:0] processor2_instruction_master_agent_cp_data;                                      // Processor2_instruction_master_agent:cp_data -> router_002:sink_data
	wire         processor2_instruction_master_agent_cp_ready;                                     // router_002:sink_ready -> Processor2_instruction_master_agent:cp_ready
	wire         processor2_instruction_master_agent_cp_startofpacket;                             // Processor2_instruction_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire         processor2_instruction_master_agent_cp_endofpacket;                               // Processor2_instruction_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire         router_002_src_valid;                                                             // router_002:src_valid -> cmd_demux_002:sink_valid
	wire  [97:0] router_002_src_data;                                                              // router_002:src_data -> cmd_demux_002:sink_data
	wire         router_002_src_ready;                                                             // cmd_demux_002:sink_ready -> router_002:src_ready
	wire  [15:0] router_002_src_channel;                                                           // router_002:src_channel -> cmd_demux_002:sink_channel
	wire         router_002_src_startofpacket;                                                     // router_002:src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire         router_002_src_endofpacket;                                                       // router_002:src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire         processor1_instruction_master_agent_cp_valid;                                     // Processor1_instruction_master_agent:cp_valid -> router_003:sink_valid
	wire  [97:0] processor1_instruction_master_agent_cp_data;                                      // Processor1_instruction_master_agent:cp_data -> router_003:sink_data
	wire         processor1_instruction_master_agent_cp_ready;                                     // router_003:sink_ready -> Processor1_instruction_master_agent:cp_ready
	wire         processor1_instruction_master_agent_cp_startofpacket;                             // Processor1_instruction_master_agent:cp_startofpacket -> router_003:sink_startofpacket
	wire         processor1_instruction_master_agent_cp_endofpacket;                               // Processor1_instruction_master_agent:cp_endofpacket -> router_003:sink_endofpacket
	wire         router_003_src_valid;                                                             // router_003:src_valid -> cmd_demux_003:sink_valid
	wire  [97:0] router_003_src_data;                                                              // router_003:src_data -> cmd_demux_003:sink_data
	wire         router_003_src_ready;                                                             // cmd_demux_003:sink_ready -> router_003:src_ready
	wire  [15:0] router_003_src_channel;                                                           // router_003:src_channel -> cmd_demux_003:sink_channel
	wire         router_003_src_startofpacket;                                                     // router_003:src_startofpacket -> cmd_demux_003:sink_startofpacket
	wire         router_003_src_endofpacket;                                                       // router_003:src_endofpacket -> cmd_demux_003:sink_endofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rp_valid;                                       // JTAG_UART_avalon_jtag_slave_agent:rp_valid -> router_004:sink_valid
	wire  [97:0] jtag_uart_avalon_jtag_slave_agent_rp_data;                                        // JTAG_UART_avalon_jtag_slave_agent:rp_data -> router_004:sink_data
	wire         jtag_uart_avalon_jtag_slave_agent_rp_ready;                                       // router_004:sink_ready -> JTAG_UART_avalon_jtag_slave_agent:rp_ready
	wire         jtag_uart_avalon_jtag_slave_agent_rp_startofpacket;                               // JTAG_UART_avalon_jtag_slave_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rp_endofpacket;                                 // JTAG_UART_avalon_jtag_slave_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire         router_004_src_valid;                                                             // router_004:src_valid -> rsp_demux:sink_valid
	wire  [97:0] router_004_src_data;                                                              // router_004:src_data -> rsp_demux:sink_data
	wire         router_004_src_ready;                                                             // rsp_demux:sink_ready -> router_004:src_ready
	wire  [15:0] router_004_src_channel;                                                           // router_004:src_channel -> rsp_demux:sink_channel
	wire         router_004_src_startofpacket;                                                     // router_004:src_startofpacket -> rsp_demux:sink_startofpacket
	wire         router_004_src_endofpacket;                                                       // router_004:src_endofpacket -> rsp_demux:sink_endofpacket
	wire         processor1_debug_mem_slave_agent_rp_valid;                                        // Processor1_debug_mem_slave_agent:rp_valid -> router_005:sink_valid
	wire  [97:0] processor1_debug_mem_slave_agent_rp_data;                                         // Processor1_debug_mem_slave_agent:rp_data -> router_005:sink_data
	wire         processor1_debug_mem_slave_agent_rp_ready;                                        // router_005:sink_ready -> Processor1_debug_mem_slave_agent:rp_ready
	wire         processor1_debug_mem_slave_agent_rp_startofpacket;                                // Processor1_debug_mem_slave_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire         processor1_debug_mem_slave_agent_rp_endofpacket;                                  // Processor1_debug_mem_slave_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire         router_005_src_valid;                                                             // router_005:src_valid -> rsp_demux_001:sink_valid
	wire  [97:0] router_005_src_data;                                                              // router_005:src_data -> rsp_demux_001:sink_data
	wire         router_005_src_ready;                                                             // rsp_demux_001:sink_ready -> router_005:src_ready
	wire  [15:0] router_005_src_channel;                                                           // router_005:src_channel -> rsp_demux_001:sink_channel
	wire         router_005_src_startofpacket;                                                     // router_005:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire         router_005_src_endofpacket;                                                       // router_005:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire         ram1_s1_agent_rp_valid;                                                           // RAM1_s1_agent:rp_valid -> router_006:sink_valid
	wire  [97:0] ram1_s1_agent_rp_data;                                                            // RAM1_s1_agent:rp_data -> router_006:sink_data
	wire         ram1_s1_agent_rp_ready;                                                           // router_006:sink_ready -> RAM1_s1_agent:rp_ready
	wire         ram1_s1_agent_rp_startofpacket;                                                   // RAM1_s1_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire         ram1_s1_agent_rp_endofpacket;                                                     // RAM1_s1_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire         router_006_src_valid;                                                             // router_006:src_valid -> rsp_demux_002:sink_valid
	wire  [97:0] router_006_src_data;                                                              // router_006:src_data -> rsp_demux_002:sink_data
	wire         router_006_src_ready;                                                             // rsp_demux_002:sink_ready -> router_006:src_ready
	wire  [15:0] router_006_src_channel;                                                           // router_006:src_channel -> rsp_demux_002:sink_channel
	wire         router_006_src_startofpacket;                                                     // router_006:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire         router_006_src_endofpacket;                                                       // router_006:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire         sw_sliders_s1_agent_rp_valid;                                                     // sw_sliders_s1_agent:rp_valid -> router_007:sink_valid
	wire  [97:0] sw_sliders_s1_agent_rp_data;                                                      // sw_sliders_s1_agent:rp_data -> router_007:sink_data
	wire         sw_sliders_s1_agent_rp_ready;                                                     // router_007:sink_ready -> sw_sliders_s1_agent:rp_ready
	wire         sw_sliders_s1_agent_rp_startofpacket;                                             // sw_sliders_s1_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire         sw_sliders_s1_agent_rp_endofpacket;                                               // sw_sliders_s1_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire         router_007_src_valid;                                                             // router_007:src_valid -> rsp_demux_003:sink_valid
	wire  [97:0] router_007_src_data;                                                              // router_007:src_data -> rsp_demux_003:sink_data
	wire         router_007_src_ready;                                                             // rsp_demux_003:sink_ready -> router_007:src_ready
	wire  [15:0] router_007_src_channel;                                                           // router_007:src_channel -> rsp_demux_003:sink_channel
	wire         router_007_src_startofpacket;                                                     // router_007:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire         router_007_src_endofpacket;                                                       // router_007:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire         timer1_s1_agent_rp_valid;                                                         // Timer1_s1_agent:rp_valid -> router_008:sink_valid
	wire  [97:0] timer1_s1_agent_rp_data;                                                          // Timer1_s1_agent:rp_data -> router_008:sink_data
	wire         timer1_s1_agent_rp_ready;                                                         // router_008:sink_ready -> Timer1_s1_agent:rp_ready
	wire         timer1_s1_agent_rp_startofpacket;                                                 // Timer1_s1_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire         timer1_s1_agent_rp_endofpacket;                                                   // Timer1_s1_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire         router_008_src_valid;                                                             // router_008:src_valid -> rsp_demux_004:sink_valid
	wire  [97:0] router_008_src_data;                                                              // router_008:src_data -> rsp_demux_004:sink_data
	wire         router_008_src_ready;                                                             // rsp_demux_004:sink_ready -> router_008:src_ready
	wire  [15:0] router_008_src_channel;                                                           // router_008:src_channel -> rsp_demux_004:sink_channel
	wire         router_008_src_startofpacket;                                                     // router_008:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire         router_008_src_endofpacket;                                                       // router_008:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire         shared_memory_s1_agent_rp_valid;                                                  // SHARED_MEMORY_s1_agent:rp_valid -> router_009:sink_valid
	wire  [97:0] shared_memory_s1_agent_rp_data;                                                   // SHARED_MEMORY_s1_agent:rp_data -> router_009:sink_data
	wire         shared_memory_s1_agent_rp_ready;                                                  // router_009:sink_ready -> SHARED_MEMORY_s1_agent:rp_ready
	wire         shared_memory_s1_agent_rp_startofpacket;                                          // SHARED_MEMORY_s1_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire         shared_memory_s1_agent_rp_endofpacket;                                            // SHARED_MEMORY_s1_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire         router_009_src_valid;                                                             // router_009:src_valid -> rsp_demux_005:sink_valid
	wire  [97:0] router_009_src_data;                                                              // router_009:src_data -> rsp_demux_005:sink_data
	wire         router_009_src_ready;                                                             // rsp_demux_005:sink_ready -> router_009:src_ready
	wire  [15:0] router_009_src_channel;                                                           // router_009:src_channel -> rsp_demux_005:sink_channel
	wire         router_009_src_startofpacket;                                                     // router_009:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire         router_009_src_endofpacket;                                                       // router_009:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire         mutex_s1_agent_rp_valid;                                                          // MUTEX_s1_agent:rp_valid -> router_010:sink_valid
	wire  [97:0] mutex_s1_agent_rp_data;                                                           // MUTEX_s1_agent:rp_data -> router_010:sink_data
	wire         mutex_s1_agent_rp_ready;                                                          // router_010:sink_ready -> MUTEX_s1_agent:rp_ready
	wire         mutex_s1_agent_rp_startofpacket;                                                  // MUTEX_s1_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire         mutex_s1_agent_rp_endofpacket;                                                    // MUTEX_s1_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire         router_010_src_valid;                                                             // router_010:src_valid -> rsp_demux_006:sink_valid
	wire  [97:0] router_010_src_data;                                                              // router_010:src_data -> rsp_demux_006:sink_data
	wire         router_010_src_ready;                                                             // rsp_demux_006:sink_ready -> router_010:src_ready
	wire  [15:0] router_010_src_channel;                                                           // router_010:src_channel -> rsp_demux_006:sink_channel
	wire         router_010_src_startofpacket;                                                     // router_010:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire         router_010_src_endofpacket;                                                       // router_010:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire         pushbutton_s1_agent_rp_valid;                                                     // pushbutton_s1_agent:rp_valid -> router_011:sink_valid
	wire  [97:0] pushbutton_s1_agent_rp_data;                                                      // pushbutton_s1_agent:rp_data -> router_011:sink_data
	wire         pushbutton_s1_agent_rp_ready;                                                     // router_011:sink_ready -> pushbutton_s1_agent:rp_ready
	wire         pushbutton_s1_agent_rp_startofpacket;                                             // pushbutton_s1_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire         pushbutton_s1_agent_rp_endofpacket;                                               // pushbutton_s1_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire         router_011_src_valid;                                                             // router_011:src_valid -> rsp_demux_007:sink_valid
	wire  [97:0] router_011_src_data;                                                              // router_011:src_data -> rsp_demux_007:sink_data
	wire         router_011_src_ready;                                                             // rsp_demux_007:sink_ready -> router_011:src_ready
	wire  [15:0] router_011_src_channel;                                                           // router_011:src_channel -> rsp_demux_007:sink_channel
	wire         router_011_src_startofpacket;                                                     // router_011:src_startofpacket -> rsp_demux_007:sink_startofpacket
	wire         router_011_src_endofpacket;                                                       // router_011:src_endofpacket -> rsp_demux_007:sink_endofpacket
	wire         processor2_debug_mem_slave_agent_rp_valid;                                        // Processor2_debug_mem_slave_agent:rp_valid -> router_012:sink_valid
	wire  [97:0] processor2_debug_mem_slave_agent_rp_data;                                         // Processor2_debug_mem_slave_agent:rp_data -> router_012:sink_data
	wire         processor2_debug_mem_slave_agent_rp_ready;                                        // router_012:sink_ready -> Processor2_debug_mem_slave_agent:rp_ready
	wire         processor2_debug_mem_slave_agent_rp_startofpacket;                                // Processor2_debug_mem_slave_agent:rp_startofpacket -> router_012:sink_startofpacket
	wire         processor2_debug_mem_slave_agent_rp_endofpacket;                                  // Processor2_debug_mem_slave_agent:rp_endofpacket -> router_012:sink_endofpacket
	wire         router_012_src_valid;                                                             // router_012:src_valid -> rsp_demux_008:sink_valid
	wire  [97:0] router_012_src_data;                                                              // router_012:src_data -> rsp_demux_008:sink_data
	wire         router_012_src_ready;                                                             // rsp_demux_008:sink_ready -> router_012:src_ready
	wire  [15:0] router_012_src_channel;                                                           // router_012:src_channel -> rsp_demux_008:sink_channel
	wire         router_012_src_startofpacket;                                                     // router_012:src_startofpacket -> rsp_demux_008:sink_startofpacket
	wire         router_012_src_endofpacket;                                                       // router_012:src_endofpacket -> rsp_demux_008:sink_endofpacket
	wire         ram2_s1_agent_rp_valid;                                                           // RAM2_s1_agent:rp_valid -> router_013:sink_valid
	wire  [97:0] ram2_s1_agent_rp_data;                                                            // RAM2_s1_agent:rp_data -> router_013:sink_data
	wire         ram2_s1_agent_rp_ready;                                                           // router_013:sink_ready -> RAM2_s1_agent:rp_ready
	wire         ram2_s1_agent_rp_startofpacket;                                                   // RAM2_s1_agent:rp_startofpacket -> router_013:sink_startofpacket
	wire         ram2_s1_agent_rp_endofpacket;                                                     // RAM2_s1_agent:rp_endofpacket -> router_013:sink_endofpacket
	wire         router_013_src_valid;                                                             // router_013:src_valid -> rsp_demux_009:sink_valid
	wire  [97:0] router_013_src_data;                                                              // router_013:src_data -> rsp_demux_009:sink_data
	wire         router_013_src_ready;                                                             // rsp_demux_009:sink_ready -> router_013:src_ready
	wire  [15:0] router_013_src_channel;                                                           // router_013:src_channel -> rsp_demux_009:sink_channel
	wire         router_013_src_startofpacket;                                                     // router_013:src_startofpacket -> rsp_demux_009:sink_startofpacket
	wire         router_013_src_endofpacket;                                                       // router_013:src_endofpacket -> rsp_demux_009:sink_endofpacket
	wire         timer2_s1_agent_rp_valid;                                                         // Timer2_s1_agent:rp_valid -> router_014:sink_valid
	wire  [97:0] timer2_s1_agent_rp_data;                                                          // Timer2_s1_agent:rp_data -> router_014:sink_data
	wire         timer2_s1_agent_rp_ready;                                                         // router_014:sink_ready -> Timer2_s1_agent:rp_ready
	wire         timer2_s1_agent_rp_startofpacket;                                                 // Timer2_s1_agent:rp_startofpacket -> router_014:sink_startofpacket
	wire         timer2_s1_agent_rp_endofpacket;                                                   // Timer2_s1_agent:rp_endofpacket -> router_014:sink_endofpacket
	wire         router_014_src_valid;                                                             // router_014:src_valid -> rsp_demux_010:sink_valid
	wire  [97:0] router_014_src_data;                                                              // router_014:src_data -> rsp_demux_010:sink_data
	wire         router_014_src_ready;                                                             // rsp_demux_010:sink_ready -> router_014:src_ready
	wire  [15:0] router_014_src_channel;                                                           // router_014:src_channel -> rsp_demux_010:sink_channel
	wire         router_014_src_startofpacket;                                                     // router_014:src_startofpacket -> rsp_demux_010:sink_startofpacket
	wire         router_014_src_endofpacket;                                                       // router_014:src_endofpacket -> rsp_demux_010:sink_endofpacket
	wire         hex_5_6_s1_agent_rp_valid;                                                        // Hex_5_6_s1_agent:rp_valid -> router_015:sink_valid
	wire  [97:0] hex_5_6_s1_agent_rp_data;                                                         // Hex_5_6_s1_agent:rp_data -> router_015:sink_data
	wire         hex_5_6_s1_agent_rp_ready;                                                        // router_015:sink_ready -> Hex_5_6_s1_agent:rp_ready
	wire         hex_5_6_s1_agent_rp_startofpacket;                                                // Hex_5_6_s1_agent:rp_startofpacket -> router_015:sink_startofpacket
	wire         hex_5_6_s1_agent_rp_endofpacket;                                                  // Hex_5_6_s1_agent:rp_endofpacket -> router_015:sink_endofpacket
	wire         router_015_src_valid;                                                             // router_015:src_valid -> rsp_demux_011:sink_valid
	wire  [97:0] router_015_src_data;                                                              // router_015:src_data -> rsp_demux_011:sink_data
	wire         router_015_src_ready;                                                             // rsp_demux_011:sink_ready -> router_015:src_ready
	wire  [15:0] router_015_src_channel;                                                           // router_015:src_channel -> rsp_demux_011:sink_channel
	wire         router_015_src_startofpacket;                                                     // router_015:src_startofpacket -> rsp_demux_011:sink_startofpacket
	wire         router_015_src_endofpacket;                                                       // router_015:src_endofpacket -> rsp_demux_011:sink_endofpacket
	wire         hex_3_4_s1_agent_rp_valid;                                                        // Hex_3_4_s1_agent:rp_valid -> router_016:sink_valid
	wire  [97:0] hex_3_4_s1_agent_rp_data;                                                         // Hex_3_4_s1_agent:rp_data -> router_016:sink_data
	wire         hex_3_4_s1_agent_rp_ready;                                                        // router_016:sink_ready -> Hex_3_4_s1_agent:rp_ready
	wire         hex_3_4_s1_agent_rp_startofpacket;                                                // Hex_3_4_s1_agent:rp_startofpacket -> router_016:sink_startofpacket
	wire         hex_3_4_s1_agent_rp_endofpacket;                                                  // Hex_3_4_s1_agent:rp_endofpacket -> router_016:sink_endofpacket
	wire         router_016_src_valid;                                                             // router_016:src_valid -> rsp_demux_012:sink_valid
	wire  [97:0] router_016_src_data;                                                              // router_016:src_data -> rsp_demux_012:sink_data
	wire         router_016_src_ready;                                                             // rsp_demux_012:sink_ready -> router_016:src_ready
	wire  [15:0] router_016_src_channel;                                                           // router_016:src_channel -> rsp_demux_012:sink_channel
	wire         router_016_src_startofpacket;                                                     // router_016:src_startofpacket -> rsp_demux_012:sink_startofpacket
	wire         router_016_src_endofpacket;                                                       // router_016:src_endofpacket -> rsp_demux_012:sink_endofpacket
	wire         hex_1_2_s1_agent_rp_valid;                                                        // Hex_1_2_s1_agent:rp_valid -> router_017:sink_valid
	wire  [97:0] hex_1_2_s1_agent_rp_data;                                                         // Hex_1_2_s1_agent:rp_data -> router_017:sink_data
	wire         hex_1_2_s1_agent_rp_ready;                                                        // router_017:sink_ready -> Hex_1_2_s1_agent:rp_ready
	wire         hex_1_2_s1_agent_rp_startofpacket;                                                // Hex_1_2_s1_agent:rp_startofpacket -> router_017:sink_startofpacket
	wire         hex_1_2_s1_agent_rp_endofpacket;                                                  // Hex_1_2_s1_agent:rp_endofpacket -> router_017:sink_endofpacket
	wire         router_017_src_valid;                                                             // router_017:src_valid -> rsp_demux_013:sink_valid
	wire  [97:0] router_017_src_data;                                                              // router_017:src_data -> rsp_demux_013:sink_data
	wire         router_017_src_ready;                                                             // rsp_demux_013:sink_ready -> router_017:src_ready
	wire  [15:0] router_017_src_channel;                                                           // router_017:src_channel -> rsp_demux_013:sink_channel
	wire         router_017_src_startofpacket;                                                     // router_017:src_startofpacket -> rsp_demux_013:sink_startofpacket
	wire         router_017_src_endofpacket;                                                       // router_017:src_endofpacket -> rsp_demux_013:sink_endofpacket
	wire         leds_s1_agent_rp_valid;                                                           // leds_s1_agent:rp_valid -> router_018:sink_valid
	wire  [97:0] leds_s1_agent_rp_data;                                                            // leds_s1_agent:rp_data -> router_018:sink_data
	wire         leds_s1_agent_rp_ready;                                                           // router_018:sink_ready -> leds_s1_agent:rp_ready
	wire         leds_s1_agent_rp_startofpacket;                                                   // leds_s1_agent:rp_startofpacket -> router_018:sink_startofpacket
	wire         leds_s1_agent_rp_endofpacket;                                                     // leds_s1_agent:rp_endofpacket -> router_018:sink_endofpacket
	wire         router_018_src_valid;                                                             // router_018:src_valid -> rsp_demux_014:sink_valid
	wire  [97:0] router_018_src_data;                                                              // router_018:src_data -> rsp_demux_014:sink_data
	wire         router_018_src_ready;                                                             // rsp_demux_014:sink_ready -> router_018:src_ready
	wire  [15:0] router_018_src_channel;                                                           // router_018:src_channel -> rsp_demux_014:sink_channel
	wire         router_018_src_startofpacket;                                                     // router_018:src_startofpacket -> rsp_demux_014:sink_startofpacket
	wire         router_018_src_endofpacket;                                                       // router_018:src_endofpacket -> rsp_demux_014:sink_endofpacket
	wire         rooms_manager_0_avalon_slave_0_agent_rp_valid;                                    // rooms_manager_0_avalon_slave_0_agent:rp_valid -> router_019:sink_valid
	wire  [70:0] rooms_manager_0_avalon_slave_0_agent_rp_data;                                     // rooms_manager_0_avalon_slave_0_agent:rp_data -> router_019:sink_data
	wire         rooms_manager_0_avalon_slave_0_agent_rp_ready;                                    // router_019:sink_ready -> rooms_manager_0_avalon_slave_0_agent:rp_ready
	wire         rooms_manager_0_avalon_slave_0_agent_rp_startofpacket;                            // rooms_manager_0_avalon_slave_0_agent:rp_startofpacket -> router_019:sink_startofpacket
	wire         rooms_manager_0_avalon_slave_0_agent_rp_endofpacket;                              // rooms_manager_0_avalon_slave_0_agent:rp_endofpacket -> router_019:sink_endofpacket
	wire         rooms_manager_0_avalon_slave_0_burst_adapter_source0_valid;                       // rooms_manager_0_avalon_slave_0_burst_adapter:source0_valid -> rooms_manager_0_avalon_slave_0_agent:cp_valid
	wire  [70:0] rooms_manager_0_avalon_slave_0_burst_adapter_source0_data;                        // rooms_manager_0_avalon_slave_0_burst_adapter:source0_data -> rooms_manager_0_avalon_slave_0_agent:cp_data
	wire         rooms_manager_0_avalon_slave_0_burst_adapter_source0_ready;                       // rooms_manager_0_avalon_slave_0_agent:cp_ready -> rooms_manager_0_avalon_slave_0_burst_adapter:source0_ready
	wire  [15:0] rooms_manager_0_avalon_slave_0_burst_adapter_source0_channel;                     // rooms_manager_0_avalon_slave_0_burst_adapter:source0_channel -> rooms_manager_0_avalon_slave_0_agent:cp_channel
	wire         rooms_manager_0_avalon_slave_0_burst_adapter_source0_startofpacket;               // rooms_manager_0_avalon_slave_0_burst_adapter:source0_startofpacket -> rooms_manager_0_avalon_slave_0_agent:cp_startofpacket
	wire         rooms_manager_0_avalon_slave_0_burst_adapter_source0_endofpacket;                 // rooms_manager_0_avalon_slave_0_burst_adapter:source0_endofpacket -> rooms_manager_0_avalon_slave_0_agent:cp_endofpacket
	wire         cmd_demux_src0_valid;                                                             // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [97:0] cmd_demux_src0_data;                                                              // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire         cmd_demux_src0_ready;                                                             // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire  [15:0] cmd_demux_src0_channel;                                                           // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire         cmd_demux_src0_startofpacket;                                                     // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire         cmd_demux_src0_endofpacket;                                                       // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire         cmd_demux_src1_valid;                                                             // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [97:0] cmd_demux_src1_data;                                                              // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire         cmd_demux_src1_ready;                                                             // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire  [15:0] cmd_demux_src1_channel;                                                           // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire         cmd_demux_src1_startofpacket;                                                     // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire         cmd_demux_src1_endofpacket;                                                       // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire         cmd_demux_src2_valid;                                                             // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [97:0] cmd_demux_src2_data;                                                              // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire         cmd_demux_src2_ready;                                                             // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire  [15:0] cmd_demux_src2_channel;                                                           // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire         cmd_demux_src2_startofpacket;                                                     // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire         cmd_demux_src2_endofpacket;                                                       // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire         cmd_demux_src3_valid;                                                             // cmd_demux:src3_valid -> cmd_mux_003:sink0_valid
	wire  [97:0] cmd_demux_src3_data;                                                              // cmd_demux:src3_data -> cmd_mux_003:sink0_data
	wire         cmd_demux_src3_ready;                                                             // cmd_mux_003:sink0_ready -> cmd_demux:src3_ready
	wire  [15:0] cmd_demux_src3_channel;                                                           // cmd_demux:src3_channel -> cmd_mux_003:sink0_channel
	wire         cmd_demux_src3_startofpacket;                                                     // cmd_demux:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire         cmd_demux_src3_endofpacket;                                                       // cmd_demux:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire         cmd_demux_src4_valid;                                                             // cmd_demux:src4_valid -> cmd_mux_004:sink0_valid
	wire  [97:0] cmd_demux_src4_data;                                                              // cmd_demux:src4_data -> cmd_mux_004:sink0_data
	wire         cmd_demux_src4_ready;                                                             // cmd_mux_004:sink0_ready -> cmd_demux:src4_ready
	wire  [15:0] cmd_demux_src4_channel;                                                           // cmd_demux:src4_channel -> cmd_mux_004:sink0_channel
	wire         cmd_demux_src4_startofpacket;                                                     // cmd_demux:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire         cmd_demux_src4_endofpacket;                                                       // cmd_demux:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire         cmd_demux_src5_valid;                                                             // cmd_demux:src5_valid -> cmd_mux_005:sink0_valid
	wire  [97:0] cmd_demux_src5_data;                                                              // cmd_demux:src5_data -> cmd_mux_005:sink0_data
	wire         cmd_demux_src5_ready;                                                             // cmd_mux_005:sink0_ready -> cmd_demux:src5_ready
	wire  [15:0] cmd_demux_src5_channel;                                                           // cmd_demux:src5_channel -> cmd_mux_005:sink0_channel
	wire         cmd_demux_src5_startofpacket;                                                     // cmd_demux:src5_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire         cmd_demux_src5_endofpacket;                                                       // cmd_demux:src5_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire         cmd_demux_src6_valid;                                                             // cmd_demux:src6_valid -> cmd_mux_006:sink0_valid
	wire  [97:0] cmd_demux_src6_data;                                                              // cmd_demux:src6_data -> cmd_mux_006:sink0_data
	wire         cmd_demux_src6_ready;                                                             // cmd_mux_006:sink0_ready -> cmd_demux:src6_ready
	wire  [15:0] cmd_demux_src6_channel;                                                           // cmd_demux:src6_channel -> cmd_mux_006:sink0_channel
	wire         cmd_demux_src6_startofpacket;                                                     // cmd_demux:src6_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire         cmd_demux_src6_endofpacket;                                                       // cmd_demux:src6_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire         cmd_demux_src7_valid;                                                             // cmd_demux:src7_valid -> cmd_mux_007:sink0_valid
	wire  [97:0] cmd_demux_src7_data;                                                              // cmd_demux:src7_data -> cmd_mux_007:sink0_data
	wire         cmd_demux_src7_ready;                                                             // cmd_mux_007:sink0_ready -> cmd_demux:src7_ready
	wire  [15:0] cmd_demux_src7_channel;                                                           // cmd_demux:src7_channel -> cmd_mux_007:sink0_channel
	wire         cmd_demux_src7_startofpacket;                                                     // cmd_demux:src7_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire         cmd_demux_src7_endofpacket;                                                       // cmd_demux:src7_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire         cmd_demux_001_src0_valid;                                                         // cmd_demux_001:src0_valid -> cmd_mux_005:sink1_valid
	wire  [97:0] cmd_demux_001_src0_data;                                                          // cmd_demux_001:src0_data -> cmd_mux_005:sink1_data
	wire         cmd_demux_001_src0_ready;                                                         // cmd_mux_005:sink1_ready -> cmd_demux_001:src0_ready
	wire  [15:0] cmd_demux_001_src0_channel;                                                       // cmd_demux_001:src0_channel -> cmd_mux_005:sink1_channel
	wire         cmd_demux_001_src0_startofpacket;                                                 // cmd_demux_001:src0_startofpacket -> cmd_mux_005:sink1_startofpacket
	wire         cmd_demux_001_src0_endofpacket;                                                   // cmd_demux_001:src0_endofpacket -> cmd_mux_005:sink1_endofpacket
	wire         cmd_demux_001_src1_valid;                                                         // cmd_demux_001:src1_valid -> cmd_mux_006:sink1_valid
	wire  [97:0] cmd_demux_001_src1_data;                                                          // cmd_demux_001:src1_data -> cmd_mux_006:sink1_data
	wire         cmd_demux_001_src1_ready;                                                         // cmd_mux_006:sink1_ready -> cmd_demux_001:src1_ready
	wire  [15:0] cmd_demux_001_src1_channel;                                                       // cmd_demux_001:src1_channel -> cmd_mux_006:sink1_channel
	wire         cmd_demux_001_src1_startofpacket;                                                 // cmd_demux_001:src1_startofpacket -> cmd_mux_006:sink1_startofpacket
	wire         cmd_demux_001_src1_endofpacket;                                                   // cmd_demux_001:src1_endofpacket -> cmd_mux_006:sink1_endofpacket
	wire         cmd_demux_001_src2_valid;                                                         // cmd_demux_001:src2_valid -> cmd_mux_008:sink0_valid
	wire  [97:0] cmd_demux_001_src2_data;                                                          // cmd_demux_001:src2_data -> cmd_mux_008:sink0_data
	wire         cmd_demux_001_src2_ready;                                                         // cmd_mux_008:sink0_ready -> cmd_demux_001:src2_ready
	wire  [15:0] cmd_demux_001_src2_channel;                                                       // cmd_demux_001:src2_channel -> cmd_mux_008:sink0_channel
	wire         cmd_demux_001_src2_startofpacket;                                                 // cmd_demux_001:src2_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire         cmd_demux_001_src2_endofpacket;                                                   // cmd_demux_001:src2_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire         cmd_demux_001_src3_valid;                                                         // cmd_demux_001:src3_valid -> cmd_mux_009:sink0_valid
	wire  [97:0] cmd_demux_001_src3_data;                                                          // cmd_demux_001:src3_data -> cmd_mux_009:sink0_data
	wire         cmd_demux_001_src3_ready;                                                         // cmd_mux_009:sink0_ready -> cmd_demux_001:src3_ready
	wire  [15:0] cmd_demux_001_src3_channel;                                                       // cmd_demux_001:src3_channel -> cmd_mux_009:sink0_channel
	wire         cmd_demux_001_src3_startofpacket;                                                 // cmd_demux_001:src3_startofpacket -> cmd_mux_009:sink0_startofpacket
	wire         cmd_demux_001_src3_endofpacket;                                                   // cmd_demux_001:src3_endofpacket -> cmd_mux_009:sink0_endofpacket
	wire         cmd_demux_001_src4_valid;                                                         // cmd_demux_001:src4_valid -> cmd_mux_010:sink0_valid
	wire  [97:0] cmd_demux_001_src4_data;                                                          // cmd_demux_001:src4_data -> cmd_mux_010:sink0_data
	wire         cmd_demux_001_src4_ready;                                                         // cmd_mux_010:sink0_ready -> cmd_demux_001:src4_ready
	wire  [15:0] cmd_demux_001_src4_channel;                                                       // cmd_demux_001:src4_channel -> cmd_mux_010:sink0_channel
	wire         cmd_demux_001_src4_startofpacket;                                                 // cmd_demux_001:src4_startofpacket -> cmd_mux_010:sink0_startofpacket
	wire         cmd_demux_001_src4_endofpacket;                                                   // cmd_demux_001:src4_endofpacket -> cmd_mux_010:sink0_endofpacket
	wire         cmd_demux_001_src5_valid;                                                         // cmd_demux_001:src5_valid -> cmd_mux_011:sink0_valid
	wire  [97:0] cmd_demux_001_src5_data;                                                          // cmd_demux_001:src5_data -> cmd_mux_011:sink0_data
	wire         cmd_demux_001_src5_ready;                                                         // cmd_mux_011:sink0_ready -> cmd_demux_001:src5_ready
	wire  [15:0] cmd_demux_001_src5_channel;                                                       // cmd_demux_001:src5_channel -> cmd_mux_011:sink0_channel
	wire         cmd_demux_001_src5_startofpacket;                                                 // cmd_demux_001:src5_startofpacket -> cmd_mux_011:sink0_startofpacket
	wire         cmd_demux_001_src5_endofpacket;                                                   // cmd_demux_001:src5_endofpacket -> cmd_mux_011:sink0_endofpacket
	wire         cmd_demux_001_src6_valid;                                                         // cmd_demux_001:src6_valid -> cmd_mux_012:sink0_valid
	wire  [97:0] cmd_demux_001_src6_data;                                                          // cmd_demux_001:src6_data -> cmd_mux_012:sink0_data
	wire         cmd_demux_001_src6_ready;                                                         // cmd_mux_012:sink0_ready -> cmd_demux_001:src6_ready
	wire  [15:0] cmd_demux_001_src6_channel;                                                       // cmd_demux_001:src6_channel -> cmd_mux_012:sink0_channel
	wire         cmd_demux_001_src6_startofpacket;                                                 // cmd_demux_001:src6_startofpacket -> cmd_mux_012:sink0_startofpacket
	wire         cmd_demux_001_src6_endofpacket;                                                   // cmd_demux_001:src6_endofpacket -> cmd_mux_012:sink0_endofpacket
	wire         cmd_demux_001_src7_valid;                                                         // cmd_demux_001:src7_valid -> cmd_mux_013:sink0_valid
	wire  [97:0] cmd_demux_001_src7_data;                                                          // cmd_demux_001:src7_data -> cmd_mux_013:sink0_data
	wire         cmd_demux_001_src7_ready;                                                         // cmd_mux_013:sink0_ready -> cmd_demux_001:src7_ready
	wire  [15:0] cmd_demux_001_src7_channel;                                                       // cmd_demux_001:src7_channel -> cmd_mux_013:sink0_channel
	wire         cmd_demux_001_src7_startofpacket;                                                 // cmd_demux_001:src7_startofpacket -> cmd_mux_013:sink0_startofpacket
	wire         cmd_demux_001_src7_endofpacket;                                                   // cmd_demux_001:src7_endofpacket -> cmd_mux_013:sink0_endofpacket
	wire         cmd_demux_001_src8_valid;                                                         // cmd_demux_001:src8_valid -> cmd_mux_014:sink0_valid
	wire  [97:0] cmd_demux_001_src8_data;                                                          // cmd_demux_001:src8_data -> cmd_mux_014:sink0_data
	wire         cmd_demux_001_src8_ready;                                                         // cmd_mux_014:sink0_ready -> cmd_demux_001:src8_ready
	wire  [15:0] cmd_demux_001_src8_channel;                                                       // cmd_demux_001:src8_channel -> cmd_mux_014:sink0_channel
	wire         cmd_demux_001_src8_startofpacket;                                                 // cmd_demux_001:src8_startofpacket -> cmd_mux_014:sink0_startofpacket
	wire         cmd_demux_001_src8_endofpacket;                                                   // cmd_demux_001:src8_endofpacket -> cmd_mux_014:sink0_endofpacket
	wire         cmd_demux_001_src9_valid;                                                         // cmd_demux_001:src9_valid -> cmd_mux_015:sink0_valid
	wire  [97:0] cmd_demux_001_src9_data;                                                          // cmd_demux_001:src9_data -> cmd_mux_015:sink0_data
	wire         cmd_demux_001_src9_ready;                                                         // cmd_mux_015:sink0_ready -> cmd_demux_001:src9_ready
	wire  [15:0] cmd_demux_001_src9_channel;                                                       // cmd_demux_001:src9_channel -> cmd_mux_015:sink0_channel
	wire         cmd_demux_001_src9_startofpacket;                                                 // cmd_demux_001:src9_startofpacket -> cmd_mux_015:sink0_startofpacket
	wire         cmd_demux_001_src9_endofpacket;                                                   // cmd_demux_001:src9_endofpacket -> cmd_mux_015:sink0_endofpacket
	wire         cmd_demux_002_src0_valid;                                                         // cmd_demux_002:src0_valid -> cmd_mux_005:sink2_valid
	wire  [97:0] cmd_demux_002_src0_data;                                                          // cmd_demux_002:src0_data -> cmd_mux_005:sink2_data
	wire         cmd_demux_002_src0_ready;                                                         // cmd_mux_005:sink2_ready -> cmd_demux_002:src0_ready
	wire  [15:0] cmd_demux_002_src0_channel;                                                       // cmd_demux_002:src0_channel -> cmd_mux_005:sink2_channel
	wire         cmd_demux_002_src0_startofpacket;                                                 // cmd_demux_002:src0_startofpacket -> cmd_mux_005:sink2_startofpacket
	wire         cmd_demux_002_src0_endofpacket;                                                   // cmd_demux_002:src0_endofpacket -> cmd_mux_005:sink2_endofpacket
	wire         cmd_demux_002_src1_valid;                                                         // cmd_demux_002:src1_valid -> cmd_mux_006:sink2_valid
	wire  [97:0] cmd_demux_002_src1_data;                                                          // cmd_demux_002:src1_data -> cmd_mux_006:sink2_data
	wire         cmd_demux_002_src1_ready;                                                         // cmd_mux_006:sink2_ready -> cmd_demux_002:src1_ready
	wire  [15:0] cmd_demux_002_src1_channel;                                                       // cmd_demux_002:src1_channel -> cmd_mux_006:sink2_channel
	wire         cmd_demux_002_src1_startofpacket;                                                 // cmd_demux_002:src1_startofpacket -> cmd_mux_006:sink2_startofpacket
	wire         cmd_demux_002_src1_endofpacket;                                                   // cmd_demux_002:src1_endofpacket -> cmd_mux_006:sink2_endofpacket
	wire         cmd_demux_002_src2_valid;                                                         // cmd_demux_002:src2_valid -> cmd_mux_008:sink1_valid
	wire  [97:0] cmd_demux_002_src2_data;                                                          // cmd_demux_002:src2_data -> cmd_mux_008:sink1_data
	wire         cmd_demux_002_src2_ready;                                                         // cmd_mux_008:sink1_ready -> cmd_demux_002:src2_ready
	wire  [15:0] cmd_demux_002_src2_channel;                                                       // cmd_demux_002:src2_channel -> cmd_mux_008:sink1_channel
	wire         cmd_demux_002_src2_startofpacket;                                                 // cmd_demux_002:src2_startofpacket -> cmd_mux_008:sink1_startofpacket
	wire         cmd_demux_002_src2_endofpacket;                                                   // cmd_demux_002:src2_endofpacket -> cmd_mux_008:sink1_endofpacket
	wire         cmd_demux_002_src3_valid;                                                         // cmd_demux_002:src3_valid -> cmd_mux_009:sink1_valid
	wire  [97:0] cmd_demux_002_src3_data;                                                          // cmd_demux_002:src3_data -> cmd_mux_009:sink1_data
	wire         cmd_demux_002_src3_ready;                                                         // cmd_mux_009:sink1_ready -> cmd_demux_002:src3_ready
	wire  [15:0] cmd_demux_002_src3_channel;                                                       // cmd_demux_002:src3_channel -> cmd_mux_009:sink1_channel
	wire         cmd_demux_002_src3_startofpacket;                                                 // cmd_demux_002:src3_startofpacket -> cmd_mux_009:sink1_startofpacket
	wire         cmd_demux_002_src3_endofpacket;                                                   // cmd_demux_002:src3_endofpacket -> cmd_mux_009:sink1_endofpacket
	wire         cmd_demux_002_src4_valid;                                                         // cmd_demux_002:src4_valid -> cmd_mux_010:sink1_valid
	wire  [97:0] cmd_demux_002_src4_data;                                                          // cmd_demux_002:src4_data -> cmd_mux_010:sink1_data
	wire         cmd_demux_002_src4_ready;                                                         // cmd_mux_010:sink1_ready -> cmd_demux_002:src4_ready
	wire  [15:0] cmd_demux_002_src4_channel;                                                       // cmd_demux_002:src4_channel -> cmd_mux_010:sink1_channel
	wire         cmd_demux_002_src4_startofpacket;                                                 // cmd_demux_002:src4_startofpacket -> cmd_mux_010:sink1_startofpacket
	wire         cmd_demux_002_src4_endofpacket;                                                   // cmd_demux_002:src4_endofpacket -> cmd_mux_010:sink1_endofpacket
	wire         cmd_demux_002_src5_valid;                                                         // cmd_demux_002:src5_valid -> cmd_mux_011:sink1_valid
	wire  [97:0] cmd_demux_002_src5_data;                                                          // cmd_demux_002:src5_data -> cmd_mux_011:sink1_data
	wire         cmd_demux_002_src5_ready;                                                         // cmd_mux_011:sink1_ready -> cmd_demux_002:src5_ready
	wire  [15:0] cmd_demux_002_src5_channel;                                                       // cmd_demux_002:src5_channel -> cmd_mux_011:sink1_channel
	wire         cmd_demux_002_src5_startofpacket;                                                 // cmd_demux_002:src5_startofpacket -> cmd_mux_011:sink1_startofpacket
	wire         cmd_demux_002_src5_endofpacket;                                                   // cmd_demux_002:src5_endofpacket -> cmd_mux_011:sink1_endofpacket
	wire         cmd_demux_002_src6_valid;                                                         // cmd_demux_002:src6_valid -> cmd_mux_012:sink1_valid
	wire  [97:0] cmd_demux_002_src6_data;                                                          // cmd_demux_002:src6_data -> cmd_mux_012:sink1_data
	wire         cmd_demux_002_src6_ready;                                                         // cmd_mux_012:sink1_ready -> cmd_demux_002:src6_ready
	wire  [15:0] cmd_demux_002_src6_channel;                                                       // cmd_demux_002:src6_channel -> cmd_mux_012:sink1_channel
	wire         cmd_demux_002_src6_startofpacket;                                                 // cmd_demux_002:src6_startofpacket -> cmd_mux_012:sink1_startofpacket
	wire         cmd_demux_002_src6_endofpacket;                                                   // cmd_demux_002:src6_endofpacket -> cmd_mux_012:sink1_endofpacket
	wire         cmd_demux_002_src7_valid;                                                         // cmd_demux_002:src7_valid -> cmd_mux_013:sink1_valid
	wire  [97:0] cmd_demux_002_src7_data;                                                          // cmd_demux_002:src7_data -> cmd_mux_013:sink1_data
	wire         cmd_demux_002_src7_ready;                                                         // cmd_mux_013:sink1_ready -> cmd_demux_002:src7_ready
	wire  [15:0] cmd_demux_002_src7_channel;                                                       // cmd_demux_002:src7_channel -> cmd_mux_013:sink1_channel
	wire         cmd_demux_002_src7_startofpacket;                                                 // cmd_demux_002:src7_startofpacket -> cmd_mux_013:sink1_startofpacket
	wire         cmd_demux_002_src7_endofpacket;                                                   // cmd_demux_002:src7_endofpacket -> cmd_mux_013:sink1_endofpacket
	wire         cmd_demux_002_src8_valid;                                                         // cmd_demux_002:src8_valid -> cmd_mux_014:sink1_valid
	wire  [97:0] cmd_demux_002_src8_data;                                                          // cmd_demux_002:src8_data -> cmd_mux_014:sink1_data
	wire         cmd_demux_002_src8_ready;                                                         // cmd_mux_014:sink1_ready -> cmd_demux_002:src8_ready
	wire  [15:0] cmd_demux_002_src8_channel;                                                       // cmd_demux_002:src8_channel -> cmd_mux_014:sink1_channel
	wire         cmd_demux_002_src8_startofpacket;                                                 // cmd_demux_002:src8_startofpacket -> cmd_mux_014:sink1_startofpacket
	wire         cmd_demux_002_src8_endofpacket;                                                   // cmd_demux_002:src8_endofpacket -> cmd_mux_014:sink1_endofpacket
	wire         cmd_demux_003_src0_valid;                                                         // cmd_demux_003:src0_valid -> cmd_mux_001:sink1_valid
	wire  [97:0] cmd_demux_003_src0_data;                                                          // cmd_demux_003:src0_data -> cmd_mux_001:sink1_data
	wire         cmd_demux_003_src0_ready;                                                         // cmd_mux_001:sink1_ready -> cmd_demux_003:src0_ready
	wire  [15:0] cmd_demux_003_src0_channel;                                                       // cmd_demux_003:src0_channel -> cmd_mux_001:sink1_channel
	wire         cmd_demux_003_src0_startofpacket;                                                 // cmd_demux_003:src0_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire         cmd_demux_003_src0_endofpacket;                                                   // cmd_demux_003:src0_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire         cmd_demux_003_src1_valid;                                                         // cmd_demux_003:src1_valid -> cmd_mux_002:sink1_valid
	wire  [97:0] cmd_demux_003_src1_data;                                                          // cmd_demux_003:src1_data -> cmd_mux_002:sink1_data
	wire         cmd_demux_003_src1_ready;                                                         // cmd_mux_002:sink1_ready -> cmd_demux_003:src1_ready
	wire  [15:0] cmd_demux_003_src1_channel;                                                       // cmd_demux_003:src1_channel -> cmd_mux_002:sink1_channel
	wire         cmd_demux_003_src1_startofpacket;                                                 // cmd_demux_003:src1_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire         cmd_demux_003_src1_endofpacket;                                                   // cmd_demux_003:src1_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire         cmd_demux_003_src2_valid;                                                         // cmd_demux_003:src2_valid -> cmd_mux_004:sink1_valid
	wire  [97:0] cmd_demux_003_src2_data;                                                          // cmd_demux_003:src2_data -> cmd_mux_004:sink1_data
	wire         cmd_demux_003_src2_ready;                                                         // cmd_mux_004:sink1_ready -> cmd_demux_003:src2_ready
	wire  [15:0] cmd_demux_003_src2_channel;                                                       // cmd_demux_003:src2_channel -> cmd_mux_004:sink1_channel
	wire         cmd_demux_003_src2_startofpacket;                                                 // cmd_demux_003:src2_startofpacket -> cmd_mux_004:sink1_startofpacket
	wire         cmd_demux_003_src2_endofpacket;                                                   // cmd_demux_003:src2_endofpacket -> cmd_mux_004:sink1_endofpacket
	wire         cmd_demux_003_src3_valid;                                                         // cmd_demux_003:src3_valid -> cmd_mux_005:sink3_valid
	wire  [97:0] cmd_demux_003_src3_data;                                                          // cmd_demux_003:src3_data -> cmd_mux_005:sink3_data
	wire         cmd_demux_003_src3_ready;                                                         // cmd_mux_005:sink3_ready -> cmd_demux_003:src3_ready
	wire  [15:0] cmd_demux_003_src3_channel;                                                       // cmd_demux_003:src3_channel -> cmd_mux_005:sink3_channel
	wire         cmd_demux_003_src3_startofpacket;                                                 // cmd_demux_003:src3_startofpacket -> cmd_mux_005:sink3_startofpacket
	wire         cmd_demux_003_src3_endofpacket;                                                   // cmd_demux_003:src3_endofpacket -> cmd_mux_005:sink3_endofpacket
	wire         cmd_demux_003_src4_valid;                                                         // cmd_demux_003:src4_valid -> cmd_mux_006:sink3_valid
	wire  [97:0] cmd_demux_003_src4_data;                                                          // cmd_demux_003:src4_data -> cmd_mux_006:sink3_data
	wire         cmd_demux_003_src4_ready;                                                         // cmd_mux_006:sink3_ready -> cmd_demux_003:src4_ready
	wire  [15:0] cmd_demux_003_src4_channel;                                                       // cmd_demux_003:src4_channel -> cmd_mux_006:sink3_channel
	wire         cmd_demux_003_src4_startofpacket;                                                 // cmd_demux_003:src4_startofpacket -> cmd_mux_006:sink3_startofpacket
	wire         cmd_demux_003_src4_endofpacket;                                                   // cmd_demux_003:src4_endofpacket -> cmd_mux_006:sink3_endofpacket
	wire         rsp_demux_src0_valid;                                                             // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [97:0] rsp_demux_src0_data;                                                              // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire         rsp_demux_src0_ready;                                                             // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire  [15:0] rsp_demux_src0_channel;                                                           // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire         rsp_demux_src0_startofpacket;                                                     // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire         rsp_demux_src0_endofpacket;                                                       // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire         rsp_demux_001_src0_valid;                                                         // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [97:0] rsp_demux_001_src0_data;                                                          // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire         rsp_demux_001_src0_ready;                                                         // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire  [15:0] rsp_demux_001_src0_channel;                                                       // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire         rsp_demux_001_src0_startofpacket;                                                 // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire         rsp_demux_001_src0_endofpacket;                                                   // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire         rsp_demux_001_src1_valid;                                                         // rsp_demux_001:src1_valid -> rsp_mux_003:sink0_valid
	wire  [97:0] rsp_demux_001_src1_data;                                                          // rsp_demux_001:src1_data -> rsp_mux_003:sink0_data
	wire         rsp_demux_001_src1_ready;                                                         // rsp_mux_003:sink0_ready -> rsp_demux_001:src1_ready
	wire  [15:0] rsp_demux_001_src1_channel;                                                       // rsp_demux_001:src1_channel -> rsp_mux_003:sink0_channel
	wire         rsp_demux_001_src1_startofpacket;                                                 // rsp_demux_001:src1_startofpacket -> rsp_mux_003:sink0_startofpacket
	wire         rsp_demux_001_src1_endofpacket;                                                   // rsp_demux_001:src1_endofpacket -> rsp_mux_003:sink0_endofpacket
	wire         rsp_demux_002_src0_valid;                                                         // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [97:0] rsp_demux_002_src0_data;                                                          // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire         rsp_demux_002_src0_ready;                                                         // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire  [15:0] rsp_demux_002_src0_channel;                                                       // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire         rsp_demux_002_src0_startofpacket;                                                 // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire         rsp_demux_002_src0_endofpacket;                                                   // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire         rsp_demux_002_src1_valid;                                                         // rsp_demux_002:src1_valid -> rsp_mux_003:sink1_valid
	wire  [97:0] rsp_demux_002_src1_data;                                                          // rsp_demux_002:src1_data -> rsp_mux_003:sink1_data
	wire         rsp_demux_002_src1_ready;                                                         // rsp_mux_003:sink1_ready -> rsp_demux_002:src1_ready
	wire  [15:0] rsp_demux_002_src1_channel;                                                       // rsp_demux_002:src1_channel -> rsp_mux_003:sink1_channel
	wire         rsp_demux_002_src1_startofpacket;                                                 // rsp_demux_002:src1_startofpacket -> rsp_mux_003:sink1_startofpacket
	wire         rsp_demux_002_src1_endofpacket;                                                   // rsp_demux_002:src1_endofpacket -> rsp_mux_003:sink1_endofpacket
	wire         rsp_demux_003_src0_valid;                                                         // rsp_demux_003:src0_valid -> rsp_mux:sink3_valid
	wire  [97:0] rsp_demux_003_src0_data;                                                          // rsp_demux_003:src0_data -> rsp_mux:sink3_data
	wire         rsp_demux_003_src0_ready;                                                         // rsp_mux:sink3_ready -> rsp_demux_003:src0_ready
	wire  [15:0] rsp_demux_003_src0_channel;                                                       // rsp_demux_003:src0_channel -> rsp_mux:sink3_channel
	wire         rsp_demux_003_src0_startofpacket;                                                 // rsp_demux_003:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire         rsp_demux_003_src0_endofpacket;                                                   // rsp_demux_003:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire         rsp_demux_004_src0_valid;                                                         // rsp_demux_004:src0_valid -> rsp_mux:sink4_valid
	wire  [97:0] rsp_demux_004_src0_data;                                                          // rsp_demux_004:src0_data -> rsp_mux:sink4_data
	wire         rsp_demux_004_src0_ready;                                                         // rsp_mux:sink4_ready -> rsp_demux_004:src0_ready
	wire  [15:0] rsp_demux_004_src0_channel;                                                       // rsp_demux_004:src0_channel -> rsp_mux:sink4_channel
	wire         rsp_demux_004_src0_startofpacket;                                                 // rsp_demux_004:src0_startofpacket -> rsp_mux:sink4_startofpacket
	wire         rsp_demux_004_src0_endofpacket;                                                   // rsp_demux_004:src0_endofpacket -> rsp_mux:sink4_endofpacket
	wire         rsp_demux_004_src1_valid;                                                         // rsp_demux_004:src1_valid -> rsp_mux_003:sink2_valid
	wire  [97:0] rsp_demux_004_src1_data;                                                          // rsp_demux_004:src1_data -> rsp_mux_003:sink2_data
	wire         rsp_demux_004_src1_ready;                                                         // rsp_mux_003:sink2_ready -> rsp_demux_004:src1_ready
	wire  [15:0] rsp_demux_004_src1_channel;                                                       // rsp_demux_004:src1_channel -> rsp_mux_003:sink2_channel
	wire         rsp_demux_004_src1_startofpacket;                                                 // rsp_demux_004:src1_startofpacket -> rsp_mux_003:sink2_startofpacket
	wire         rsp_demux_004_src1_endofpacket;                                                   // rsp_demux_004:src1_endofpacket -> rsp_mux_003:sink2_endofpacket
	wire         rsp_demux_005_src0_valid;                                                         // rsp_demux_005:src0_valid -> rsp_mux:sink5_valid
	wire  [97:0] rsp_demux_005_src0_data;                                                          // rsp_demux_005:src0_data -> rsp_mux:sink5_data
	wire         rsp_demux_005_src0_ready;                                                         // rsp_mux:sink5_ready -> rsp_demux_005:src0_ready
	wire  [15:0] rsp_demux_005_src0_channel;                                                       // rsp_demux_005:src0_channel -> rsp_mux:sink5_channel
	wire         rsp_demux_005_src0_startofpacket;                                                 // rsp_demux_005:src0_startofpacket -> rsp_mux:sink5_startofpacket
	wire         rsp_demux_005_src0_endofpacket;                                                   // rsp_demux_005:src0_endofpacket -> rsp_mux:sink5_endofpacket
	wire         rsp_demux_005_src1_valid;                                                         // rsp_demux_005:src1_valid -> rsp_mux_001:sink0_valid
	wire  [97:0] rsp_demux_005_src1_data;                                                          // rsp_demux_005:src1_data -> rsp_mux_001:sink0_data
	wire         rsp_demux_005_src1_ready;                                                         // rsp_mux_001:sink0_ready -> rsp_demux_005:src1_ready
	wire  [15:0] rsp_demux_005_src1_channel;                                                       // rsp_demux_005:src1_channel -> rsp_mux_001:sink0_channel
	wire         rsp_demux_005_src1_startofpacket;                                                 // rsp_demux_005:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire         rsp_demux_005_src1_endofpacket;                                                   // rsp_demux_005:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire         rsp_demux_005_src2_valid;                                                         // rsp_demux_005:src2_valid -> rsp_mux_002:sink0_valid
	wire  [97:0] rsp_demux_005_src2_data;                                                          // rsp_demux_005:src2_data -> rsp_mux_002:sink0_data
	wire         rsp_demux_005_src2_ready;                                                         // rsp_mux_002:sink0_ready -> rsp_demux_005:src2_ready
	wire  [15:0] rsp_demux_005_src2_channel;                                                       // rsp_demux_005:src2_channel -> rsp_mux_002:sink0_channel
	wire         rsp_demux_005_src2_startofpacket;                                                 // rsp_demux_005:src2_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire         rsp_demux_005_src2_endofpacket;                                                   // rsp_demux_005:src2_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire         rsp_demux_005_src3_valid;                                                         // rsp_demux_005:src3_valid -> rsp_mux_003:sink3_valid
	wire  [97:0] rsp_demux_005_src3_data;                                                          // rsp_demux_005:src3_data -> rsp_mux_003:sink3_data
	wire         rsp_demux_005_src3_ready;                                                         // rsp_mux_003:sink3_ready -> rsp_demux_005:src3_ready
	wire  [15:0] rsp_demux_005_src3_channel;                                                       // rsp_demux_005:src3_channel -> rsp_mux_003:sink3_channel
	wire         rsp_demux_005_src3_startofpacket;                                                 // rsp_demux_005:src3_startofpacket -> rsp_mux_003:sink3_startofpacket
	wire         rsp_demux_005_src3_endofpacket;                                                   // rsp_demux_005:src3_endofpacket -> rsp_mux_003:sink3_endofpacket
	wire         rsp_demux_006_src0_valid;                                                         // rsp_demux_006:src0_valid -> rsp_mux:sink6_valid
	wire  [97:0] rsp_demux_006_src0_data;                                                          // rsp_demux_006:src0_data -> rsp_mux:sink6_data
	wire         rsp_demux_006_src0_ready;                                                         // rsp_mux:sink6_ready -> rsp_demux_006:src0_ready
	wire  [15:0] rsp_demux_006_src0_channel;                                                       // rsp_demux_006:src0_channel -> rsp_mux:sink6_channel
	wire         rsp_demux_006_src0_startofpacket;                                                 // rsp_demux_006:src0_startofpacket -> rsp_mux:sink6_startofpacket
	wire         rsp_demux_006_src0_endofpacket;                                                   // rsp_demux_006:src0_endofpacket -> rsp_mux:sink6_endofpacket
	wire         rsp_demux_006_src1_valid;                                                         // rsp_demux_006:src1_valid -> rsp_mux_001:sink1_valid
	wire  [97:0] rsp_demux_006_src1_data;                                                          // rsp_demux_006:src1_data -> rsp_mux_001:sink1_data
	wire         rsp_demux_006_src1_ready;                                                         // rsp_mux_001:sink1_ready -> rsp_demux_006:src1_ready
	wire  [15:0] rsp_demux_006_src1_channel;                                                       // rsp_demux_006:src1_channel -> rsp_mux_001:sink1_channel
	wire         rsp_demux_006_src1_startofpacket;                                                 // rsp_demux_006:src1_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire         rsp_demux_006_src1_endofpacket;                                                   // rsp_demux_006:src1_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire         rsp_demux_006_src2_valid;                                                         // rsp_demux_006:src2_valid -> rsp_mux_002:sink1_valid
	wire  [97:0] rsp_demux_006_src2_data;                                                          // rsp_demux_006:src2_data -> rsp_mux_002:sink1_data
	wire         rsp_demux_006_src2_ready;                                                         // rsp_mux_002:sink1_ready -> rsp_demux_006:src2_ready
	wire  [15:0] rsp_demux_006_src2_channel;                                                       // rsp_demux_006:src2_channel -> rsp_mux_002:sink1_channel
	wire         rsp_demux_006_src2_startofpacket;                                                 // rsp_demux_006:src2_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire         rsp_demux_006_src2_endofpacket;                                                   // rsp_demux_006:src2_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire         rsp_demux_006_src3_valid;                                                         // rsp_demux_006:src3_valid -> rsp_mux_003:sink4_valid
	wire  [97:0] rsp_demux_006_src3_data;                                                          // rsp_demux_006:src3_data -> rsp_mux_003:sink4_data
	wire         rsp_demux_006_src3_ready;                                                         // rsp_mux_003:sink4_ready -> rsp_demux_006:src3_ready
	wire  [15:0] rsp_demux_006_src3_channel;                                                       // rsp_demux_006:src3_channel -> rsp_mux_003:sink4_channel
	wire         rsp_demux_006_src3_startofpacket;                                                 // rsp_demux_006:src3_startofpacket -> rsp_mux_003:sink4_startofpacket
	wire         rsp_demux_006_src3_endofpacket;                                                   // rsp_demux_006:src3_endofpacket -> rsp_mux_003:sink4_endofpacket
	wire         rsp_demux_007_src0_valid;                                                         // rsp_demux_007:src0_valid -> rsp_mux:sink7_valid
	wire  [97:0] rsp_demux_007_src0_data;                                                          // rsp_demux_007:src0_data -> rsp_mux:sink7_data
	wire         rsp_demux_007_src0_ready;                                                         // rsp_mux:sink7_ready -> rsp_demux_007:src0_ready
	wire  [15:0] rsp_demux_007_src0_channel;                                                       // rsp_demux_007:src0_channel -> rsp_mux:sink7_channel
	wire         rsp_demux_007_src0_startofpacket;                                                 // rsp_demux_007:src0_startofpacket -> rsp_mux:sink7_startofpacket
	wire         rsp_demux_007_src0_endofpacket;                                                   // rsp_demux_007:src0_endofpacket -> rsp_mux:sink7_endofpacket
	wire         rsp_demux_008_src0_valid;                                                         // rsp_demux_008:src0_valid -> rsp_mux_001:sink2_valid
	wire  [97:0] rsp_demux_008_src0_data;                                                          // rsp_demux_008:src0_data -> rsp_mux_001:sink2_data
	wire         rsp_demux_008_src0_ready;                                                         // rsp_mux_001:sink2_ready -> rsp_demux_008:src0_ready
	wire  [15:0] rsp_demux_008_src0_channel;                                                       // rsp_demux_008:src0_channel -> rsp_mux_001:sink2_channel
	wire         rsp_demux_008_src0_startofpacket;                                                 // rsp_demux_008:src0_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire         rsp_demux_008_src0_endofpacket;                                                   // rsp_demux_008:src0_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire         rsp_demux_008_src1_valid;                                                         // rsp_demux_008:src1_valid -> rsp_mux_002:sink2_valid
	wire  [97:0] rsp_demux_008_src1_data;                                                          // rsp_demux_008:src1_data -> rsp_mux_002:sink2_data
	wire         rsp_demux_008_src1_ready;                                                         // rsp_mux_002:sink2_ready -> rsp_demux_008:src1_ready
	wire  [15:0] rsp_demux_008_src1_channel;                                                       // rsp_demux_008:src1_channel -> rsp_mux_002:sink2_channel
	wire         rsp_demux_008_src1_startofpacket;                                                 // rsp_demux_008:src1_startofpacket -> rsp_mux_002:sink2_startofpacket
	wire         rsp_demux_008_src1_endofpacket;                                                   // rsp_demux_008:src1_endofpacket -> rsp_mux_002:sink2_endofpacket
	wire         rsp_demux_009_src0_valid;                                                         // rsp_demux_009:src0_valid -> rsp_mux_001:sink3_valid
	wire  [97:0] rsp_demux_009_src0_data;                                                          // rsp_demux_009:src0_data -> rsp_mux_001:sink3_data
	wire         rsp_demux_009_src0_ready;                                                         // rsp_mux_001:sink3_ready -> rsp_demux_009:src0_ready
	wire  [15:0] rsp_demux_009_src0_channel;                                                       // rsp_demux_009:src0_channel -> rsp_mux_001:sink3_channel
	wire         rsp_demux_009_src0_startofpacket;                                                 // rsp_demux_009:src0_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire         rsp_demux_009_src0_endofpacket;                                                   // rsp_demux_009:src0_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire         rsp_demux_009_src1_valid;                                                         // rsp_demux_009:src1_valid -> rsp_mux_002:sink3_valid
	wire  [97:0] rsp_demux_009_src1_data;                                                          // rsp_demux_009:src1_data -> rsp_mux_002:sink3_data
	wire         rsp_demux_009_src1_ready;                                                         // rsp_mux_002:sink3_ready -> rsp_demux_009:src1_ready
	wire  [15:0] rsp_demux_009_src1_channel;                                                       // rsp_demux_009:src1_channel -> rsp_mux_002:sink3_channel
	wire         rsp_demux_009_src1_startofpacket;                                                 // rsp_demux_009:src1_startofpacket -> rsp_mux_002:sink3_startofpacket
	wire         rsp_demux_009_src1_endofpacket;                                                   // rsp_demux_009:src1_endofpacket -> rsp_mux_002:sink3_endofpacket
	wire         rsp_demux_010_src0_valid;                                                         // rsp_demux_010:src0_valid -> rsp_mux_001:sink4_valid
	wire  [97:0] rsp_demux_010_src0_data;                                                          // rsp_demux_010:src0_data -> rsp_mux_001:sink4_data
	wire         rsp_demux_010_src0_ready;                                                         // rsp_mux_001:sink4_ready -> rsp_demux_010:src0_ready
	wire  [15:0] rsp_demux_010_src0_channel;                                                       // rsp_demux_010:src0_channel -> rsp_mux_001:sink4_channel
	wire         rsp_demux_010_src0_startofpacket;                                                 // rsp_demux_010:src0_startofpacket -> rsp_mux_001:sink4_startofpacket
	wire         rsp_demux_010_src0_endofpacket;                                                   // rsp_demux_010:src0_endofpacket -> rsp_mux_001:sink4_endofpacket
	wire         rsp_demux_010_src1_valid;                                                         // rsp_demux_010:src1_valid -> rsp_mux_002:sink4_valid
	wire  [97:0] rsp_demux_010_src1_data;                                                          // rsp_demux_010:src1_data -> rsp_mux_002:sink4_data
	wire         rsp_demux_010_src1_ready;                                                         // rsp_mux_002:sink4_ready -> rsp_demux_010:src1_ready
	wire  [15:0] rsp_demux_010_src1_channel;                                                       // rsp_demux_010:src1_channel -> rsp_mux_002:sink4_channel
	wire         rsp_demux_010_src1_startofpacket;                                                 // rsp_demux_010:src1_startofpacket -> rsp_mux_002:sink4_startofpacket
	wire         rsp_demux_010_src1_endofpacket;                                                   // rsp_demux_010:src1_endofpacket -> rsp_mux_002:sink4_endofpacket
	wire         rsp_demux_011_src0_valid;                                                         // rsp_demux_011:src0_valid -> rsp_mux_001:sink5_valid
	wire  [97:0] rsp_demux_011_src0_data;                                                          // rsp_demux_011:src0_data -> rsp_mux_001:sink5_data
	wire         rsp_demux_011_src0_ready;                                                         // rsp_mux_001:sink5_ready -> rsp_demux_011:src0_ready
	wire  [15:0] rsp_demux_011_src0_channel;                                                       // rsp_demux_011:src0_channel -> rsp_mux_001:sink5_channel
	wire         rsp_demux_011_src0_startofpacket;                                                 // rsp_demux_011:src0_startofpacket -> rsp_mux_001:sink5_startofpacket
	wire         rsp_demux_011_src0_endofpacket;                                                   // rsp_demux_011:src0_endofpacket -> rsp_mux_001:sink5_endofpacket
	wire         rsp_demux_011_src1_valid;                                                         // rsp_demux_011:src1_valid -> rsp_mux_002:sink5_valid
	wire  [97:0] rsp_demux_011_src1_data;                                                          // rsp_demux_011:src1_data -> rsp_mux_002:sink5_data
	wire         rsp_demux_011_src1_ready;                                                         // rsp_mux_002:sink5_ready -> rsp_demux_011:src1_ready
	wire  [15:0] rsp_demux_011_src1_channel;                                                       // rsp_demux_011:src1_channel -> rsp_mux_002:sink5_channel
	wire         rsp_demux_011_src1_startofpacket;                                                 // rsp_demux_011:src1_startofpacket -> rsp_mux_002:sink5_startofpacket
	wire         rsp_demux_011_src1_endofpacket;                                                   // rsp_demux_011:src1_endofpacket -> rsp_mux_002:sink5_endofpacket
	wire         rsp_demux_012_src0_valid;                                                         // rsp_demux_012:src0_valid -> rsp_mux_001:sink6_valid
	wire  [97:0] rsp_demux_012_src0_data;                                                          // rsp_demux_012:src0_data -> rsp_mux_001:sink6_data
	wire         rsp_demux_012_src0_ready;                                                         // rsp_mux_001:sink6_ready -> rsp_demux_012:src0_ready
	wire  [15:0] rsp_demux_012_src0_channel;                                                       // rsp_demux_012:src0_channel -> rsp_mux_001:sink6_channel
	wire         rsp_demux_012_src0_startofpacket;                                                 // rsp_demux_012:src0_startofpacket -> rsp_mux_001:sink6_startofpacket
	wire         rsp_demux_012_src0_endofpacket;                                                   // rsp_demux_012:src0_endofpacket -> rsp_mux_001:sink6_endofpacket
	wire         rsp_demux_012_src1_valid;                                                         // rsp_demux_012:src1_valid -> rsp_mux_002:sink6_valid
	wire  [97:0] rsp_demux_012_src1_data;                                                          // rsp_demux_012:src1_data -> rsp_mux_002:sink6_data
	wire         rsp_demux_012_src1_ready;                                                         // rsp_mux_002:sink6_ready -> rsp_demux_012:src1_ready
	wire  [15:0] rsp_demux_012_src1_channel;                                                       // rsp_demux_012:src1_channel -> rsp_mux_002:sink6_channel
	wire         rsp_demux_012_src1_startofpacket;                                                 // rsp_demux_012:src1_startofpacket -> rsp_mux_002:sink6_startofpacket
	wire         rsp_demux_012_src1_endofpacket;                                                   // rsp_demux_012:src1_endofpacket -> rsp_mux_002:sink6_endofpacket
	wire         rsp_demux_013_src0_valid;                                                         // rsp_demux_013:src0_valid -> rsp_mux_001:sink7_valid
	wire  [97:0] rsp_demux_013_src0_data;                                                          // rsp_demux_013:src0_data -> rsp_mux_001:sink7_data
	wire         rsp_demux_013_src0_ready;                                                         // rsp_mux_001:sink7_ready -> rsp_demux_013:src0_ready
	wire  [15:0] rsp_demux_013_src0_channel;                                                       // rsp_demux_013:src0_channel -> rsp_mux_001:sink7_channel
	wire         rsp_demux_013_src0_startofpacket;                                                 // rsp_demux_013:src0_startofpacket -> rsp_mux_001:sink7_startofpacket
	wire         rsp_demux_013_src0_endofpacket;                                                   // rsp_demux_013:src0_endofpacket -> rsp_mux_001:sink7_endofpacket
	wire         rsp_demux_013_src1_valid;                                                         // rsp_demux_013:src1_valid -> rsp_mux_002:sink7_valid
	wire  [97:0] rsp_demux_013_src1_data;                                                          // rsp_demux_013:src1_data -> rsp_mux_002:sink7_data
	wire         rsp_demux_013_src1_ready;                                                         // rsp_mux_002:sink7_ready -> rsp_demux_013:src1_ready
	wire  [15:0] rsp_demux_013_src1_channel;                                                       // rsp_demux_013:src1_channel -> rsp_mux_002:sink7_channel
	wire         rsp_demux_013_src1_startofpacket;                                                 // rsp_demux_013:src1_startofpacket -> rsp_mux_002:sink7_startofpacket
	wire         rsp_demux_013_src1_endofpacket;                                                   // rsp_demux_013:src1_endofpacket -> rsp_mux_002:sink7_endofpacket
	wire         rsp_demux_014_src0_valid;                                                         // rsp_demux_014:src0_valid -> rsp_mux_001:sink8_valid
	wire  [97:0] rsp_demux_014_src0_data;                                                          // rsp_demux_014:src0_data -> rsp_mux_001:sink8_data
	wire         rsp_demux_014_src0_ready;                                                         // rsp_mux_001:sink8_ready -> rsp_demux_014:src0_ready
	wire  [15:0] rsp_demux_014_src0_channel;                                                       // rsp_demux_014:src0_channel -> rsp_mux_001:sink8_channel
	wire         rsp_demux_014_src0_startofpacket;                                                 // rsp_demux_014:src0_startofpacket -> rsp_mux_001:sink8_startofpacket
	wire         rsp_demux_014_src0_endofpacket;                                                   // rsp_demux_014:src0_endofpacket -> rsp_mux_001:sink8_endofpacket
	wire         rsp_demux_014_src1_valid;                                                         // rsp_demux_014:src1_valid -> rsp_mux_002:sink8_valid
	wire  [97:0] rsp_demux_014_src1_data;                                                          // rsp_demux_014:src1_data -> rsp_mux_002:sink8_data
	wire         rsp_demux_014_src1_ready;                                                         // rsp_mux_002:sink8_ready -> rsp_demux_014:src1_ready
	wire  [15:0] rsp_demux_014_src1_channel;                                                       // rsp_demux_014:src1_channel -> rsp_mux_002:sink8_channel
	wire         rsp_demux_014_src1_startofpacket;                                                 // rsp_demux_014:src1_startofpacket -> rsp_mux_002:sink8_startofpacket
	wire         rsp_demux_014_src1_endofpacket;                                                   // rsp_demux_014:src1_endofpacket -> rsp_mux_002:sink8_endofpacket
	wire         rsp_demux_015_src0_valid;                                                         // rsp_demux_015:src0_valid -> rsp_mux_001:sink9_valid
	wire  [97:0] rsp_demux_015_src0_data;                                                          // rsp_demux_015:src0_data -> rsp_mux_001:sink9_data
	wire         rsp_demux_015_src0_ready;                                                         // rsp_mux_001:sink9_ready -> rsp_demux_015:src0_ready
	wire  [15:0] rsp_demux_015_src0_channel;                                                       // rsp_demux_015:src0_channel -> rsp_mux_001:sink9_channel
	wire         rsp_demux_015_src0_startofpacket;                                                 // rsp_demux_015:src0_startofpacket -> rsp_mux_001:sink9_startofpacket
	wire         rsp_demux_015_src0_endofpacket;                                                   // rsp_demux_015:src0_endofpacket -> rsp_mux_001:sink9_endofpacket
	wire         router_019_src_valid;                                                             // router_019:src_valid -> rooms_manager_0_avalon_slave_0_rsp_width_adapter:in_valid
	wire  [70:0] router_019_src_data;                                                              // router_019:src_data -> rooms_manager_0_avalon_slave_0_rsp_width_adapter:in_data
	wire         router_019_src_ready;                                                             // rooms_manager_0_avalon_slave_0_rsp_width_adapter:in_ready -> router_019:src_ready
	wire  [15:0] router_019_src_channel;                                                           // router_019:src_channel -> rooms_manager_0_avalon_slave_0_rsp_width_adapter:in_channel
	wire         router_019_src_startofpacket;                                                     // router_019:src_startofpacket -> rooms_manager_0_avalon_slave_0_rsp_width_adapter:in_startofpacket
	wire         router_019_src_endofpacket;                                                       // router_019:src_endofpacket -> rooms_manager_0_avalon_slave_0_rsp_width_adapter:in_endofpacket
	wire         rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_valid;                       // rooms_manager_0_avalon_slave_0_rsp_width_adapter:out_valid -> rsp_demux_015:sink_valid
	wire  [97:0] rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_data;                        // rooms_manager_0_avalon_slave_0_rsp_width_adapter:out_data -> rsp_demux_015:sink_data
	wire         rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_ready;                       // rsp_demux_015:sink_ready -> rooms_manager_0_avalon_slave_0_rsp_width_adapter:out_ready
	wire  [15:0] rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_channel;                     // rooms_manager_0_avalon_slave_0_rsp_width_adapter:out_channel -> rsp_demux_015:sink_channel
	wire         rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_startofpacket;               // rooms_manager_0_avalon_slave_0_rsp_width_adapter:out_startofpacket -> rsp_demux_015:sink_startofpacket
	wire         rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_endofpacket;                 // rooms_manager_0_avalon_slave_0_rsp_width_adapter:out_endofpacket -> rsp_demux_015:sink_endofpacket
	wire         cmd_mux_015_src_valid;                                                            // cmd_mux_015:src_valid -> rooms_manager_0_avalon_slave_0_cmd_width_adapter:in_valid
	wire  [97:0] cmd_mux_015_src_data;                                                             // cmd_mux_015:src_data -> rooms_manager_0_avalon_slave_0_cmd_width_adapter:in_data
	wire         cmd_mux_015_src_ready;                                                            // rooms_manager_0_avalon_slave_0_cmd_width_adapter:in_ready -> cmd_mux_015:src_ready
	wire  [15:0] cmd_mux_015_src_channel;                                                          // cmd_mux_015:src_channel -> rooms_manager_0_avalon_slave_0_cmd_width_adapter:in_channel
	wire         cmd_mux_015_src_startofpacket;                                                    // cmd_mux_015:src_startofpacket -> rooms_manager_0_avalon_slave_0_cmd_width_adapter:in_startofpacket
	wire         cmd_mux_015_src_endofpacket;                                                      // cmd_mux_015:src_endofpacket -> rooms_manager_0_avalon_slave_0_cmd_width_adapter:in_endofpacket
	wire         rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_valid;                       // rooms_manager_0_avalon_slave_0_cmd_width_adapter:out_valid -> rooms_manager_0_avalon_slave_0_burst_adapter:sink0_valid
	wire  [70:0] rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_data;                        // rooms_manager_0_avalon_slave_0_cmd_width_adapter:out_data -> rooms_manager_0_avalon_slave_0_burst_adapter:sink0_data
	wire         rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_ready;                       // rooms_manager_0_avalon_slave_0_burst_adapter:sink0_ready -> rooms_manager_0_avalon_slave_0_cmd_width_adapter:out_ready
	wire  [15:0] rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_channel;                     // rooms_manager_0_avalon_slave_0_cmd_width_adapter:out_channel -> rooms_manager_0_avalon_slave_0_burst_adapter:sink0_channel
	wire         rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_startofpacket;               // rooms_manager_0_avalon_slave_0_cmd_width_adapter:out_startofpacket -> rooms_manager_0_avalon_slave_0_burst_adapter:sink0_startofpacket
	wire         rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_endofpacket;                 // rooms_manager_0_avalon_slave_0_cmd_width_adapter:out_endofpacket -> rooms_manager_0_avalon_slave_0_burst_adapter:sink0_endofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid;                           // JTAG_UART_avalon_jtag_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire  [33:0] jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data;                            // JTAG_UART_avalon_jtag_slave_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire         jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready;                           // avalon_st_adapter:in_0_ready -> JTAG_UART_avalon_jtag_slave_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_out_0_valid;                                                    // avalon_st_adapter:out_0_valid -> JTAG_UART_avalon_jtag_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_out_0_data;                                                     // avalon_st_adapter:out_0_data -> JTAG_UART_avalon_jtag_slave_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_out_0_ready;                                                    // JTAG_UART_avalon_jtag_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire   [0:0] avalon_st_adapter_out_0_error;                                                    // avalon_st_adapter:out_0_error -> JTAG_UART_avalon_jtag_slave_agent:rdata_fifo_sink_error
	wire         processor1_debug_mem_slave_agent_rdata_fifo_src_valid;                            // Processor1_debug_mem_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire  [33:0] processor1_debug_mem_slave_agent_rdata_fifo_src_data;                             // Processor1_debug_mem_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire         processor1_debug_mem_slave_agent_rdata_fifo_src_ready;                            // avalon_st_adapter_001:in_0_ready -> Processor1_debug_mem_slave_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_001_out_0_valid;                                                // avalon_st_adapter_001:out_0_valid -> Processor1_debug_mem_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_001_out_0_data;                                                 // avalon_st_adapter_001:out_0_data -> Processor1_debug_mem_slave_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_001_out_0_ready;                                                // Processor1_debug_mem_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire   [0:0] avalon_st_adapter_001_out_0_error;                                                // avalon_st_adapter_001:out_0_error -> Processor1_debug_mem_slave_agent:rdata_fifo_sink_error
	wire         ram1_s1_agent_rdata_fifo_src_valid;                                               // RAM1_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_002:in_0_valid
	wire  [33:0] ram1_s1_agent_rdata_fifo_src_data;                                                // RAM1_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_002:in_0_data
	wire         ram1_s1_agent_rdata_fifo_src_ready;                                               // avalon_st_adapter_002:in_0_ready -> RAM1_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_002_out_0_valid;                                                // avalon_st_adapter_002:out_0_valid -> RAM1_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_002_out_0_data;                                                 // avalon_st_adapter_002:out_0_data -> RAM1_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_002_out_0_ready;                                                // RAM1_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire   [0:0] avalon_st_adapter_002_out_0_error;                                                // avalon_st_adapter_002:out_0_error -> RAM1_s1_agent:rdata_fifo_sink_error
	wire         sw_sliders_s1_agent_rdata_fifo_src_valid;                                         // sw_sliders_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_003:in_0_valid
	wire  [33:0] sw_sliders_s1_agent_rdata_fifo_src_data;                                          // sw_sliders_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_003:in_0_data
	wire         sw_sliders_s1_agent_rdata_fifo_src_ready;                                         // avalon_st_adapter_003:in_0_ready -> sw_sliders_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_003_out_0_valid;                                                // avalon_st_adapter_003:out_0_valid -> sw_sliders_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_003_out_0_data;                                                 // avalon_st_adapter_003:out_0_data -> sw_sliders_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_003_out_0_ready;                                                // sw_sliders_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire   [0:0] avalon_st_adapter_003_out_0_error;                                                // avalon_st_adapter_003:out_0_error -> sw_sliders_s1_agent:rdata_fifo_sink_error
	wire         timer1_s1_agent_rdata_fifo_src_valid;                                             // Timer1_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_004:in_0_valid
	wire  [33:0] timer1_s1_agent_rdata_fifo_src_data;                                              // Timer1_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_004:in_0_data
	wire         timer1_s1_agent_rdata_fifo_src_ready;                                             // avalon_st_adapter_004:in_0_ready -> Timer1_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_004_out_0_valid;                                                // avalon_st_adapter_004:out_0_valid -> Timer1_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_004_out_0_data;                                                 // avalon_st_adapter_004:out_0_data -> Timer1_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_004_out_0_ready;                                                // Timer1_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire   [0:0] avalon_st_adapter_004_out_0_error;                                                // avalon_st_adapter_004:out_0_error -> Timer1_s1_agent:rdata_fifo_sink_error
	wire         shared_memory_s1_agent_rdata_fifo_src_valid;                                      // SHARED_MEMORY_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_005:in_0_valid
	wire  [33:0] shared_memory_s1_agent_rdata_fifo_src_data;                                       // SHARED_MEMORY_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_005:in_0_data
	wire         shared_memory_s1_agent_rdata_fifo_src_ready;                                      // avalon_st_adapter_005:in_0_ready -> SHARED_MEMORY_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_005_out_0_valid;                                                // avalon_st_adapter_005:out_0_valid -> SHARED_MEMORY_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_005_out_0_data;                                                 // avalon_st_adapter_005:out_0_data -> SHARED_MEMORY_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_005_out_0_ready;                                                // SHARED_MEMORY_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire   [0:0] avalon_st_adapter_005_out_0_error;                                                // avalon_st_adapter_005:out_0_error -> SHARED_MEMORY_s1_agent:rdata_fifo_sink_error
	wire         mutex_s1_agent_rdata_fifo_src_valid;                                              // MUTEX_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_006:in_0_valid
	wire  [33:0] mutex_s1_agent_rdata_fifo_src_data;                                               // MUTEX_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_006:in_0_data
	wire         mutex_s1_agent_rdata_fifo_src_ready;                                              // avalon_st_adapter_006:in_0_ready -> MUTEX_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_006_out_0_valid;                                                // avalon_st_adapter_006:out_0_valid -> MUTEX_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_006_out_0_data;                                                 // avalon_st_adapter_006:out_0_data -> MUTEX_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_006_out_0_ready;                                                // MUTEX_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_006:out_0_ready
	wire   [0:0] avalon_st_adapter_006_out_0_error;                                                // avalon_st_adapter_006:out_0_error -> MUTEX_s1_agent:rdata_fifo_sink_error
	wire         pushbutton_s1_agent_rdata_fifo_src_valid;                                         // pushbutton_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_007:in_0_valid
	wire  [33:0] pushbutton_s1_agent_rdata_fifo_src_data;                                          // pushbutton_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_007:in_0_data
	wire         pushbutton_s1_agent_rdata_fifo_src_ready;                                         // avalon_st_adapter_007:in_0_ready -> pushbutton_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_007_out_0_valid;                                                // avalon_st_adapter_007:out_0_valid -> pushbutton_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_007_out_0_data;                                                 // avalon_st_adapter_007:out_0_data -> pushbutton_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_007_out_0_ready;                                                // pushbutton_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_007:out_0_ready
	wire   [0:0] avalon_st_adapter_007_out_0_error;                                                // avalon_st_adapter_007:out_0_error -> pushbutton_s1_agent:rdata_fifo_sink_error
	wire         processor2_debug_mem_slave_agent_rdata_fifo_src_valid;                            // Processor2_debug_mem_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_008:in_0_valid
	wire  [33:0] processor2_debug_mem_slave_agent_rdata_fifo_src_data;                             // Processor2_debug_mem_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_008:in_0_data
	wire         processor2_debug_mem_slave_agent_rdata_fifo_src_ready;                            // avalon_st_adapter_008:in_0_ready -> Processor2_debug_mem_slave_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_008_out_0_valid;                                                // avalon_st_adapter_008:out_0_valid -> Processor2_debug_mem_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_008_out_0_data;                                                 // avalon_st_adapter_008:out_0_data -> Processor2_debug_mem_slave_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_008_out_0_ready;                                                // Processor2_debug_mem_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_008:out_0_ready
	wire   [0:0] avalon_st_adapter_008_out_0_error;                                                // avalon_st_adapter_008:out_0_error -> Processor2_debug_mem_slave_agent:rdata_fifo_sink_error
	wire         ram2_s1_agent_rdata_fifo_src_valid;                                               // RAM2_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_009:in_0_valid
	wire  [33:0] ram2_s1_agent_rdata_fifo_src_data;                                                // RAM2_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_009:in_0_data
	wire         ram2_s1_agent_rdata_fifo_src_ready;                                               // avalon_st_adapter_009:in_0_ready -> RAM2_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_009_out_0_valid;                                                // avalon_st_adapter_009:out_0_valid -> RAM2_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_009_out_0_data;                                                 // avalon_st_adapter_009:out_0_data -> RAM2_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_009_out_0_ready;                                                // RAM2_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_009:out_0_ready
	wire   [0:0] avalon_st_adapter_009_out_0_error;                                                // avalon_st_adapter_009:out_0_error -> RAM2_s1_agent:rdata_fifo_sink_error
	wire         timer2_s1_agent_rdata_fifo_src_valid;                                             // Timer2_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_010:in_0_valid
	wire  [33:0] timer2_s1_agent_rdata_fifo_src_data;                                              // Timer2_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_010:in_0_data
	wire         timer2_s1_agent_rdata_fifo_src_ready;                                             // avalon_st_adapter_010:in_0_ready -> Timer2_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_010_out_0_valid;                                                // avalon_st_adapter_010:out_0_valid -> Timer2_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_010_out_0_data;                                                 // avalon_st_adapter_010:out_0_data -> Timer2_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_010_out_0_ready;                                                // Timer2_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_010:out_0_ready
	wire   [0:0] avalon_st_adapter_010_out_0_error;                                                // avalon_st_adapter_010:out_0_error -> Timer2_s1_agent:rdata_fifo_sink_error
	wire         hex_5_6_s1_agent_rdata_fifo_src_valid;                                            // Hex_5_6_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_011:in_0_valid
	wire  [33:0] hex_5_6_s1_agent_rdata_fifo_src_data;                                             // Hex_5_6_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_011:in_0_data
	wire         hex_5_6_s1_agent_rdata_fifo_src_ready;                                            // avalon_st_adapter_011:in_0_ready -> Hex_5_6_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_011_out_0_valid;                                                // avalon_st_adapter_011:out_0_valid -> Hex_5_6_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_011_out_0_data;                                                 // avalon_st_adapter_011:out_0_data -> Hex_5_6_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_011_out_0_ready;                                                // Hex_5_6_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_011:out_0_ready
	wire   [0:0] avalon_st_adapter_011_out_0_error;                                                // avalon_st_adapter_011:out_0_error -> Hex_5_6_s1_agent:rdata_fifo_sink_error
	wire         hex_3_4_s1_agent_rdata_fifo_src_valid;                                            // Hex_3_4_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_012:in_0_valid
	wire  [33:0] hex_3_4_s1_agent_rdata_fifo_src_data;                                             // Hex_3_4_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_012:in_0_data
	wire         hex_3_4_s1_agent_rdata_fifo_src_ready;                                            // avalon_st_adapter_012:in_0_ready -> Hex_3_4_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_012_out_0_valid;                                                // avalon_st_adapter_012:out_0_valid -> Hex_3_4_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_012_out_0_data;                                                 // avalon_st_adapter_012:out_0_data -> Hex_3_4_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_012_out_0_ready;                                                // Hex_3_4_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_012:out_0_ready
	wire   [0:0] avalon_st_adapter_012_out_0_error;                                                // avalon_st_adapter_012:out_0_error -> Hex_3_4_s1_agent:rdata_fifo_sink_error
	wire         hex_1_2_s1_agent_rdata_fifo_src_valid;                                            // Hex_1_2_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_013:in_0_valid
	wire  [33:0] hex_1_2_s1_agent_rdata_fifo_src_data;                                             // Hex_1_2_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_013:in_0_data
	wire         hex_1_2_s1_agent_rdata_fifo_src_ready;                                            // avalon_st_adapter_013:in_0_ready -> Hex_1_2_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_013_out_0_valid;                                                // avalon_st_adapter_013:out_0_valid -> Hex_1_2_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_013_out_0_data;                                                 // avalon_st_adapter_013:out_0_data -> Hex_1_2_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_013_out_0_ready;                                                // Hex_1_2_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_013:out_0_ready
	wire   [0:0] avalon_st_adapter_013_out_0_error;                                                // avalon_st_adapter_013:out_0_error -> Hex_1_2_s1_agent:rdata_fifo_sink_error
	wire         leds_s1_agent_rdata_fifo_src_valid;                                               // leds_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_014:in_0_valid
	wire  [33:0] leds_s1_agent_rdata_fifo_src_data;                                                // leds_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_014:in_0_data
	wire         leds_s1_agent_rdata_fifo_src_ready;                                               // avalon_st_adapter_014:in_0_ready -> leds_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_014_out_0_valid;                                                // avalon_st_adapter_014:out_0_valid -> leds_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_014_out_0_data;                                                 // avalon_st_adapter_014:out_0_data -> leds_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_014_out_0_ready;                                                // leds_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_014:out_0_ready
	wire   [0:0] avalon_st_adapter_014_out_0_error;                                                // avalon_st_adapter_014:out_0_error -> leds_s1_agent:rdata_fifo_sink_error
	wire         rooms_manager_0_avalon_slave_0_agent_rdata_fifo_src_valid;                        // rooms_manager_0_avalon_slave_0_agent:rdata_fifo_src_valid -> avalon_st_adapter_015:in_0_valid
	wire   [9:0] rooms_manager_0_avalon_slave_0_agent_rdata_fifo_src_data;                         // rooms_manager_0_avalon_slave_0_agent:rdata_fifo_src_data -> avalon_st_adapter_015:in_0_data
	wire         rooms_manager_0_avalon_slave_0_agent_rdata_fifo_src_ready;                        // avalon_st_adapter_015:in_0_ready -> rooms_manager_0_avalon_slave_0_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_015_out_0_valid;                                                // avalon_st_adapter_015:out_0_valid -> rooms_manager_0_avalon_slave_0_agent:rdata_fifo_sink_valid
	wire   [9:0] avalon_st_adapter_015_out_0_data;                                                 // avalon_st_adapter_015:out_0_data -> rooms_manager_0_avalon_slave_0_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_015_out_0_ready;                                                // rooms_manager_0_avalon_slave_0_agent:rdata_fifo_sink_ready -> avalon_st_adapter_015:out_0_ready
	wire   [0:0] avalon_st_adapter_015_out_0_error;                                                // avalon_st_adapter_015:out_0_error -> rooms_manager_0_avalon_slave_0_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (20),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (20),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (1)
	) processor1_data_master_translator (
		.clk                    (clk_0_clk_clk),                                                             //                       clk.clk
		.reset                  (Processor1_reset_reset_bridge_in_reset_reset),                              //                     reset.reset
		.uav_address            (processor1_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (processor1_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (processor1_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (processor1_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (processor1_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (processor1_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (processor1_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (processor1_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (processor1_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (processor1_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (processor1_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (Processor1_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (Processor1_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (Processor1_data_master_byteenable),                                         //                          .byteenable
		.av_read                (Processor1_data_master_read),                                               //                          .read
		.av_readdata            (Processor1_data_master_readdata),                                           //                          .readdata
		.av_write               (Processor1_data_master_write),                                              //                          .write
		.av_writedata           (Processor1_data_master_writedata),                                          //                          .writedata
		.av_debugaccess         (Processor1_data_master_debugaccess),                                        //                          .debugaccess
		.av_burstcount          (1'b1),                                                                      //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                      //               (terminated)
		.av_begintransfer       (1'b0),                                                                      //               (terminated)
		.av_chipselect          (1'b0),                                                                      //               (terminated)
		.av_readdatavalid       (),                                                                          //               (terminated)
		.av_lock                (1'b0),                                                                      //               (terminated)
		.uav_clken              (),                                                                          //               (terminated)
		.av_clken               (1'b1),                                                                      //               (terminated)
		.uav_response           (2'b00),                                                                     //               (terminated)
		.av_response            (),                                                                          //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                      //               (terminated)
		.av_writeresponsevalid  ()                                                                           //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (20),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (20),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (1)
	) processor2_data_master_translator (
		.clk                    (clk_0_clk_clk),                                                             //                       clk.clk
		.reset                  (Processor2_reset_reset_bridge_in_reset_reset),                              //                     reset.reset
		.uav_address            (processor2_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (processor2_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (processor2_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (processor2_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (processor2_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (processor2_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (processor2_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (processor2_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (processor2_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (processor2_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (processor2_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (Processor2_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (Processor2_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (Processor2_data_master_byteenable),                                         //                          .byteenable
		.av_read                (Processor2_data_master_read),                                               //                          .read
		.av_readdata            (Processor2_data_master_readdata),                                           //                          .readdata
		.av_write               (Processor2_data_master_write),                                              //                          .write
		.av_writedata           (Processor2_data_master_writedata),                                          //                          .writedata
		.av_debugaccess         (Processor2_data_master_debugaccess),                                        //                          .debugaccess
		.av_burstcount          (1'b1),                                                                      //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                      //               (terminated)
		.av_begintransfer       (1'b0),                                                                      //               (terminated)
		.av_chipselect          (1'b0),                                                                      //               (terminated)
		.av_readdatavalid       (),                                                                          //               (terminated)
		.av_lock                (1'b0),                                                                      //               (terminated)
		.uav_clken              (),                                                                          //               (terminated)
		.av_clken               (1'b1),                                                                      //               (terminated)
		.uav_response           (2'b00),                                                                     //               (terminated)
		.av_response            (),                                                                          //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                      //               (terminated)
		.av_writeresponsevalid  ()                                                                           //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (20),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (20),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) processor2_instruction_master_translator (
		.clk                    (clk_0_clk_clk),                                                                    //                       clk.clk
		.reset                  (Processor2_reset_reset_bridge_in_reset_reset),                                     //                     reset.reset
		.uav_address            (processor2_instruction_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (processor2_instruction_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (processor2_instruction_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (processor2_instruction_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (processor2_instruction_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (processor2_instruction_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (processor2_instruction_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (processor2_instruction_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (processor2_instruction_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (processor2_instruction_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (processor2_instruction_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (Processor2_instruction_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (Processor2_instruction_master_waitrequest),                                        //                          .waitrequest
		.av_read                (Processor2_instruction_master_read),                                               //                          .read
		.av_readdata            (Processor2_instruction_master_readdata),                                           //                          .readdata
		.av_burstcount          (1'b1),                                                                             //               (terminated)
		.av_byteenable          (4'b1111),                                                                          //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                             //               (terminated)
		.av_begintransfer       (1'b0),                                                                             //               (terminated)
		.av_chipselect          (1'b0),                                                                             //               (terminated)
		.av_readdatavalid       (),                                                                                 //               (terminated)
		.av_write               (1'b0),                                                                             //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                             //               (terminated)
		.av_lock                (1'b0),                                                                             //               (terminated)
		.av_debugaccess         (1'b0),                                                                             //               (terminated)
		.uav_clken              (),                                                                                 //               (terminated)
		.av_clken               (1'b1),                                                                             //               (terminated)
		.uav_response           (2'b00),                                                                            //               (terminated)
		.av_response            (),                                                                                 //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                             //               (terminated)
		.av_writeresponsevalid  ()                                                                                  //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (20),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (20),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) processor1_instruction_master_translator (
		.clk                    (clk_0_clk_clk),                                                                    //                       clk.clk
		.reset                  (Processor1_reset_reset_bridge_in_reset_reset),                                     //                     reset.reset
		.uav_address            (processor1_instruction_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (processor1_instruction_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (processor1_instruction_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (processor1_instruction_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (processor1_instruction_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (processor1_instruction_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (processor1_instruction_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (processor1_instruction_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (processor1_instruction_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (processor1_instruction_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (processor1_instruction_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (Processor1_instruction_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (Processor1_instruction_master_waitrequest),                                        //                          .waitrequest
		.av_read                (Processor1_instruction_master_read),                                               //                          .read
		.av_readdata            (Processor1_instruction_master_readdata),                                           //                          .readdata
		.av_burstcount          (1'b1),                                                                             //               (terminated)
		.av_byteenable          (4'b1111),                                                                          //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                             //               (terminated)
		.av_begintransfer       (1'b0),                                                                             //               (terminated)
		.av_chipselect          (1'b0),                                                                             //               (terminated)
		.av_readdatavalid       (),                                                                                 //               (terminated)
		.av_write               (1'b0),                                                                             //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                             //               (terminated)
		.av_lock                (1'b0),                                                                             //               (terminated)
		.av_debugaccess         (1'b0),                                                                             //               (terminated)
		.uav_clken              (),                                                                                 //               (terminated)
		.av_clken               (1'b1),                                                                             //               (terminated)
		.uav_response           (2'b00),                                                                            //               (terminated)
		.av_response            (),                                                                                 //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                             //               (terminated)
		.av_writeresponsevalid  ()                                                                                  //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) jtag_uart_avalon_jtag_slave_translator (
		.clk                    (clk_0_clk_clk),                                      //                      clk.clk
		.reset                  (Processor1_reset_reset_bridge_in_reset_reset),       //                    reset.reset
		.uav_address            (jtag_uart_avalon_jtag_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (jtag_uart_avalon_jtag_slave_agent_m0_read),          //                         .read
		.uav_write              (jtag_uart_avalon_jtag_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (jtag_uart_avalon_jtag_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (jtag_uart_avalon_jtag_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (jtag_uart_avalon_jtag_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (JTAG_UART_avalon_jtag_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (JTAG_UART_avalon_jtag_slave_write),                  //                         .write
		.av_read                (JTAG_UART_avalon_jtag_slave_read),                   //                         .read
		.av_readdata            (JTAG_UART_avalon_jtag_slave_readdata),               //                         .readdata
		.av_writedata           (JTAG_UART_avalon_jtag_slave_writedata),              //                         .writedata
		.av_waitrequest         (JTAG_UART_avalon_jtag_slave_waitrequest),            //                         .waitrequest
		.av_chipselect          (JTAG_UART_avalon_jtag_slave_chipselect),             //                         .chipselect
		.av_begintransfer       (),                                                   //              (terminated)
		.av_beginbursttransfer  (),                                                   //              (terminated)
		.av_burstcount          (),                                                   //              (terminated)
		.av_byteenable          (),                                                   //              (terminated)
		.av_readdatavalid       (1'b0),                                               //              (terminated)
		.av_writebyteenable     (),                                                   //              (terminated)
		.av_lock                (),                                                   //              (terminated)
		.av_clken               (),                                                   //              (terminated)
		.uav_clken              (1'b0),                                               //              (terminated)
		.av_debugaccess         (),                                                   //              (terminated)
		.av_outputenable        (),                                                   //              (terminated)
		.uav_response           (),                                                   //              (terminated)
		.av_response            (2'b00),                                              //              (terminated)
		.uav_writeresponsevalid (),                                                   //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) processor1_debug_mem_slave_translator (
		.clk                    (clk_0_clk_clk),                                     //                      clk.clk
		.reset                  (Processor1_reset_reset_bridge_in_reset_reset),      //                    reset.reset
		.uav_address            (processor1_debug_mem_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (processor1_debug_mem_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (processor1_debug_mem_slave_agent_m0_read),          //                         .read
		.uav_write              (processor1_debug_mem_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (processor1_debug_mem_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (processor1_debug_mem_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (processor1_debug_mem_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (processor1_debug_mem_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (processor1_debug_mem_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (processor1_debug_mem_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (processor1_debug_mem_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (Processor1_debug_mem_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (Processor1_debug_mem_slave_write),                  //                         .write
		.av_read                (Processor1_debug_mem_slave_read),                   //                         .read
		.av_readdata            (Processor1_debug_mem_slave_readdata),               //                         .readdata
		.av_writedata           (Processor1_debug_mem_slave_writedata),              //                         .writedata
		.av_byteenable          (Processor1_debug_mem_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (Processor1_debug_mem_slave_waitrequest),            //                         .waitrequest
		.av_debugaccess         (Processor1_debug_mem_slave_debugaccess),            //                         .debugaccess
		.av_begintransfer       (),                                                  //              (terminated)
		.av_beginbursttransfer  (),                                                  //              (terminated)
		.av_burstcount          (),                                                  //              (terminated)
		.av_readdatavalid       (1'b0),                                              //              (terminated)
		.av_writebyteenable     (),                                                  //              (terminated)
		.av_lock                (),                                                  //              (terminated)
		.av_chipselect          (),                                                  //              (terminated)
		.av_clken               (),                                                  //              (terminated)
		.uav_clken              (1'b0),                                              //              (terminated)
		.av_outputenable        (),                                                  //              (terminated)
		.uav_response           (),                                                  //              (terminated)
		.av_response            (2'b00),                                             //              (terminated)
		.uav_writeresponsevalid (),                                                  //              (terminated)
		.av_writeresponsevalid  (1'b0)                                               //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (16),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ram1_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (Processor1_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (ram1_s1_agent_m0_address),                     // avalon_universal_slave_0.address
		.uav_burstcount         (ram1_s1_agent_m0_burstcount),                  //                         .burstcount
		.uav_read               (ram1_s1_agent_m0_read),                        //                         .read
		.uav_write              (ram1_s1_agent_m0_write),                       //                         .write
		.uav_waitrequest        (ram1_s1_agent_m0_waitrequest),                 //                         .waitrequest
		.uav_readdatavalid      (ram1_s1_agent_m0_readdatavalid),               //                         .readdatavalid
		.uav_byteenable         (ram1_s1_agent_m0_byteenable),                  //                         .byteenable
		.uav_readdata           (ram1_s1_agent_m0_readdata),                    //                         .readdata
		.uav_writedata          (ram1_s1_agent_m0_writedata),                   //                         .writedata
		.uav_lock               (ram1_s1_agent_m0_lock),                        //                         .lock
		.uav_debugaccess        (ram1_s1_agent_m0_debugaccess),                 //                         .debugaccess
		.av_address             (RAM1_s1_address),                              //      avalon_anti_slave_0.address
		.av_write               (RAM1_s1_write),                                //                         .write
		.av_readdata            (RAM1_s1_readdata),                             //                         .readdata
		.av_writedata           (RAM1_s1_writedata),                            //                         .writedata
		.av_byteenable          (RAM1_s1_byteenable),                           //                         .byteenable
		.av_chipselect          (RAM1_s1_chipselect),                           //                         .chipselect
		.av_clken               (RAM1_s1_clken),                                //                         .clken
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_debugaccess         (),                                             //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sw_sliders_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (Processor1_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (sw_sliders_s1_agent_m0_address),               // avalon_universal_slave_0.address
		.uav_burstcount         (sw_sliders_s1_agent_m0_burstcount),            //                         .burstcount
		.uav_read               (sw_sliders_s1_agent_m0_read),                  //                         .read
		.uav_write              (sw_sliders_s1_agent_m0_write),                 //                         .write
		.uav_waitrequest        (sw_sliders_s1_agent_m0_waitrequest),           //                         .waitrequest
		.uav_readdatavalid      (sw_sliders_s1_agent_m0_readdatavalid),         //                         .readdatavalid
		.uav_byteenable         (sw_sliders_s1_agent_m0_byteenable),            //                         .byteenable
		.uav_readdata           (sw_sliders_s1_agent_m0_readdata),              //                         .readdata
		.uav_writedata          (sw_sliders_s1_agent_m0_writedata),             //                         .writedata
		.uav_lock               (sw_sliders_s1_agent_m0_lock),                  //                         .lock
		.uav_debugaccess        (sw_sliders_s1_agent_m0_debugaccess),           //                         .debugaccess
		.av_address             (sw_sliders_s1_address),                        //      avalon_anti_slave_0.address
		.av_write               (sw_sliders_s1_write),                          //                         .write
		.av_readdata            (sw_sliders_s1_readdata),                       //                         .readdata
		.av_writedata           (sw_sliders_s1_writedata),                      //                         .writedata
		.av_chipselect          (sw_sliders_s1_chipselect),                     //                         .chipselect
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_byteenable          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.av_clken               (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_debugaccess         (),                                             //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timer1_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (Processor1_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timer1_s1_agent_m0_address),                   // avalon_universal_slave_0.address
		.uav_burstcount         (timer1_s1_agent_m0_burstcount),                //                         .burstcount
		.uav_read               (timer1_s1_agent_m0_read),                      //                         .read
		.uav_write              (timer1_s1_agent_m0_write),                     //                         .write
		.uav_waitrequest        (timer1_s1_agent_m0_waitrequest),               //                         .waitrequest
		.uav_readdatavalid      (timer1_s1_agent_m0_readdatavalid),             //                         .readdatavalid
		.uav_byteenable         (timer1_s1_agent_m0_byteenable),                //                         .byteenable
		.uav_readdata           (timer1_s1_agent_m0_readdata),                  //                         .readdata
		.uav_writedata          (timer1_s1_agent_m0_writedata),                 //                         .writedata
		.uav_lock               (timer1_s1_agent_m0_lock),                      //                         .lock
		.uav_debugaccess        (timer1_s1_agent_m0_debugaccess),               //                         .debugaccess
		.av_address             (Timer1_s1_address),                            //      avalon_anti_slave_0.address
		.av_write               (Timer1_s1_write),                              //                         .write
		.av_readdata            (Timer1_s1_readdata),                           //                         .readdata
		.av_writedata           (Timer1_s1_writedata),                          //                         .writedata
		.av_chipselect          (Timer1_s1_chipselect),                         //                         .chipselect
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_byteenable          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.av_clken               (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_debugaccess         (),                                             //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (10),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) shared_memory_s1_translator (
		.clk                    (clk_0_clk_clk),                                    //                      clk.clk
		.reset                  (SHARED_MEMORY_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (shared_memory_s1_agent_m0_address),                // avalon_universal_slave_0.address
		.uav_burstcount         (shared_memory_s1_agent_m0_burstcount),             //                         .burstcount
		.uav_read               (shared_memory_s1_agent_m0_read),                   //                         .read
		.uav_write              (shared_memory_s1_agent_m0_write),                  //                         .write
		.uav_waitrequest        (shared_memory_s1_agent_m0_waitrequest),            //                         .waitrequest
		.uav_readdatavalid      (shared_memory_s1_agent_m0_readdatavalid),          //                         .readdatavalid
		.uav_byteenable         (shared_memory_s1_agent_m0_byteenable),             //                         .byteenable
		.uav_readdata           (shared_memory_s1_agent_m0_readdata),               //                         .readdata
		.uav_writedata          (shared_memory_s1_agent_m0_writedata),              //                         .writedata
		.uav_lock               (shared_memory_s1_agent_m0_lock),                   //                         .lock
		.uav_debugaccess        (shared_memory_s1_agent_m0_debugaccess),            //                         .debugaccess
		.av_address             (SHARED_MEMORY_s1_address),                         //      avalon_anti_slave_0.address
		.av_write               (SHARED_MEMORY_s1_write),                           //                         .write
		.av_readdata            (SHARED_MEMORY_s1_readdata),                        //                         .readdata
		.av_writedata           (SHARED_MEMORY_s1_writedata),                       //                         .writedata
		.av_byteenable          (SHARED_MEMORY_s1_byteenable),                      //                         .byteenable
		.av_chipselect          (SHARED_MEMORY_s1_chipselect),                      //                         .chipselect
		.av_clken               (SHARED_MEMORY_s1_clken),                           //                         .clken
		.av_read                (),                                                 //              (terminated)
		.av_begintransfer       (),                                                 //              (terminated)
		.av_beginbursttransfer  (),                                                 //              (terminated)
		.av_burstcount          (),                                                 //              (terminated)
		.av_readdatavalid       (1'b0),                                             //              (terminated)
		.av_waitrequest         (1'b0),                                             //              (terminated)
		.av_writebyteenable     (),                                                 //              (terminated)
		.av_lock                (),                                                 //              (terminated)
		.uav_clken              (1'b0),                                             //              (terminated)
		.av_debugaccess         (),                                                 //              (terminated)
		.av_outputenable        (),                                                 //              (terminated)
		.uav_response           (),                                                 //              (terminated)
		.av_response            (2'b00),                                            //              (terminated)
		.uav_writeresponsevalid (),                                                 //              (terminated)
		.av_writeresponsevalid  (1'b0)                                              //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) mutex_s1_translator (
		.clk                    (clk_0_clk_clk),                                    //                      clk.clk
		.reset                  (SHARED_MEMORY_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (mutex_s1_agent_m0_address),                        // avalon_universal_slave_0.address
		.uav_burstcount         (mutex_s1_agent_m0_burstcount),                     //                         .burstcount
		.uav_read               (mutex_s1_agent_m0_read),                           //                         .read
		.uav_write              (mutex_s1_agent_m0_write),                          //                         .write
		.uav_waitrequest        (mutex_s1_agent_m0_waitrequest),                    //                         .waitrequest
		.uav_readdatavalid      (mutex_s1_agent_m0_readdatavalid),                  //                         .readdatavalid
		.uav_byteenable         (mutex_s1_agent_m0_byteenable),                     //                         .byteenable
		.uav_readdata           (mutex_s1_agent_m0_readdata),                       //                         .readdata
		.uav_writedata          (mutex_s1_agent_m0_writedata),                      //                         .writedata
		.uav_lock               (mutex_s1_agent_m0_lock),                           //                         .lock
		.uav_debugaccess        (mutex_s1_agent_m0_debugaccess),                    //                         .debugaccess
		.av_address             (MUTEX_s1_address),                                 //      avalon_anti_slave_0.address
		.av_write               (MUTEX_s1_write),                                   //                         .write
		.av_read                (MUTEX_s1_read),                                    //                         .read
		.av_readdata            (MUTEX_s1_readdata),                                //                         .readdata
		.av_writedata           (MUTEX_s1_writedata),                               //                         .writedata
		.av_chipselect          (MUTEX_s1_chipselect),                              //                         .chipselect
		.av_begintransfer       (),                                                 //              (terminated)
		.av_beginbursttransfer  (),                                                 //              (terminated)
		.av_burstcount          (),                                                 //              (terminated)
		.av_byteenable          (),                                                 //              (terminated)
		.av_readdatavalid       (1'b0),                                             //              (terminated)
		.av_waitrequest         (1'b0),                                             //              (terminated)
		.av_writebyteenable     (),                                                 //              (terminated)
		.av_lock                (),                                                 //              (terminated)
		.av_clken               (),                                                 //              (terminated)
		.uav_clken              (1'b0),                                             //              (terminated)
		.av_debugaccess         (),                                                 //              (terminated)
		.av_outputenable        (),                                                 //              (terminated)
		.uav_response           (),                                                 //              (terminated)
		.av_response            (2'b00),                                            //              (terminated)
		.uav_writeresponsevalid (),                                                 //              (terminated)
		.av_writeresponsevalid  (1'b0)                                              //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pushbutton_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (Processor1_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (pushbutton_s1_agent_m0_address),               // avalon_universal_slave_0.address
		.uav_burstcount         (pushbutton_s1_agent_m0_burstcount),            //                         .burstcount
		.uav_read               (pushbutton_s1_agent_m0_read),                  //                         .read
		.uav_write              (pushbutton_s1_agent_m0_write),                 //                         .write
		.uav_waitrequest        (pushbutton_s1_agent_m0_waitrequest),           //                         .waitrequest
		.uav_readdatavalid      (pushbutton_s1_agent_m0_readdatavalid),         //                         .readdatavalid
		.uav_byteenable         (pushbutton_s1_agent_m0_byteenable),            //                         .byteenable
		.uav_readdata           (pushbutton_s1_agent_m0_readdata),              //                         .readdata
		.uav_writedata          (pushbutton_s1_agent_m0_writedata),             //                         .writedata
		.uav_lock               (pushbutton_s1_agent_m0_lock),                  //                         .lock
		.uav_debugaccess        (pushbutton_s1_agent_m0_debugaccess),           //                         .debugaccess
		.av_address             (pushbutton_s1_address),                        //      avalon_anti_slave_0.address
		.av_write               (pushbutton_s1_write),                          //                         .write
		.av_readdata            (pushbutton_s1_readdata),                       //                         .readdata
		.av_writedata           (pushbutton_s1_writedata),                      //                         .writedata
		.av_chipselect          (pushbutton_s1_chipselect),                     //                         .chipselect
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_byteenable          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.av_clken               (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_debugaccess         (),                                             //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) processor2_debug_mem_slave_translator (
		.clk                    (clk_0_clk_clk),                                     //                      clk.clk
		.reset                  (Processor2_reset_reset_bridge_in_reset_reset),      //                    reset.reset
		.uav_address            (processor2_debug_mem_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (processor2_debug_mem_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (processor2_debug_mem_slave_agent_m0_read),          //                         .read
		.uav_write              (processor2_debug_mem_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (processor2_debug_mem_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (processor2_debug_mem_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (processor2_debug_mem_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (processor2_debug_mem_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (processor2_debug_mem_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (processor2_debug_mem_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (processor2_debug_mem_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (Processor2_debug_mem_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (Processor2_debug_mem_slave_write),                  //                         .write
		.av_read                (Processor2_debug_mem_slave_read),                   //                         .read
		.av_readdata            (Processor2_debug_mem_slave_readdata),               //                         .readdata
		.av_writedata           (Processor2_debug_mem_slave_writedata),              //                         .writedata
		.av_byteenable          (Processor2_debug_mem_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (Processor2_debug_mem_slave_waitrequest),            //                         .waitrequest
		.av_debugaccess         (Processor2_debug_mem_slave_debugaccess),            //                         .debugaccess
		.av_begintransfer       (),                                                  //              (terminated)
		.av_beginbursttransfer  (),                                                  //              (terminated)
		.av_burstcount          (),                                                  //              (terminated)
		.av_readdatavalid       (1'b0),                                              //              (terminated)
		.av_writebyteenable     (),                                                  //              (terminated)
		.av_lock                (),                                                  //              (terminated)
		.av_chipselect          (),                                                  //              (terminated)
		.av_clken               (),                                                  //              (terminated)
		.uav_clken              (1'b0),                                              //              (terminated)
		.av_outputenable        (),                                                  //              (terminated)
		.uav_response           (),                                                  //              (terminated)
		.av_response            (2'b00),                                             //              (terminated)
		.uav_writeresponsevalid (),                                                  //              (terminated)
		.av_writeresponsevalid  (1'b0)                                               //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (15),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ram2_s1_translator (
		.clk                    (clk_0_clk_clk),                           //                      clk.clk
		.reset                  (RAM2_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (ram2_s1_agent_m0_address),                // avalon_universal_slave_0.address
		.uav_burstcount         (ram2_s1_agent_m0_burstcount),             //                         .burstcount
		.uav_read               (ram2_s1_agent_m0_read),                   //                         .read
		.uav_write              (ram2_s1_agent_m0_write),                  //                         .write
		.uav_waitrequest        (ram2_s1_agent_m0_waitrequest),            //                         .waitrequest
		.uav_readdatavalid      (ram2_s1_agent_m0_readdatavalid),          //                         .readdatavalid
		.uav_byteenable         (ram2_s1_agent_m0_byteenable),             //                         .byteenable
		.uav_readdata           (ram2_s1_agent_m0_readdata),               //                         .readdata
		.uav_writedata          (ram2_s1_agent_m0_writedata),              //                         .writedata
		.uav_lock               (ram2_s1_agent_m0_lock),                   //                         .lock
		.uav_debugaccess        (ram2_s1_agent_m0_debugaccess),            //                         .debugaccess
		.av_address             (RAM2_s1_address),                         //      avalon_anti_slave_0.address
		.av_write               (RAM2_s1_write),                           //                         .write
		.av_readdata            (RAM2_s1_readdata),                        //                         .readdata
		.av_writedata           (RAM2_s1_writedata),                       //                         .writedata
		.av_byteenable          (RAM2_s1_byteenable),                      //                         .byteenable
		.av_chipselect          (RAM2_s1_chipselect),                      //                         .chipselect
		.av_clken               (RAM2_s1_clken),                           //                         .clken
		.av_read                (),                                        //              (terminated)
		.av_begintransfer       (),                                        //              (terminated)
		.av_beginbursttransfer  (),                                        //              (terminated)
		.av_burstcount          (),                                        //              (terminated)
		.av_readdatavalid       (1'b0),                                    //              (terminated)
		.av_waitrequest         (1'b0),                                    //              (terminated)
		.av_writebyteenable     (),                                        //              (terminated)
		.av_lock                (),                                        //              (terminated)
		.uav_clken              (1'b0),                                    //              (terminated)
		.av_debugaccess         (),                                        //              (terminated)
		.av_outputenable        (),                                        //              (terminated)
		.uav_response           (),                                        //              (terminated)
		.av_response            (2'b00),                                   //              (terminated)
		.uav_writeresponsevalid (),                                        //              (terminated)
		.av_writeresponsevalid  (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timer2_s1_translator (
		.clk                    (clk_0_clk_clk),                           //                      clk.clk
		.reset                  (RAM2_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timer2_s1_agent_m0_address),              // avalon_universal_slave_0.address
		.uav_burstcount         (timer2_s1_agent_m0_burstcount),           //                         .burstcount
		.uav_read               (timer2_s1_agent_m0_read),                 //                         .read
		.uav_write              (timer2_s1_agent_m0_write),                //                         .write
		.uav_waitrequest        (timer2_s1_agent_m0_waitrequest),          //                         .waitrequest
		.uav_readdatavalid      (timer2_s1_agent_m0_readdatavalid),        //                         .readdatavalid
		.uav_byteenable         (timer2_s1_agent_m0_byteenable),           //                         .byteenable
		.uav_readdata           (timer2_s1_agent_m0_readdata),             //                         .readdata
		.uav_writedata          (timer2_s1_agent_m0_writedata),            //                         .writedata
		.uav_lock               (timer2_s1_agent_m0_lock),                 //                         .lock
		.uav_debugaccess        (timer2_s1_agent_m0_debugaccess),          //                         .debugaccess
		.av_address             (Timer2_s1_address),                       //      avalon_anti_slave_0.address
		.av_write               (Timer2_s1_write),                         //                         .write
		.av_readdata            (Timer2_s1_readdata),                      //                         .readdata
		.av_writedata           (Timer2_s1_writedata),                     //                         .writedata
		.av_chipselect          (Timer2_s1_chipselect),                    //                         .chipselect
		.av_read                (),                                        //              (terminated)
		.av_begintransfer       (),                                        //              (terminated)
		.av_beginbursttransfer  (),                                        //              (terminated)
		.av_burstcount          (),                                        //              (terminated)
		.av_byteenable          (),                                        //              (terminated)
		.av_readdatavalid       (1'b0),                                    //              (terminated)
		.av_waitrequest         (1'b0),                                    //              (terminated)
		.av_writebyteenable     (),                                        //              (terminated)
		.av_lock                (),                                        //              (terminated)
		.av_clken               (),                                        //              (terminated)
		.uav_clken              (1'b0),                                    //              (terminated)
		.av_debugaccess         (),                                        //              (terminated)
		.av_outputenable        (),                                        //              (terminated)
		.uav_response           (),                                        //              (terminated)
		.av_response            (2'b00),                                   //              (terminated)
		.uav_writeresponsevalid (),                                        //              (terminated)
		.av_writeresponsevalid  (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) hex_5_6_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (Processor1_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (hex_5_6_s1_agent_m0_address),                  // avalon_universal_slave_0.address
		.uav_burstcount         (hex_5_6_s1_agent_m0_burstcount),               //                         .burstcount
		.uav_read               (hex_5_6_s1_agent_m0_read),                     //                         .read
		.uav_write              (hex_5_6_s1_agent_m0_write),                    //                         .write
		.uav_waitrequest        (hex_5_6_s1_agent_m0_waitrequest),              //                         .waitrequest
		.uav_readdatavalid      (hex_5_6_s1_agent_m0_readdatavalid),            //                         .readdatavalid
		.uav_byteenable         (hex_5_6_s1_agent_m0_byteenable),               //                         .byteenable
		.uav_readdata           (hex_5_6_s1_agent_m0_readdata),                 //                         .readdata
		.uav_writedata          (hex_5_6_s1_agent_m0_writedata),                //                         .writedata
		.uav_lock               (hex_5_6_s1_agent_m0_lock),                     //                         .lock
		.uav_debugaccess        (hex_5_6_s1_agent_m0_debugaccess),              //                         .debugaccess
		.av_address             (Hex_5_6_s1_address),                           //      avalon_anti_slave_0.address
		.av_write               (Hex_5_6_s1_write),                             //                         .write
		.av_readdata            (Hex_5_6_s1_readdata),                          //                         .readdata
		.av_writedata           (Hex_5_6_s1_writedata),                         //                         .writedata
		.av_chipselect          (Hex_5_6_s1_chipselect),                        //                         .chipselect
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_byteenable          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.av_clken               (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_debugaccess         (),                                             //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) hex_3_4_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (Processor1_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (hex_3_4_s1_agent_m0_address),                  // avalon_universal_slave_0.address
		.uav_burstcount         (hex_3_4_s1_agent_m0_burstcount),               //                         .burstcount
		.uav_read               (hex_3_4_s1_agent_m0_read),                     //                         .read
		.uav_write              (hex_3_4_s1_agent_m0_write),                    //                         .write
		.uav_waitrequest        (hex_3_4_s1_agent_m0_waitrequest),              //                         .waitrequest
		.uav_readdatavalid      (hex_3_4_s1_agent_m0_readdatavalid),            //                         .readdatavalid
		.uav_byteenable         (hex_3_4_s1_agent_m0_byteenable),               //                         .byteenable
		.uav_readdata           (hex_3_4_s1_agent_m0_readdata),                 //                         .readdata
		.uav_writedata          (hex_3_4_s1_agent_m0_writedata),                //                         .writedata
		.uav_lock               (hex_3_4_s1_agent_m0_lock),                     //                         .lock
		.uav_debugaccess        (hex_3_4_s1_agent_m0_debugaccess),              //                         .debugaccess
		.av_address             (Hex_3_4_s1_address),                           //      avalon_anti_slave_0.address
		.av_write               (Hex_3_4_s1_write),                             //                         .write
		.av_readdata            (Hex_3_4_s1_readdata),                          //                         .readdata
		.av_writedata           (Hex_3_4_s1_writedata),                         //                         .writedata
		.av_chipselect          (Hex_3_4_s1_chipselect),                        //                         .chipselect
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_byteenable          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.av_clken               (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_debugaccess         (),                                             //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) hex_1_2_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (Processor1_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (hex_1_2_s1_agent_m0_address),                  // avalon_universal_slave_0.address
		.uav_burstcount         (hex_1_2_s1_agent_m0_burstcount),               //                         .burstcount
		.uav_read               (hex_1_2_s1_agent_m0_read),                     //                         .read
		.uav_write              (hex_1_2_s1_agent_m0_write),                    //                         .write
		.uav_waitrequest        (hex_1_2_s1_agent_m0_waitrequest),              //                         .waitrequest
		.uav_readdatavalid      (hex_1_2_s1_agent_m0_readdatavalid),            //                         .readdatavalid
		.uav_byteenable         (hex_1_2_s1_agent_m0_byteenable),               //                         .byteenable
		.uav_readdata           (hex_1_2_s1_agent_m0_readdata),                 //                         .readdata
		.uav_writedata          (hex_1_2_s1_agent_m0_writedata),                //                         .writedata
		.uav_lock               (hex_1_2_s1_agent_m0_lock),                     //                         .lock
		.uav_debugaccess        (hex_1_2_s1_agent_m0_debugaccess),              //                         .debugaccess
		.av_address             (Hex_1_2_s1_address),                           //      avalon_anti_slave_0.address
		.av_write               (Hex_1_2_s1_write),                             //                         .write
		.av_readdata            (Hex_1_2_s1_readdata),                          //                         .readdata
		.av_writedata           (Hex_1_2_s1_writedata),                         //                         .writedata
		.av_chipselect          (Hex_1_2_s1_chipselect),                        //                         .chipselect
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_byteenable          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.av_clken               (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_debugaccess         (),                                             //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) leds_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (Processor1_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (leds_s1_agent_m0_address),                     // avalon_universal_slave_0.address
		.uav_burstcount         (leds_s1_agent_m0_burstcount),                  //                         .burstcount
		.uav_read               (leds_s1_agent_m0_read),                        //                         .read
		.uav_write              (leds_s1_agent_m0_write),                       //                         .write
		.uav_waitrequest        (leds_s1_agent_m0_waitrequest),                 //                         .waitrequest
		.uav_readdatavalid      (leds_s1_agent_m0_readdatavalid),               //                         .readdatavalid
		.uav_byteenable         (leds_s1_agent_m0_byteenable),                  //                         .byteenable
		.uav_readdata           (leds_s1_agent_m0_readdata),                    //                         .readdata
		.uav_writedata          (leds_s1_agent_m0_writedata),                   //                         .writedata
		.uav_lock               (leds_s1_agent_m0_lock),                        //                         .lock
		.uav_debugaccess        (leds_s1_agent_m0_debugaccess),                 //                         .debugaccess
		.av_address             (leds_s1_address),                              //      avalon_anti_slave_0.address
		.av_write               (leds_s1_write),                                //                         .write
		.av_readdata            (leds_s1_readdata),                             //                         .readdata
		.av_writedata           (leds_s1_writedata),                            //                         .writedata
		.av_chipselect          (leds_s1_chipselect),                           //                         .chipselect
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_byteenable          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.av_clken               (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_debugaccess         (),                                             //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (8),
		.UAV_DATA_W                     (8),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (1),
		.UAV_ADDRESS_W                  (20),
		.UAV_BURSTCOUNT_W               (1),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (1),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) rooms_manager_0_avalon_slave_0_translator (
		.clk                    (clk_0_clk_clk),                                         //                      clk.clk
		.reset                  (Processor1_reset_reset_bridge_in_reset_reset),          //                    reset.reset
		.uav_address            (rooms_manager_0_avalon_slave_0_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (rooms_manager_0_avalon_slave_0_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (rooms_manager_0_avalon_slave_0_agent_m0_read),          //                         .read
		.uav_write              (rooms_manager_0_avalon_slave_0_agent_m0_write),         //                         .write
		.uav_waitrequest        (rooms_manager_0_avalon_slave_0_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (rooms_manager_0_avalon_slave_0_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (rooms_manager_0_avalon_slave_0_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (rooms_manager_0_avalon_slave_0_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (rooms_manager_0_avalon_slave_0_agent_m0_writedata),     //                         .writedata
		.uav_lock               (rooms_manager_0_avalon_slave_0_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (rooms_manager_0_avalon_slave_0_agent_m0_debugaccess),   //                         .debugaccess
		.av_write               (rooms_manager_0_avalon_slave_0_write),                  //      avalon_anti_slave_0.write
		.av_writedata           (rooms_manager_0_avalon_slave_0_writedata),              //                         .writedata
		.av_chipselect          (rooms_manager_0_avalon_slave_0_chipselect),             //                         .chipselect
		.av_address             (),                                                      //              (terminated)
		.av_read                (),                                                      //              (terminated)
		.av_readdata            (8'b10101101),                                           //              (terminated)
		.av_begintransfer       (),                                                      //              (terminated)
		.av_beginbursttransfer  (),                                                      //              (terminated)
		.av_burstcount          (),                                                      //              (terminated)
		.av_byteenable          (),                                                      //              (terminated)
		.av_readdatavalid       (1'b0),                                                  //              (terminated)
		.av_waitrequest         (1'b0),                                                  //              (terminated)
		.av_writebyteenable     (),                                                      //              (terminated)
		.av_lock                (),                                                      //              (terminated)
		.av_clken               (),                                                      //              (terminated)
		.uav_clken              (1'b0),                                                  //              (terminated)
		.av_debugaccess         (),                                                      //              (terminated)
		.av_outputenable        (),                                                      //              (terminated)
		.uav_response           (),                                                      //              (terminated)
		.av_response            (2'b00),                                                 //              (terminated)
		.uav_writeresponsevalid (),                                                      //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                   //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_QOS_H                 (76),
		.PKT_QOS_L                 (76),
		.PKT_DATA_SIDEBAND_H       (74),
		.PKT_DATA_SIDEBAND_L       (74),
		.PKT_ADDR_SIDEBAND_H       (73),
		.PKT_ADDR_SIDEBAND_L       (73),
		.PKT_BURST_TYPE_H          (72),
		.PKT_BURST_TYPE_L          (71),
		.PKT_CACHE_H               (92),
		.PKT_CACHE_L               (89),
		.PKT_THREAD_ID_H           (85),
		.PKT_THREAD_ID_L           (85),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_EXCLUSIVE       (61),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.ST_DATA_W                 (98),
		.ST_CHANNEL_W              (16),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) processor1_data_master_agent (
		.clk                   (clk_0_clk_clk),                                                             //       clk.clk
		.reset                 (Processor1_reset_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.av_address            (processor1_data_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (processor1_data_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (processor1_data_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (processor1_data_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (processor1_data_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (processor1_data_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (processor1_data_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (processor1_data_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (processor1_data_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (processor1_data_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (processor1_data_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (processor1_data_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (processor1_data_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (processor1_data_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (processor1_data_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (processor1_data_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_src_valid),                                                         //        rp.valid
		.rp_data               (rsp_mux_src_data),                                                          //          .data
		.rp_channel            (rsp_mux_src_channel),                                                       //          .channel
		.rp_startofpacket      (rsp_mux_src_startofpacket),                                                 //          .startofpacket
		.rp_endofpacket        (rsp_mux_src_endofpacket),                                                   //          .endofpacket
		.rp_ready              (rsp_mux_src_ready),                                                         //          .ready
		.av_response           (),                                                                          // (terminated)
		.av_writeresponsevalid ()                                                                           // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_QOS_H                 (76),
		.PKT_QOS_L                 (76),
		.PKT_DATA_SIDEBAND_H       (74),
		.PKT_DATA_SIDEBAND_L       (74),
		.PKT_ADDR_SIDEBAND_H       (73),
		.PKT_ADDR_SIDEBAND_L       (73),
		.PKT_BURST_TYPE_H          (72),
		.PKT_BURST_TYPE_L          (71),
		.PKT_CACHE_H               (92),
		.PKT_CACHE_L               (89),
		.PKT_THREAD_ID_H           (85),
		.PKT_THREAD_ID_L           (85),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_EXCLUSIVE       (61),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.ST_DATA_W                 (98),
		.ST_CHANNEL_W              (16),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (2),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) processor2_data_master_agent (
		.clk                   (clk_0_clk_clk),                                                             //       clk.clk
		.reset                 (Processor2_reset_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.av_address            (processor2_data_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (processor2_data_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (processor2_data_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (processor2_data_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (processor2_data_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (processor2_data_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (processor2_data_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (processor2_data_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (processor2_data_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (processor2_data_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (processor2_data_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (processor2_data_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (processor2_data_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (processor2_data_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (processor2_data_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (processor2_data_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_001_src_valid),                                                     //        rp.valid
		.rp_data               (rsp_mux_001_src_data),                                                      //          .data
		.rp_channel            (rsp_mux_001_src_channel),                                                   //          .channel
		.rp_startofpacket      (rsp_mux_001_src_startofpacket),                                             //          .startofpacket
		.rp_endofpacket        (rsp_mux_001_src_endofpacket),                                               //          .endofpacket
		.rp_ready              (rsp_mux_001_src_ready),                                                     //          .ready
		.av_response           (),                                                                          // (terminated)
		.av_writeresponsevalid ()                                                                           // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_QOS_H                 (76),
		.PKT_QOS_L                 (76),
		.PKT_DATA_SIDEBAND_H       (74),
		.PKT_DATA_SIDEBAND_L       (74),
		.PKT_ADDR_SIDEBAND_H       (73),
		.PKT_ADDR_SIDEBAND_L       (73),
		.PKT_BURST_TYPE_H          (72),
		.PKT_BURST_TYPE_L          (71),
		.PKT_CACHE_H               (92),
		.PKT_CACHE_L               (89),
		.PKT_THREAD_ID_H           (85),
		.PKT_THREAD_ID_L           (85),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_EXCLUSIVE       (61),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.ST_DATA_W                 (98),
		.ST_CHANNEL_W              (16),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (3),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) processor2_instruction_master_agent (
		.clk                   (clk_0_clk_clk),                                                                    //       clk.clk
		.reset                 (Processor2_reset_reset_bridge_in_reset_reset),                                     // clk_reset.reset
		.av_address            (processor2_instruction_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (processor2_instruction_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (processor2_instruction_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (processor2_instruction_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (processor2_instruction_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (processor2_instruction_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (processor2_instruction_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (processor2_instruction_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (processor2_instruction_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (processor2_instruction_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (processor2_instruction_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (processor2_instruction_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (processor2_instruction_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (processor2_instruction_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (processor2_instruction_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (processor2_instruction_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_002_src_valid),                                                            //        rp.valid
		.rp_data               (rsp_mux_002_src_data),                                                             //          .data
		.rp_channel            (rsp_mux_002_src_channel),                                                          //          .channel
		.rp_startofpacket      (rsp_mux_002_src_startofpacket),                                                    //          .startofpacket
		.rp_endofpacket        (rsp_mux_002_src_endofpacket),                                                      //          .endofpacket
		.rp_ready              (rsp_mux_002_src_ready),                                                            //          .ready
		.av_response           (),                                                                                 // (terminated)
		.av_writeresponsevalid ()                                                                                  // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_QOS_H                 (76),
		.PKT_QOS_L                 (76),
		.PKT_DATA_SIDEBAND_H       (74),
		.PKT_DATA_SIDEBAND_L       (74),
		.PKT_ADDR_SIDEBAND_H       (73),
		.PKT_ADDR_SIDEBAND_L       (73),
		.PKT_BURST_TYPE_H          (72),
		.PKT_BURST_TYPE_L          (71),
		.PKT_CACHE_H               (92),
		.PKT_CACHE_L               (89),
		.PKT_THREAD_ID_H           (85),
		.PKT_THREAD_ID_L           (85),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_EXCLUSIVE       (61),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.ST_DATA_W                 (98),
		.ST_CHANNEL_W              (16),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) processor1_instruction_master_agent (
		.clk                   (clk_0_clk_clk),                                                                    //       clk.clk
		.reset                 (Processor1_reset_reset_bridge_in_reset_reset),                                     // clk_reset.reset
		.av_address            (processor1_instruction_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (processor1_instruction_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (processor1_instruction_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (processor1_instruction_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (processor1_instruction_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (processor1_instruction_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (processor1_instruction_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (processor1_instruction_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (processor1_instruction_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (processor1_instruction_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (processor1_instruction_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (processor1_instruction_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (processor1_instruction_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (processor1_instruction_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (processor1_instruction_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (processor1_instruction_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_003_src_valid),                                                            //        rp.valid
		.rp_data               (rsp_mux_003_src_data),                                                             //          .data
		.rp_channel            (rsp_mux_003_src_channel),                                                          //          .channel
		.rp_startofpacket      (rsp_mux_003_src_startofpacket),                                                    //          .startofpacket
		.rp_endofpacket        (rsp_mux_003_src_endofpacket),                                                      //          .endofpacket
		.rp_ready              (rsp_mux_003_src_ready),                                                            //          .ready
		.av_response           (),                                                                                 // (terminated)
		.av_writeresponsevalid ()                                                                                  // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (98),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) jtag_uart_avalon_jtag_slave_agent (
		.clk                     (clk_0_clk_clk),                                                //             clk.clk
		.reset                   (Processor1_reset_reset_bridge_in_reset_reset),                 //       clk_reset.reset
		.m0_address              (jtag_uart_avalon_jtag_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (jtag_uart_avalon_jtag_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (jtag_uart_avalon_jtag_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (jtag_uart_avalon_jtag_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (jtag_uart_avalon_jtag_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (jtag_uart_avalon_jtag_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (jtag_uart_avalon_jtag_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (jtag_uart_avalon_jtag_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (jtag_uart_avalon_jtag_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                            //              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                            //                .valid
		.cp_data                 (cmd_mux_src_data),                                             //                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                                    //                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                                      //                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                          //                .channel
		.rf_sink_ready           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (jtag_uart_avalon_jtag_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                 //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                //                .error
		.rdata_fifo_src_ready    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (99),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jtag_uart_avalon_jtag_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                                //       clk.clk
		.reset             (Processor1_reset_reset_bridge_in_reset_reset),                 // clk_reset.reset
		.in_data           (jtag_uart_avalon_jtag_slave_agent_rf_source_data),             //        in.data
		.in_valid          (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (98),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) processor1_debug_mem_slave_agent (
		.clk                     (clk_0_clk_clk),                                               //             clk.clk
		.reset                   (Processor1_reset_reset_bridge_in_reset_reset),                //       clk_reset.reset
		.m0_address              (processor1_debug_mem_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (processor1_debug_mem_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (processor1_debug_mem_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (processor1_debug_mem_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (processor1_debug_mem_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (processor1_debug_mem_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (processor1_debug_mem_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (processor1_debug_mem_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (processor1_debug_mem_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (processor1_debug_mem_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (processor1_debug_mem_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (processor1_debug_mem_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (processor1_debug_mem_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (processor1_debug_mem_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (processor1_debug_mem_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (processor1_debug_mem_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                       //              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                       //                .valid
		.cp_data                 (cmd_mux_001_src_data),                                        //                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                               //                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                                 //                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                     //                .channel
		.rf_sink_ready           (processor1_debug_mem_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (processor1_debug_mem_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (processor1_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (processor1_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (processor1_debug_mem_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (processor1_debug_mem_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (processor1_debug_mem_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (processor1_debug_mem_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (processor1_debug_mem_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (processor1_debug_mem_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                           //                .error
		.rdata_fifo_src_ready    (processor1_debug_mem_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (processor1_debug_mem_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (processor1_debug_mem_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (99),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) processor1_debug_mem_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                               //       clk.clk
		.reset             (Processor1_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_data           (processor1_debug_mem_slave_agent_rf_source_data),             //        in.data
		.in_valid          (processor1_debug_mem_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (processor1_debug_mem_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (processor1_debug_mem_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (processor1_debug_mem_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (processor1_debug_mem_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (processor1_debug_mem_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (processor1_debug_mem_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (processor1_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (processor1_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                       // (terminated)
		.csr_read          (1'b0),                                                        // (terminated)
		.csr_write         (1'b0),                                                        // (terminated)
		.csr_readdata      (),                                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                        // (terminated)
		.almost_full_data  (),                                                            // (terminated)
		.almost_empty_data (),                                                            // (terminated)
		.in_empty          (1'b0),                                                        // (terminated)
		.out_empty         (),                                                            // (terminated)
		.in_error          (1'b0),                                                        // (terminated)
		.out_error         (),                                                            // (terminated)
		.in_channel        (1'b0),                                                        // (terminated)
		.out_channel       ()                                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (98),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) ram1_s1_agent (
		.clk                     (clk_0_clk_clk),                                //             clk.clk
		.reset                   (Processor1_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (ram1_s1_agent_m0_address),                     //              m0.address
		.m0_burstcount           (ram1_s1_agent_m0_burstcount),                  //                .burstcount
		.m0_byteenable           (ram1_s1_agent_m0_byteenable),                  //                .byteenable
		.m0_debugaccess          (ram1_s1_agent_m0_debugaccess),                 //                .debugaccess
		.m0_lock                 (ram1_s1_agent_m0_lock),                        //                .lock
		.m0_readdata             (ram1_s1_agent_m0_readdata),                    //                .readdata
		.m0_readdatavalid        (ram1_s1_agent_m0_readdatavalid),               //                .readdatavalid
		.m0_read                 (ram1_s1_agent_m0_read),                        //                .read
		.m0_waitrequest          (ram1_s1_agent_m0_waitrequest),                 //                .waitrequest
		.m0_writedata            (ram1_s1_agent_m0_writedata),                   //                .writedata
		.m0_write                (ram1_s1_agent_m0_write),                       //                .write
		.rp_endofpacket          (ram1_s1_agent_rp_endofpacket),                 //              rp.endofpacket
		.rp_ready                (ram1_s1_agent_rp_ready),                       //                .ready
		.rp_valid                (ram1_s1_agent_rp_valid),                       //                .valid
		.rp_data                 (ram1_s1_agent_rp_data),                        //                .data
		.rp_startofpacket        (ram1_s1_agent_rp_startofpacket),               //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                        //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                        //                .valid
		.cp_data                 (cmd_mux_002_src_data),                         //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                  //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                      //                .channel
		.rf_sink_ready           (ram1_s1_agent_rsp_fifo_out_ready),             //         rf_sink.ready
		.rf_sink_valid           (ram1_s1_agent_rsp_fifo_out_valid),             //                .valid
		.rf_sink_startofpacket   (ram1_s1_agent_rsp_fifo_out_startofpacket),     //                .startofpacket
		.rf_sink_endofpacket     (ram1_s1_agent_rsp_fifo_out_endofpacket),       //                .endofpacket
		.rf_sink_data            (ram1_s1_agent_rsp_fifo_out_data),              //                .data
		.rf_source_ready         (ram1_s1_agent_rf_source_ready),                //       rf_source.ready
		.rf_source_valid         (ram1_s1_agent_rf_source_valid),                //                .valid
		.rf_source_startofpacket (ram1_s1_agent_rf_source_startofpacket),        //                .startofpacket
		.rf_source_endofpacket   (ram1_s1_agent_rf_source_endofpacket),          //                .endofpacket
		.rf_source_data          (ram1_s1_agent_rf_source_data),                 //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),            //                .error
		.rdata_fifo_src_ready    (ram1_s1_agent_rdata_fifo_src_ready),           //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ram1_s1_agent_rdata_fifo_src_valid),           //                .valid
		.rdata_fifo_src_data     (ram1_s1_agent_rdata_fifo_src_data),            //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (99),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ram1_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (ram1_s1_agent_rf_source_data),                 //        in.data
		.in_valid          (ram1_s1_agent_rf_source_valid),                //          .valid
		.in_ready          (ram1_s1_agent_rf_source_ready),                //          .ready
		.in_startofpacket  (ram1_s1_agent_rf_source_startofpacket),        //          .startofpacket
		.in_endofpacket    (ram1_s1_agent_rf_source_endofpacket),          //          .endofpacket
		.out_data          (ram1_s1_agent_rsp_fifo_out_data),              //       out.data
		.out_valid         (ram1_s1_agent_rsp_fifo_out_valid),             //          .valid
		.out_ready         (ram1_s1_agent_rsp_fifo_out_ready),             //          .ready
		.out_startofpacket (ram1_s1_agent_rsp_fifo_out_startofpacket),     //          .startofpacket
		.out_endofpacket   (ram1_s1_agent_rsp_fifo_out_endofpacket),       //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (98),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sw_sliders_s1_agent (
		.clk                     (clk_0_clk_clk),                                  //             clk.clk
		.reset                   (Processor1_reset_reset_bridge_in_reset_reset),   //       clk_reset.reset
		.m0_address              (sw_sliders_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (sw_sliders_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (sw_sliders_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (sw_sliders_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (sw_sliders_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (sw_sliders_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (sw_sliders_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (sw_sliders_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (sw_sliders_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (sw_sliders_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (sw_sliders_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (sw_sliders_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (sw_sliders_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (sw_sliders_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (sw_sliders_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (sw_sliders_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                          //              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                          //                .valid
		.cp_data                 (cmd_mux_003_src_data),                           //                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                    //                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                        //                .channel
		.rf_sink_ready           (sw_sliders_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (sw_sliders_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (sw_sliders_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (sw_sliders_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (sw_sliders_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (sw_sliders_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (sw_sliders_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (sw_sliders_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (sw_sliders_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (sw_sliders_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),              //                .error
		.rdata_fifo_src_ready    (sw_sliders_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sw_sliders_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (sw_sliders_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (99),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sw_sliders_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (Processor1_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (sw_sliders_s1_agent_rf_source_data),             //        in.data
		.in_valid          (sw_sliders_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (sw_sliders_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (sw_sliders_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (sw_sliders_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (sw_sliders_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (sw_sliders_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (sw_sliders_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (sw_sliders_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (sw_sliders_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (98),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timer1_s1_agent (
		.clk                     (clk_0_clk_clk),                                //             clk.clk
		.reset                   (Processor1_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (timer1_s1_agent_m0_address),                   //              m0.address
		.m0_burstcount           (timer1_s1_agent_m0_burstcount),                //                .burstcount
		.m0_byteenable           (timer1_s1_agent_m0_byteenable),                //                .byteenable
		.m0_debugaccess          (timer1_s1_agent_m0_debugaccess),               //                .debugaccess
		.m0_lock                 (timer1_s1_agent_m0_lock),                      //                .lock
		.m0_readdata             (timer1_s1_agent_m0_readdata),                  //                .readdata
		.m0_readdatavalid        (timer1_s1_agent_m0_readdatavalid),             //                .readdatavalid
		.m0_read                 (timer1_s1_agent_m0_read),                      //                .read
		.m0_waitrequest          (timer1_s1_agent_m0_waitrequest),               //                .waitrequest
		.m0_writedata            (timer1_s1_agent_m0_writedata),                 //                .writedata
		.m0_write                (timer1_s1_agent_m0_write),                     //                .write
		.rp_endofpacket          (timer1_s1_agent_rp_endofpacket),               //              rp.endofpacket
		.rp_ready                (timer1_s1_agent_rp_ready),                     //                .ready
		.rp_valid                (timer1_s1_agent_rp_valid),                     //                .valid
		.rp_data                 (timer1_s1_agent_rp_data),                      //                .data
		.rp_startofpacket        (timer1_s1_agent_rp_startofpacket),             //                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                        //              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                        //                .valid
		.cp_data                 (cmd_mux_004_src_data),                         //                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),                //                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),                  //                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                      //                .channel
		.rf_sink_ready           (timer1_s1_agent_rsp_fifo_out_ready),           //         rf_sink.ready
		.rf_sink_valid           (timer1_s1_agent_rsp_fifo_out_valid),           //                .valid
		.rf_sink_startofpacket   (timer1_s1_agent_rsp_fifo_out_startofpacket),   //                .startofpacket
		.rf_sink_endofpacket     (timer1_s1_agent_rsp_fifo_out_endofpacket),     //                .endofpacket
		.rf_sink_data            (timer1_s1_agent_rsp_fifo_out_data),            //                .data
		.rf_source_ready         (timer1_s1_agent_rf_source_ready),              //       rf_source.ready
		.rf_source_valid         (timer1_s1_agent_rf_source_valid),              //                .valid
		.rf_source_startofpacket (timer1_s1_agent_rf_source_startofpacket),      //                .startofpacket
		.rf_source_endofpacket   (timer1_s1_agent_rf_source_endofpacket),        //                .endofpacket
		.rf_source_data          (timer1_s1_agent_rf_source_data),               //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),            //                .error
		.rdata_fifo_src_ready    (timer1_s1_agent_rdata_fifo_src_ready),         //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timer1_s1_agent_rdata_fifo_src_valid),         //                .valid
		.rdata_fifo_src_data     (timer1_s1_agent_rdata_fifo_src_data),          //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (99),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timer1_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (timer1_s1_agent_rf_source_data),               //        in.data
		.in_valid          (timer1_s1_agent_rf_source_valid),              //          .valid
		.in_ready          (timer1_s1_agent_rf_source_ready),              //          .ready
		.in_startofpacket  (timer1_s1_agent_rf_source_startofpacket),      //          .startofpacket
		.in_endofpacket    (timer1_s1_agent_rf_source_endofpacket),        //          .endofpacket
		.out_data          (timer1_s1_agent_rsp_fifo_out_data),            //       out.data
		.out_valid         (timer1_s1_agent_rsp_fifo_out_valid),           //          .valid
		.out_ready         (timer1_s1_agent_rsp_fifo_out_ready),           //          .ready
		.out_startofpacket (timer1_s1_agent_rsp_fifo_out_startofpacket),   //          .startofpacket
		.out_endofpacket   (timer1_s1_agent_rsp_fifo_out_endofpacket),     //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (98),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) shared_memory_s1_agent (
		.clk                     (clk_0_clk_clk),                                     //             clk.clk
		.reset                   (SHARED_MEMORY_reset1_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (shared_memory_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (shared_memory_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (shared_memory_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (shared_memory_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (shared_memory_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (shared_memory_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (shared_memory_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (shared_memory_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (shared_memory_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (shared_memory_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (shared_memory_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (shared_memory_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (shared_memory_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (shared_memory_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (shared_memory_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (shared_memory_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_005_src_ready),                             //              cp.ready
		.cp_valid                (cmd_mux_005_src_valid),                             //                .valid
		.cp_data                 (cmd_mux_005_src_data),                              //                .data
		.cp_startofpacket        (cmd_mux_005_src_startofpacket),                     //                .startofpacket
		.cp_endofpacket          (cmd_mux_005_src_endofpacket),                       //                .endofpacket
		.cp_channel              (cmd_mux_005_src_channel),                           //                .channel
		.rf_sink_ready           (shared_memory_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (shared_memory_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (shared_memory_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (shared_memory_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (shared_memory_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (shared_memory_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (shared_memory_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (shared_memory_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (shared_memory_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (shared_memory_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),                 //                .error
		.rdata_fifo_src_ready    (shared_memory_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (shared_memory_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (shared_memory_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (99),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) shared_memory_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                     //       clk.clk
		.reset             (SHARED_MEMORY_reset1_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (shared_memory_s1_agent_rf_source_data),             //        in.data
		.in_valid          (shared_memory_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (shared_memory_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (shared_memory_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (shared_memory_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (shared_memory_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (shared_memory_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (shared_memory_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (shared_memory_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (shared_memory_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                             // (terminated)
		.csr_read          (1'b0),                                              // (terminated)
		.csr_write         (1'b0),                                              // (terminated)
		.csr_readdata      (),                                                  // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated)
		.almost_full_data  (),                                                  // (terminated)
		.almost_empty_data (),                                                  // (terminated)
		.in_empty          (1'b0),                                              // (terminated)
		.out_empty         (),                                                  // (terminated)
		.in_error          (1'b0),                                              // (terminated)
		.out_error         (),                                                  // (terminated)
		.in_channel        (1'b0),                                              // (terminated)
		.out_channel       ()                                                   // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (98),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) mutex_s1_agent (
		.clk                     (clk_0_clk_clk),                                    //             clk.clk
		.reset                   (SHARED_MEMORY_reset1_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (mutex_s1_agent_m0_address),                        //              m0.address
		.m0_burstcount           (mutex_s1_agent_m0_burstcount),                     //                .burstcount
		.m0_byteenable           (mutex_s1_agent_m0_byteenable),                     //                .byteenable
		.m0_debugaccess          (mutex_s1_agent_m0_debugaccess),                    //                .debugaccess
		.m0_lock                 (mutex_s1_agent_m0_lock),                           //                .lock
		.m0_readdata             (mutex_s1_agent_m0_readdata),                       //                .readdata
		.m0_readdatavalid        (mutex_s1_agent_m0_readdatavalid),                  //                .readdatavalid
		.m0_read                 (mutex_s1_agent_m0_read),                           //                .read
		.m0_waitrequest          (mutex_s1_agent_m0_waitrequest),                    //                .waitrequest
		.m0_writedata            (mutex_s1_agent_m0_writedata),                      //                .writedata
		.m0_write                (mutex_s1_agent_m0_write),                          //                .write
		.rp_endofpacket          (mutex_s1_agent_rp_endofpacket),                    //              rp.endofpacket
		.rp_ready                (mutex_s1_agent_rp_ready),                          //                .ready
		.rp_valid                (mutex_s1_agent_rp_valid),                          //                .valid
		.rp_data                 (mutex_s1_agent_rp_data),                           //                .data
		.rp_startofpacket        (mutex_s1_agent_rp_startofpacket),                  //                .startofpacket
		.cp_ready                (cmd_mux_006_src_ready),                            //              cp.ready
		.cp_valid                (cmd_mux_006_src_valid),                            //                .valid
		.cp_data                 (cmd_mux_006_src_data),                             //                .data
		.cp_startofpacket        (cmd_mux_006_src_startofpacket),                    //                .startofpacket
		.cp_endofpacket          (cmd_mux_006_src_endofpacket),                      //                .endofpacket
		.cp_channel              (cmd_mux_006_src_channel),                          //                .channel
		.rf_sink_ready           (mutex_s1_agent_rsp_fifo_out_ready),                //         rf_sink.ready
		.rf_sink_valid           (mutex_s1_agent_rsp_fifo_out_valid),                //                .valid
		.rf_sink_startofpacket   (mutex_s1_agent_rsp_fifo_out_startofpacket),        //                .startofpacket
		.rf_sink_endofpacket     (mutex_s1_agent_rsp_fifo_out_endofpacket),          //                .endofpacket
		.rf_sink_data            (mutex_s1_agent_rsp_fifo_out_data),                 //                .data
		.rf_source_ready         (mutex_s1_agent_rf_source_ready),                   //       rf_source.ready
		.rf_source_valid         (mutex_s1_agent_rf_source_valid),                   //                .valid
		.rf_source_startofpacket (mutex_s1_agent_rf_source_startofpacket),           //                .startofpacket
		.rf_source_endofpacket   (mutex_s1_agent_rf_source_endofpacket),             //                .endofpacket
		.rf_source_data          (mutex_s1_agent_rf_source_data),                    //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),                // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),                //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),                 //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),                //                .error
		.rdata_fifo_src_ready    (mutex_s1_agent_rdata_fifo_src_ready),              //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (mutex_s1_agent_rdata_fifo_src_valid),              //                .valid
		.rdata_fifo_src_data     (mutex_s1_agent_rdata_fifo_src_data),               //                .data
		.m0_response             (2'b00),                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                              //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (99),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) mutex_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                    //       clk.clk
		.reset             (SHARED_MEMORY_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (mutex_s1_agent_rf_source_data),                    //        in.data
		.in_valid          (mutex_s1_agent_rf_source_valid),                   //          .valid
		.in_ready          (mutex_s1_agent_rf_source_ready),                   //          .ready
		.in_startofpacket  (mutex_s1_agent_rf_source_startofpacket),           //          .startofpacket
		.in_endofpacket    (mutex_s1_agent_rf_source_endofpacket),             //          .endofpacket
		.out_data          (mutex_s1_agent_rsp_fifo_out_data),                 //       out.data
		.out_valid         (mutex_s1_agent_rsp_fifo_out_valid),                //          .valid
		.out_ready         (mutex_s1_agent_rsp_fifo_out_ready),                //          .ready
		.out_startofpacket (mutex_s1_agent_rsp_fifo_out_startofpacket),        //          .startofpacket
		.out_endofpacket   (mutex_s1_agent_rsp_fifo_out_endofpacket),          //          .endofpacket
		.csr_address       (2'b00),                                            // (terminated)
		.csr_read          (1'b0),                                             // (terminated)
		.csr_write         (1'b0),                                             // (terminated)
		.csr_readdata      (),                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated)
		.almost_full_data  (),                                                 // (terminated)
		.almost_empty_data (),                                                 // (terminated)
		.in_empty          (1'b0),                                             // (terminated)
		.out_empty         (),                                                 // (terminated)
		.in_error          (1'b0),                                             // (terminated)
		.out_error         (),                                                 // (terminated)
		.in_channel        (1'b0),                                             // (terminated)
		.out_channel       ()                                                  // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (98),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pushbutton_s1_agent (
		.clk                     (clk_0_clk_clk),                                  //             clk.clk
		.reset                   (Processor1_reset_reset_bridge_in_reset_reset),   //       clk_reset.reset
		.m0_address              (pushbutton_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (pushbutton_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (pushbutton_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (pushbutton_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (pushbutton_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (pushbutton_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (pushbutton_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (pushbutton_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (pushbutton_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (pushbutton_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (pushbutton_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (pushbutton_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (pushbutton_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (pushbutton_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (pushbutton_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (pushbutton_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_007_src_ready),                          //              cp.ready
		.cp_valid                (cmd_mux_007_src_valid),                          //                .valid
		.cp_data                 (cmd_mux_007_src_data),                           //                .data
		.cp_startofpacket        (cmd_mux_007_src_startofpacket),                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_007_src_endofpacket),                    //                .endofpacket
		.cp_channel              (cmd_mux_007_src_channel),                        //                .channel
		.rf_sink_ready           (pushbutton_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (pushbutton_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (pushbutton_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (pushbutton_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (pushbutton_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (pushbutton_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (pushbutton_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (pushbutton_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (pushbutton_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (pushbutton_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),              //                .error
		.rdata_fifo_src_ready    (pushbutton_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pushbutton_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (pushbutton_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (99),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pushbutton_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (Processor1_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (pushbutton_s1_agent_rf_source_data),             //        in.data
		.in_valid          (pushbutton_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (pushbutton_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (pushbutton_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (pushbutton_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (pushbutton_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (pushbutton_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (pushbutton_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (pushbutton_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (pushbutton_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (98),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) processor2_debug_mem_slave_agent (
		.clk                     (clk_0_clk_clk),                                               //             clk.clk
		.reset                   (Processor2_reset_reset_bridge_in_reset_reset),                //       clk_reset.reset
		.m0_address              (processor2_debug_mem_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (processor2_debug_mem_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (processor2_debug_mem_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (processor2_debug_mem_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (processor2_debug_mem_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (processor2_debug_mem_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (processor2_debug_mem_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (processor2_debug_mem_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (processor2_debug_mem_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (processor2_debug_mem_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (processor2_debug_mem_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (processor2_debug_mem_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (processor2_debug_mem_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (processor2_debug_mem_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (processor2_debug_mem_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (processor2_debug_mem_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_008_src_ready),                                       //              cp.ready
		.cp_valid                (cmd_mux_008_src_valid),                                       //                .valid
		.cp_data                 (cmd_mux_008_src_data),                                        //                .data
		.cp_startofpacket        (cmd_mux_008_src_startofpacket),                               //                .startofpacket
		.cp_endofpacket          (cmd_mux_008_src_endofpacket),                                 //                .endofpacket
		.cp_channel              (cmd_mux_008_src_channel),                                     //                .channel
		.rf_sink_ready           (processor2_debug_mem_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (processor2_debug_mem_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (processor2_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (processor2_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (processor2_debug_mem_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (processor2_debug_mem_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (processor2_debug_mem_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (processor2_debug_mem_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (processor2_debug_mem_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (processor2_debug_mem_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),                           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),                           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),                            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),                           //                .error
		.rdata_fifo_src_ready    (processor2_debug_mem_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (processor2_debug_mem_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (processor2_debug_mem_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (99),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) processor2_debug_mem_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                               //       clk.clk
		.reset             (Processor2_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_data           (processor2_debug_mem_slave_agent_rf_source_data),             //        in.data
		.in_valid          (processor2_debug_mem_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (processor2_debug_mem_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (processor2_debug_mem_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (processor2_debug_mem_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (processor2_debug_mem_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (processor2_debug_mem_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (processor2_debug_mem_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (processor2_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (processor2_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                       // (terminated)
		.csr_read          (1'b0),                                                        // (terminated)
		.csr_write         (1'b0),                                                        // (terminated)
		.csr_readdata      (),                                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                        // (terminated)
		.almost_full_data  (),                                                            // (terminated)
		.almost_empty_data (),                                                            // (terminated)
		.in_empty          (1'b0),                                                        // (terminated)
		.out_empty         (),                                                            // (terminated)
		.in_error          (1'b0),                                                        // (terminated)
		.out_error         (),                                                            // (terminated)
		.in_channel        (1'b0),                                                        // (terminated)
		.out_channel       ()                                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (98),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) ram2_s1_agent (
		.clk                     (clk_0_clk_clk),                            //             clk.clk
		.reset                   (RAM2_reset1_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (ram2_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (ram2_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (ram2_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (ram2_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (ram2_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (ram2_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (ram2_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (ram2_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (ram2_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (ram2_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (ram2_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (ram2_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (ram2_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (ram2_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (ram2_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (ram2_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_009_src_ready),                    //              cp.ready
		.cp_valid                (cmd_mux_009_src_valid),                    //                .valid
		.cp_data                 (cmd_mux_009_src_data),                     //                .data
		.cp_startofpacket        (cmd_mux_009_src_startofpacket),            //                .startofpacket
		.cp_endofpacket          (cmd_mux_009_src_endofpacket),              //                .endofpacket
		.cp_channel              (cmd_mux_009_src_channel),                  //                .channel
		.rf_sink_ready           (ram2_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (ram2_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (ram2_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (ram2_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (ram2_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (ram2_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (ram2_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (ram2_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (ram2_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (ram2_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_009_out_0_ready),        // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_009_out_0_valid),        //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_009_out_0_data),         //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_009_out_0_error),        //                .error
		.rdata_fifo_src_ready    (ram2_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ram2_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (ram2_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                    //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                      //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (99),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ram2_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                            //       clk.clk
		.reset             (RAM2_reset1_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (ram2_s1_agent_rf_source_data),             //        in.data
		.in_valid          (ram2_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (ram2_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (ram2_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (ram2_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (ram2_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (ram2_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (ram2_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (ram2_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (ram2_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                    // (terminated)
		.csr_read          (1'b0),                                     // (terminated)
		.csr_write         (1'b0),                                     // (terminated)
		.csr_readdata      (),                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),     // (terminated)
		.almost_full_data  (),                                         // (terminated)
		.almost_empty_data (),                                         // (terminated)
		.in_empty          (1'b0),                                     // (terminated)
		.out_empty         (),                                         // (terminated)
		.in_error          (1'b0),                                     // (terminated)
		.out_error         (),                                         // (terminated)
		.in_channel        (1'b0),                                     // (terminated)
		.out_channel       ()                                          // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (98),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timer2_s1_agent (
		.clk                     (clk_0_clk_clk),                              //             clk.clk
		.reset                   (RAM2_reset1_reset_bridge_in_reset_reset),    //       clk_reset.reset
		.m0_address              (timer2_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (timer2_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (timer2_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (timer2_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (timer2_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (timer2_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (timer2_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (timer2_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (timer2_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (timer2_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (timer2_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (timer2_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (timer2_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (timer2_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (timer2_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (timer2_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_010_src_ready),                      //              cp.ready
		.cp_valid                (cmd_mux_010_src_valid),                      //                .valid
		.cp_data                 (cmd_mux_010_src_data),                       //                .data
		.cp_startofpacket        (cmd_mux_010_src_startofpacket),              //                .startofpacket
		.cp_endofpacket          (cmd_mux_010_src_endofpacket),                //                .endofpacket
		.cp_channel              (cmd_mux_010_src_channel),                    //                .channel
		.rf_sink_ready           (timer2_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (timer2_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (timer2_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (timer2_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (timer2_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (timer2_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (timer2_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (timer2_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (timer2_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (timer2_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_010_out_0_ready),          // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_010_out_0_valid),          //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_010_out_0_data),           //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_010_out_0_error),          //                .error
		.rdata_fifo_src_ready    (timer2_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timer2_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (timer2_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                      //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                        //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (99),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timer2_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (RAM2_reset1_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (timer2_s1_agent_rf_source_data),             //        in.data
		.in_valid          (timer2_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (timer2_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (timer2_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (timer2_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (timer2_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (timer2_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (timer2_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (timer2_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (timer2_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (98),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) hex_5_6_s1_agent (
		.clk                     (clk_0_clk_clk),                                //             clk.clk
		.reset                   (Processor1_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (hex_5_6_s1_agent_m0_address),                  //              m0.address
		.m0_burstcount           (hex_5_6_s1_agent_m0_burstcount),               //                .burstcount
		.m0_byteenable           (hex_5_6_s1_agent_m0_byteenable),               //                .byteenable
		.m0_debugaccess          (hex_5_6_s1_agent_m0_debugaccess),              //                .debugaccess
		.m0_lock                 (hex_5_6_s1_agent_m0_lock),                     //                .lock
		.m0_readdata             (hex_5_6_s1_agent_m0_readdata),                 //                .readdata
		.m0_readdatavalid        (hex_5_6_s1_agent_m0_readdatavalid),            //                .readdatavalid
		.m0_read                 (hex_5_6_s1_agent_m0_read),                     //                .read
		.m0_waitrequest          (hex_5_6_s1_agent_m0_waitrequest),              //                .waitrequest
		.m0_writedata            (hex_5_6_s1_agent_m0_writedata),                //                .writedata
		.m0_write                (hex_5_6_s1_agent_m0_write),                    //                .write
		.rp_endofpacket          (hex_5_6_s1_agent_rp_endofpacket),              //              rp.endofpacket
		.rp_ready                (hex_5_6_s1_agent_rp_ready),                    //                .ready
		.rp_valid                (hex_5_6_s1_agent_rp_valid),                    //                .valid
		.rp_data                 (hex_5_6_s1_agent_rp_data),                     //                .data
		.rp_startofpacket        (hex_5_6_s1_agent_rp_startofpacket),            //                .startofpacket
		.cp_ready                (cmd_mux_011_src_ready),                        //              cp.ready
		.cp_valid                (cmd_mux_011_src_valid),                        //                .valid
		.cp_data                 (cmd_mux_011_src_data),                         //                .data
		.cp_startofpacket        (cmd_mux_011_src_startofpacket),                //                .startofpacket
		.cp_endofpacket          (cmd_mux_011_src_endofpacket),                  //                .endofpacket
		.cp_channel              (cmd_mux_011_src_channel),                      //                .channel
		.rf_sink_ready           (hex_5_6_s1_agent_rsp_fifo_out_ready),          //         rf_sink.ready
		.rf_sink_valid           (hex_5_6_s1_agent_rsp_fifo_out_valid),          //                .valid
		.rf_sink_startofpacket   (hex_5_6_s1_agent_rsp_fifo_out_startofpacket),  //                .startofpacket
		.rf_sink_endofpacket     (hex_5_6_s1_agent_rsp_fifo_out_endofpacket),    //                .endofpacket
		.rf_sink_data            (hex_5_6_s1_agent_rsp_fifo_out_data),           //                .data
		.rf_source_ready         (hex_5_6_s1_agent_rf_source_ready),             //       rf_source.ready
		.rf_source_valid         (hex_5_6_s1_agent_rf_source_valid),             //                .valid
		.rf_source_startofpacket (hex_5_6_s1_agent_rf_source_startofpacket),     //                .startofpacket
		.rf_source_endofpacket   (hex_5_6_s1_agent_rf_source_endofpacket),       //                .endofpacket
		.rf_source_data          (hex_5_6_s1_agent_rf_source_data),              //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_011_out_0_ready),            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_011_out_0_valid),            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_011_out_0_data),             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_011_out_0_error),            //                .error
		.rdata_fifo_src_ready    (hex_5_6_s1_agent_rdata_fifo_src_ready),        //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (hex_5_6_s1_agent_rdata_fifo_src_valid),        //                .valid
		.rdata_fifo_src_data     (hex_5_6_s1_agent_rdata_fifo_src_data),         //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (99),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) hex_5_6_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (hex_5_6_s1_agent_rf_source_data),              //        in.data
		.in_valid          (hex_5_6_s1_agent_rf_source_valid),             //          .valid
		.in_ready          (hex_5_6_s1_agent_rf_source_ready),             //          .ready
		.in_startofpacket  (hex_5_6_s1_agent_rf_source_startofpacket),     //          .startofpacket
		.in_endofpacket    (hex_5_6_s1_agent_rf_source_endofpacket),       //          .endofpacket
		.out_data          (hex_5_6_s1_agent_rsp_fifo_out_data),           //       out.data
		.out_valid         (hex_5_6_s1_agent_rsp_fifo_out_valid),          //          .valid
		.out_ready         (hex_5_6_s1_agent_rsp_fifo_out_ready),          //          .ready
		.out_startofpacket (hex_5_6_s1_agent_rsp_fifo_out_startofpacket),  //          .startofpacket
		.out_endofpacket   (hex_5_6_s1_agent_rsp_fifo_out_endofpacket),    //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (98),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) hex_3_4_s1_agent (
		.clk                     (clk_0_clk_clk),                                //             clk.clk
		.reset                   (Processor1_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (hex_3_4_s1_agent_m0_address),                  //              m0.address
		.m0_burstcount           (hex_3_4_s1_agent_m0_burstcount),               //                .burstcount
		.m0_byteenable           (hex_3_4_s1_agent_m0_byteenable),               //                .byteenable
		.m0_debugaccess          (hex_3_4_s1_agent_m0_debugaccess),              //                .debugaccess
		.m0_lock                 (hex_3_4_s1_agent_m0_lock),                     //                .lock
		.m0_readdata             (hex_3_4_s1_agent_m0_readdata),                 //                .readdata
		.m0_readdatavalid        (hex_3_4_s1_agent_m0_readdatavalid),            //                .readdatavalid
		.m0_read                 (hex_3_4_s1_agent_m0_read),                     //                .read
		.m0_waitrequest          (hex_3_4_s1_agent_m0_waitrequest),              //                .waitrequest
		.m0_writedata            (hex_3_4_s1_agent_m0_writedata),                //                .writedata
		.m0_write                (hex_3_4_s1_agent_m0_write),                    //                .write
		.rp_endofpacket          (hex_3_4_s1_agent_rp_endofpacket),              //              rp.endofpacket
		.rp_ready                (hex_3_4_s1_agent_rp_ready),                    //                .ready
		.rp_valid                (hex_3_4_s1_agent_rp_valid),                    //                .valid
		.rp_data                 (hex_3_4_s1_agent_rp_data),                     //                .data
		.rp_startofpacket        (hex_3_4_s1_agent_rp_startofpacket),            //                .startofpacket
		.cp_ready                (cmd_mux_012_src_ready),                        //              cp.ready
		.cp_valid                (cmd_mux_012_src_valid),                        //                .valid
		.cp_data                 (cmd_mux_012_src_data),                         //                .data
		.cp_startofpacket        (cmd_mux_012_src_startofpacket),                //                .startofpacket
		.cp_endofpacket          (cmd_mux_012_src_endofpacket),                  //                .endofpacket
		.cp_channel              (cmd_mux_012_src_channel),                      //                .channel
		.rf_sink_ready           (hex_3_4_s1_agent_rsp_fifo_out_ready),          //         rf_sink.ready
		.rf_sink_valid           (hex_3_4_s1_agent_rsp_fifo_out_valid),          //                .valid
		.rf_sink_startofpacket   (hex_3_4_s1_agent_rsp_fifo_out_startofpacket),  //                .startofpacket
		.rf_sink_endofpacket     (hex_3_4_s1_agent_rsp_fifo_out_endofpacket),    //                .endofpacket
		.rf_sink_data            (hex_3_4_s1_agent_rsp_fifo_out_data),           //                .data
		.rf_source_ready         (hex_3_4_s1_agent_rf_source_ready),             //       rf_source.ready
		.rf_source_valid         (hex_3_4_s1_agent_rf_source_valid),             //                .valid
		.rf_source_startofpacket (hex_3_4_s1_agent_rf_source_startofpacket),     //                .startofpacket
		.rf_source_endofpacket   (hex_3_4_s1_agent_rf_source_endofpacket),       //                .endofpacket
		.rf_source_data          (hex_3_4_s1_agent_rf_source_data),              //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_012_out_0_ready),            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_012_out_0_valid),            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_012_out_0_data),             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_012_out_0_error),            //                .error
		.rdata_fifo_src_ready    (hex_3_4_s1_agent_rdata_fifo_src_ready),        //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (hex_3_4_s1_agent_rdata_fifo_src_valid),        //                .valid
		.rdata_fifo_src_data     (hex_3_4_s1_agent_rdata_fifo_src_data),         //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (99),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) hex_3_4_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (hex_3_4_s1_agent_rf_source_data),              //        in.data
		.in_valid          (hex_3_4_s1_agent_rf_source_valid),             //          .valid
		.in_ready          (hex_3_4_s1_agent_rf_source_ready),             //          .ready
		.in_startofpacket  (hex_3_4_s1_agent_rf_source_startofpacket),     //          .startofpacket
		.in_endofpacket    (hex_3_4_s1_agent_rf_source_endofpacket),       //          .endofpacket
		.out_data          (hex_3_4_s1_agent_rsp_fifo_out_data),           //       out.data
		.out_valid         (hex_3_4_s1_agent_rsp_fifo_out_valid),          //          .valid
		.out_ready         (hex_3_4_s1_agent_rsp_fifo_out_ready),          //          .ready
		.out_startofpacket (hex_3_4_s1_agent_rsp_fifo_out_startofpacket),  //          .startofpacket
		.out_endofpacket   (hex_3_4_s1_agent_rsp_fifo_out_endofpacket),    //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (98),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) hex_1_2_s1_agent (
		.clk                     (clk_0_clk_clk),                                //             clk.clk
		.reset                   (Processor1_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (hex_1_2_s1_agent_m0_address),                  //              m0.address
		.m0_burstcount           (hex_1_2_s1_agent_m0_burstcount),               //                .burstcount
		.m0_byteenable           (hex_1_2_s1_agent_m0_byteenable),               //                .byteenable
		.m0_debugaccess          (hex_1_2_s1_agent_m0_debugaccess),              //                .debugaccess
		.m0_lock                 (hex_1_2_s1_agent_m0_lock),                     //                .lock
		.m0_readdata             (hex_1_2_s1_agent_m0_readdata),                 //                .readdata
		.m0_readdatavalid        (hex_1_2_s1_agent_m0_readdatavalid),            //                .readdatavalid
		.m0_read                 (hex_1_2_s1_agent_m0_read),                     //                .read
		.m0_waitrequest          (hex_1_2_s1_agent_m0_waitrequest),              //                .waitrequest
		.m0_writedata            (hex_1_2_s1_agent_m0_writedata),                //                .writedata
		.m0_write                (hex_1_2_s1_agent_m0_write),                    //                .write
		.rp_endofpacket          (hex_1_2_s1_agent_rp_endofpacket),              //              rp.endofpacket
		.rp_ready                (hex_1_2_s1_agent_rp_ready),                    //                .ready
		.rp_valid                (hex_1_2_s1_agent_rp_valid),                    //                .valid
		.rp_data                 (hex_1_2_s1_agent_rp_data),                     //                .data
		.rp_startofpacket        (hex_1_2_s1_agent_rp_startofpacket),            //                .startofpacket
		.cp_ready                (cmd_mux_013_src_ready),                        //              cp.ready
		.cp_valid                (cmd_mux_013_src_valid),                        //                .valid
		.cp_data                 (cmd_mux_013_src_data),                         //                .data
		.cp_startofpacket        (cmd_mux_013_src_startofpacket),                //                .startofpacket
		.cp_endofpacket          (cmd_mux_013_src_endofpacket),                  //                .endofpacket
		.cp_channel              (cmd_mux_013_src_channel),                      //                .channel
		.rf_sink_ready           (hex_1_2_s1_agent_rsp_fifo_out_ready),          //         rf_sink.ready
		.rf_sink_valid           (hex_1_2_s1_agent_rsp_fifo_out_valid),          //                .valid
		.rf_sink_startofpacket   (hex_1_2_s1_agent_rsp_fifo_out_startofpacket),  //                .startofpacket
		.rf_sink_endofpacket     (hex_1_2_s1_agent_rsp_fifo_out_endofpacket),    //                .endofpacket
		.rf_sink_data            (hex_1_2_s1_agent_rsp_fifo_out_data),           //                .data
		.rf_source_ready         (hex_1_2_s1_agent_rf_source_ready),             //       rf_source.ready
		.rf_source_valid         (hex_1_2_s1_agent_rf_source_valid),             //                .valid
		.rf_source_startofpacket (hex_1_2_s1_agent_rf_source_startofpacket),     //                .startofpacket
		.rf_source_endofpacket   (hex_1_2_s1_agent_rf_source_endofpacket),       //                .endofpacket
		.rf_source_data          (hex_1_2_s1_agent_rf_source_data),              //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_013_out_0_ready),            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_013_out_0_valid),            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_013_out_0_data),             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_013_out_0_error),            //                .error
		.rdata_fifo_src_ready    (hex_1_2_s1_agent_rdata_fifo_src_ready),        //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (hex_1_2_s1_agent_rdata_fifo_src_valid),        //                .valid
		.rdata_fifo_src_data     (hex_1_2_s1_agent_rdata_fifo_src_data),         //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (99),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) hex_1_2_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (hex_1_2_s1_agent_rf_source_data),              //        in.data
		.in_valid          (hex_1_2_s1_agent_rf_source_valid),             //          .valid
		.in_ready          (hex_1_2_s1_agent_rf_source_ready),             //          .ready
		.in_startofpacket  (hex_1_2_s1_agent_rf_source_startofpacket),     //          .startofpacket
		.in_endofpacket    (hex_1_2_s1_agent_rf_source_endofpacket),       //          .endofpacket
		.out_data          (hex_1_2_s1_agent_rsp_fifo_out_data),           //       out.data
		.out_valid         (hex_1_2_s1_agent_rsp_fifo_out_valid),          //          .valid
		.out_ready         (hex_1_2_s1_agent_rsp_fifo_out_ready),          //          .ready
		.out_startofpacket (hex_1_2_s1_agent_rsp_fifo_out_startofpacket),  //          .startofpacket
		.out_endofpacket   (hex_1_2_s1_agent_rsp_fifo_out_endofpacket),    //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (97),
		.PKT_ORI_BURST_SIZE_L      (95),
		.PKT_RESPONSE_STATUS_H     (94),
		.PKT_RESPONSE_STATUS_L     (93),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (60),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (88),
		.PKT_PROTECTION_L          (86),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (65),
		.PKT_BYTE_CNT_H            (64),
		.PKT_BYTE_CNT_L            (62),
		.PKT_ADDR_H                (55),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (56),
		.PKT_TRANS_POSTED          (57),
		.PKT_TRANS_WRITE           (58),
		.PKT_TRANS_READ            (59),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (80),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (81),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (98),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) leds_s1_agent (
		.clk                     (clk_0_clk_clk),                                //             clk.clk
		.reset                   (Processor1_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (leds_s1_agent_m0_address),                     //              m0.address
		.m0_burstcount           (leds_s1_agent_m0_burstcount),                  //                .burstcount
		.m0_byteenable           (leds_s1_agent_m0_byteenable),                  //                .byteenable
		.m0_debugaccess          (leds_s1_agent_m0_debugaccess),                 //                .debugaccess
		.m0_lock                 (leds_s1_agent_m0_lock),                        //                .lock
		.m0_readdata             (leds_s1_agent_m0_readdata),                    //                .readdata
		.m0_readdatavalid        (leds_s1_agent_m0_readdatavalid),               //                .readdatavalid
		.m0_read                 (leds_s1_agent_m0_read),                        //                .read
		.m0_waitrequest          (leds_s1_agent_m0_waitrequest),                 //                .waitrequest
		.m0_writedata            (leds_s1_agent_m0_writedata),                   //                .writedata
		.m0_write                (leds_s1_agent_m0_write),                       //                .write
		.rp_endofpacket          (leds_s1_agent_rp_endofpacket),                 //              rp.endofpacket
		.rp_ready                (leds_s1_agent_rp_ready),                       //                .ready
		.rp_valid                (leds_s1_agent_rp_valid),                       //                .valid
		.rp_data                 (leds_s1_agent_rp_data),                        //                .data
		.rp_startofpacket        (leds_s1_agent_rp_startofpacket),               //                .startofpacket
		.cp_ready                (cmd_mux_014_src_ready),                        //              cp.ready
		.cp_valid                (cmd_mux_014_src_valid),                        //                .valid
		.cp_data                 (cmd_mux_014_src_data),                         //                .data
		.cp_startofpacket        (cmd_mux_014_src_startofpacket),                //                .startofpacket
		.cp_endofpacket          (cmd_mux_014_src_endofpacket),                  //                .endofpacket
		.cp_channel              (cmd_mux_014_src_channel),                      //                .channel
		.rf_sink_ready           (leds_s1_agent_rsp_fifo_out_ready),             //         rf_sink.ready
		.rf_sink_valid           (leds_s1_agent_rsp_fifo_out_valid),             //                .valid
		.rf_sink_startofpacket   (leds_s1_agent_rsp_fifo_out_startofpacket),     //                .startofpacket
		.rf_sink_endofpacket     (leds_s1_agent_rsp_fifo_out_endofpacket),       //                .endofpacket
		.rf_sink_data            (leds_s1_agent_rsp_fifo_out_data),              //                .data
		.rf_source_ready         (leds_s1_agent_rf_source_ready),                //       rf_source.ready
		.rf_source_valid         (leds_s1_agent_rf_source_valid),                //                .valid
		.rf_source_startofpacket (leds_s1_agent_rf_source_startofpacket),        //                .startofpacket
		.rf_source_endofpacket   (leds_s1_agent_rf_source_endofpacket),          //                .endofpacket
		.rf_source_data          (leds_s1_agent_rf_source_data),                 //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_014_out_0_ready),            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_014_out_0_valid),            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_014_out_0_data),             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_014_out_0_error),            //                .error
		.rdata_fifo_src_ready    (leds_s1_agent_rdata_fifo_src_ready),           //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (leds_s1_agent_rdata_fifo_src_valid),           //                .valid
		.rdata_fifo_src_data     (leds_s1_agent_rdata_fifo_src_data),            //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (99),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) leds_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (leds_s1_agent_rf_source_data),                 //        in.data
		.in_valid          (leds_s1_agent_rf_source_valid),                //          .valid
		.in_ready          (leds_s1_agent_rf_source_ready),                //          .ready
		.in_startofpacket  (leds_s1_agent_rf_source_startofpacket),        //          .startofpacket
		.in_endofpacket    (leds_s1_agent_rf_source_endofpacket),          //          .endofpacket
		.out_data          (leds_s1_agent_rsp_fifo_out_data),              //       out.data
		.out_valid         (leds_s1_agent_rsp_fifo_out_valid),             //          .valid
		.out_ready         (leds_s1_agent_rsp_fifo_out_ready),             //          .ready
		.out_startofpacket (leds_s1_agent_rsp_fifo_out_startofpacket),     //          .startofpacket
		.out_endofpacket   (leds_s1_agent_rsp_fifo_out_endofpacket),       //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (70),
		.PKT_ORI_BURST_SIZE_L      (68),
		.PKT_RESPONSE_STATUS_H     (67),
		.PKT_RESPONSE_STATUS_L     (66),
		.PKT_BURST_SIZE_H          (43),
		.PKT_BURST_SIZE_L          (41),
		.PKT_TRANS_LOCK            (33),
		.PKT_BEGIN_BURST           (48),
		.PKT_PROTECTION_H          (61),
		.PKT_PROTECTION_L          (59),
		.PKT_BURSTWRAP_H           (40),
		.PKT_BURSTWRAP_L           (38),
		.PKT_BYTE_CNT_H            (37),
		.PKT_BYTE_CNT_L            (35),
		.PKT_ADDR_H                (28),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (29),
		.PKT_TRANS_POSTED          (30),
		.PKT_TRANS_WRITE           (31),
		.PKT_TRANS_READ            (32),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (53),
		.PKT_SRC_ID_L              (50),
		.PKT_DEST_ID_H             (57),
		.PKT_DEST_ID_L             (54),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (16),
		.ST_DATA_W                 (71),
		.AVS_BURSTCOUNT_W          (1),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) rooms_manager_0_avalon_slave_0_agent (
		.clk                     (clk_0_clk_clk),                                                      //             clk.clk
		.reset                   (Processor1_reset_reset_bridge_in_reset_reset),                       //       clk_reset.reset
		.m0_address              (rooms_manager_0_avalon_slave_0_agent_m0_address),                    //              m0.address
		.m0_burstcount           (rooms_manager_0_avalon_slave_0_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (rooms_manager_0_avalon_slave_0_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (rooms_manager_0_avalon_slave_0_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (rooms_manager_0_avalon_slave_0_agent_m0_lock),                       //                .lock
		.m0_readdata             (rooms_manager_0_avalon_slave_0_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (rooms_manager_0_avalon_slave_0_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (rooms_manager_0_avalon_slave_0_agent_m0_read),                       //                .read
		.m0_waitrequest          (rooms_manager_0_avalon_slave_0_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (rooms_manager_0_avalon_slave_0_agent_m0_writedata),                  //                .writedata
		.m0_write                (rooms_manager_0_avalon_slave_0_agent_m0_write),                      //                .write
		.rp_endofpacket          (rooms_manager_0_avalon_slave_0_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (rooms_manager_0_avalon_slave_0_agent_rp_ready),                      //                .ready
		.rp_valid                (rooms_manager_0_avalon_slave_0_agent_rp_valid),                      //                .valid
		.rp_data                 (rooms_manager_0_avalon_slave_0_agent_rp_data),                       //                .data
		.rp_startofpacket        (rooms_manager_0_avalon_slave_0_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (rooms_manager_0_avalon_slave_0_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (rooms_manager_0_avalon_slave_0_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (rooms_manager_0_avalon_slave_0_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (rooms_manager_0_avalon_slave_0_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (rooms_manager_0_avalon_slave_0_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (rooms_manager_0_avalon_slave_0_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (rooms_manager_0_avalon_slave_0_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (rooms_manager_0_avalon_slave_0_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (rooms_manager_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (rooms_manager_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (rooms_manager_0_avalon_slave_0_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (rooms_manager_0_avalon_slave_0_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (rooms_manager_0_avalon_slave_0_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (rooms_manager_0_avalon_slave_0_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (rooms_manager_0_avalon_slave_0_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (rooms_manager_0_avalon_slave_0_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_015_out_0_ready),                                  // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_015_out_0_valid),                                  //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_015_out_0_data),                                   //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_015_out_0_error),                                  //                .error
		.rdata_fifo_src_ready    (rooms_manager_0_avalon_slave_0_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (rooms_manager_0_avalon_slave_0_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (rooms_manager_0_avalon_slave_0_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                              //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (72),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) rooms_manager_0_avalon_slave_0_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                                   //       clk.clk
		.reset             (Processor1_reset_reset_bridge_in_reset_reset),                    // clk_reset.reset
		.in_data           (rooms_manager_0_avalon_slave_0_agent_rf_source_data),             //        in.data
		.in_valid          (rooms_manager_0_avalon_slave_0_agent_rf_source_valid),            //          .valid
		.in_ready          (rooms_manager_0_avalon_slave_0_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (rooms_manager_0_avalon_slave_0_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (rooms_manager_0_avalon_slave_0_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (rooms_manager_0_avalon_slave_0_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (rooms_manager_0_avalon_slave_0_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (rooms_manager_0_avalon_slave_0_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (rooms_manager_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (rooms_manager_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                           // (terminated)
		.csr_read          (1'b0),                                                            // (terminated)
		.csr_write         (1'b0),                                                            // (terminated)
		.csr_readdata      (),                                                                // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                            // (terminated)
		.almost_full_data  (),                                                                // (terminated)
		.almost_empty_data (),                                                                // (terminated)
		.in_empty          (1'b0),                                                            // (terminated)
		.out_empty         (),                                                                // (terminated)
		.in_error          (1'b0),                                                            // (terminated)
		.out_error         (),                                                                // (terminated)
		.in_channel        (1'b0),                                                            // (terminated)
		.out_channel       ()                                                                 // (terminated)
	);

	Lab7_mm_interconnect_0_router router (
		.sink_ready         (processor1_data_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (processor1_data_master_agent_cp_valid),         //          .valid
		.sink_data          (processor1_data_master_agent_cp_data),          //          .data
		.sink_startofpacket (processor1_data_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (processor1_data_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                 //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_src_ready),                              //       src.ready
		.src_valid          (router_src_valid),                              //          .valid
		.src_data           (router_src_data),                               //          .data
		.src_channel        (router_src_channel),                            //          .channel
		.src_startofpacket  (router_src_startofpacket),                      //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                         //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_001 router_001 (
		.sink_ready         (processor2_data_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (processor2_data_master_agent_cp_valid),         //          .valid
		.sink_data          (processor2_data_master_agent_cp_data),          //          .data
		.sink_startofpacket (processor2_data_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (processor2_data_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                 //       clk.clk
		.reset              (Processor2_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_001_src_ready),                          //       src.ready
		.src_valid          (router_001_src_valid),                          //          .valid
		.src_data           (router_001_src_data),                           //          .data
		.src_channel        (router_001_src_channel),                        //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                  //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                     //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (processor2_instruction_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (processor2_instruction_master_agent_cp_valid),         //          .valid
		.sink_data          (processor2_instruction_master_agent_cp_data),          //          .data
		.sink_startofpacket (processor2_instruction_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (processor2_instruction_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                        //       clk.clk
		.reset              (Processor2_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.src_ready          (router_002_src_ready),                                 //       src.ready
		.src_valid          (router_002_src_valid),                                 //          .valid
		.src_data           (router_002_src_data),                                  //          .data
		.src_channel        (router_002_src_channel),                               //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                            //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (processor1_instruction_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (processor1_instruction_master_agent_cp_valid),         //          .valid
		.sink_data          (processor1_instruction_master_agent_cp_data),          //          .data
		.sink_startofpacket (processor1_instruction_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (processor1_instruction_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                        //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.src_ready          (router_003_src_ready),                                 //       src.ready
		.src_valid          (router_003_src_valid),                                 //          .valid
		.src_data           (router_003_src_data),                                  //          .data
		.src_channel        (router_003_src_channel),                               //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                            //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_004 router_004 (
		.sink_ready         (jtag_uart_avalon_jtag_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (jtag_uart_avalon_jtag_slave_agent_rp_valid),         //          .valid
		.sink_data          (jtag_uart_avalon_jtag_slave_agent_rp_data),          //          .data
		.sink_startofpacket (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                      //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.src_ready          (router_004_src_ready),                               //       src.ready
		.src_valid          (router_004_src_valid),                               //          .valid
		.src_data           (router_004_src_data),                                //          .data
		.src_channel        (router_004_src_channel),                             //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                       //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                          //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_005 router_005 (
		.sink_ready         (processor1_debug_mem_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (processor1_debug_mem_slave_agent_rp_valid),         //          .valid
		.sink_data          (processor1_debug_mem_slave_agent_rp_data),          //          .data
		.sink_startofpacket (processor1_debug_mem_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (processor1_debug_mem_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                     //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.src_ready          (router_005_src_ready),                              //       src.ready
		.src_valid          (router_005_src_valid),                              //          .valid
		.src_data           (router_005_src_data),                               //          .data
		.src_channel        (router_005_src_channel),                            //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                      //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                         //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_005 router_006 (
		.sink_ready         (ram1_s1_agent_rp_ready),                       //      sink.ready
		.sink_valid         (ram1_s1_agent_rp_valid),                       //          .valid
		.sink_data          (ram1_s1_agent_rp_data),                        //          .data
		.sink_startofpacket (ram1_s1_agent_rp_startofpacket),               //          .startofpacket
		.sink_endofpacket   (ram1_s1_agent_rp_endofpacket),                 //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_006_src_ready),                         //       src.ready
		.src_valid          (router_006_src_valid),                         //          .valid
		.src_data           (router_006_src_data),                          //          .data
		.src_channel        (router_006_src_channel),                       //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_004 router_007 (
		.sink_ready         (sw_sliders_s1_agent_rp_ready),                 //      sink.ready
		.sink_valid         (sw_sliders_s1_agent_rp_valid),                 //          .valid
		.sink_data          (sw_sliders_s1_agent_rp_data),                  //          .data
		.sink_startofpacket (sw_sliders_s1_agent_rp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (sw_sliders_s1_agent_rp_endofpacket),           //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_007_src_ready),                         //       src.ready
		.src_valid          (router_007_src_valid),                         //          .valid
		.src_data           (router_007_src_data),                          //          .data
		.src_channel        (router_007_src_channel),                       //          .channel
		.src_startofpacket  (router_007_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_005 router_008 (
		.sink_ready         (timer1_s1_agent_rp_ready),                     //      sink.ready
		.sink_valid         (timer1_s1_agent_rp_valid),                     //          .valid
		.sink_data          (timer1_s1_agent_rp_data),                      //          .data
		.sink_startofpacket (timer1_s1_agent_rp_startofpacket),             //          .startofpacket
		.sink_endofpacket   (timer1_s1_agent_rp_endofpacket),               //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_008_src_ready),                         //       src.ready
		.src_valid          (router_008_src_valid),                         //          .valid
		.src_data           (router_008_src_data),                          //          .data
		.src_channel        (router_008_src_channel),                       //          .channel
		.src_startofpacket  (router_008_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_009 router_009 (
		.sink_ready         (shared_memory_s1_agent_rp_ready),                  //      sink.ready
		.sink_valid         (shared_memory_s1_agent_rp_valid),                  //          .valid
		.sink_data          (shared_memory_s1_agent_rp_data),                   //          .data
		.sink_startofpacket (shared_memory_s1_agent_rp_startofpacket),          //          .startofpacket
		.sink_endofpacket   (shared_memory_s1_agent_rp_endofpacket),            //          .endofpacket
		.clk                (clk_0_clk_clk),                                    //       clk.clk
		.reset              (SHARED_MEMORY_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_009_src_ready),                             //       src.ready
		.src_valid          (router_009_src_valid),                             //          .valid
		.src_data           (router_009_src_data),                              //          .data
		.src_channel        (router_009_src_channel),                           //          .channel
		.src_startofpacket  (router_009_src_startofpacket),                     //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                        //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_009 router_010 (
		.sink_ready         (mutex_s1_agent_rp_ready),                          //      sink.ready
		.sink_valid         (mutex_s1_agent_rp_valid),                          //          .valid
		.sink_data          (mutex_s1_agent_rp_data),                           //          .data
		.sink_startofpacket (mutex_s1_agent_rp_startofpacket),                  //          .startofpacket
		.sink_endofpacket   (mutex_s1_agent_rp_endofpacket),                    //          .endofpacket
		.clk                (clk_0_clk_clk),                                    //       clk.clk
		.reset              (SHARED_MEMORY_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_010_src_ready),                             //       src.ready
		.src_valid          (router_010_src_valid),                             //          .valid
		.src_data           (router_010_src_data),                              //          .data
		.src_channel        (router_010_src_channel),                           //          .channel
		.src_startofpacket  (router_010_src_startofpacket),                     //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)                        //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_004 router_011 (
		.sink_ready         (pushbutton_s1_agent_rp_ready),                 //      sink.ready
		.sink_valid         (pushbutton_s1_agent_rp_valid),                 //          .valid
		.sink_data          (pushbutton_s1_agent_rp_data),                  //          .data
		.sink_startofpacket (pushbutton_s1_agent_rp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (pushbutton_s1_agent_rp_endofpacket),           //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_011_src_ready),                         //       src.ready
		.src_valid          (router_011_src_valid),                         //          .valid
		.src_data           (router_011_src_data),                          //          .data
		.src_channel        (router_011_src_channel),                       //          .channel
		.src_startofpacket  (router_011_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_012 router_012 (
		.sink_ready         (processor2_debug_mem_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (processor2_debug_mem_slave_agent_rp_valid),         //          .valid
		.sink_data          (processor2_debug_mem_slave_agent_rp_data),          //          .data
		.sink_startofpacket (processor2_debug_mem_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (processor2_debug_mem_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                     //       clk.clk
		.reset              (Processor2_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.src_ready          (router_012_src_ready),                              //       src.ready
		.src_valid          (router_012_src_valid),                              //          .valid
		.src_data           (router_012_src_data),                               //          .data
		.src_channel        (router_012_src_channel),                            //          .channel
		.src_startofpacket  (router_012_src_startofpacket),                      //          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)                         //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_012 router_013 (
		.sink_ready         (ram2_s1_agent_rp_ready),                  //      sink.ready
		.sink_valid         (ram2_s1_agent_rp_valid),                  //          .valid
		.sink_data          (ram2_s1_agent_rp_data),                   //          .data
		.sink_startofpacket (ram2_s1_agent_rp_startofpacket),          //          .startofpacket
		.sink_endofpacket   (ram2_s1_agent_rp_endofpacket),            //          .endofpacket
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (RAM2_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_013_src_ready),                    //       src.ready
		.src_valid          (router_013_src_valid),                    //          .valid
		.src_data           (router_013_src_data),                     //          .data
		.src_channel        (router_013_src_channel),                  //          .channel
		.src_startofpacket  (router_013_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_013_src_endofpacket)               //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_012 router_014 (
		.sink_ready         (timer2_s1_agent_rp_ready),                //      sink.ready
		.sink_valid         (timer2_s1_agent_rp_valid),                //          .valid
		.sink_data          (timer2_s1_agent_rp_data),                 //          .data
		.sink_startofpacket (timer2_s1_agent_rp_startofpacket),        //          .startofpacket
		.sink_endofpacket   (timer2_s1_agent_rp_endofpacket),          //          .endofpacket
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (RAM2_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_014_src_ready),                    //       src.ready
		.src_valid          (router_014_src_valid),                    //          .valid
		.src_data           (router_014_src_data),                     //          .data
		.src_channel        (router_014_src_channel),                  //          .channel
		.src_startofpacket  (router_014_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_014_src_endofpacket)               //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_012 router_015 (
		.sink_ready         (hex_5_6_s1_agent_rp_ready),                    //      sink.ready
		.sink_valid         (hex_5_6_s1_agent_rp_valid),                    //          .valid
		.sink_data          (hex_5_6_s1_agent_rp_data),                     //          .data
		.sink_startofpacket (hex_5_6_s1_agent_rp_startofpacket),            //          .startofpacket
		.sink_endofpacket   (hex_5_6_s1_agent_rp_endofpacket),              //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_015_src_ready),                         //       src.ready
		.src_valid          (router_015_src_valid),                         //          .valid
		.src_data           (router_015_src_data),                          //          .data
		.src_channel        (router_015_src_channel),                       //          .channel
		.src_startofpacket  (router_015_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_015_src_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_012 router_016 (
		.sink_ready         (hex_3_4_s1_agent_rp_ready),                    //      sink.ready
		.sink_valid         (hex_3_4_s1_agent_rp_valid),                    //          .valid
		.sink_data          (hex_3_4_s1_agent_rp_data),                     //          .data
		.sink_startofpacket (hex_3_4_s1_agent_rp_startofpacket),            //          .startofpacket
		.sink_endofpacket   (hex_3_4_s1_agent_rp_endofpacket),              //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_016_src_ready),                         //       src.ready
		.src_valid          (router_016_src_valid),                         //          .valid
		.src_data           (router_016_src_data),                          //          .data
		.src_channel        (router_016_src_channel),                       //          .channel
		.src_startofpacket  (router_016_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_016_src_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_012 router_017 (
		.sink_ready         (hex_1_2_s1_agent_rp_ready),                    //      sink.ready
		.sink_valid         (hex_1_2_s1_agent_rp_valid),                    //          .valid
		.sink_data          (hex_1_2_s1_agent_rp_data),                     //          .data
		.sink_startofpacket (hex_1_2_s1_agent_rp_startofpacket),            //          .startofpacket
		.sink_endofpacket   (hex_1_2_s1_agent_rp_endofpacket),              //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_017_src_ready),                         //       src.ready
		.src_valid          (router_017_src_valid),                         //          .valid
		.src_data           (router_017_src_data),                          //          .data
		.src_channel        (router_017_src_channel),                       //          .channel
		.src_startofpacket  (router_017_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_017_src_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_012 router_018 (
		.sink_ready         (leds_s1_agent_rp_ready),                       //      sink.ready
		.sink_valid         (leds_s1_agent_rp_valid),                       //          .valid
		.sink_data          (leds_s1_agent_rp_data),                        //          .data
		.sink_startofpacket (leds_s1_agent_rp_startofpacket),               //          .startofpacket
		.sink_endofpacket   (leds_s1_agent_rp_endofpacket),                 //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_018_src_ready),                         //       src.ready
		.src_valid          (router_018_src_valid),                         //          .valid
		.src_data           (router_018_src_data),                          //          .data
		.src_channel        (router_018_src_channel),                       //          .channel
		.src_startofpacket  (router_018_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_018_src_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_router_019 router_019 (
		.sink_ready         (rooms_manager_0_avalon_slave_0_agent_rp_ready),         //      sink.ready
		.sink_valid         (rooms_manager_0_avalon_slave_0_agent_rp_valid),         //          .valid
		.sink_data          (rooms_manager_0_avalon_slave_0_agent_rp_data),          //          .data
		.sink_startofpacket (rooms_manager_0_avalon_slave_0_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (rooms_manager_0_avalon_slave_0_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                         //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.src_ready          (router_019_src_ready),                                  //       src.ready
		.src_valid          (router_019_src_valid),                                  //          .valid
		.src_data           (router_019_src_data),                                   //          .data
		.src_channel        (router_019_src_channel),                                //          .channel
		.src_startofpacket  (router_019_src_startofpacket),                          //          .startofpacket
		.src_endofpacket    (router_019_src_endofpacket)                             //          .endofpacket
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (28),
		.PKT_ADDR_L                (9),
		.PKT_BEGIN_BURST           (48),
		.PKT_BYTE_CNT_H            (37),
		.PKT_BYTE_CNT_L            (35),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_BURST_SIZE_H          (43),
		.PKT_BURST_SIZE_L          (41),
		.PKT_BURST_TYPE_H          (45),
		.PKT_BURST_TYPE_L          (44),
		.PKT_BURSTWRAP_H           (40),
		.PKT_BURSTWRAP_L           (38),
		.PKT_TRANS_COMPRESSED_READ (29),
		.PKT_TRANS_WRITE           (31),
		.PKT_TRANS_READ            (32),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (71),
		.ST_CHANNEL_W              (16),
		.OUT_BYTE_CNT_H            (35),
		.OUT_BURSTWRAP_H           (40),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (7),
		.BURSTWRAP_CONST_VALUE     (7),
		.ADAPTER_VERSION           ("13.1")
	) rooms_manager_0_avalon_slave_0_burst_adapter (
		.clk                   (clk_0_clk_clk),                                                      //       cr0.clk
		.reset                 (Processor1_reset_reset_bridge_in_reset_reset),                       // cr0_reset.reset
		.sink0_valid           (rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (rooms_manager_0_avalon_slave_0_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (rooms_manager_0_avalon_slave_0_burst_adapter_source0_data),          //          .data
		.source0_channel       (rooms_manager_0_avalon_slave_0_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (rooms_manager_0_avalon_slave_0_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (rooms_manager_0_avalon_slave_0_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (rooms_manager_0_avalon_slave_0_burst_adapter_source0_ready)          //          .ready
	);

	Lab7_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_src_ready),                             //      sink.ready
		.sink_channel       (router_src_channel),                           //          .channel
		.sink_data          (router_src_data),                              //          .data
		.sink_startofpacket (router_src_startofpacket),                     //          .startofpacket
		.sink_endofpacket   (router_src_endofpacket),                       //          .endofpacket
		.sink_valid         (router_src_valid),                             //          .valid
		.src0_ready         (cmd_demux_src0_ready),                         //      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                         //          .valid
		.src0_data          (cmd_demux_src0_data),                          //          .data
		.src0_channel       (cmd_demux_src0_channel),                       //          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                 //          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                   //          .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                         //      src1.ready
		.src1_valid         (cmd_demux_src1_valid),                         //          .valid
		.src1_data          (cmd_demux_src1_data),                          //          .data
		.src1_channel       (cmd_demux_src1_channel),                       //          .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                 //          .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                   //          .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                         //      src2.ready
		.src2_valid         (cmd_demux_src2_valid),                         //          .valid
		.src2_data          (cmd_demux_src2_data),                          //          .data
		.src2_channel       (cmd_demux_src2_channel),                       //          .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                 //          .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                   //          .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                         //      src3.ready
		.src3_valid         (cmd_demux_src3_valid),                         //          .valid
		.src3_data          (cmd_demux_src3_data),                          //          .data
		.src3_channel       (cmd_demux_src3_channel),                       //          .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                 //          .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket),                   //          .endofpacket
		.src4_ready         (cmd_demux_src4_ready),                         //      src4.ready
		.src4_valid         (cmd_demux_src4_valid),                         //          .valid
		.src4_data          (cmd_demux_src4_data),                          //          .data
		.src4_channel       (cmd_demux_src4_channel),                       //          .channel
		.src4_startofpacket (cmd_demux_src4_startofpacket),                 //          .startofpacket
		.src4_endofpacket   (cmd_demux_src4_endofpacket),                   //          .endofpacket
		.src5_ready         (cmd_demux_src5_ready),                         //      src5.ready
		.src5_valid         (cmd_demux_src5_valid),                         //          .valid
		.src5_data          (cmd_demux_src5_data),                          //          .data
		.src5_channel       (cmd_demux_src5_channel),                       //          .channel
		.src5_startofpacket (cmd_demux_src5_startofpacket),                 //          .startofpacket
		.src5_endofpacket   (cmd_demux_src5_endofpacket),                   //          .endofpacket
		.src6_ready         (cmd_demux_src6_ready),                         //      src6.ready
		.src6_valid         (cmd_demux_src6_valid),                         //          .valid
		.src6_data          (cmd_demux_src6_data),                          //          .data
		.src6_channel       (cmd_demux_src6_channel),                       //          .channel
		.src6_startofpacket (cmd_demux_src6_startofpacket),                 //          .startofpacket
		.src6_endofpacket   (cmd_demux_src6_endofpacket),                   //          .endofpacket
		.src7_ready         (cmd_demux_src7_ready),                         //      src7.ready
		.src7_valid         (cmd_demux_src7_valid),                         //          .valid
		.src7_data          (cmd_demux_src7_data),                          //          .data
		.src7_channel       (cmd_demux_src7_channel),                       //          .channel
		.src7_startofpacket (cmd_demux_src7_startofpacket),                 //          .startofpacket
		.src7_endofpacket   (cmd_demux_src7_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_demux_001 cmd_demux_001 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor2_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_001_src_ready),                         //      sink.ready
		.sink_channel       (router_001_src_channel),                       //          .channel
		.sink_data          (router_001_src_data),                          //          .data
		.sink_startofpacket (router_001_src_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                   //          .endofpacket
		.sink_valid         (router_001_src_valid),                         //          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                     //      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                     //          .valid
		.src0_data          (cmd_demux_001_src0_data),                      //          .data
		.src0_channel       (cmd_demux_001_src0_channel),                   //          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),               //          .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                     //      src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                     //          .valid
		.src1_data          (cmd_demux_001_src1_data),                      //          .data
		.src1_channel       (cmd_demux_001_src1_channel),                   //          .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),             //          .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket),               //          .endofpacket
		.src2_ready         (cmd_demux_001_src2_ready),                     //      src2.ready
		.src2_valid         (cmd_demux_001_src2_valid),                     //          .valid
		.src2_data          (cmd_demux_001_src2_data),                      //          .data
		.src2_channel       (cmd_demux_001_src2_channel),                   //          .channel
		.src2_startofpacket (cmd_demux_001_src2_startofpacket),             //          .startofpacket
		.src2_endofpacket   (cmd_demux_001_src2_endofpacket),               //          .endofpacket
		.src3_ready         (cmd_demux_001_src3_ready),                     //      src3.ready
		.src3_valid         (cmd_demux_001_src3_valid),                     //          .valid
		.src3_data          (cmd_demux_001_src3_data),                      //          .data
		.src3_channel       (cmd_demux_001_src3_channel),                   //          .channel
		.src3_startofpacket (cmd_demux_001_src3_startofpacket),             //          .startofpacket
		.src3_endofpacket   (cmd_demux_001_src3_endofpacket),               //          .endofpacket
		.src4_ready         (cmd_demux_001_src4_ready),                     //      src4.ready
		.src4_valid         (cmd_demux_001_src4_valid),                     //          .valid
		.src4_data          (cmd_demux_001_src4_data),                      //          .data
		.src4_channel       (cmd_demux_001_src4_channel),                   //          .channel
		.src4_startofpacket (cmd_demux_001_src4_startofpacket),             //          .startofpacket
		.src4_endofpacket   (cmd_demux_001_src4_endofpacket),               //          .endofpacket
		.src5_ready         (cmd_demux_001_src5_ready),                     //      src5.ready
		.src5_valid         (cmd_demux_001_src5_valid),                     //          .valid
		.src5_data          (cmd_demux_001_src5_data),                      //          .data
		.src5_channel       (cmd_demux_001_src5_channel),                   //          .channel
		.src5_startofpacket (cmd_demux_001_src5_startofpacket),             //          .startofpacket
		.src5_endofpacket   (cmd_demux_001_src5_endofpacket),               //          .endofpacket
		.src6_ready         (cmd_demux_001_src6_ready),                     //      src6.ready
		.src6_valid         (cmd_demux_001_src6_valid),                     //          .valid
		.src6_data          (cmd_demux_001_src6_data),                      //          .data
		.src6_channel       (cmd_demux_001_src6_channel),                   //          .channel
		.src6_startofpacket (cmd_demux_001_src6_startofpacket),             //          .startofpacket
		.src6_endofpacket   (cmd_demux_001_src6_endofpacket),               //          .endofpacket
		.src7_ready         (cmd_demux_001_src7_ready),                     //      src7.ready
		.src7_valid         (cmd_demux_001_src7_valid),                     //          .valid
		.src7_data          (cmd_demux_001_src7_data),                      //          .data
		.src7_channel       (cmd_demux_001_src7_channel),                   //          .channel
		.src7_startofpacket (cmd_demux_001_src7_startofpacket),             //          .startofpacket
		.src7_endofpacket   (cmd_demux_001_src7_endofpacket),               //          .endofpacket
		.src8_ready         (cmd_demux_001_src8_ready),                     //      src8.ready
		.src8_valid         (cmd_demux_001_src8_valid),                     //          .valid
		.src8_data          (cmd_demux_001_src8_data),                      //          .data
		.src8_channel       (cmd_demux_001_src8_channel),                   //          .channel
		.src8_startofpacket (cmd_demux_001_src8_startofpacket),             //          .startofpacket
		.src8_endofpacket   (cmd_demux_001_src8_endofpacket),               //          .endofpacket
		.src9_ready         (cmd_demux_001_src9_ready),                     //      src9.ready
		.src9_valid         (cmd_demux_001_src9_valid),                     //          .valid
		.src9_data          (cmd_demux_001_src9_data),                      //          .data
		.src9_channel       (cmd_demux_001_src9_channel),                   //          .channel
		.src9_startofpacket (cmd_demux_001_src9_startofpacket),             //          .startofpacket
		.src9_endofpacket   (cmd_demux_001_src9_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_demux_002 cmd_demux_002 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor2_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_002_src_ready),                         //      sink.ready
		.sink_channel       (router_002_src_channel),                       //          .channel
		.sink_data          (router_002_src_data),                          //          .data
		.sink_startofpacket (router_002_src_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                   //          .endofpacket
		.sink_valid         (router_002_src_valid),                         //          .valid
		.src0_ready         (cmd_demux_002_src0_ready),                     //      src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                     //          .valid
		.src0_data          (cmd_demux_002_src0_data),                      //          .data
		.src0_channel       (cmd_demux_002_src0_channel),                   //          .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),               //          .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                     //      src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                     //          .valid
		.src1_data          (cmd_demux_002_src1_data),                      //          .data
		.src1_channel       (cmd_demux_002_src1_channel),                   //          .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),             //          .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket),               //          .endofpacket
		.src2_ready         (cmd_demux_002_src2_ready),                     //      src2.ready
		.src2_valid         (cmd_demux_002_src2_valid),                     //          .valid
		.src2_data          (cmd_demux_002_src2_data),                      //          .data
		.src2_channel       (cmd_demux_002_src2_channel),                   //          .channel
		.src2_startofpacket (cmd_demux_002_src2_startofpacket),             //          .startofpacket
		.src2_endofpacket   (cmd_demux_002_src2_endofpacket),               //          .endofpacket
		.src3_ready         (cmd_demux_002_src3_ready),                     //      src3.ready
		.src3_valid         (cmd_demux_002_src3_valid),                     //          .valid
		.src3_data          (cmd_demux_002_src3_data),                      //          .data
		.src3_channel       (cmd_demux_002_src3_channel),                   //          .channel
		.src3_startofpacket (cmd_demux_002_src3_startofpacket),             //          .startofpacket
		.src3_endofpacket   (cmd_demux_002_src3_endofpacket),               //          .endofpacket
		.src4_ready         (cmd_demux_002_src4_ready),                     //      src4.ready
		.src4_valid         (cmd_demux_002_src4_valid),                     //          .valid
		.src4_data          (cmd_demux_002_src4_data),                      //          .data
		.src4_channel       (cmd_demux_002_src4_channel),                   //          .channel
		.src4_startofpacket (cmd_demux_002_src4_startofpacket),             //          .startofpacket
		.src4_endofpacket   (cmd_demux_002_src4_endofpacket),               //          .endofpacket
		.src5_ready         (cmd_demux_002_src5_ready),                     //      src5.ready
		.src5_valid         (cmd_demux_002_src5_valid),                     //          .valid
		.src5_data          (cmd_demux_002_src5_data),                      //          .data
		.src5_channel       (cmd_demux_002_src5_channel),                   //          .channel
		.src5_startofpacket (cmd_demux_002_src5_startofpacket),             //          .startofpacket
		.src5_endofpacket   (cmd_demux_002_src5_endofpacket),               //          .endofpacket
		.src6_ready         (cmd_demux_002_src6_ready),                     //      src6.ready
		.src6_valid         (cmd_demux_002_src6_valid),                     //          .valid
		.src6_data          (cmd_demux_002_src6_data),                      //          .data
		.src6_channel       (cmd_demux_002_src6_channel),                   //          .channel
		.src6_startofpacket (cmd_demux_002_src6_startofpacket),             //          .startofpacket
		.src6_endofpacket   (cmd_demux_002_src6_endofpacket),               //          .endofpacket
		.src7_ready         (cmd_demux_002_src7_ready),                     //      src7.ready
		.src7_valid         (cmd_demux_002_src7_valid),                     //          .valid
		.src7_data          (cmd_demux_002_src7_data),                      //          .data
		.src7_channel       (cmd_demux_002_src7_channel),                   //          .channel
		.src7_startofpacket (cmd_demux_002_src7_startofpacket),             //          .startofpacket
		.src7_endofpacket   (cmd_demux_002_src7_endofpacket),               //          .endofpacket
		.src8_ready         (cmd_demux_002_src8_ready),                     //      src8.ready
		.src8_valid         (cmd_demux_002_src8_valid),                     //          .valid
		.src8_data          (cmd_demux_002_src8_data),                      //          .data
		.src8_channel       (cmd_demux_002_src8_channel),                   //          .channel
		.src8_startofpacket (cmd_demux_002_src8_startofpacket),             //          .startofpacket
		.src8_endofpacket   (cmd_demux_002_src8_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_demux_003 cmd_demux_003 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                         //      sink.ready
		.sink_channel       (router_003_src_channel),                       //          .channel
		.sink_data          (router_003_src_data),                          //          .data
		.sink_startofpacket (router_003_src_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                   //          .endofpacket
		.sink_valid         (router_003_src_valid),                         //          .valid
		.src0_ready         (cmd_demux_003_src0_ready),                     //      src0.ready
		.src0_valid         (cmd_demux_003_src0_valid),                     //          .valid
		.src0_data          (cmd_demux_003_src0_data),                      //          .data
		.src0_channel       (cmd_demux_003_src0_channel),                   //          .channel
		.src0_startofpacket (cmd_demux_003_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (cmd_demux_003_src0_endofpacket),               //          .endofpacket
		.src1_ready         (cmd_demux_003_src1_ready),                     //      src1.ready
		.src1_valid         (cmd_demux_003_src1_valid),                     //          .valid
		.src1_data          (cmd_demux_003_src1_data),                      //          .data
		.src1_channel       (cmd_demux_003_src1_channel),                   //          .channel
		.src1_startofpacket (cmd_demux_003_src1_startofpacket),             //          .startofpacket
		.src1_endofpacket   (cmd_demux_003_src1_endofpacket),               //          .endofpacket
		.src2_ready         (cmd_demux_003_src2_ready),                     //      src2.ready
		.src2_valid         (cmd_demux_003_src2_valid),                     //          .valid
		.src2_data          (cmd_demux_003_src2_data),                      //          .data
		.src2_channel       (cmd_demux_003_src2_channel),                   //          .channel
		.src2_startofpacket (cmd_demux_003_src2_startofpacket),             //          .startofpacket
		.src2_endofpacket   (cmd_demux_003_src2_endofpacket),               //          .endofpacket
		.src3_ready         (cmd_demux_003_src3_ready),                     //      src3.ready
		.src3_valid         (cmd_demux_003_src3_valid),                     //          .valid
		.src3_data          (cmd_demux_003_src3_data),                      //          .data
		.src3_channel       (cmd_demux_003_src3_channel),                   //          .channel
		.src3_startofpacket (cmd_demux_003_src3_startofpacket),             //          .startofpacket
		.src3_endofpacket   (cmd_demux_003_src3_endofpacket),               //          .endofpacket
		.src4_ready         (cmd_demux_003_src4_ready),                     //      src4.ready
		.src4_valid         (cmd_demux_003_src4_valid),                     //          .valid
		.src4_data          (cmd_demux_003_src4_data),                      //          .data
		.src4_channel       (cmd_demux_003_src4_channel),                   //          .channel
		.src4_startofpacket (cmd_demux_003_src4_startofpacket),             //          .startofpacket
		.src4_endofpacket   (cmd_demux_003_src4_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                            //       src.ready
		.src_valid           (cmd_mux_src_valid),                            //          .valid
		.src_data            (cmd_mux_src_data),                             //          .data
		.src_channel         (cmd_mux_src_channel),                          //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                    //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                      //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                       //          .channel
		.sink0_data          (cmd_demux_src0_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux_001 cmd_mux_001 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                        //          .valid
		.src_data            (cmd_mux_001_src_data),                         //          .data
		.src_channel         (cmd_mux_001_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                       //          .channel
		.sink0_data          (cmd_demux_src1_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket),                   //          .endofpacket
		.sink1_ready         (cmd_demux_003_src0_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_003_src0_valid),                     //          .valid
		.sink1_channel       (cmd_demux_003_src0_channel),                   //          .channel
		.sink1_data          (cmd_demux_003_src0_data),                      //          .data
		.sink1_startofpacket (cmd_demux_003_src0_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_003_src0_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux_001 cmd_mux_002 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                        //          .valid
		.src_data            (cmd_mux_002_src_data),                         //          .data
		.src_channel         (cmd_mux_002_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src2_channel),                       //          .channel
		.sink0_data          (cmd_demux_src2_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket),                   //          .endofpacket
		.sink1_ready         (cmd_demux_003_src1_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_003_src1_valid),                     //          .valid
		.sink1_channel       (cmd_demux_003_src1_channel),                   //          .channel
		.sink1_data          (cmd_demux_003_src1_data),                      //          .data
		.sink1_startofpacket (cmd_demux_003_src1_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_003_src1_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux cmd_mux_003 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                        //          .valid
		.src_data            (cmd_mux_003_src_data),                         //          .data
		.src_channel         (cmd_mux_003_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src3_channel),                       //          .channel
		.sink0_data          (cmd_demux_src3_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux_001 cmd_mux_004 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                        //          .valid
		.src_data            (cmd_mux_004_src_data),                         //          .data
		.src_channel         (cmd_mux_004_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src4_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src4_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src4_channel),                       //          .channel
		.sink0_data          (cmd_demux_src4_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src4_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src4_endofpacket),                   //          .endofpacket
		.sink1_ready         (cmd_demux_003_src2_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_003_src2_valid),                     //          .valid
		.sink1_channel       (cmd_demux_003_src2_channel),                   //          .channel
		.sink1_data          (cmd_demux_003_src2_data),                      //          .data
		.sink1_startofpacket (cmd_demux_003_src2_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_003_src2_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux_005 cmd_mux_005 (
		.clk                 (clk_0_clk_clk),                                    //       clk.clk
		.reset               (SHARED_MEMORY_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                            //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                            //          .valid
		.src_data            (cmd_mux_005_src_data),                             //          .data
		.src_channel         (cmd_mux_005_src_channel),                          //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),                    //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                      //          .endofpacket
		.sink0_ready         (cmd_demux_src5_ready),                             //     sink0.ready
		.sink0_valid         (cmd_demux_src5_valid),                             //          .valid
		.sink0_channel       (cmd_demux_src5_channel),                           //          .channel
		.sink0_data          (cmd_demux_src5_data),                              //          .data
		.sink0_startofpacket (cmd_demux_src5_startofpacket),                     //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src5_endofpacket),                       //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                         //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                         //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                       //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                          //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),                 //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket),                   //          .endofpacket
		.sink2_ready         (cmd_demux_002_src0_ready),                         //     sink2.ready
		.sink2_valid         (cmd_demux_002_src0_valid),                         //          .valid
		.sink2_channel       (cmd_demux_002_src0_channel),                       //          .channel
		.sink2_data          (cmd_demux_002_src0_data),                          //          .data
		.sink2_startofpacket (cmd_demux_002_src0_startofpacket),                 //          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src0_endofpacket),                   //          .endofpacket
		.sink3_ready         (cmd_demux_003_src3_ready),                         //     sink3.ready
		.sink3_valid         (cmd_demux_003_src3_valid),                         //          .valid
		.sink3_channel       (cmd_demux_003_src3_channel),                       //          .channel
		.sink3_data          (cmd_demux_003_src3_data),                          //          .data
		.sink3_startofpacket (cmd_demux_003_src3_startofpacket),                 //          .startofpacket
		.sink3_endofpacket   (cmd_demux_003_src3_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux_005 cmd_mux_006 (
		.clk                 (clk_0_clk_clk),                                    //       clk.clk
		.reset               (SHARED_MEMORY_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                            //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                            //          .valid
		.src_data            (cmd_mux_006_src_data),                             //          .data
		.src_channel         (cmd_mux_006_src_channel),                          //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),                    //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),                      //          .endofpacket
		.sink0_ready         (cmd_demux_src6_ready),                             //     sink0.ready
		.sink0_valid         (cmd_demux_src6_valid),                             //          .valid
		.sink0_channel       (cmd_demux_src6_channel),                           //          .channel
		.sink0_data          (cmd_demux_src6_data),                              //          .data
		.sink0_startofpacket (cmd_demux_src6_startofpacket),                     //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src6_endofpacket),                       //          .endofpacket
		.sink1_ready         (cmd_demux_001_src1_ready),                         //     sink1.ready
		.sink1_valid         (cmd_demux_001_src1_valid),                         //          .valid
		.sink1_channel       (cmd_demux_001_src1_channel),                       //          .channel
		.sink1_data          (cmd_demux_001_src1_data),                          //          .data
		.sink1_startofpacket (cmd_demux_001_src1_startofpacket),                 //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src1_endofpacket),                   //          .endofpacket
		.sink2_ready         (cmd_demux_002_src1_ready),                         //     sink2.ready
		.sink2_valid         (cmd_demux_002_src1_valid),                         //          .valid
		.sink2_channel       (cmd_demux_002_src1_channel),                       //          .channel
		.sink2_data          (cmd_demux_002_src1_data),                          //          .data
		.sink2_startofpacket (cmd_demux_002_src1_startofpacket),                 //          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src1_endofpacket),                   //          .endofpacket
		.sink3_ready         (cmd_demux_003_src4_ready),                         //     sink3.ready
		.sink3_valid         (cmd_demux_003_src4_valid),                         //          .valid
		.sink3_channel       (cmd_demux_003_src4_channel),                       //          .channel
		.sink3_data          (cmd_demux_003_src4_data),                          //          .data
		.sink3_startofpacket (cmd_demux_003_src4_startofpacket),                 //          .startofpacket
		.sink3_endofpacket   (cmd_demux_003_src4_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux cmd_mux_007 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                        //          .valid
		.src_data            (cmd_mux_007_src_data),                         //          .data
		.src_channel         (cmd_mux_007_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src7_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src7_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src7_channel),                       //          .channel
		.sink0_data          (cmd_demux_src7_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src7_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src7_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux_001 cmd_mux_008 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor2_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_008_src_valid),                        //          .valid
		.src_data            (cmd_mux_008_src_data),                         //          .data
		.src_channel         (cmd_mux_008_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_001_src2_ready),                     //     sink0.ready
		.sink0_valid         (cmd_demux_001_src2_valid),                     //          .valid
		.sink0_channel       (cmd_demux_001_src2_channel),                   //          .channel
		.sink0_data          (cmd_demux_001_src2_data),                      //          .data
		.sink0_startofpacket (cmd_demux_001_src2_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src2_endofpacket),               //          .endofpacket
		.sink1_ready         (cmd_demux_002_src2_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_002_src2_valid),                     //          .valid
		.sink1_channel       (cmd_demux_002_src2_channel),                   //          .channel
		.sink1_data          (cmd_demux_002_src2_data),                      //          .data
		.sink1_startofpacket (cmd_demux_002_src2_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src2_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux_001 cmd_mux_009 (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (RAM2_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_009_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_009_src_valid),                   //          .valid
		.src_data            (cmd_mux_009_src_data),                    //          .data
		.src_channel         (cmd_mux_009_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_009_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_009_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_001_src3_ready),                //     sink0.ready
		.sink0_valid         (cmd_demux_001_src3_valid),                //          .valid
		.sink0_channel       (cmd_demux_001_src3_channel),              //          .channel
		.sink0_data          (cmd_demux_001_src3_data),                 //          .data
		.sink0_startofpacket (cmd_demux_001_src3_startofpacket),        //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src3_endofpacket),          //          .endofpacket
		.sink1_ready         (cmd_demux_002_src3_ready),                //     sink1.ready
		.sink1_valid         (cmd_demux_002_src3_valid),                //          .valid
		.sink1_channel       (cmd_demux_002_src3_channel),              //          .channel
		.sink1_data          (cmd_demux_002_src3_data),                 //          .data
		.sink1_startofpacket (cmd_demux_002_src3_startofpacket),        //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src3_endofpacket)           //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux_001 cmd_mux_010 (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (RAM2_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_010_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_010_src_valid),                   //          .valid
		.src_data            (cmd_mux_010_src_data),                    //          .data
		.src_channel         (cmd_mux_010_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_010_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_010_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_001_src4_ready),                //     sink0.ready
		.sink0_valid         (cmd_demux_001_src4_valid),                //          .valid
		.sink0_channel       (cmd_demux_001_src4_channel),              //          .channel
		.sink0_data          (cmd_demux_001_src4_data),                 //          .data
		.sink0_startofpacket (cmd_demux_001_src4_startofpacket),        //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src4_endofpacket),          //          .endofpacket
		.sink1_ready         (cmd_demux_002_src4_ready),                //     sink1.ready
		.sink1_valid         (cmd_demux_002_src4_valid),                //          .valid
		.sink1_channel       (cmd_demux_002_src4_channel),              //          .channel
		.sink1_data          (cmd_demux_002_src4_data),                 //          .data
		.sink1_startofpacket (cmd_demux_002_src4_startofpacket),        //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src4_endofpacket)           //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux_001 cmd_mux_011 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_011_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_011_src_valid),                        //          .valid
		.src_data            (cmd_mux_011_src_data),                         //          .data
		.src_channel         (cmd_mux_011_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_011_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_011_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_001_src5_ready),                     //     sink0.ready
		.sink0_valid         (cmd_demux_001_src5_valid),                     //          .valid
		.sink0_channel       (cmd_demux_001_src5_channel),                   //          .channel
		.sink0_data          (cmd_demux_001_src5_data),                      //          .data
		.sink0_startofpacket (cmd_demux_001_src5_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src5_endofpacket),               //          .endofpacket
		.sink1_ready         (cmd_demux_002_src5_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_002_src5_valid),                     //          .valid
		.sink1_channel       (cmd_demux_002_src5_channel),                   //          .channel
		.sink1_data          (cmd_demux_002_src5_data),                      //          .data
		.sink1_startofpacket (cmd_demux_002_src5_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src5_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux_001 cmd_mux_012 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_012_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_012_src_valid),                        //          .valid
		.src_data            (cmd_mux_012_src_data),                         //          .data
		.src_channel         (cmd_mux_012_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_012_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_012_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_001_src6_ready),                     //     sink0.ready
		.sink0_valid         (cmd_demux_001_src6_valid),                     //          .valid
		.sink0_channel       (cmd_demux_001_src6_channel),                   //          .channel
		.sink0_data          (cmd_demux_001_src6_data),                      //          .data
		.sink0_startofpacket (cmd_demux_001_src6_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src6_endofpacket),               //          .endofpacket
		.sink1_ready         (cmd_demux_002_src6_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_002_src6_valid),                     //          .valid
		.sink1_channel       (cmd_demux_002_src6_channel),                   //          .channel
		.sink1_data          (cmd_demux_002_src6_data),                      //          .data
		.sink1_startofpacket (cmd_demux_002_src6_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src6_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux_001 cmd_mux_013 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_013_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_013_src_valid),                        //          .valid
		.src_data            (cmd_mux_013_src_data),                         //          .data
		.src_channel         (cmd_mux_013_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_013_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_013_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_001_src7_ready),                     //     sink0.ready
		.sink0_valid         (cmd_demux_001_src7_valid),                     //          .valid
		.sink0_channel       (cmd_demux_001_src7_channel),                   //          .channel
		.sink0_data          (cmd_demux_001_src7_data),                      //          .data
		.sink0_startofpacket (cmd_demux_001_src7_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src7_endofpacket),               //          .endofpacket
		.sink1_ready         (cmd_demux_002_src7_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_002_src7_valid),                     //          .valid
		.sink1_channel       (cmd_demux_002_src7_channel),                   //          .channel
		.sink1_data          (cmd_demux_002_src7_data),                      //          .data
		.sink1_startofpacket (cmd_demux_002_src7_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src7_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux_001 cmd_mux_014 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_014_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_014_src_valid),                        //          .valid
		.src_data            (cmd_mux_014_src_data),                         //          .data
		.src_channel         (cmd_mux_014_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_014_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_014_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_001_src8_ready),                     //     sink0.ready
		.sink0_valid         (cmd_demux_001_src8_valid),                     //          .valid
		.sink0_channel       (cmd_demux_001_src8_channel),                   //          .channel
		.sink0_data          (cmd_demux_001_src8_data),                      //          .data
		.sink0_startofpacket (cmd_demux_001_src8_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src8_endofpacket),               //          .endofpacket
		.sink1_ready         (cmd_demux_002_src8_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_002_src8_valid),                     //          .valid
		.sink1_channel       (cmd_demux_002_src8_channel),                   //          .channel
		.sink1_data          (cmd_demux_002_src8_data),                      //          .data
		.sink1_startofpacket (cmd_demux_002_src8_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src8_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_cmd_mux cmd_mux_015 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_015_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_015_src_valid),                        //          .valid
		.src_data            (cmd_mux_015_src_data),                         //          .data
		.src_channel         (cmd_mux_015_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_015_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_015_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_001_src9_ready),                     //     sink0.ready
		.sink0_valid         (cmd_demux_001_src9_valid),                     //          .valid
		.sink0_channel       (cmd_demux_001_src9_channel),                   //          .channel
		.sink0_data          (cmd_demux_001_src9_data),                      //          .data
		.sink0_startofpacket (cmd_demux_001_src9_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src9_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                         //      sink.ready
		.sink_channel       (router_004_src_channel),                       //          .channel
		.sink_data          (router_004_src_data),                          //          .data
		.sink_startofpacket (router_004_src_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                   //          .endofpacket
		.sink_valid         (router_004_src_valid),                         //          .valid
		.src0_ready         (rsp_demux_src0_ready),                         //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                         //          .valid
		.src0_data          (rsp_demux_src0_data),                          //          .data
		.src0_channel       (rsp_demux_src0_channel),                       //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                 //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux_001 rsp_demux_001 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                         //      sink.ready
		.sink_channel       (router_005_src_channel),                       //          .channel
		.sink_data          (router_005_src_data),                          //          .data
		.sink_startofpacket (router_005_src_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                   //          .endofpacket
		.sink_valid         (router_005_src_valid),                         //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                     //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                     //          .valid
		.src0_data          (rsp_demux_001_src0_data),                      //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                   //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),               //          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                     //      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                     //          .valid
		.src1_data          (rsp_demux_001_src1_data),                      //          .data
		.src1_channel       (rsp_demux_001_src1_channel),                   //          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),             //          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux_001 rsp_demux_002 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                         //      sink.ready
		.sink_channel       (router_006_src_channel),                       //          .channel
		.sink_data          (router_006_src_data),                          //          .data
		.sink_startofpacket (router_006_src_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                   //          .endofpacket
		.sink_valid         (router_006_src_valid),                         //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                     //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                     //          .valid
		.src0_data          (rsp_demux_002_src0_data),                      //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                   //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),               //          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),                     //      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),                     //          .valid
		.src1_data          (rsp_demux_002_src1_data),                      //          .data
		.src1_channel       (rsp_demux_002_src1_channel),                   //          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),             //          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux rsp_demux_003 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_007_src_ready),                         //      sink.ready
		.sink_channel       (router_007_src_channel),                       //          .channel
		.sink_data          (router_007_src_data),                          //          .data
		.sink_startofpacket (router_007_src_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),                   //          .endofpacket
		.sink_valid         (router_007_src_valid),                         //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                     //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                     //          .valid
		.src0_data          (rsp_demux_003_src0_data),                      //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                   //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux_001 rsp_demux_004 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                         //      sink.ready
		.sink_channel       (router_008_src_channel),                       //          .channel
		.sink_data          (router_008_src_data),                          //          .data
		.sink_startofpacket (router_008_src_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),                   //          .endofpacket
		.sink_valid         (router_008_src_valid),                         //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                     //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                     //          .valid
		.src0_data          (rsp_demux_004_src0_data),                      //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                   //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket),               //          .endofpacket
		.src1_ready         (rsp_demux_004_src1_ready),                     //      src1.ready
		.src1_valid         (rsp_demux_004_src1_valid),                     //          .valid
		.src1_data          (rsp_demux_004_src1_data),                      //          .data
		.src1_channel       (rsp_demux_004_src1_channel),                   //          .channel
		.src1_startofpacket (rsp_demux_004_src1_startofpacket),             //          .startofpacket
		.src1_endofpacket   (rsp_demux_004_src1_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux_005 rsp_demux_005 (
		.clk                (clk_0_clk_clk),                                    //       clk.clk
		.reset              (SHARED_MEMORY_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_009_src_ready),                             //      sink.ready
		.sink_channel       (router_009_src_channel),                           //          .channel
		.sink_data          (router_009_src_data),                              //          .data
		.sink_startofpacket (router_009_src_startofpacket),                     //          .startofpacket
		.sink_endofpacket   (router_009_src_endofpacket),                       //          .endofpacket
		.sink_valid         (router_009_src_valid),                             //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                         //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                         //          .valid
		.src0_data          (rsp_demux_005_src0_data),                          //          .data
		.src0_channel       (rsp_demux_005_src0_channel),                       //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),                 //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket),                   //          .endofpacket
		.src1_ready         (rsp_demux_005_src1_ready),                         //      src1.ready
		.src1_valid         (rsp_demux_005_src1_valid),                         //          .valid
		.src1_data          (rsp_demux_005_src1_data),                          //          .data
		.src1_channel       (rsp_demux_005_src1_channel),                       //          .channel
		.src1_startofpacket (rsp_demux_005_src1_startofpacket),                 //          .startofpacket
		.src1_endofpacket   (rsp_demux_005_src1_endofpacket),                   //          .endofpacket
		.src2_ready         (rsp_demux_005_src2_ready),                         //      src2.ready
		.src2_valid         (rsp_demux_005_src2_valid),                         //          .valid
		.src2_data          (rsp_demux_005_src2_data),                          //          .data
		.src2_channel       (rsp_demux_005_src2_channel),                       //          .channel
		.src2_startofpacket (rsp_demux_005_src2_startofpacket),                 //          .startofpacket
		.src2_endofpacket   (rsp_demux_005_src2_endofpacket),                   //          .endofpacket
		.src3_ready         (rsp_demux_005_src3_ready),                         //      src3.ready
		.src3_valid         (rsp_demux_005_src3_valid),                         //          .valid
		.src3_data          (rsp_demux_005_src3_data),                          //          .data
		.src3_channel       (rsp_demux_005_src3_channel),                       //          .channel
		.src3_startofpacket (rsp_demux_005_src3_startofpacket),                 //          .startofpacket
		.src3_endofpacket   (rsp_demux_005_src3_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux_005 rsp_demux_006 (
		.clk                (clk_0_clk_clk),                                    //       clk.clk
		.reset              (SHARED_MEMORY_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_010_src_ready),                             //      sink.ready
		.sink_channel       (router_010_src_channel),                           //          .channel
		.sink_data          (router_010_src_data),                              //          .data
		.sink_startofpacket (router_010_src_startofpacket),                     //          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),                       //          .endofpacket
		.sink_valid         (router_010_src_valid),                             //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                         //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                         //          .valid
		.src0_data          (rsp_demux_006_src0_data),                          //          .data
		.src0_channel       (rsp_demux_006_src0_channel),                       //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),                 //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket),                   //          .endofpacket
		.src1_ready         (rsp_demux_006_src1_ready),                         //      src1.ready
		.src1_valid         (rsp_demux_006_src1_valid),                         //          .valid
		.src1_data          (rsp_demux_006_src1_data),                          //          .data
		.src1_channel       (rsp_demux_006_src1_channel),                       //          .channel
		.src1_startofpacket (rsp_demux_006_src1_startofpacket),                 //          .startofpacket
		.src1_endofpacket   (rsp_demux_006_src1_endofpacket),                   //          .endofpacket
		.src2_ready         (rsp_demux_006_src2_ready),                         //      src2.ready
		.src2_valid         (rsp_demux_006_src2_valid),                         //          .valid
		.src2_data          (rsp_demux_006_src2_data),                          //          .data
		.src2_channel       (rsp_demux_006_src2_channel),                       //          .channel
		.src2_startofpacket (rsp_demux_006_src2_startofpacket),                 //          .startofpacket
		.src2_endofpacket   (rsp_demux_006_src2_endofpacket),                   //          .endofpacket
		.src3_ready         (rsp_demux_006_src3_ready),                         //      src3.ready
		.src3_valid         (rsp_demux_006_src3_valid),                         //          .valid
		.src3_data          (rsp_demux_006_src3_data),                          //          .data
		.src3_channel       (rsp_demux_006_src3_channel),                       //          .channel
		.src3_startofpacket (rsp_demux_006_src3_startofpacket),                 //          .startofpacket
		.src3_endofpacket   (rsp_demux_006_src3_endofpacket)                    //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux rsp_demux_007 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_011_src_ready),                         //      sink.ready
		.sink_channel       (router_011_src_channel),                       //          .channel
		.sink_data          (router_011_src_data),                          //          .data
		.sink_startofpacket (router_011_src_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),                   //          .endofpacket
		.sink_valid         (router_011_src_valid),                         //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                     //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                     //          .valid
		.src0_data          (rsp_demux_007_src0_data),                      //          .data
		.src0_channel       (rsp_demux_007_src0_channel),                   //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux_001 rsp_demux_008 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor2_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_012_src_ready),                         //      sink.ready
		.sink_channel       (router_012_src_channel),                       //          .channel
		.sink_data          (router_012_src_data),                          //          .data
		.sink_startofpacket (router_012_src_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (router_012_src_endofpacket),                   //          .endofpacket
		.sink_valid         (router_012_src_valid),                         //          .valid
		.src0_ready         (rsp_demux_008_src0_ready),                     //      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),                     //          .valid
		.src0_data          (rsp_demux_008_src0_data),                      //          .data
		.src0_channel       (rsp_demux_008_src0_channel),                   //          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket),               //          .endofpacket
		.src1_ready         (rsp_demux_008_src1_ready),                     //      src1.ready
		.src1_valid         (rsp_demux_008_src1_valid),                     //          .valid
		.src1_data          (rsp_demux_008_src1_data),                      //          .data
		.src1_channel       (rsp_demux_008_src1_channel),                   //          .channel
		.src1_startofpacket (rsp_demux_008_src1_startofpacket),             //          .startofpacket
		.src1_endofpacket   (rsp_demux_008_src1_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux_001 rsp_demux_009 (
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (RAM2_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_013_src_ready),                    //      sink.ready
		.sink_channel       (router_013_src_channel),                  //          .channel
		.sink_data          (router_013_src_data),                     //          .data
		.sink_startofpacket (router_013_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_013_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_013_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_009_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_009_src0_valid),                //          .valid
		.src0_data          (rsp_demux_009_src0_data),                 //          .data
		.src0_channel       (rsp_demux_009_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_009_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_009_src0_endofpacket),          //          .endofpacket
		.src1_ready         (rsp_demux_009_src1_ready),                //      src1.ready
		.src1_valid         (rsp_demux_009_src1_valid),                //          .valid
		.src1_data          (rsp_demux_009_src1_data),                 //          .data
		.src1_channel       (rsp_demux_009_src1_channel),              //          .channel
		.src1_startofpacket (rsp_demux_009_src1_startofpacket),        //          .startofpacket
		.src1_endofpacket   (rsp_demux_009_src1_endofpacket)           //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux_001 rsp_demux_010 (
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (RAM2_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_014_src_ready),                    //      sink.ready
		.sink_channel       (router_014_src_channel),                  //          .channel
		.sink_data          (router_014_src_data),                     //          .data
		.sink_startofpacket (router_014_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_014_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_014_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_010_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_010_src0_valid),                //          .valid
		.src0_data          (rsp_demux_010_src0_data),                 //          .data
		.src0_channel       (rsp_demux_010_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_010_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_010_src0_endofpacket),          //          .endofpacket
		.src1_ready         (rsp_demux_010_src1_ready),                //      src1.ready
		.src1_valid         (rsp_demux_010_src1_valid),                //          .valid
		.src1_data          (rsp_demux_010_src1_data),                 //          .data
		.src1_channel       (rsp_demux_010_src1_channel),              //          .channel
		.src1_startofpacket (rsp_demux_010_src1_startofpacket),        //          .startofpacket
		.src1_endofpacket   (rsp_demux_010_src1_endofpacket)           //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux_001 rsp_demux_011 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_015_src_ready),                         //      sink.ready
		.sink_channel       (router_015_src_channel),                       //          .channel
		.sink_data          (router_015_src_data),                          //          .data
		.sink_startofpacket (router_015_src_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (router_015_src_endofpacket),                   //          .endofpacket
		.sink_valid         (router_015_src_valid),                         //          .valid
		.src0_ready         (rsp_demux_011_src0_ready),                     //      src0.ready
		.src0_valid         (rsp_demux_011_src0_valid),                     //          .valid
		.src0_data          (rsp_demux_011_src0_data),                      //          .data
		.src0_channel       (rsp_demux_011_src0_channel),                   //          .channel
		.src0_startofpacket (rsp_demux_011_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (rsp_demux_011_src0_endofpacket),               //          .endofpacket
		.src1_ready         (rsp_demux_011_src1_ready),                     //      src1.ready
		.src1_valid         (rsp_demux_011_src1_valid),                     //          .valid
		.src1_data          (rsp_demux_011_src1_data),                      //          .data
		.src1_channel       (rsp_demux_011_src1_channel),                   //          .channel
		.src1_startofpacket (rsp_demux_011_src1_startofpacket),             //          .startofpacket
		.src1_endofpacket   (rsp_demux_011_src1_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux_001 rsp_demux_012 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_016_src_ready),                         //      sink.ready
		.sink_channel       (router_016_src_channel),                       //          .channel
		.sink_data          (router_016_src_data),                          //          .data
		.sink_startofpacket (router_016_src_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (router_016_src_endofpacket),                   //          .endofpacket
		.sink_valid         (router_016_src_valid),                         //          .valid
		.src0_ready         (rsp_demux_012_src0_ready),                     //      src0.ready
		.src0_valid         (rsp_demux_012_src0_valid),                     //          .valid
		.src0_data          (rsp_demux_012_src0_data),                      //          .data
		.src0_channel       (rsp_demux_012_src0_channel),                   //          .channel
		.src0_startofpacket (rsp_demux_012_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (rsp_demux_012_src0_endofpacket),               //          .endofpacket
		.src1_ready         (rsp_demux_012_src1_ready),                     //      src1.ready
		.src1_valid         (rsp_demux_012_src1_valid),                     //          .valid
		.src1_data          (rsp_demux_012_src1_data),                      //          .data
		.src1_channel       (rsp_demux_012_src1_channel),                   //          .channel
		.src1_startofpacket (rsp_demux_012_src1_startofpacket),             //          .startofpacket
		.src1_endofpacket   (rsp_demux_012_src1_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux_001 rsp_demux_013 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_017_src_ready),                         //      sink.ready
		.sink_channel       (router_017_src_channel),                       //          .channel
		.sink_data          (router_017_src_data),                          //          .data
		.sink_startofpacket (router_017_src_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (router_017_src_endofpacket),                   //          .endofpacket
		.sink_valid         (router_017_src_valid),                         //          .valid
		.src0_ready         (rsp_demux_013_src0_ready),                     //      src0.ready
		.src0_valid         (rsp_demux_013_src0_valid),                     //          .valid
		.src0_data          (rsp_demux_013_src0_data),                      //          .data
		.src0_channel       (rsp_demux_013_src0_channel),                   //          .channel
		.src0_startofpacket (rsp_demux_013_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (rsp_demux_013_src0_endofpacket),               //          .endofpacket
		.src1_ready         (rsp_demux_013_src1_ready),                     //      src1.ready
		.src1_valid         (rsp_demux_013_src1_valid),                     //          .valid
		.src1_data          (rsp_demux_013_src1_data),                      //          .data
		.src1_channel       (rsp_demux_013_src1_channel),                   //          .channel
		.src1_startofpacket (rsp_demux_013_src1_startofpacket),             //          .startofpacket
		.src1_endofpacket   (rsp_demux_013_src1_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux_001 rsp_demux_014 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_018_src_ready),                         //      sink.ready
		.sink_channel       (router_018_src_channel),                       //          .channel
		.sink_data          (router_018_src_data),                          //          .data
		.sink_startofpacket (router_018_src_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (router_018_src_endofpacket),                   //          .endofpacket
		.sink_valid         (router_018_src_valid),                         //          .valid
		.src0_ready         (rsp_demux_014_src0_ready),                     //      src0.ready
		.src0_valid         (rsp_demux_014_src0_valid),                     //          .valid
		.src0_data          (rsp_demux_014_src0_data),                      //          .data
		.src0_channel       (rsp_demux_014_src0_channel),                   //          .channel
		.src0_startofpacket (rsp_demux_014_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (rsp_demux_014_src0_endofpacket),               //          .endofpacket
		.src1_ready         (rsp_demux_014_src1_ready),                     //      src1.ready
		.src1_valid         (rsp_demux_014_src1_valid),                     //          .valid
		.src1_data          (rsp_demux_014_src1_data),                      //          .data
		.src1_channel       (rsp_demux_014_src1_channel),                   //          .channel
		.src1_startofpacket (rsp_demux_014_src1_startofpacket),             //          .startofpacket
		.src1_endofpacket   (rsp_demux_014_src1_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_demux rsp_demux_015 (
		.clk                (clk_0_clk_clk),                                                      //       clk.clk
		.reset              (Processor1_reset_reset_bridge_in_reset_reset),                       // clk_reset.reset
		.sink_ready         (rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_015_src0_ready),                                           //      src0.ready
		.src0_valid         (rsp_demux_015_src0_valid),                                           //          .valid
		.src0_data          (rsp_demux_015_src0_data),                                            //          .data
		.src0_channel       (rsp_demux_015_src0_channel),                                         //          .channel
		.src0_startofpacket (rsp_demux_015_src0_startofpacket),                                   //          .startofpacket
		.src0_endofpacket   (rsp_demux_015_src0_endofpacket)                                      //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                            //       src.ready
		.src_valid           (rsp_mux_src_valid),                            //          .valid
		.src_data            (rsp_mux_src_data),                             //          .data
		.src_channel         (rsp_mux_src_channel),                          //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                    //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                      //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                         //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                         //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                       //          .channel
		.sink0_data          (rsp_demux_src0_data),                          //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                   //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                     //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                     //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                   //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                      //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),               //          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                     //     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                     //          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                   //          .channel
		.sink2_data          (rsp_demux_002_src0_data),                      //          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),             //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),               //          .endofpacket
		.sink3_ready         (rsp_demux_003_src0_ready),                     //     sink3.ready
		.sink3_valid         (rsp_demux_003_src0_valid),                     //          .valid
		.sink3_channel       (rsp_demux_003_src0_channel),                   //          .channel
		.sink3_data          (rsp_demux_003_src0_data),                      //          .data
		.sink3_startofpacket (rsp_demux_003_src0_startofpacket),             //          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src0_endofpacket),               //          .endofpacket
		.sink4_ready         (rsp_demux_004_src0_ready),                     //     sink4.ready
		.sink4_valid         (rsp_demux_004_src0_valid),                     //          .valid
		.sink4_channel       (rsp_demux_004_src0_channel),                   //          .channel
		.sink4_data          (rsp_demux_004_src0_data),                      //          .data
		.sink4_startofpacket (rsp_demux_004_src0_startofpacket),             //          .startofpacket
		.sink4_endofpacket   (rsp_demux_004_src0_endofpacket),               //          .endofpacket
		.sink5_ready         (rsp_demux_005_src0_ready),                     //     sink5.ready
		.sink5_valid         (rsp_demux_005_src0_valid),                     //          .valid
		.sink5_channel       (rsp_demux_005_src0_channel),                   //          .channel
		.sink5_data          (rsp_demux_005_src0_data),                      //          .data
		.sink5_startofpacket (rsp_demux_005_src0_startofpacket),             //          .startofpacket
		.sink5_endofpacket   (rsp_demux_005_src0_endofpacket),               //          .endofpacket
		.sink6_ready         (rsp_demux_006_src0_ready),                     //     sink6.ready
		.sink6_valid         (rsp_demux_006_src0_valid),                     //          .valid
		.sink6_channel       (rsp_demux_006_src0_channel),                   //          .channel
		.sink6_data          (rsp_demux_006_src0_data),                      //          .data
		.sink6_startofpacket (rsp_demux_006_src0_startofpacket),             //          .startofpacket
		.sink6_endofpacket   (rsp_demux_006_src0_endofpacket),               //          .endofpacket
		.sink7_ready         (rsp_demux_007_src0_ready),                     //     sink7.ready
		.sink7_valid         (rsp_demux_007_src0_valid),                     //          .valid
		.sink7_channel       (rsp_demux_007_src0_channel),                   //          .channel
		.sink7_data          (rsp_demux_007_src0_data),                      //          .data
		.sink7_startofpacket (rsp_demux_007_src0_startofpacket),             //          .startofpacket
		.sink7_endofpacket   (rsp_demux_007_src0_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_mux_001 rsp_mux_001 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor2_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                        //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                        //          .valid
		.src_data            (rsp_mux_001_src_data),                         //          .data
		.src_channel         (rsp_mux_001_src_channel),                      //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (rsp_demux_005_src1_ready),                     //     sink0.ready
		.sink0_valid         (rsp_demux_005_src1_valid),                     //          .valid
		.sink0_channel       (rsp_demux_005_src1_channel),                   //          .channel
		.sink0_data          (rsp_demux_005_src1_data),                      //          .data
		.sink0_startofpacket (rsp_demux_005_src1_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (rsp_demux_005_src1_endofpacket),               //          .endofpacket
		.sink1_ready         (rsp_demux_006_src1_ready),                     //     sink1.ready
		.sink1_valid         (rsp_demux_006_src1_valid),                     //          .valid
		.sink1_channel       (rsp_demux_006_src1_channel),                   //          .channel
		.sink1_data          (rsp_demux_006_src1_data),                      //          .data
		.sink1_startofpacket (rsp_demux_006_src1_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (rsp_demux_006_src1_endofpacket),               //          .endofpacket
		.sink2_ready         (rsp_demux_008_src0_ready),                     //     sink2.ready
		.sink2_valid         (rsp_demux_008_src0_valid),                     //          .valid
		.sink2_channel       (rsp_demux_008_src0_channel),                   //          .channel
		.sink2_data          (rsp_demux_008_src0_data),                      //          .data
		.sink2_startofpacket (rsp_demux_008_src0_startofpacket),             //          .startofpacket
		.sink2_endofpacket   (rsp_demux_008_src0_endofpacket),               //          .endofpacket
		.sink3_ready         (rsp_demux_009_src0_ready),                     //     sink3.ready
		.sink3_valid         (rsp_demux_009_src0_valid),                     //          .valid
		.sink3_channel       (rsp_demux_009_src0_channel),                   //          .channel
		.sink3_data          (rsp_demux_009_src0_data),                      //          .data
		.sink3_startofpacket (rsp_demux_009_src0_startofpacket),             //          .startofpacket
		.sink3_endofpacket   (rsp_demux_009_src0_endofpacket),               //          .endofpacket
		.sink4_ready         (rsp_demux_010_src0_ready),                     //     sink4.ready
		.sink4_valid         (rsp_demux_010_src0_valid),                     //          .valid
		.sink4_channel       (rsp_demux_010_src0_channel),                   //          .channel
		.sink4_data          (rsp_demux_010_src0_data),                      //          .data
		.sink4_startofpacket (rsp_demux_010_src0_startofpacket),             //          .startofpacket
		.sink4_endofpacket   (rsp_demux_010_src0_endofpacket),               //          .endofpacket
		.sink5_ready         (rsp_demux_011_src0_ready),                     //     sink5.ready
		.sink5_valid         (rsp_demux_011_src0_valid),                     //          .valid
		.sink5_channel       (rsp_demux_011_src0_channel),                   //          .channel
		.sink5_data          (rsp_demux_011_src0_data),                      //          .data
		.sink5_startofpacket (rsp_demux_011_src0_startofpacket),             //          .startofpacket
		.sink5_endofpacket   (rsp_demux_011_src0_endofpacket),               //          .endofpacket
		.sink6_ready         (rsp_demux_012_src0_ready),                     //     sink6.ready
		.sink6_valid         (rsp_demux_012_src0_valid),                     //          .valid
		.sink6_channel       (rsp_demux_012_src0_channel),                   //          .channel
		.sink6_data          (rsp_demux_012_src0_data),                      //          .data
		.sink6_startofpacket (rsp_demux_012_src0_startofpacket),             //          .startofpacket
		.sink6_endofpacket   (rsp_demux_012_src0_endofpacket),               //          .endofpacket
		.sink7_ready         (rsp_demux_013_src0_ready),                     //     sink7.ready
		.sink7_valid         (rsp_demux_013_src0_valid),                     //          .valid
		.sink7_channel       (rsp_demux_013_src0_channel),                   //          .channel
		.sink7_data          (rsp_demux_013_src0_data),                      //          .data
		.sink7_startofpacket (rsp_demux_013_src0_startofpacket),             //          .startofpacket
		.sink7_endofpacket   (rsp_demux_013_src0_endofpacket),               //          .endofpacket
		.sink8_ready         (rsp_demux_014_src0_ready),                     //     sink8.ready
		.sink8_valid         (rsp_demux_014_src0_valid),                     //          .valid
		.sink8_channel       (rsp_demux_014_src0_channel),                   //          .channel
		.sink8_data          (rsp_demux_014_src0_data),                      //          .data
		.sink8_startofpacket (rsp_demux_014_src0_startofpacket),             //          .startofpacket
		.sink8_endofpacket   (rsp_demux_014_src0_endofpacket),               //          .endofpacket
		.sink9_ready         (rsp_demux_015_src0_ready),                     //     sink9.ready
		.sink9_valid         (rsp_demux_015_src0_valid),                     //          .valid
		.sink9_channel       (rsp_demux_015_src0_channel),                   //          .channel
		.sink9_data          (rsp_demux_015_src0_data),                      //          .data
		.sink9_startofpacket (rsp_demux_015_src0_startofpacket),             //          .startofpacket
		.sink9_endofpacket   (rsp_demux_015_src0_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_mux_002 rsp_mux_002 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor2_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                        //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                        //          .valid
		.src_data            (rsp_mux_002_src_data),                         //          .data
		.src_channel         (rsp_mux_002_src_channel),                      //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (rsp_demux_005_src2_ready),                     //     sink0.ready
		.sink0_valid         (rsp_demux_005_src2_valid),                     //          .valid
		.sink0_channel       (rsp_demux_005_src2_channel),                   //          .channel
		.sink0_data          (rsp_demux_005_src2_data),                      //          .data
		.sink0_startofpacket (rsp_demux_005_src2_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (rsp_demux_005_src2_endofpacket),               //          .endofpacket
		.sink1_ready         (rsp_demux_006_src2_ready),                     //     sink1.ready
		.sink1_valid         (rsp_demux_006_src2_valid),                     //          .valid
		.sink1_channel       (rsp_demux_006_src2_channel),                   //          .channel
		.sink1_data          (rsp_demux_006_src2_data),                      //          .data
		.sink1_startofpacket (rsp_demux_006_src2_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (rsp_demux_006_src2_endofpacket),               //          .endofpacket
		.sink2_ready         (rsp_demux_008_src1_ready),                     //     sink2.ready
		.sink2_valid         (rsp_demux_008_src1_valid),                     //          .valid
		.sink2_channel       (rsp_demux_008_src1_channel),                   //          .channel
		.sink2_data          (rsp_demux_008_src1_data),                      //          .data
		.sink2_startofpacket (rsp_demux_008_src1_startofpacket),             //          .startofpacket
		.sink2_endofpacket   (rsp_demux_008_src1_endofpacket),               //          .endofpacket
		.sink3_ready         (rsp_demux_009_src1_ready),                     //     sink3.ready
		.sink3_valid         (rsp_demux_009_src1_valid),                     //          .valid
		.sink3_channel       (rsp_demux_009_src1_channel),                   //          .channel
		.sink3_data          (rsp_demux_009_src1_data),                      //          .data
		.sink3_startofpacket (rsp_demux_009_src1_startofpacket),             //          .startofpacket
		.sink3_endofpacket   (rsp_demux_009_src1_endofpacket),               //          .endofpacket
		.sink4_ready         (rsp_demux_010_src1_ready),                     //     sink4.ready
		.sink4_valid         (rsp_demux_010_src1_valid),                     //          .valid
		.sink4_channel       (rsp_demux_010_src1_channel),                   //          .channel
		.sink4_data          (rsp_demux_010_src1_data),                      //          .data
		.sink4_startofpacket (rsp_demux_010_src1_startofpacket),             //          .startofpacket
		.sink4_endofpacket   (rsp_demux_010_src1_endofpacket),               //          .endofpacket
		.sink5_ready         (rsp_demux_011_src1_ready),                     //     sink5.ready
		.sink5_valid         (rsp_demux_011_src1_valid),                     //          .valid
		.sink5_channel       (rsp_demux_011_src1_channel),                   //          .channel
		.sink5_data          (rsp_demux_011_src1_data),                      //          .data
		.sink5_startofpacket (rsp_demux_011_src1_startofpacket),             //          .startofpacket
		.sink5_endofpacket   (rsp_demux_011_src1_endofpacket),               //          .endofpacket
		.sink6_ready         (rsp_demux_012_src1_ready),                     //     sink6.ready
		.sink6_valid         (rsp_demux_012_src1_valid),                     //          .valid
		.sink6_channel       (rsp_demux_012_src1_channel),                   //          .channel
		.sink6_data          (rsp_demux_012_src1_data),                      //          .data
		.sink6_startofpacket (rsp_demux_012_src1_startofpacket),             //          .startofpacket
		.sink6_endofpacket   (rsp_demux_012_src1_endofpacket),               //          .endofpacket
		.sink7_ready         (rsp_demux_013_src1_ready),                     //     sink7.ready
		.sink7_valid         (rsp_demux_013_src1_valid),                     //          .valid
		.sink7_channel       (rsp_demux_013_src1_channel),                   //          .channel
		.sink7_data          (rsp_demux_013_src1_data),                      //          .data
		.sink7_startofpacket (rsp_demux_013_src1_startofpacket),             //          .startofpacket
		.sink7_endofpacket   (rsp_demux_013_src1_endofpacket),               //          .endofpacket
		.sink8_ready         (rsp_demux_014_src1_ready),                     //     sink8.ready
		.sink8_valid         (rsp_demux_014_src1_valid),                     //          .valid
		.sink8_channel       (rsp_demux_014_src1_channel),                   //          .channel
		.sink8_data          (rsp_demux_014_src1_data),                      //          .data
		.sink8_startofpacket (rsp_demux_014_src1_startofpacket),             //          .startofpacket
		.sink8_endofpacket   (rsp_demux_014_src1_endofpacket)                //          .endofpacket
	);

	Lab7_mm_interconnect_0_rsp_mux_003 rsp_mux_003 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (Processor1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_003_src_ready),                        //       src.ready
		.src_valid           (rsp_mux_003_src_valid),                        //          .valid
		.src_data            (rsp_mux_003_src_data),                         //          .data
		.src_channel         (rsp_mux_003_src_channel),                      //          .channel
		.src_startofpacket   (rsp_mux_003_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (rsp_mux_003_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (rsp_demux_001_src1_ready),                     //     sink0.ready
		.sink0_valid         (rsp_demux_001_src1_valid),                     //          .valid
		.sink0_channel       (rsp_demux_001_src1_channel),                   //          .channel
		.sink0_data          (rsp_demux_001_src1_data),                      //          .data
		.sink0_startofpacket (rsp_demux_001_src1_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (rsp_demux_001_src1_endofpacket),               //          .endofpacket
		.sink1_ready         (rsp_demux_002_src1_ready),                     //     sink1.ready
		.sink1_valid         (rsp_demux_002_src1_valid),                     //          .valid
		.sink1_channel       (rsp_demux_002_src1_channel),                   //          .channel
		.sink1_data          (rsp_demux_002_src1_data),                      //          .data
		.sink1_startofpacket (rsp_demux_002_src1_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (rsp_demux_002_src1_endofpacket),               //          .endofpacket
		.sink2_ready         (rsp_demux_004_src1_ready),                     //     sink2.ready
		.sink2_valid         (rsp_demux_004_src1_valid),                     //          .valid
		.sink2_channel       (rsp_demux_004_src1_channel),                   //          .channel
		.sink2_data          (rsp_demux_004_src1_data),                      //          .data
		.sink2_startofpacket (rsp_demux_004_src1_startofpacket),             //          .startofpacket
		.sink2_endofpacket   (rsp_demux_004_src1_endofpacket),               //          .endofpacket
		.sink3_ready         (rsp_demux_005_src3_ready),                     //     sink3.ready
		.sink3_valid         (rsp_demux_005_src3_valid),                     //          .valid
		.sink3_channel       (rsp_demux_005_src3_channel),                   //          .channel
		.sink3_data          (rsp_demux_005_src3_data),                      //          .data
		.sink3_startofpacket (rsp_demux_005_src3_startofpacket),             //          .startofpacket
		.sink3_endofpacket   (rsp_demux_005_src3_endofpacket),               //          .endofpacket
		.sink4_ready         (rsp_demux_006_src3_ready),                     //     sink4.ready
		.sink4_valid         (rsp_demux_006_src3_valid),                     //          .valid
		.sink4_channel       (rsp_demux_006_src3_channel),                   //          .channel
		.sink4_data          (rsp_demux_006_src3_data),                      //          .data
		.sink4_startofpacket (rsp_demux_006_src3_startofpacket),             //          .startofpacket
		.sink4_endofpacket   (rsp_demux_006_src3_endofpacket)                //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (28),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (37),
		.IN_PKT_BYTE_CNT_L             (35),
		.IN_PKT_TRANS_COMPRESSED_READ  (29),
		.IN_PKT_TRANS_WRITE            (31),
		.IN_PKT_BURSTWRAP_H            (40),
		.IN_PKT_BURSTWRAP_L            (38),
		.IN_PKT_BURST_SIZE_H           (43),
		.IN_PKT_BURST_SIZE_L           (41),
		.IN_PKT_RESPONSE_STATUS_H      (67),
		.IN_PKT_RESPONSE_STATUS_L      (66),
		.IN_PKT_TRANS_EXCLUSIVE        (34),
		.IN_PKT_BURST_TYPE_H           (45),
		.IN_PKT_BURST_TYPE_L           (44),
		.IN_PKT_ORI_BURST_SIZE_L       (68),
		.IN_PKT_ORI_BURST_SIZE_H       (70),
		.IN_ST_DATA_W                  (71),
		.OUT_PKT_ADDR_H                (55),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (64),
		.OUT_PKT_BYTE_CNT_L            (62),
		.OUT_PKT_TRANS_COMPRESSED_READ (56),
		.OUT_PKT_BURST_SIZE_H          (70),
		.OUT_PKT_BURST_SIZE_L          (68),
		.OUT_PKT_RESPONSE_STATUS_H     (94),
		.OUT_PKT_RESPONSE_STATUS_L     (93),
		.OUT_PKT_TRANS_EXCLUSIVE       (61),
		.OUT_PKT_BURST_TYPE_H          (72),
		.OUT_PKT_BURST_TYPE_L          (71),
		.OUT_PKT_ORI_BURST_SIZE_L      (95),
		.OUT_PKT_ORI_BURST_SIZE_H      (97),
		.OUT_ST_DATA_W                 (98),
		.ST_CHANNEL_W                  (16),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) rooms_manager_0_avalon_slave_0_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                                      //       clk.clk
		.reset                (Processor1_reset_reset_bridge_in_reset_reset),                       // clk_reset.reset
		.in_valid             (router_019_src_valid),                                               //      sink.valid
		.in_channel           (router_019_src_channel),                                             //          .channel
		.in_startofpacket     (router_019_src_startofpacket),                                       //          .startofpacket
		.in_endofpacket       (router_019_src_endofpacket),                                         //          .endofpacket
		.in_ready             (router_019_src_ready),                                               //          .ready
		.in_data              (router_019_src_data),                                                //          .data
		.out_endofpacket      (rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_data),          //          .data
		.out_channel          (rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (rooms_manager_0_avalon_slave_0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                              // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (55),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (64),
		.IN_PKT_BYTE_CNT_L             (62),
		.IN_PKT_TRANS_COMPRESSED_READ  (56),
		.IN_PKT_TRANS_WRITE            (58),
		.IN_PKT_BURSTWRAP_H            (67),
		.IN_PKT_BURSTWRAP_L            (65),
		.IN_PKT_BURST_SIZE_H           (70),
		.IN_PKT_BURST_SIZE_L           (68),
		.IN_PKT_RESPONSE_STATUS_H      (94),
		.IN_PKT_RESPONSE_STATUS_L      (93),
		.IN_PKT_TRANS_EXCLUSIVE        (61),
		.IN_PKT_BURST_TYPE_H           (72),
		.IN_PKT_BURST_TYPE_L           (71),
		.IN_PKT_ORI_BURST_SIZE_L       (95),
		.IN_PKT_ORI_BURST_SIZE_H       (97),
		.IN_ST_DATA_W                  (98),
		.OUT_PKT_ADDR_H                (28),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (37),
		.OUT_PKT_BYTE_CNT_L            (35),
		.OUT_PKT_TRANS_COMPRESSED_READ (29),
		.OUT_PKT_BURST_SIZE_H          (43),
		.OUT_PKT_BURST_SIZE_L          (41),
		.OUT_PKT_RESPONSE_STATUS_H     (67),
		.OUT_PKT_RESPONSE_STATUS_L     (66),
		.OUT_PKT_TRANS_EXCLUSIVE       (34),
		.OUT_PKT_BURST_TYPE_H          (45),
		.OUT_PKT_BURST_TYPE_L          (44),
		.OUT_PKT_ORI_BURST_SIZE_L      (68),
		.OUT_PKT_ORI_BURST_SIZE_H      (70),
		.OUT_ST_DATA_W                 (71),
		.ST_CHANNEL_W                  (16),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) rooms_manager_0_avalon_slave_0_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                                      //       clk.clk
		.reset                (Processor1_reset_reset_bridge_in_reset_reset),                       // clk_reset.reset
		.in_valid             (cmd_mux_015_src_valid),                                              //      sink.valid
		.in_channel           (cmd_mux_015_src_channel),                                            //          .channel
		.in_startofpacket     (cmd_mux_015_src_startofpacket),                                      //          .startofpacket
		.in_endofpacket       (cmd_mux_015_src_endofpacket),                                        //          .endofpacket
		.in_ready             (cmd_mux_015_src_ready),                                              //          .ready
		.in_data              (cmd_mux_015_src_data),                                               //          .data
		.out_endofpacket      (rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_data),          //          .data
		.out_channel          (rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (rooms_manager_0_avalon_slave_0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                              // (terminated)
	);

	Lab7_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (clk_0_clk_clk),                                          // in_clk_0.clk
		.in_rst_0_reset (Processor1_reset_reset_bridge_in_reset_reset),           // in_rst_0.reset
		.in_0_data      (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                           //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                          //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                          //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                           //         .error
	);

	Lab7_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (clk_0_clk_clk),                                         // in_clk_0.clk
		.in_rst_0_reset (Processor1_reset_reset_bridge_in_reset_reset),          // in_rst_0.reset
		.in_0_data      (processor1_debug_mem_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (processor1_debug_mem_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (processor1_debug_mem_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),                      //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),                     //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),                     //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)                      //         .error
	);

	Lab7_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (Processor1_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (ram1_s1_agent_rdata_fifo_src_data),            //     in_0.data
		.in_0_valid     (ram1_s1_agent_rdata_fifo_src_valid),           //         .valid
		.in_0_ready     (ram1_s1_agent_rdata_fifo_src_ready),           //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)             //         .error
	);

	Lab7_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (Processor1_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (sw_sliders_s1_agent_rdata_fifo_src_data),      //     in_0.data
		.in_0_valid     (sw_sliders_s1_agent_rdata_fifo_src_valid),     //         .valid
		.in_0_ready     (sw_sliders_s1_agent_rdata_fifo_src_ready),     //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)             //         .error
	);

	Lab7_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (Processor1_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (timer1_s1_agent_rdata_fifo_src_data),          //     in_0.data
		.in_0_valid     (timer1_s1_agent_rdata_fifo_src_valid),         //         .valid
		.in_0_ready     (timer1_s1_agent_rdata_fifo_src_ready),         //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)             //         .error
	);

	Lab7_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (clk_0_clk_clk),                                    // in_clk_0.clk
		.in_rst_0_reset (SHARED_MEMORY_reset1_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (shared_memory_s1_agent_rdata_fifo_src_data),       //     in_0.data
		.in_0_valid     (shared_memory_s1_agent_rdata_fifo_src_valid),      //         .valid
		.in_0_ready     (shared_memory_s1_agent_rdata_fifo_src_ready),      //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),                 //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),                //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),                //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)                 //         .error
	);

	Lab7_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_006 (
		.in_clk_0_clk   (clk_0_clk_clk),                                    // in_clk_0.clk
		.in_rst_0_reset (SHARED_MEMORY_reset1_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (mutex_s1_agent_rdata_fifo_src_data),               //     in_0.data
		.in_0_valid     (mutex_s1_agent_rdata_fifo_src_valid),              //         .valid
		.in_0_ready     (mutex_s1_agent_rdata_fifo_src_ready),              //         .ready
		.out_0_data     (avalon_st_adapter_006_out_0_data),                 //    out_0.data
		.out_0_valid    (avalon_st_adapter_006_out_0_valid),                //         .valid
		.out_0_ready    (avalon_st_adapter_006_out_0_ready),                //         .ready
		.out_0_error    (avalon_st_adapter_006_out_0_error)                 //         .error
	);

	Lab7_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_007 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (Processor1_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (pushbutton_s1_agent_rdata_fifo_src_data),      //     in_0.data
		.in_0_valid     (pushbutton_s1_agent_rdata_fifo_src_valid),     //         .valid
		.in_0_ready     (pushbutton_s1_agent_rdata_fifo_src_ready),     //         .ready
		.out_0_data     (avalon_st_adapter_007_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_007_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_007_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_007_out_0_error)             //         .error
	);

	Lab7_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_008 (
		.in_clk_0_clk   (clk_0_clk_clk),                                         // in_clk_0.clk
		.in_rst_0_reset (Processor2_reset_reset_bridge_in_reset_reset),          // in_rst_0.reset
		.in_0_data      (processor2_debug_mem_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (processor2_debug_mem_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (processor2_debug_mem_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_008_out_0_data),                      //    out_0.data
		.out_0_valid    (avalon_st_adapter_008_out_0_valid),                     //         .valid
		.out_0_ready    (avalon_st_adapter_008_out_0_ready),                     //         .ready
		.out_0_error    (avalon_st_adapter_008_out_0_error)                      //         .error
	);

	Lab7_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_009 (
		.in_clk_0_clk   (clk_0_clk_clk),                           // in_clk_0.clk
		.in_rst_0_reset (RAM2_reset1_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (ram2_s1_agent_rdata_fifo_src_data),       //     in_0.data
		.in_0_valid     (ram2_s1_agent_rdata_fifo_src_valid),      //         .valid
		.in_0_ready     (ram2_s1_agent_rdata_fifo_src_ready),      //         .ready
		.out_0_data     (avalon_st_adapter_009_out_0_data),        //    out_0.data
		.out_0_valid    (avalon_st_adapter_009_out_0_valid),       //         .valid
		.out_0_ready    (avalon_st_adapter_009_out_0_ready),       //         .ready
		.out_0_error    (avalon_st_adapter_009_out_0_error)        //         .error
	);

	Lab7_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_010 (
		.in_clk_0_clk   (clk_0_clk_clk),                           // in_clk_0.clk
		.in_rst_0_reset (RAM2_reset1_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (timer2_s1_agent_rdata_fifo_src_data),     //     in_0.data
		.in_0_valid     (timer2_s1_agent_rdata_fifo_src_valid),    //         .valid
		.in_0_ready     (timer2_s1_agent_rdata_fifo_src_ready),    //         .ready
		.out_0_data     (avalon_st_adapter_010_out_0_data),        //    out_0.data
		.out_0_valid    (avalon_st_adapter_010_out_0_valid),       //         .valid
		.out_0_ready    (avalon_st_adapter_010_out_0_ready),       //         .ready
		.out_0_error    (avalon_st_adapter_010_out_0_error)        //         .error
	);

	Lab7_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_011 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (Processor1_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (hex_5_6_s1_agent_rdata_fifo_src_data),         //     in_0.data
		.in_0_valid     (hex_5_6_s1_agent_rdata_fifo_src_valid),        //         .valid
		.in_0_ready     (hex_5_6_s1_agent_rdata_fifo_src_ready),        //         .ready
		.out_0_data     (avalon_st_adapter_011_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_011_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_011_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_011_out_0_error)             //         .error
	);

	Lab7_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_012 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (Processor1_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (hex_3_4_s1_agent_rdata_fifo_src_data),         //     in_0.data
		.in_0_valid     (hex_3_4_s1_agent_rdata_fifo_src_valid),        //         .valid
		.in_0_ready     (hex_3_4_s1_agent_rdata_fifo_src_ready),        //         .ready
		.out_0_data     (avalon_st_adapter_012_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_012_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_012_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_012_out_0_error)             //         .error
	);

	Lab7_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_013 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (Processor1_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (hex_1_2_s1_agent_rdata_fifo_src_data),         //     in_0.data
		.in_0_valid     (hex_1_2_s1_agent_rdata_fifo_src_valid),        //         .valid
		.in_0_ready     (hex_1_2_s1_agent_rdata_fifo_src_ready),        //         .ready
		.out_0_data     (avalon_st_adapter_013_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_013_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_013_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_013_out_0_error)             //         .error
	);

	Lab7_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_014 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (Processor1_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (leds_s1_agent_rdata_fifo_src_data),            //     in_0.data
		.in_0_valid     (leds_s1_agent_rdata_fifo_src_valid),           //         .valid
		.in_0_ready     (leds_s1_agent_rdata_fifo_src_ready),           //         .ready
		.out_0_data     (avalon_st_adapter_014_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_014_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_014_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_014_out_0_error)             //         .error
	);

	Lab7_mm_interconnect_0_avalon_st_adapter_015 #(
		.inBitsPerSymbol (10),
		.inUsePackets    (0),
		.inDataWidth     (10),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (10),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_015 (
		.in_clk_0_clk   (clk_0_clk_clk),                                             // in_clk_0.clk
		.in_rst_0_reset (Processor1_reset_reset_bridge_in_reset_reset),              // in_rst_0.reset
		.in_0_data      (rooms_manager_0_avalon_slave_0_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (rooms_manager_0_avalon_slave_0_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (rooms_manager_0_avalon_slave_0_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_015_out_0_data),                          //    out_0.data
		.out_0_valid    (avalon_st_adapter_015_out_0_valid),                         //         .valid
		.out_0_ready    (avalon_st_adapter_015_out_0_ready),                         //         .ready
		.out_0_error    (avalon_st_adapter_015_out_0_error)                          //         .error
	);

endmodule
