#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18b47f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18b4980 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x18b5260 .functor NOT 1, L_0x18f17f0, C4<0>, C4<0>, C4<0>;
L_0x18f1500 .functor XOR 1, L_0x18f1330, L_0x18f1460, C4<0>, C4<0>;
L_0x18f16e0 .functor XOR 1, L_0x18f1500, L_0x18f1610, C4<0>, C4<0>;
v0x18df8a0_0 .net *"_ivl_10", 0 0, L_0x18f1610;  1 drivers
v0x18df9a0_0 .net *"_ivl_12", 0 0, L_0x18f16e0;  1 drivers
v0x18dfa80_0 .net *"_ivl_2", 0 0, L_0x18f1290;  1 drivers
v0x18dfb40_0 .net *"_ivl_4", 0 0, L_0x18f1330;  1 drivers
v0x18dfc20_0 .net *"_ivl_6", 0 0, L_0x18f1460;  1 drivers
v0x18dfd50_0 .net *"_ivl_8", 0 0, L_0x18f1500;  1 drivers
v0x18dfe30_0 .var "clk", 0 0;
v0x18dfed0_0 .net "reset", 0 0, v0x18dec00_0;  1 drivers
v0x18dff70_0 .net "shift_ena_dut", 0 0, v0x18df4c0_0;  1 drivers
v0x18e0010_0 .net "shift_ena_ref", 0 0, L_0x18f1130;  1 drivers
v0x18e00e0_0 .var/2u "stats1", 159 0;
v0x18e0180_0 .var/2u "strobe", 0 0;
v0x18e0240_0 .net "tb_match", 0 0, L_0x18f17f0;  1 drivers
v0x18e0300_0 .net "tb_mismatch", 0 0, L_0x18b5260;  1 drivers
L_0x18f1290 .concat [ 1 0 0 0], L_0x18f1130;
L_0x18f1330 .concat [ 1 0 0 0], L_0x18f1130;
L_0x18f1460 .concat [ 1 0 0 0], v0x18df4c0_0;
L_0x18f1610 .concat [ 1 0 0 0], L_0x18f1130;
L_0x18f17f0 .cmp/eeq 1, L_0x18f1290, L_0x18f16e0;
S_0x18b4b10 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x18b4980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1883a40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1883a80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x1883ac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x1883b00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x1883b40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x18a9b70 .functor OR 1, L_0x18f05b0, L_0x18f0860, C4<0>, C4<0>;
L_0x18f0d60 .functor OR 1, L_0x18a9b70, L_0x18f0be0, C4<0>, C4<0>;
L_0x18f1130 .functor OR 1, L_0x18f0d60, L_0x18f0fa0, C4<0>, C4<0>;
v0x18a9cf0_0 .net *"_ivl_0", 31 0, L_0x18e0440;  1 drivers
L_0x7f9fd1c9d0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18a9d90_0 .net *"_ivl_11", 28 0, L_0x7f9fd1c9d0a8;  1 drivers
L_0x7f9fd1c9d0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x18a6490_0 .net/2u *"_ivl_12", 31 0, L_0x7f9fd1c9d0f0;  1 drivers
v0x18dd7f0_0 .net *"_ivl_14", 0 0, L_0x18f0860;  1 drivers
v0x18dd8b0_0 .net *"_ivl_17", 0 0, L_0x18a9b70;  1 drivers
v0x18dd9c0_0 .net *"_ivl_18", 31 0, L_0x18f0aa0;  1 drivers
L_0x7f9fd1c9d138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18ddaa0_0 .net *"_ivl_21", 28 0, L_0x7f9fd1c9d138;  1 drivers
L_0x7f9fd1c9d180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x18ddb80_0 .net/2u *"_ivl_22", 31 0, L_0x7f9fd1c9d180;  1 drivers
v0x18ddc60_0 .net *"_ivl_24", 0 0, L_0x18f0be0;  1 drivers
v0x18ddd20_0 .net *"_ivl_27", 0 0, L_0x18f0d60;  1 drivers
v0x18ddde0_0 .net *"_ivl_28", 31 0, L_0x18f0e70;  1 drivers
L_0x7f9fd1c9d018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18ddec0_0 .net *"_ivl_3", 28 0, L_0x7f9fd1c9d018;  1 drivers
L_0x7f9fd1c9d1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18ddfa0_0 .net *"_ivl_31", 28 0, L_0x7f9fd1c9d1c8;  1 drivers
L_0x7f9fd1c9d210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x18de080_0 .net/2u *"_ivl_32", 31 0, L_0x7f9fd1c9d210;  1 drivers
v0x18de160_0 .net *"_ivl_34", 0 0, L_0x18f0fa0;  1 drivers
L_0x7f9fd1c9d060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18de220_0 .net/2u *"_ivl_4", 31 0, L_0x7f9fd1c9d060;  1 drivers
v0x18de300_0 .net *"_ivl_6", 0 0, L_0x18f05b0;  1 drivers
v0x18de3c0_0 .net *"_ivl_8", 31 0, L_0x18f0720;  1 drivers
v0x18de4a0_0 .net "clk", 0 0, v0x18dfe30_0;  1 drivers
v0x18de560_0 .var "next", 2 0;
v0x18de640_0 .net "reset", 0 0, v0x18dec00_0;  alias, 1 drivers
v0x18de700_0 .net "shift_ena", 0 0, L_0x18f1130;  alias, 1 drivers
v0x18de7c0_0 .var "state", 2 0;
E_0x18afda0 .event posedge, v0x18de4a0_0;
E_0x18afff0 .event anyedge, v0x18de7c0_0;
L_0x18e0440 .concat [ 3 29 0 0], v0x18de7c0_0, L_0x7f9fd1c9d018;
L_0x18f05b0 .cmp/eq 32, L_0x18e0440, L_0x7f9fd1c9d060;
L_0x18f0720 .concat [ 3 29 0 0], v0x18de7c0_0, L_0x7f9fd1c9d0a8;
L_0x18f0860 .cmp/eq 32, L_0x18f0720, L_0x7f9fd1c9d0f0;
L_0x18f0aa0 .concat [ 3 29 0 0], v0x18de7c0_0, L_0x7f9fd1c9d138;
L_0x18f0be0 .cmp/eq 32, L_0x18f0aa0, L_0x7f9fd1c9d180;
L_0x18f0e70 .concat [ 3 29 0 0], v0x18de7c0_0, L_0x7f9fd1c9d1c8;
L_0x18f0fa0 .cmp/eq 32, L_0x18f0e70, L_0x7f9fd1c9d210;
S_0x18de920 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x18b4980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x18deb40_0 .net "clk", 0 0, v0x18dfe30_0;  alias, 1 drivers
v0x18dec00_0 .var "reset", 0 0;
E_0x18b0b00/0 .event negedge, v0x18de4a0_0;
E_0x18b0b00/1 .event posedge, v0x18de4a0_0;
E_0x18b0b00 .event/or E_0x18b0b00/0, E_0x18b0b00/1;
S_0x18decf0 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x18b4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x18def00 .param/l "B0" 0 4 8, C4<000>;
P_0x18def40 .param/l "B1" 0 4 8, C4<001>;
P_0x18def80 .param/l "B2" 0 4 8, C4<010>;
P_0x18defc0 .param/l "B3" 0 4 8, C4<011>;
P_0x18df000 .param/l "DONE" 0 4 8, C4<100>;
v0x18df2a0_0 .net "clk", 0 0, v0x18dfe30_0;  alias, 1 drivers
v0x18df3b0_0 .net "reset", 0 0, v0x18dec00_0;  alias, 1 drivers
v0x18df4c0_0 .var "shift_ena", 0 0;
v0x18df560_0 .var "state", 2 0;
E_0x18989f0 .event anyedge, v0x18df560_0;
S_0x18df6a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x18b4980;
 .timescale -12 -12;
E_0x18bedc0 .event anyedge, v0x18e0180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18e0180_0;
    %nor/r;
    %assign/vec4 v0x18e0180_0, 0;
    %wait E_0x18bedc0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18de920;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b0b00;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x18dec00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x18b4b10;
T_2 ;
Ewait_0 .event/or E_0x18afff0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x18de7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x18de560_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x18de560_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x18de560_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x18de560_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x18de560_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x18b4b10;
T_3 ;
    %wait E_0x18afda0;
    %load/vec4 v0x18de640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18de7c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x18de560_0;
    %assign/vec4 v0x18de7c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x18decf0;
T_4 ;
    %wait E_0x18afda0;
    %load/vec4 v0x18df3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18df560_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x18df560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18df560_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x18df560_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x18df560_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x18df560_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x18df560_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x18df560_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18decf0;
T_5 ;
    %wait E_0x18989f0;
    %load/vec4 v0x18df560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18df4c0_0, 0, 1;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18df4c0_0, 0, 1;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18df4c0_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18df4c0_0, 0, 1;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18df4c0_0, 0, 1;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18df4c0_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x18b4980;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18dfe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18e0180_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x18b4980;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x18dfe30_0;
    %inv;
    %store/vec4 v0x18dfe30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x18b4980;
T_8 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18deb40_0, v0x18e0300_0, v0x18dfe30_0, v0x18dfed0_0, v0x18e0010_0, v0x18dff70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x18b4980;
T_9 ;
    %load/vec4 v0x18e00e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18e00e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18e00e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18e00e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18e00e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18e00e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18e00e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x18b4980;
T_10 ;
    %wait E_0x18b0b00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18e00e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e00e0_0, 4, 32;
    %load/vec4 v0x18e0240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18e00e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e00e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18e00e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e00e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18e0010_0;
    %load/vec4 v0x18e0010_0;
    %load/vec4 v0x18dff70_0;
    %xor;
    %load/vec4 v0x18e0010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18e00e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e00e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18e00e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e00e0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/review2015_fsmshift/iter0/response18/top_module.sv";
