<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="block_design_axi_dma_0_1_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_axi_dma_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_rst_ps8_0_100M_1_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_rst_ps8_0_100M_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_axi_smc_1_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_axi_smc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_xbar_1_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_xbar_2_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_xbar_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_ds_1_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_auto_ds_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_ds_0_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="block_design_auto_ds_1_synth_1"/>
	</Run>
	<Run Id="block_design_auto_pc_0_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_pc_1_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="block_design_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="block_design_auto_ss_slidr_1_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_auto_ss_slidr_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_us_1_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_ss_u_1_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_auto_ss_u_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_ss_u_0_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_auto_ss_u_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_us_0_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="block_design_auto_us_1_synth_1"/>
	</Run>
	<Run Id="block_design_auto_ss_slidr_0_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_auto_ss_slidr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_ss_slid_0_synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/block_design_auto_ss_slid_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/FPGA/ascon_test/ascon_test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="block_design_axi_dma_0_1_synth_1"/>
		<Parent Id="block_design_rst_ps8_0_100M_1_synth_1"/>
		<Parent Id="block_design_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="block_design_axi_smc_1_synth_1"/>
		<Parent Id="block_design_xbar_1_synth_1"/>
		<Parent Id="block_design_xbar_2_synth_1"/>
		<Parent Id="block_design_auto_ds_1_synth_1"/>
		<Parent Id="block_design_auto_ds_0_synth_1"/>
		<Parent Id="block_design_auto_pc_0_synth_1"/>
		<Parent Id="block_design_auto_pc_1_synth_1"/>
		<Parent Id="block_design_auto_ss_slidr_1_synth_1"/>
		<Parent Id="block_design_auto_us_1_synth_1"/>
		<Parent Id="block_design_auto_ss_u_1_synth_1"/>
		<Parent Id="block_design_auto_ss_u_0_synth_1"/>
		<Parent Id="block_design_auto_us_0_synth_1"/>
		<Parent Id="block_design_auto_ss_slidr_0_synth_1"/>
		<Parent Id="block_design_auto_ss_slid_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

