$comment
	File created using the following command:
		vcd file Block1.msim.vcd -direction
$end
$date
	Thu Sep 17 15:34:10 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Block1_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " CLR $end
$var reg 1 # GND $end
$var reg 1 $ S0 $end
$var reg 1 % S1 $end
$var reg 1 & SBR0 $end
$var reg 1 ' SELECT $end
$var wire 1 ( D $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / D~output_o $end
$var wire 1 0 CLK~input_o $end
$var wire 1 1 CLK~inputclkctrl_outclk $end
$var wire 1 2 GND~input_o $end
$var wire 1 3 S1~input_o $end
$var wire 1 4 S0~input_o $end
$var wire 1 5 inst|34~1_combout $end
$var wire 1 6 CLR~input_o $end
$var wire 1 7 CLR~inputclkctrl_outclk $end
$var wire 1 8 inst|34~0_combout $end
$var wire 1 9 inst|38~q $end
$var wire 1 : inst|35~0_combout $end
$var wire 1 ; inst|39~q $end
$var wire 1 < inst|36~0_combout $end
$var wire 1 = inst|40~q $end
$var wire 1 > inst|37~0_combout $end
$var wire 1 ? SBR0~input_o $end
$var wire 1 @ SELECT~input_o $end
$var wire 1 A inst|37~1_combout $end
$var wire 1 B inst|37~2_combout $end
$var wire 1 C inst|41~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
1$
0%
1&
1'
0(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
14
05
16
17
18
09
0:
0;
0<
0=
0>
1?
1@
1A
1B
0C
$end
#50000
1!
10
11
1C
1/
1(
1<
#100000
0!
00
01
#150000
1!
10
11
1=
1:
#200000
0&
0!
0?
00
01
0A
0B
#250000
1!
10
11
1;
0C
0/
0(
0<
15
#300000
1&
0!
1?
00
01
1A
1B
#350000
1!
10
11
0=
19
1C
1/
1(
0:
1<
#370000
0'
0@
#400000
0&
0!
0?
00
01
#450000
1!
10
11
1=
0;
1:
05
#500000
0!
00
01
#550000
1!
10
11
1;
09
15
#600000
0!
00
01
#650000
1!
10
11
19
#700000
0!
00
01
#750000
1!
10
11
#800000
0!
00
01
#850000
1!
10
11
#900000
0!
00
01
#950000
1!
10
11
#1000000
