# RTL Design Practice

This repository contains a collection of RTL (Register Transfer Level) design implementations created as part of my learning and practice in Digital Design using Verilog HDL.

## 📘 About

This project is intended to:
- Reinforce fundamentals of digital logic design
- Practice writing synthesizable Verilog
- Simulate and verify digital modules
- Explore design methodologies and best practices

## 🛠️ Tools & Technologies

- **HDL**: Verilog
- **Version Control**: Git


