
\begin{DoxyItemize}
\item \hyperlink{SM_SPI0}{S\-M\-\_\-\-S\-P\-I0 (S\-P\-I\-Master\-\_\-\-L\-D\-D)}
\item \hyperlink{SS_SPI1}{S\-S\-\_\-\-S\-P\-I1 (S\-P\-I\-Slave\-\_\-\-L\-D\-D)}
\item \hyperlink{SysTick}{Sys\-Tick (Init\-\_\-\-Sys\-Tick)}
\item \hyperlink{BitIO_AD_NOT_RESET0}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T0 (Bit\-I\-O\-\_\-\-L\-D\-D)}
\item \hyperlink{BitIO_AD_START0}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-S\-T\-A\-R\-T0 (Bit\-I\-O\-\_\-\-L\-D\-D)}
\item \hyperlink{BitIO_UPRDY}{Bit\-I\-O\-\_\-\-U\-P\-R\-D\-Y (Bit\-I\-O\-\_\-\-L\-D\-D)}
\item \hyperlink{BitIO_AD_NOT_CS0}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S0 (Bit\-I\-O\-\_\-\-L\-D\-D)}
\item \hyperlink{EINT_AD_NOT_DRDY0}{E\-I\-N\-T\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-D\-R\-D\-Y0 (Ext\-Int\-\_\-\-L\-D\-D)}
\item \hyperlink{EINT_SYNC_INT}{E\-I\-N\-T\-\_\-\-S\-Y\-N\-C\-\_\-\-I\-N\-T (Ext\-Int\-\_\-\-L\-D\-D)}
\item \hyperlink{DMA_CTRL}{D\-M\-A\-\_\-\-C\-T\-R\-L (D\-M\-A\-\_\-\-L\-D\-D)}
\item \hyperlink{DMAT_M_SPI_TX}{D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-T\-X (D\-M\-A\-Transfer\-\_\-\-L\-D\-D)}
\item \hyperlink{DMAT_M_SPI_RX}{D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-R\-X (D\-M\-A\-Transfer\-\_\-\-L\-D\-D)}
\item \hyperlink{DMAT_S_SPI_TX}{D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-T\-X (D\-M\-A\-Transfer\-\_\-\-L\-D\-D)}
\item \hyperlink{DMAT_S_SPI_RX}{D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-R\-X (D\-M\-A\-Transfer\-\_\-\-L\-D\-D)}
\item \hyperlink{BitIO_AD_NOT_CS1}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S1 (Bit\-I\-O\-\_\-\-L\-D\-D)}
\item \hyperlink{BitIO_AD_NOT_RESET1}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T1 (Bit\-I\-O\-\_\-\-L\-D\-D)} 
\end{DoxyItemize}\hypertarget{SM_SPI0}{}\section{S\-M\-\_\-\-S\-P\-I0 (S\-P\-I\-Master\-\_\-\-L\-D\-D)}\label{SM_SPI0}
\begin{DoxyVerb}       This component "SPIMaster_LDD" implements MASTER part of synchronous
       serial master-slave communication.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{SM_SPI0_settings}{Component Settings}
\item \hyperlink{SM_SPI0_regs_overview}{Registers Initialization Overview}
\item \hyperlink{SM_SPI0_regs_details}{Register Initialization Details}
\item \hyperlink{group___s_m___s_p_i0__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{SM_SPI0_settings}{}\subsection{Component Settings}\label{SM_SPI0_settings}

\begin{DoxyCode}
**          Component name                                 : SM\_SPI0
**          Device                                         : SPI0
**          Interrupt service/\textcolor{keyword}{event}                        : Disabled
**          Settings                                       : 
**            Input pin                                    : Enabled
**              Pin                                        : CMP0\_IN1/PTC7/SPI0\_MISO/SPI0\_MOSI
**              Pin signal                                 : SPI0\_IN
**            Output pin                                   : Enabled
**              Pin                                        : CMP0\_IN0/PTC6/LLWU\_P10/SPI0\_MOSI/EXTRG\_IN/
      SPI0\_MISO
**              Pin signal                                 : SPI0\_OUT
**            Clock pin                                    : 
**              Pin                                        : PTC5/LLWU\_P9/SPI0\_SCK/LPTMR0\_ALT2/CMP0\_OUT
**              Pin signal                                 : SPI0\_SCK
**            Chip select list                             : 0
**            Attribute set list                           : 1
**              Attribute set 0                            : 
**                Width                                    : 8 bits
**                MSB first                                : yes
**                Clock polarity                           : Low
**                Clock phase                              : Change on leading edge
**                Parity                                   : None
**                Chip select toggling                     : no
**                Clock rate index                         : 0
**            Clock rate                                   : 4 MHz
**            HW input buffer size                         : 1
**            HW input watermark                           : 1
**            Receiver DMA                                 : Disabled
**            HW output buffer size                        : 1
**            HW output watermark                          : 1
**            Transmitter DMA                              : Disabled
**          Initialization                                 : 
**            Initial chip select                          : 0
**            Initial attribute set                        : 0
**            Enabled in init. code                        : no
**            Auto initialization                          : no
**            Event mask                                   : 
**              OnBlockSent                                : Disabled
**              OnBlockReceived                            : Disabled
**              OnError                                    : Disabled
**          CPU clock/configuration selection              : 
**            Clock configuration 0                        : This component enabled
**            Clock configuration 1                        : This component disabled
**            Clock configuration 2                        : This component disabled
**            Clock configuration 3                        : This component disabled
**            Clock configuration 4                        : This component disabled
**            Clock configuration 5                        : This component disabled
**            Clock configuration 6                        : This component disabled
**            Clock configuration 7                        : This component disabled
\end{DoxyCode}
 \hypertarget{SM_SPI0_regs_overview}{}\subsection{Registers Initialization Overview}\label{SM_SPI0_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{S\-M\-\_\-\-S\-P\-I0 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40048034&S\-I\-M\-\_\-\-S\-C\-G\-C4&0x00400000 &S\-I\-M\-\_\-\-S\-C\-G\-C4 register, peripheral S\-M\-\_\-\-S\-P\-I0. \\\cline{1-4}
0x4004\-B01\-C&P\-O\-R\-T\-C\-\_\-\-P\-C\-R7&0x00000200 &P\-O\-R\-T\-C\-\_\-\-P\-C\-R7 register, peripheral S\-M\-\_\-\-S\-P\-I0. \\\cline{1-4}
0x4004\-B018&P\-O\-R\-T\-C\-\_\-\-P\-C\-R6&0x00000200 &P\-O\-R\-T\-C\-\_\-\-P\-C\-R6 register, peripheral S\-M\-\_\-\-S\-P\-I0. \\\cline{1-4}
0x4004\-B014&P\-O\-R\-T\-C\-\_\-\-P\-C\-R5&0x00000200 &P\-O\-R\-T\-C\-\_\-\-P\-C\-R5 register, peripheral S\-M\-\_\-\-S\-P\-I0. \\\cline{1-4}
0x40076000&S\-P\-I0\-\_\-\-C1&0x00000016 &S\-P\-I0\-\_\-\-C1 register, peripheral S\-M\-\_\-\-S\-P\-I0. \\\cline{1-4}
0x40076001&S\-P\-I0\-\_\-\-C2&0x00000010 &S\-P\-I0\-\_\-\-C2 register, peripheral S\-M\-\_\-\-S\-P\-I0. \\\cline{1-4}
0x40076002&S\-P\-I0\-\_\-\-B\-R&0x00000020 &S\-P\-I0\-\_\-\-B\-R register, peripheral S\-M\-\_\-\-S\-P\-I0. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{SM_SPI0_regs_details}{}\subsection{Register Initialization Details}\label{SM_SPI0_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\-I\-M\-\_\-\-S\-C\-G\-C4  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-P\-I1 }&\multirow{2}{\linewidth}{S\-P\-I0}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{C\-M\-P}&\multirow{2}{\linewidth}{U\-S\-B\-O\-T\-G}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{U\-A\-R\-T2}&\multirow{2}{\linewidth}{U\-A\-R\-T1}&\multirow{2}{\linewidth}{U\-A\-R\-T0 }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I2\-C1 }&\multirow{2}{\linewidth}{I2\-C0}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40048034 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00400000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-F0000030 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
23&S\-P\-I1&0x00&S\-P\-I1 Clock Gate Control \\\cline{1-4}
22&S\-P\-I0&0x01&S\-P\-I0 Clock Gate Control \\\cline{1-4}
19&C\-M\-P&0x00&Comparator Clock Gate Control \\\cline{1-4}
18&U\-S\-B\-O\-T\-G&0x00&U\-S\-B Clock Gate Control \\\cline{1-4}
12&U\-A\-R\-T2&0x00&U\-A\-R\-T2 Clock Gate Control \\\cline{1-4}
11&U\-A\-R\-T1&0x00&U\-A\-R\-T1 Clock Gate Control \\\cline{1-4}
10&U\-A\-R\-T0&0x00&U\-A\-R\-T0 Clock Gate Control \\\cline{1-4}
7&I2\-C1&0x00&I2\-C1 Clock Gate Control \\\cline{1-4}
6&I2\-C0&0x00&I2\-C0 Clock Gate Control \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-C\-\_\-\-P\-C\-R7  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-B01\-C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-C\-\_\-\-P\-C\-R6  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-B018 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-C\-\_\-\-P\-C\-R5  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-B014 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
S\-P\-I0\-\_\-\-C1  \begin{TabularC}{9}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{S\-P\-I\-E}&\multirow{2}{\linewidth}{S\-P\-E }&\multirow{2}{\linewidth}{S\-P\-T\-I\-E}&\multirow{2}{\linewidth}{M\-S\-T\-R}&\multirow{2}{\linewidth}{C\-P\-O\-L }&\multirow{2}{\linewidth}{C\-P\-H\-A}&\multirow{2}{\linewidth}{S\-S\-O\-E}&\multirow{2}{\linewidth}{L\-S\-B\-F\-E  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40076000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000016 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000004 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&S\-P\-I\-E&0x00&S\-P\-I interrupt enable\-: for S\-P\-R\-F and M\-O\-D\-F \\\cline{1-4}
6&S\-P\-E&0x00&S\-P\-I system enable \\\cline{1-4}
5&S\-P\-T\-I\-E&0x00&S\-P\-I transmit interrupt enable \\\cline{1-4}
4&M\-S\-T\-R&0x01&Master/slave mode select \\\cline{1-4}
3&C\-P\-O\-L&0x00&Clock polarity \\\cline{1-4}
2&C\-P\-H\-A&0x01&Clock phase \\\cline{1-4}
1&S\-S\-O\-E&0x01&Slave select output enable \\\cline{1-4}
0&L\-S\-B\-F\-E&0x00&L\-S\-B first (shifter direction) \\\cline{1-4}
\end{TabularC}
S\-P\-I0\-\_\-\-C2  \begin{TabularC}{9}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{S\-P\-M\-I\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{T\-X\-D\-M\-A\-E}&\multirow{2}{\linewidth}{M\-O\-D\-F\-E\-N}&\multirow{2}{\linewidth}{B\-I\-D\-I\-R\-O\-E }&\multirow{2}{\linewidth}{R\-X\-D\-M\-A\-E}&\multirow{2}{\linewidth}{S\-P\-I\-S\-W\-A\-I}&\multirow{2}{\linewidth}{S\-P\-C0  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40076001 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000010 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&S\-P\-M\-I\-E&0x00&S\-P\-I match interrupt enable \\\cline{1-4}
5&T\-X\-D\-M\-A\-E&0x00&Transmit D\-M\-A enable \\\cline{1-4}
4&M\-O\-D\-F\-E\-N&0x01&Master mode-\/fault function enable \\\cline{1-4}
3&B\-I\-D\-I\-R\-O\-E&0x00&Bidirectional mode output enable \\\cline{1-4}
2&R\-X\-D\-M\-A\-E&0x00&Receive D\-M\-A enable \\\cline{1-4}
1&S\-P\-I\-S\-W\-A\-I&0x00&S\-P\-I stop in wait mode \\\cline{1-4}
0&S\-P\-C0&0x00&S\-P\-I pin control 0 \\\cline{1-4}
\end{TabularC}
S\-P\-I0\-\_\-\-B\-R  \begin{TabularC}{9}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*9-\arrayrulewidth*4)*3/9}|}{\multirow{2}{\linewidth}{S\-P\-P\-R }}&\multicolumn{4}{p{(\linewidth-\tabcolsep*9-\arrayrulewidth*4)*4/9}|}{\multirow{2}{\linewidth}{S\-P\-R  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*9-\arrayrulewidth*1)*3/9}|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*9-\arrayrulewidth*1)*4/9}|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40076002 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000020 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
4 -\/ 6&S\-P\-P\-R&0x00&S\-P\-I baud rate prescale divisor \\\cline{1-4}
0 -\/ 3&S\-P\-R&0x00&S\-P\-I baud rate divisor \\\cline{1-4}
\end{TabularC}
\hypertarget{SS_SPI1}{}\section{S\-S\-\_\-\-S\-P\-I1 (S\-P\-I\-Slave\-\_\-\-L\-D\-D)}\label{SS_SPI1}
\begin{DoxyVerb}       This component "SPISlave_LDD" implements SLAVE part of synchronous
       serial master-slave communication.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{SS_SPI1_settings}{Component Settings}
\item \hyperlink{SS_SPI1_regs_overview}{Registers Initialization Overview}
\item \hyperlink{SS_SPI1_regs_details}{Register Initialization Details}
\item \hyperlink{group___s_s___s_p_i1__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{SS_SPI1_settings}{}\subsection{Component Settings}\label{SS_SPI1_settings}

\begin{DoxyCode}
**          Component name                                 : SS\_SPI1
**          Device                                         : SPI1
**          Interrupt service/\textcolor{keyword}{event}                        : Disabled
**          Settings                                       : 
**            Input pin                                    : Enabled
**              Pin                                        : ADC0\_SE7b/PTD6/LLWU\_P15/SPI1\_MOSI/UART0\_RX/
      SPI1\_MISO
**              Pin signal                                 : SPI1\_IN
**            Output pin                                   : Enabled
**              Pin                                        : PTD7/SPI1\_MISO/UART0\_TX/SPI1\_MOSI
**              Pin signal                                 : SPI1\_OUT
**            Clock pin                                    : 
**              Pin                                        : ADC0\_SE6b/PTD5/SPI1\_SCK/UART2\_TX/TPM0\_CH5
**              Pin signal                                 : SPI1\_SCK
**            Slave select                                 : 
**              Pin                                        : PTD4/LLWU\_P14/SPI1\_PCS0/UART2\_RX/TPM0\_CH4
**              Pin signal                                 : SPI1\_CS
**              Active level                               : Low
**            Attribute set                                : 
**              Width                                      : 8 bits
**              MSB first                                  : yes
**              Clock polarity                             : Low
**              Clock phase                                : Change on leading edge
**              Parity                                     : None
**            HW input buffer size                         : 1
**            HW input watermark                           : 1
**            Receiver DMA                                 : Disabled
**            HW output buffer size                        : 1
**            HW output watermark                          : 1
**            Transmitter DMA                              : Disabled
**          Initialization                                 : 
**            Enabled in init. code                        : no
**            Auto initialization                          : no
**            Event mask                                   : 
**              OnBlockSent                                : Disabled
**              OnBlockReceived                            : Disabled
**              OnError                                    : Disabled
\end{DoxyCode}
 \hypertarget{SS_SPI1_regs_overview}{}\subsection{Registers Initialization Overview}\label{SS_SPI1_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{S\-S\-\_\-\-S\-P\-I1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40048034&S\-I\-M\-\_\-\-S\-C\-G\-C4&0x00\-C00000 &S\-I\-M\-\_\-\-S\-C\-G\-C4 register, peripheral S\-S\-\_\-\-S\-P\-I1. \\\cline{1-4}
0x40077000&S\-P\-I1\-\_\-\-C1&0x00000004 &S\-P\-I1\-\_\-\-C1 register, peripheral S\-S\-\_\-\-S\-P\-I1. \\\cline{1-4}
0x4004\-C018&P\-O\-R\-T\-D\-\_\-\-P\-C\-R6&0x00000200 &P\-O\-R\-T\-D\-\_\-\-P\-C\-R6 register, peripheral S\-S\-\_\-\-S\-P\-I1. \\\cline{1-4}
0x4004\-C01\-C&P\-O\-R\-T\-D\-\_\-\-P\-C\-R7&0x00000200 &P\-O\-R\-T\-D\-\_\-\-P\-C\-R7 register, peripheral S\-S\-\_\-\-S\-P\-I1. \\\cline{1-4}
0x4004\-C014&P\-O\-R\-T\-D\-\_\-\-P\-C\-R5&0x00000200 &P\-O\-R\-T\-D\-\_\-\-P\-C\-R5 register, peripheral S\-S\-\_\-\-S\-P\-I1. \\\cline{1-4}
0x4004\-C010&P\-O\-R\-T\-D\-\_\-\-P\-C\-R4&0x00000200 &P\-O\-R\-T\-D\-\_\-\-P\-C\-R4 register, peripheral S\-S\-\_\-\-S\-P\-I1. \\\cline{1-4}
0x40077001&S\-P\-I1\-\_\-\-C2&0x00000000 &S\-P\-I1\-\_\-\-C2 register, peripheral S\-S\-\_\-\-S\-P\-I1. \\\cline{1-4}
0x40077002&S\-P\-I1\-\_\-\-B\-R&0x00000000 &S\-P\-I1\-\_\-\-B\-R register, peripheral S\-S\-\_\-\-S\-P\-I1. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{SS_SPI1_regs_details}{}\subsection{Register Initialization Details}\label{SS_SPI1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\-I\-M\-\_\-\-S\-C\-G\-C4  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-P\-I1 }&\multirow{2}{\linewidth}{S\-P\-I0}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{C\-M\-P}&\multirow{2}{\linewidth}{U\-S\-B\-O\-T\-G}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{U\-A\-R\-T2}&\multirow{2}{\linewidth}{U\-A\-R\-T1}&\multirow{2}{\linewidth}{U\-A\-R\-T0 }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I2\-C1 }&\multirow{2}{\linewidth}{I2\-C0}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40048034 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00\-C00000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-F0000030 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
23&S\-P\-I1&0x01&S\-P\-I1 Clock Gate Control \\\cline{1-4}
22&S\-P\-I0&0x01&S\-P\-I0 Clock Gate Control \\\cline{1-4}
19&C\-M\-P&0x00&Comparator Clock Gate Control \\\cline{1-4}
18&U\-S\-B\-O\-T\-G&0x00&U\-S\-B Clock Gate Control \\\cline{1-4}
12&U\-A\-R\-T2&0x00&U\-A\-R\-T2 Clock Gate Control \\\cline{1-4}
11&U\-A\-R\-T1&0x00&U\-A\-R\-T1 Clock Gate Control \\\cline{1-4}
10&U\-A\-R\-T0&0x00&U\-A\-R\-T0 Clock Gate Control \\\cline{1-4}
7&I2\-C1&0x00&I2\-C1 Clock Gate Control \\\cline{1-4}
6&I2\-C0&0x00&I2\-C0 Clock Gate Control \\\cline{1-4}
\end{TabularC}
S\-P\-I1\-\_\-\-C1  \begin{TabularC}{9}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{S\-P\-I\-E}&\multirow{2}{\linewidth}{S\-P\-E }&\multirow{2}{\linewidth}{S\-P\-T\-I\-E}&\multirow{2}{\linewidth}{M\-S\-T\-R}&\multirow{2}{\linewidth}{C\-P\-O\-L }&\multirow{2}{\linewidth}{C\-P\-H\-A}&\multirow{2}{\linewidth}{S\-S\-O\-E}&\multirow{2}{\linewidth}{L\-S\-B\-F\-E  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40077000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000004 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000004 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&S\-P\-I\-E&0x00&S\-P\-I interrupt enable\-: for S\-P\-R\-F and M\-O\-D\-F \\\cline{1-4}
6&S\-P\-E&0x00&S\-P\-I system enable \\\cline{1-4}
5&S\-P\-T\-I\-E&0x00&S\-P\-I transmit interrupt enable \\\cline{1-4}
4&M\-S\-T\-R&0x00&Master/slave mode select \\\cline{1-4}
3&C\-P\-O\-L&0x00&Clock polarity \\\cline{1-4}
2&C\-P\-H\-A&0x01&Clock phase \\\cline{1-4}
1&S\-S\-O\-E&0x00&Slave select output enable \\\cline{1-4}
0&L\-S\-B\-F\-E&0x00&L\-S\-B first (shifter direction) \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-D\-\_\-\-P\-C\-R6  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-C018 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-D\-\_\-\-P\-C\-R7  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-C01\-C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-D\-\_\-\-P\-C\-R5  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-C014 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-D\-\_\-\-P\-C\-R4  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-C010 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
S\-P\-I1\-\_\-\-C2  \begin{TabularC}{9}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{S\-P\-M\-I\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{T\-X\-D\-M\-A\-E}&\multirow{2}{\linewidth}{M\-O\-D\-F\-E\-N}&\multirow{2}{\linewidth}{B\-I\-D\-I\-R\-O\-E }&\multirow{2}{\linewidth}{R\-X\-D\-M\-A\-E}&\multirow{2}{\linewidth}{S\-P\-I\-S\-W\-A\-I}&\multirow{2}{\linewidth}{S\-P\-C0  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40077001 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&S\-P\-M\-I\-E&0x00&S\-P\-I match interrupt enable \\\cline{1-4}
5&T\-X\-D\-M\-A\-E&0x00&Transmit D\-M\-A enable \\\cline{1-4}
4&M\-O\-D\-F\-E\-N&0x00&Master mode-\/fault function enable \\\cline{1-4}
3&B\-I\-D\-I\-R\-O\-E&0x00&Bidirectional mode output enable \\\cline{1-4}
2&R\-X\-D\-M\-A\-E&0x00&Receive D\-M\-A enable \\\cline{1-4}
1&S\-P\-I\-S\-W\-A\-I&0x00&S\-P\-I stop in wait mode \\\cline{1-4}
0&S\-P\-C0&0x00&S\-P\-I pin control 0 \\\cline{1-4}
\end{TabularC}
S\-P\-I1\-\_\-\-B\-R  \begin{TabularC}{9}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*9-\arrayrulewidth*4)*3/9}|}{\multirow{2}{\linewidth}{S\-P\-P\-R }}&\multicolumn{4}{p{(\linewidth-\tabcolsep*9-\arrayrulewidth*4)*4/9}|}{\multirow{2}{\linewidth}{S\-P\-R  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*9-\arrayrulewidth*1)*3/9}|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*9-\arrayrulewidth*1)*4/9}|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40077002 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
4 -\/ 6&S\-P\-P\-R&0x00&S\-P\-I baud rate prescale divisor \\\cline{1-4}
0 -\/ 3&S\-P\-R&0x00&S\-P\-I baud rate divisor \\\cline{1-4}
\end{TabularC}
\hypertarget{SysTick}{}\section{Sys\-Tick (Init\-\_\-\-Sys\-Tick)}\label{SysTick}
\begin{DoxyVerb}        This file implements the SysTick (SysTick) module initialization
        according to the Peripheral Initialization settings, and
        defines interrupt service routines prototypes.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{SysTick_settings}{Component Settings}
\item \hyperlink{SysTick_regs_overview}{Registers Initialization Overview}
\item \hyperlink{SysTick_regs_details}{Register Initialization Details}
\item \hyperlink{group___sys_tick__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{SysTick_settings}{}\subsection{Component Settings}\label{SysTick_settings}

\begin{DoxyCode}
**          Component name                                 : SysTick
**          Device                                         : SysTick
**          Settings                                       : 
**            Clock source                                 : External clock
**            Reload value                                 : 000000
**            Counter period                               : STOP
**          Interrupts                                     : 
**            Interrupt                                    : INT\_SysTick
**            Interrupt priority                           : 0 (Highest)
**            ISR Name                                     : SysTick\_Interrupt
**            Timer interrupt                              : Enabled
**          Initialization                                 : 
**            Timer enable                                 : no
**            \hyperlink{group___l_p_f_ga2c9e3b67b07074308feec428f7a5add6}{Clear} counter                                : yes
**            Call Init method                             : no
\end{DoxyCode}
 \hypertarget{SysTick_regs_overview}{}\subsection{Registers Initialization Overview}\label{SysTick_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{Sys\-Tick Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x\-E000\-E010&S\-Y\-S\-T\-\_\-\-C\-S\-R&0x00000002 &S\-Y\-S\-T\-\_\-\-C\-S\-R register, peripheral Sys\-Tick. \\\cline{1-4}
0x\-E000\-E014&S\-Y\-S\-T\-\_\-\-R\-V\-R&0x00000000 &S\-Y\-S\-T\-\_\-\-R\-V\-R register, peripheral Sys\-Tick. \\\cline{1-4}
0x\-E000\-E018&S\-Y\-S\-T\-\_\-\-C\-V\-R&0x00000000 &S\-Y\-S\-T\-\_\-\-C\-V\-R register, peripheral Sys\-Tick. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{SysTick_regs_details}{}\subsection{Register Initialization Details}\label{SysTick_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\-Y\-S\-T\-\_\-\-C\-S\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{C\-O\-U\-N\-T\-F\-L\-A\-G  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{C\-L\-K\-S\-O\-U\-R\-C\-E}&\multirow{2}{\linewidth}{T\-I\-C\-K\-I\-N\-T }&\multirow{2}{\linewidth}{E\-N\-A\-B\-L\-E  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E010 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000002 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
16&C\-O\-U\-N\-T\-F\-L\-A\-G&0x00&Returns 1 if timer counted to 0 since last time this was read. Clears on read by application of any part of the Sys\-Tick Control and Status Register \\\cline{1-4}
2&C\-L\-K\-S\-O\-U\-R\-C\-E&0x00&Clock source \\\cline{1-4}
1&T\-I\-C\-K\-I\-N\-T&0x01&Enable Sys\-Tick handler to be pend \\\cline{1-4}
0&E\-N\-A\-B\-L\-E&0x00&Enable Sys\-Tick counter \\\cline{1-4}
\end{TabularC}
S\-Y\-S\-T\-\_\-\-R\-V\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*10)*8/17}|}{\multirow{2}{\linewidth}{R\-E\-L\-O\-A\-D  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{25}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-25}
R&\multicolumn{24}{p{(\linewidth-\tabcolsep*25-\arrayrulewidth*2)*24/25}|}{\multirow{2}{\linewidth}{R\-E\-L\-O\-A\-D  }}\\\cline{1-1}
W  &\multicolumn{24}{p{(\linewidth-\tabcolsep*25-\arrayrulewidth*1)*24/25}|}{}\\\cline{1-25}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-25}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E014 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 23&R\-E\-L\-O\-A\-D&0x00&Value to load into the Sys\-Tick Current Value Register when the counter reaches 0 \\\cline{1-4}
\end{TabularC}
S\-Y\-S\-T\-\_\-\-C\-V\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*10)*8/17}|}{\multirow{2}{\linewidth}{C\-U\-R\-R\-E\-N\-T  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{25}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-25}
R&\multicolumn{24}{p{(\linewidth-\tabcolsep*25-\arrayrulewidth*2)*24/25}|}{\multirow{2}{\linewidth}{C\-U\-R\-R\-E\-N\-T  }}\\\cline{1-1}
W  &\multicolumn{24}{p{(\linewidth-\tabcolsep*25-\arrayrulewidth*1)*24/25}|}{}\\\cline{1-25}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-25}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E018 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 23&C\-U\-R\-R\-E\-N\-T&0x00&Current value at the time the register is accessed \\\cline{1-4}
\end{TabularC}
\hypertarget{BitIO_AD_NOT_RESET0}{}\section{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T0 (Bit\-I\-O\-\_\-\-L\-D\-D)}\label{BitIO_AD_NOT_RESET0}
\begin{DoxyVerb}       The HAL BitIO component provides a low level API for unified
       access to general purpose digital input/output pins across
       various device designs.

       RTOS drivers using HAL BitIO API are simpler and more
       portable to various microprocessors.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{BitIO_AD_NOT_RESET0_settings}{Component Settings}
\item \hyperlink{BitIO_AD_NOT_RESET0_regs_overview}{Registers Initialization Overview}
\item \hyperlink{BitIO_AD_NOT_RESET0_regs_details}{Register Initialization Details}
\item \hyperlink{group___bit_i_o___a_d___n_o_t___r_e_s_e_t0__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{BitIO_AD_NOT_RESET0_settings}{}\subsection{Component Settings}\label{BitIO_AD_NOT_RESET0_settings}

\begin{DoxyCode}
**          Component name                                 : BitIO\_AD\_NOT\_RESET0
**          Pin \textcolor{keywordflow}{for} I/O                                    : PTE0/UART1\_TX/RTC\_CLKOUT/CMP0\_OUT/I2C1\_SDA
**          Pin signal                                     : AD\_NOT\_RESET
**          Direction                                      : Output
**          Initialization                                 : 
**            Init. direction                              : Output
**            Init. value                                  : 1
**            Auto initialization                          : no
**          Safe mode                                      : no
\end{DoxyCode}
 \hypertarget{BitIO_AD_NOT_RESET0_regs_overview}{}\subsection{Registers Initialization Overview}\label{BitIO_AD_NOT_RESET0_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T0 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\-F\-F114&G\-P\-I\-O\-E\-\_\-\-P\-D\-D\-R&0x00000001 &G\-P\-I\-O\-E\-\_\-\-P\-D\-D\-R register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T0. \\\cline{1-4}
0x400\-F\-F100&G\-P\-I\-O\-E\-\_\-\-P\-D\-O\-R&0x00000001 &G\-P\-I\-O\-E\-\_\-\-P\-D\-O\-R register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T0. \\\cline{1-4}
0x4004\-D000&P\-O\-R\-T\-E\-\_\-\-P\-C\-R0&0x00000100 &P\-O\-R\-T\-E\-\_\-\-P\-C\-R0 register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T0. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{BitIO_AD_NOT_RESET0_regs_details}{}\subsection{Register Initialization Details}\label{BitIO_AD_NOT_RESET0_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\-P\-I\-O\-E\-\_\-\-P\-D\-D\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\-D\-D  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\-D\-D  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\-F\-F114 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000001 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\-D\-D&0x00&Port Data Direction \\\cline{1-4}
\end{TabularC}
G\-P\-I\-O\-E\-\_\-\-P\-D\-O\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\-D\-O  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\-D\-O  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\-F\-F100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000001 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\-D\-O&0x00&Port Data Output \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-E\-\_\-\-P\-C\-R0  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-D000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
\hypertarget{BitIO_AD_START0}{}\section{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-S\-T\-A\-R\-T0 (Bit\-I\-O\-\_\-\-L\-D\-D)}\label{BitIO_AD_START0}
\begin{DoxyVerb}       The HAL BitIO component provides a low level API for unified
       access to general purpose digital input/output pins across
       various device designs.

       RTOS drivers using HAL BitIO API are simpler and more
       portable to various microprocessors.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{BitIO_AD_START0_settings}{Component Settings}
\item \hyperlink{BitIO_AD_START0_regs_overview}{Registers Initialization Overview}
\item \hyperlink{BitIO_AD_START0_regs_details}{Register Initialization Details}
\item \hyperlink{group___bit_i_o___a_d___s_t_a_r_t0__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{BitIO_AD_START0_settings}{}\subsection{Component Settings}\label{BitIO_AD_START0_settings}

\begin{DoxyCode}
**          Component name                                 : BitIO\_AD\_START0
**          Pin \textcolor{keywordflow}{for} I/O                                    : ADC0\_SE12/TSI0\_CH7/PTB2/I2C0\_SCL/TPM2\_CH0
**          Pin signal                                     : AD\_START
**          Direction                                      : Output
**          Initialization                                 : 
**            Init. direction                              : Output
**            Init. value                                  : 0
**            Auto initialization                          : no
**          Safe mode                                      : no
\end{DoxyCode}
 \hypertarget{BitIO_AD_START0_regs_overview}{}\subsection{Registers Initialization Overview}\label{BitIO_AD_START0_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-S\-T\-A\-R\-T0 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\-F\-F054&G\-P\-I\-O\-B\-\_\-\-P\-D\-D\-R&0x00000004 &G\-P\-I\-O\-B\-\_\-\-P\-D\-D\-R register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-S\-T\-A\-R\-T0. \\\cline{1-4}
0x400\-F\-F040&G\-P\-I\-O\-B\-\_\-\-P\-D\-O\-R&0x00000000 &G\-P\-I\-O\-B\-\_\-\-P\-D\-O\-R register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-S\-T\-A\-R\-T0. \\\cline{1-4}
0x4004\-A008&P\-O\-R\-T\-B\-\_\-\-P\-C\-R2&0x00000100 &P\-O\-R\-T\-B\-\_\-\-P\-C\-R2 register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-S\-T\-A\-R\-T0. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{BitIO_AD_START0_regs_details}{}\subsection{Register Initialization Details}\label{BitIO_AD_START0_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\-P\-I\-O\-B\-\_\-\-P\-D\-D\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\-D\-D  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\-D\-D  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\-F\-F054 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000004 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\-D\-D&0x00&Port Data Direction \\\cline{1-4}
\end{TabularC}
G\-P\-I\-O\-B\-\_\-\-P\-D\-O\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\-D\-O  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\-D\-O  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\-F\-F040 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\-D\-O&0x00&Port Data Output \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-B\-\_\-\-P\-C\-R2  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-A008 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
\hypertarget{BitIO_UPRDY}{}\section{Bit\-I\-O\-\_\-\-U\-P\-R\-D\-Y (Bit\-I\-O\-\_\-\-L\-D\-D)}\label{BitIO_UPRDY}
\begin{DoxyVerb}       The HAL BitIO component provides a low level API for unified
       access to general purpose digital input/output pins across
       various device designs.

       RTOS drivers using HAL BitIO API are simpler and more
       portable to various microprocessors.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{BitIO_UPRDY_settings}{Component Settings}
\item \hyperlink{BitIO_UPRDY_regs_overview}{Registers Initialization Overview}
\item \hyperlink{BitIO_UPRDY_regs_details}{Register Initialization Details}
\item \hyperlink{group___bit_i_o___u_p_r_d_y__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{BitIO_UPRDY_settings}{}\subsection{Component Settings}\label{BitIO_UPRDY_settings}

\begin{DoxyCode}
**          Component name                                 : BitIO\_UPRDY
**          Pin \textcolor{keywordflow}{for} I/O                                    : CMP0\_IN5/ADC0\_SE4b/PTE29/TPM0\_CH2/TPM\_CLKIN0
**          Pin signal                                     : BitIO\_UPRDY
**          Direction                                      : Output
**          Initialization                                 : 
**            Init. direction                              : Output
**            Init. value                                  : 1
**            Auto initialization                          : no
**          Safe mode                                      : no
\end{DoxyCode}
 \hypertarget{BitIO_UPRDY_regs_overview}{}\subsection{Registers Initialization Overview}\label{BitIO_UPRDY_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{Bit\-I\-O\-\_\-\-U\-P\-R\-D\-Y Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\-F\-F114&G\-P\-I\-O\-E\-\_\-\-P\-D\-D\-R&0x20000001 &G\-P\-I\-O\-E\-\_\-\-P\-D\-D\-R register, peripheral Bit\-I\-O\-\_\-\-U\-P\-R\-D\-Y. \\\cline{1-4}
0x400\-F\-F100&G\-P\-I\-O\-E\-\_\-\-P\-D\-O\-R&0x20000001 &G\-P\-I\-O\-E\-\_\-\-P\-D\-O\-R register, peripheral Bit\-I\-O\-\_\-\-U\-P\-R\-D\-Y. \\\cline{1-4}
0x4004\-D000&P\-O\-R\-T\-E\-\_\-\-P\-C\-R0&0x00000100 &P\-O\-R\-T\-E\-\_\-\-P\-C\-R0 register, peripheral Bit\-I\-O\-\_\-\-U\-P\-R\-D\-Y. \\\cline{1-4}
0x4004\-D074&P\-O\-R\-T\-E\-\_\-\-P\-C\-R29&0x00000100 &P\-O\-R\-T\-E\-\_\-\-P\-C\-R29 register, peripheral Bit\-I\-O\-\_\-\-U\-P\-R\-D\-Y. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{BitIO_UPRDY_regs_details}{}\subsection{Register Initialization Details}\label{BitIO_UPRDY_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\-P\-I\-O\-E\-\_\-\-P\-D\-D\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\-D\-D  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\-D\-D  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\-F\-F114 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x20000001 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\-D\-D&0x00&Port Data Direction \\\cline{1-4}
\end{TabularC}
G\-P\-I\-O\-E\-\_\-\-P\-D\-O\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\-D\-O  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\-D\-O  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\-F\-F100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x20000001 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\-D\-O&0x00&Port Data Output \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-E\-\_\-\-P\-C\-R0  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-D000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-E\-\_\-\-P\-C\-R29  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-D074 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
\hypertarget{BitIO_AD_NOT_CS0}{}\section{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S0 (Bit\-I\-O\-\_\-\-L\-D\-D)}\label{BitIO_AD_NOT_CS0}
\begin{DoxyVerb}       The HAL BitIO component provides a low level API for unified
       access to general purpose digital input/output pins across
       various device designs.

       RTOS drivers using HAL BitIO API are simpler and more
       portable to various microprocessors.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{BitIO_AD_NOT_CS0_settings}{Component Settings}
\item \hyperlink{BitIO_AD_NOT_CS0_regs_overview}{Registers Initialization Overview}
\item \hyperlink{BitIO_AD_NOT_CS0_regs_details}{Register Initialization Details}
\item \hyperlink{group___bit_i_o___a_d___n_o_t___c_s0__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{BitIO_AD_NOT_CS0_settings}{}\subsection{Component Settings}\label{BitIO_AD_NOT_CS0_settings}

\begin{DoxyCode}
**          Component name                                 : BitIO\_AD\_NOT\_CS0
**          Pin \textcolor{keywordflow}{for} I/O                                    : PTC4/LLWU\_P8/SPI0\_PCS0/UART1\_TX/TPM0\_CH3
**          Pin signal                                     : AD\_NOT\_CS0
**          Direction                                      : Output
**          Initialization                                 : 
**            Init. direction                              : Output
**            Init. value                                  : 1
**            Auto initialization                          : no
**          Safe mode                                      : no
\end{DoxyCode}
 \hypertarget{BitIO_AD_NOT_CS0_regs_overview}{}\subsection{Registers Initialization Overview}\label{BitIO_AD_NOT_CS0_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S0 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\-F\-F094&G\-P\-I\-O\-C\-\_\-\-P\-D\-D\-R&0x00000010 &G\-P\-I\-O\-C\-\_\-\-P\-D\-D\-R register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S0. \\\cline{1-4}
0x400\-F\-F080&G\-P\-I\-O\-C\-\_\-\-P\-D\-O\-R&0x00000010 &G\-P\-I\-O\-C\-\_\-\-P\-D\-O\-R register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S0. \\\cline{1-4}
0x4004\-B010&P\-O\-R\-T\-C\-\_\-\-P\-C\-R4&0x00000100 &P\-O\-R\-T\-C\-\_\-\-P\-C\-R4 register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S0. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{BitIO_AD_NOT_CS0_regs_details}{}\subsection{Register Initialization Details}\label{BitIO_AD_NOT_CS0_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\-P\-I\-O\-C\-\_\-\-P\-D\-D\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\-D\-D  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\-D\-D  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\-F\-F094 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000010 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\-D\-D&0x00&Port Data Direction \\\cline{1-4}
\end{TabularC}
G\-P\-I\-O\-C\-\_\-\-P\-D\-O\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\-D\-O  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\-D\-O  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\-F\-F080 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000010 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\-D\-O&0x00&Port Data Output \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-C\-\_\-\-P\-C\-R4  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-B010 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
\hypertarget{EINT_AD_NOT_DRDY0}{}\section{E\-I\-N\-T\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-D\-R\-D\-Y0 (Ext\-Int\-\_\-\-L\-D\-D)}\label{EINT_AD_NOT_DRDY0}
\begin{DoxyVerb}       This component, "ExtInt_LDD", provide a low level API 
       for unified access of external interrupts handling
       across various device designs.
       The component uses one pin which generates interrupt on 
       selected edge.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{EINT_AD_NOT_DRDY0_settings}{Component Settings}
\item \hyperlink{EINT_AD_NOT_DRDY0_regs_overview}{Registers Initialization Overview}
\item \hyperlink{EINT_AD_NOT_DRDY0_regs_details}{Register Initialization Details}
\item \hyperlink{group___e_i_n_t___a_d___n_o_t___d_r_d_y0__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{EINT_AD_NOT_DRDY0_settings}{}\subsection{Component Settings}\label{EINT_AD_NOT_DRDY0_settings}

\begin{DoxyCode}
**          Component name                                 : EINT\_AD\_NOT\_DRDY0
**          Pin                                            : TSI0\_CH2/PTA1/UART0\_RX/TPM2\_CH0
**          Pin signal                                     : AD\_NOT\_DRDY0
**          Generate interrupt on                          : falling edge
**          Interrupt                                      : INT\_PORTA
**          Interrupt priority                             : medium priority
**          Initialization                                 : 
**            Enabled in init. code                        : no
**            Auto initialization                          : no
**          Threshold level                                : 0
\end{DoxyCode}
 \hypertarget{EINT_AD_NOT_DRDY0_regs_overview}{}\subsection{Registers Initialization Overview}\label{EINT_AD_NOT_DRDY0_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{E\-I\-N\-T\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-D\-R\-D\-Y0 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40049004&P\-O\-R\-T\-A\-\_\-\-P\-C\-R1&0x000\-A0100 &P\-O\-R\-T\-A\-\_\-\-P\-C\-R1 register, peripheral E\-I\-N\-T\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-D\-R\-D\-Y0. \\\cline{1-4}
0x\-E000\-E41\-C&N\-V\-I\-C\-\_\-\-I\-P\-R7&0x00800000 &N\-V\-I\-C\-\_\-\-I\-P\-R7 register, peripheral E\-I\-N\-T\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-D\-R\-D\-Y0. \\\cline{1-4}
0x\-E000\-E100&N\-V\-I\-C\-\_\-\-I\-S\-E\-R&0x40000000 &N\-V\-I\-C\-\_\-\-I\-S\-E\-R register, peripheral E\-I\-N\-T\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-D\-R\-D\-Y0. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{EINT_AD_NOT_DRDY0_regs_details}{}\subsection{Register Initialization Details}\label{EINT_AD_NOT_DRDY0_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

P\-O\-R\-T\-A\-\_\-\-P\-C\-R1  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40049004 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x000\-A0100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x08&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
N\-V\-I\-C\-\_\-\-I\-P\-R7  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-31}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-30  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-29}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-28  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E41\-C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00800000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\-R\-I\-\_\-31&0x00&Priority of interrupt 31 \\\cline{1-4}
16 -\/ 23&P\-R\-I\-\_\-30&0x80&Priority of interrupt 30 \\\cline{1-4}
8 -\/ 15&P\-R\-I\-\_\-29&0x00&Priority of interrupt 29 \\\cline{1-4}
0 -\/ 7&P\-R\-I\-\_\-28&0x00&Priority of interrupt 28 \\\cline{1-4}
\end{TabularC}
N\-V\-I\-C\-\_\-\-I\-S\-E\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{S\-E\-T\-E\-N\-A  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{S\-E\-T\-E\-N\-A  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\-E\-T\-E\-N\-A&0x00&Interrupt set enable bits \\\cline{1-4}
\end{TabularC}
\hypertarget{EINT_SYNC_INT}{}\section{E\-I\-N\-T\-\_\-\-S\-Y\-N\-C\-\_\-\-I\-N\-T (Ext\-Int\-\_\-\-L\-D\-D)}\label{EINT_SYNC_INT}
\begin{DoxyVerb}       This component, "ExtInt_LDD", provide a low level API 
       for unified access of external interrupts handling
       across various device designs.
       The component uses one pin which generates interrupt on 
       selected edge.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{EINT_SYNC_INT_settings}{Component Settings}
\item \hyperlink{EINT_SYNC_INT_regs_overview}{Registers Initialization Overview}
\item \hyperlink{EINT_SYNC_INT_regs_details}{Register Initialization Details}
\item \hyperlink{group___e_i_n_t___s_y_n_c___i_n_t__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{EINT_SYNC_INT_settings}{}\subsection{Component Settings}\label{EINT_SYNC_INT_settings}

\begin{DoxyCode}
**          Component name                                 : EINT\_SYNC\_INT
**          Pin                                            : TSI0\_CH3/PTA2/UART0\_TX/TPM2\_CH1
**          Pin signal                                     : SYNC\_INT
**          Generate interrupt on                          : falling edge
**          Interrupt                                      : INT\_PORTA
**          Interrupt priority                             : medium priority
**          Initialization                                 : 
**            Enabled in init. code                        : no
**            Auto initialization                          : no
**          Threshold level                                : 0
\end{DoxyCode}
 \hypertarget{EINT_SYNC_INT_regs_overview}{}\subsection{Registers Initialization Overview}\label{EINT_SYNC_INT_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{E\-I\-N\-T\-\_\-\-S\-Y\-N\-C\-\_\-\-I\-N\-T Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40049004&P\-O\-R\-T\-A\-\_\-\-P\-C\-R1&0x000\-A0100 &P\-O\-R\-T\-A\-\_\-\-P\-C\-R1 register, peripheral E\-I\-N\-T\-\_\-\-S\-Y\-N\-C\-\_\-\-I\-N\-T. \\\cline{1-4}
0x\-E000\-E41\-C&N\-V\-I\-C\-\_\-\-I\-P\-R7&0x00800000 &N\-V\-I\-C\-\_\-\-I\-P\-R7 register, peripheral E\-I\-N\-T\-\_\-\-S\-Y\-N\-C\-\_\-\-I\-N\-T. \\\cline{1-4}
0x\-E000\-E100&N\-V\-I\-C\-\_\-\-I\-S\-E\-R&0x40000000 &N\-V\-I\-C\-\_\-\-I\-S\-E\-R register, peripheral E\-I\-N\-T\-\_\-\-S\-Y\-N\-C\-\_\-\-I\-N\-T. \\\cline{1-4}
0x40049008&P\-O\-R\-T\-A\-\_\-\-P\-C\-R2&0x000\-A0100 &P\-O\-R\-T\-A\-\_\-\-P\-C\-R2 register, peripheral E\-I\-N\-T\-\_\-\-S\-Y\-N\-C\-\_\-\-I\-N\-T. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{EINT_SYNC_INT_regs_details}{}\subsection{Register Initialization Details}\label{EINT_SYNC_INT_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

P\-O\-R\-T\-A\-\_\-\-P\-C\-R1  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40049004 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x000\-A0100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x08&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
N\-V\-I\-C\-\_\-\-I\-P\-R7  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-31}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-30  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-29}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-28  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E41\-C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00800000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\-R\-I\-\_\-31&0x00&Priority of interrupt 31 \\\cline{1-4}
16 -\/ 23&P\-R\-I\-\_\-30&0x80&Priority of interrupt 30 \\\cline{1-4}
8 -\/ 15&P\-R\-I\-\_\-29&0x00&Priority of interrupt 29 \\\cline{1-4}
0 -\/ 7&P\-R\-I\-\_\-28&0x00&Priority of interrupt 28 \\\cline{1-4}
\end{TabularC}
N\-V\-I\-C\-\_\-\-I\-S\-E\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{S\-E\-T\-E\-N\-A  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{S\-E\-T\-E\-N\-A  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\-E\-T\-E\-N\-A&0x00&Interrupt set enable bits \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-A\-\_\-\-P\-C\-R2  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40049008 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x000\-A0100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x08&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
\hypertarget{DMA_CTRL}{}\section{D\-M\-A\-\_\-\-C\-T\-R\-L (D\-M\-A\-\_\-\-L\-D\-D)}\label{DMA_CTRL}
\begin{DoxyVerb}        This embedded component implements initialization
        and runtime handling of an on-chip DMA controller.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{DMA_CTRL_settings}{Component Settings}
\item \hyperlink{DMA_CTRL_regs_overview}{Registers Initialization Overview}
\item \hyperlink{DMA_CTRL_regs_details}{Register Initialization Details}
\item \hyperlink{group___d_m_a___c_t_r_l__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{DMA_CTRL_settings}{}\subsection{Component Settings}\label{DMA_CTRL_settings}

\begin{DoxyCode}
**          Component name                                 : DMA\_CTRL
**          Device                                         : DMA
**          Channel arbitration type                       : Round robin
**          DMA channels                                   : 4
**            Settings of DMA channel                      : DMA\_Channel0
**              Channel                                    : DMA\_Channel0
**              Channel arbitration type                   : Round robin
**              Interrupt service                          : Enabled
**                Transfer complete interrupt              : INT\_DMA0
**                Transfer complete interrupt priority     : high priority
**            Settings of DMA channel                      : DMA\_Channel1
**              Channel                                    : DMA\_Channel1
**              Channel arbitration type                   : Round robin
**              Interrupt service                          : Enabled
**                Transfer complete interrupt              : INT\_DMA1
**                Transfer complete interrupt priority     : high priority
**            Settings of DMA channel                      : DMA\_Channel2
**              Channel                                    : DMA\_Channel2
**              Channel arbitration type                   : Round robin
**              Interrupt service                          : Enabled
**                Transfer complete interrupt              : INT\_DMA2
**                Transfer complete interrupt priority     : low priority
**            Settings of DMA channel                      : DMA\_Channel3
**              Channel                                    : DMA\_Channel3
**              Channel arbitration type                   : Round robin
**              Interrupt service                          : Enabled
**                Transfer complete interrupt              : INT\_DMA3
**                Transfer complete interrupt priority     : low priority
**          Initialization                                 : 
**            Enabled in init. code                        : no
**            Auto initialization                          : no
**          CPU clock/configuration selection              : 
**            Clock configuration 0                        : This component enabled
**            Clock configuration 1                        : This component disabled
**            Clock configuration 2                        : This component disabled
**            Clock configuration 3                        : This component disabled
**            Clock configuration 4                        : This component disabled
**            Clock configuration 5                        : This component disabled
**            Clock configuration 6                        : This component disabled
**            Clock configuration 7                        : This component disabled
\end{DoxyCode}
 \hypertarget{DMA_CTRL_regs_overview}{}\subsection{Registers Initialization Overview}\label{DMA_CTRL_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{D\-M\-A\-\_\-\-C\-T\-R\-L Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40048040&S\-I\-M\-\_\-\-S\-C\-G\-C7&0x00000100 &S\-I\-M\-\_\-\-S\-C\-G\-C7 register, peripheral D\-M\-A\-\_\-\-C\-T\-R\-L. \\\cline{1-4}
0x4004803\-C&S\-I\-M\-\_\-\-S\-C\-G\-C6&0x00000002 &S\-I\-M\-\_\-\-S\-C\-G\-C6 register, peripheral D\-M\-A\-\_\-\-C\-T\-R\-L. \\\cline{1-4}
0x\-E000\-E400&N\-V\-I\-C\-\_\-\-I\-P\-R0&0x80804040 &N\-V\-I\-C\-\_\-\-I\-P\-R0 register, peripheral D\-M\-A\-\_\-\-C\-T\-R\-L. \\\cline{1-4}
0x\-E000\-E100&N\-V\-I\-C\-\_\-\-I\-S\-E\-R&0x4000000\-F &N\-V\-I\-C\-\_\-\-I\-S\-E\-R register, peripheral D\-M\-A\-\_\-\-C\-T\-R\-L. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{DMA_CTRL_regs_details}{}\subsection{Register Initialization Details}\label{DMA_CTRL_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\-I\-M\-\_\-\-S\-C\-G\-C7  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-M\-A}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40048040 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
8&D\-M\-A&0x01&D\-M\-A Clock Gate Control \\\cline{1-4}
\end{TabularC}
S\-I\-M\-\_\-\-S\-C\-G\-C6  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{D\-A\-C0}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{R\-T\-C}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{A\-D\-C0 }&\multirow{2}{\linewidth}{T\-P\-M2}&\multirow{2}{\linewidth}{T\-P\-M1}&\multirow{2}{\linewidth}{T\-P\-M0 }&\multirow{2}{\linewidth}{P\-I\-T}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-M\-A\-M\-U\-X }&\multirow{2}{\linewidth}{F\-T\-F  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004803\-C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000002 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000001 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
31&D\-A\-C0&0x00&D\-A\-C0 Clock Gate Control \\\cline{1-4}
29&R\-T\-C&0x00&R\-T\-C Access Control \\\cline{1-4}
27&A\-D\-C0&0x00&A\-D\-C0 Clock Gate Control \\\cline{1-4}
26&T\-P\-M2&0x00&T\-P\-M2 Clock Gate Control \\\cline{1-4}
25&T\-P\-M1&0x00&T\-P\-M1 Clock Gate Control \\\cline{1-4}
24&T\-P\-M0&0x00&T\-P\-M0 Clock Gate Control \\\cline{1-4}
23&P\-I\-T&0x00&P\-I\-T Clock Gate Control \\\cline{1-4}
1&D\-M\-A\-M\-U\-X&0x01&D\-M\-A Mux Clock Gate Control \\\cline{1-4}
0&F\-T\-F&0x00&Flash Memory Clock Gate Control \\\cline{1-4}
\end{TabularC}
N\-V\-I\-C\-\_\-\-I\-P\-R0  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-3}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-2  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-1}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-0  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E400 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x80804040 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\-R\-I\-\_\-3&0x80&Priority of interrupt 3 \\\cline{1-4}
16 -\/ 23&P\-R\-I\-\_\-2&0x80&Priority of interrupt 2 \\\cline{1-4}
8 -\/ 15&P\-R\-I\-\_\-1&0x00&Priority of interrupt 1 \\\cline{1-4}
0 -\/ 7&P\-R\-I\-\_\-0&0x00&Priority of interrupt 0 \\\cline{1-4}
\end{TabularC}
N\-V\-I\-C\-\_\-\-I\-S\-E\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{S\-E\-T\-E\-N\-A  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{S\-E\-T\-E\-N\-A  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4000000\-F }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\-E\-T\-E\-N\-A&0x00&Interrupt set enable bits \\\cline{1-4}
\end{TabularC}
\hypertarget{DMAT_M_SPI_TX}{}\section{D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-T\-X (D\-M\-A\-Transfer\-\_\-\-L\-D\-D)}\label{DMAT_M_SPI_TX}
\begin{DoxyVerb}        This embedded component implements
        a DMA transfer channel descriptor definition.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{DMAT_M_SPI_TX_settings}{Component Settings}
\item \hyperlink{DMAT_M_SPI_TX_regs_overview}{Registers Initialization Overview}
\item \hyperlink{DMAT_M_SPI_TX_regs_details}{Register Initialization Details}
\item \hyperlink{group___d_m_a_t___m___s_p_i___t_x__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{DMAT_M_SPI_TX_settings}{}\subsection{Component Settings}\label{DMAT_M_SPI_TX_settings}

\begin{DoxyCode}
**          Component name                                 : DMAT\_M\_SPI\_TX
**          DMA controller device                          : DMA\_CTRL
**          Channel                                        : 
**            Channel select                               : Fixed
**              Channel                                    : DMA\_Channel0
**              Interrupts                                 : Enabled
**              Allocate channel                           : yes
**          Trigger                                        : 
**            Trigger source type                          : Peripheral device
**              Trigger source                             : SPI0\_Transmit\_DMA\_Request
**              Periodic trigger                           : Disabled
**          Data source                                    : 
**            External \textcolor{keywordtype}{object} declaration                  : \textcolor{keyword}{volatile} byte* SPI0TxDMADataSourceBuffer = 
      NULL;
**            Address                                      : SPI0TxDMADataSourceBuffer
**            Transfer size                                : 8-bit
**            Address offset                               : 1
**            Circular buffer                              : Buffer disabled
**          Data destination                               : 
**            External \textcolor{keywordtype}{object} declaration                  : \textcolor{keyword}{volatile} byte* SPI0TxDMADataDestinationBuffer 
      = NULL;
**            Address                                      : (&SPI0\_D)
**            Transfer size                                : 8-bit
**            Address offset                               : 0
**            Circular buffer                              : Buffer disabled
**          Data size                                      : 
**            External \textcolor{keywordtype}{object} declaration                  : \textcolor{keyword}{volatile} uint8\_t SPI0TxDMAByteCount = 0;
**            Value                                        : SPI0TxDMAByteCount
**          Transfer control                               : Cycle-steal
**            Disable after transfer                       : yes
**            Asynchronous requests                        : Disabled
**            Channel linking                              : Disabled
**            After request complete                       : No action
**            After transfer complete                      : No action
**          Initialization                                 : 
**            Auto initialization                          : no
**            Half complete                                : Disabled
**            Event mask                                   : 
**              OnComplete                                 : Enabled
**              OnError                                    : Enabled
\end{DoxyCode}
 \hypertarget{DMAT_M_SPI_TX_regs_overview}{}\subsection{Registers Initialization Overview}\label{DMAT_M_SPI_TX_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-T\-X Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40048040&S\-I\-M\-\_\-\-S\-C\-G\-C7&0x00000100 &S\-I\-M\-\_\-\-S\-C\-G\-C7 register, peripheral D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-T\-X. \\\cline{1-4}
0x4004803\-C&S\-I\-M\-\_\-\-S\-C\-G\-C6&0x00000002 &S\-I\-M\-\_\-\-S\-C\-G\-C6 register, peripheral D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-T\-X. \\\cline{1-4}
0x\-E000\-E400&N\-V\-I\-C\-\_\-\-I\-P\-R0&0x80804040 &N\-V\-I\-C\-\_\-\-I\-P\-R0 register, peripheral D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-T\-X. \\\cline{1-4}
0x\-E000\-E100&N\-V\-I\-C\-\_\-\-I\-S\-E\-R&0x4000000\-F &N\-V\-I\-C\-\_\-\-I\-S\-E\-R register, peripheral D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-T\-X. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{DMAT_M_SPI_TX_regs_details}{}\subsection{Register Initialization Details}\label{DMAT_M_SPI_TX_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\-I\-M\-\_\-\-S\-C\-G\-C7  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-M\-A}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40048040 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
8&D\-M\-A&0x01&D\-M\-A Clock Gate Control \\\cline{1-4}
\end{TabularC}
S\-I\-M\-\_\-\-S\-C\-G\-C6  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{D\-A\-C0}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{R\-T\-C}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{A\-D\-C0 }&\multirow{2}{\linewidth}{T\-P\-M2}&\multirow{2}{\linewidth}{T\-P\-M1}&\multirow{2}{\linewidth}{T\-P\-M0 }&\multirow{2}{\linewidth}{P\-I\-T}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-M\-A\-M\-U\-X }&\multirow{2}{\linewidth}{F\-T\-F  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004803\-C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000002 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000001 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
31&D\-A\-C0&0x00&D\-A\-C0 Clock Gate Control \\\cline{1-4}
29&R\-T\-C&0x00&R\-T\-C Access Control \\\cline{1-4}
27&A\-D\-C0&0x00&A\-D\-C0 Clock Gate Control \\\cline{1-4}
26&T\-P\-M2&0x00&T\-P\-M2 Clock Gate Control \\\cline{1-4}
25&T\-P\-M1&0x00&T\-P\-M1 Clock Gate Control \\\cline{1-4}
24&T\-P\-M0&0x00&T\-P\-M0 Clock Gate Control \\\cline{1-4}
23&P\-I\-T&0x00&P\-I\-T Clock Gate Control \\\cline{1-4}
1&D\-M\-A\-M\-U\-X&0x01&D\-M\-A Mux Clock Gate Control \\\cline{1-4}
0&F\-T\-F&0x00&Flash Memory Clock Gate Control \\\cline{1-4}
\end{TabularC}
N\-V\-I\-C\-\_\-\-I\-P\-R0  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-3}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-2  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-1}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-0  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E400 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x80804040 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\-R\-I\-\_\-3&0x80&Priority of interrupt 3 \\\cline{1-4}
16 -\/ 23&P\-R\-I\-\_\-2&0x80&Priority of interrupt 2 \\\cline{1-4}
8 -\/ 15&P\-R\-I\-\_\-1&0x00&Priority of interrupt 1 \\\cline{1-4}
0 -\/ 7&P\-R\-I\-\_\-0&0x00&Priority of interrupt 0 \\\cline{1-4}
\end{TabularC}
N\-V\-I\-C\-\_\-\-I\-S\-E\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{S\-E\-T\-E\-N\-A  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{S\-E\-T\-E\-N\-A  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4000000\-F }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\-E\-T\-E\-N\-A&0x00&Interrupt set enable bits \\\cline{1-4}
\end{TabularC}
\hypertarget{DMAT_M_SPI_RX}{}\section{D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-R\-X (D\-M\-A\-Transfer\-\_\-\-L\-D\-D)}\label{DMAT_M_SPI_RX}
\begin{DoxyVerb}        This embedded component implements
        a DMA transfer channel descriptor definition.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{DMAT_M_SPI_RX_settings}{Component Settings}
\item \hyperlink{DMAT_M_SPI_RX_regs_overview}{Registers Initialization Overview}
\item \hyperlink{DMAT_M_SPI_RX_regs_details}{Register Initialization Details}
\item \hyperlink{group___d_m_a_t___m___s_p_i___r_x__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{DMAT_M_SPI_RX_settings}{}\subsection{Component Settings}\label{DMAT_M_SPI_RX_settings}

\begin{DoxyCode}
**          Component name                                 : DMAT\_M\_SPI\_RX
**          DMA controller device                          : DMA\_CTRL
**          Channel                                        : 
**            Channel select                               : Fixed
**              Channel                                    : DMA\_Channel1
**              Interrupts                                 : Enabled
**              Allocate channel                           : yes
**          Trigger                                        : 
**            Trigger source type                          : Peripheral device
**              Trigger source                             : SPI0\_Receive\_DMA\_Request
**              Periodic trigger                           : Disabled
**          Data source                                    : 
**            External \textcolor{keywordtype}{object} declaration                  : \textcolor{keyword}{volatile} byte* SPI0RxDMADataSourceBuffer = 
      NULL;
**            Address                                      : (&SPI0\_D)
**            Transfer size                                : 8-bit
**            Address offset                               : 0
**            Circular buffer                              : Buffer disabled
**          Data destination                               : 
**            External \textcolor{keywordtype}{object} declaration                  : \textcolor{keyword}{volatile} byte* SPI0RxDMADataDestinationBuffer 
      = NULL;
**            Address                                      : SPI0RxDMADataDestinationBuffer
**            Transfer size                                : 8-bit
**            Address offset                               : 1
**            Circular buffer                              : Buffer disabled
**          Data size                                      : 
**            External \textcolor{keywordtype}{object} declaration                  : \textcolor{keyword}{volatile} uint8\_t SPI0RxDMAByteCount = 0;
**            Value                                        : SPI0RxDMAByteCount
**          Transfer control                               : Cycle-steal
**            Disable after transfer                       : yes
**            Asynchronous requests                        : Disabled
**            Channel linking                              : Disabled
**            After request complete                       : No action
**            After transfer complete                      : No action
**          Initialization                                 : 
**            Auto initialization                          : no
**            Half complete                                : Disabled
**            Event mask                                   : 
**              OnComplete                                 : Enabled
**              OnError                                    : Enabled
\end{DoxyCode}
 \hypertarget{DMAT_M_SPI_RX_regs_overview}{}\subsection{Registers Initialization Overview}\label{DMAT_M_SPI_RX_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-R\-X Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40048040&S\-I\-M\-\_\-\-S\-C\-G\-C7&0x00000100 &S\-I\-M\-\_\-\-S\-C\-G\-C7 register, peripheral D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-R\-X. \\\cline{1-4}
0x4004803\-C&S\-I\-M\-\_\-\-S\-C\-G\-C6&0x00000002 &S\-I\-M\-\_\-\-S\-C\-G\-C6 register, peripheral D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-R\-X. \\\cline{1-4}
0x\-E000\-E400&N\-V\-I\-C\-\_\-\-I\-P\-R0&0x80804040 &N\-V\-I\-C\-\_\-\-I\-P\-R0 register, peripheral D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-R\-X. \\\cline{1-4}
0x\-E000\-E100&N\-V\-I\-C\-\_\-\-I\-S\-E\-R&0x4000000\-F &N\-V\-I\-C\-\_\-\-I\-S\-E\-R register, peripheral D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-R\-X. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{DMAT_M_SPI_RX_regs_details}{}\subsection{Register Initialization Details}\label{DMAT_M_SPI_RX_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\-I\-M\-\_\-\-S\-C\-G\-C7  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-M\-A}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40048040 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
8&D\-M\-A&0x01&D\-M\-A Clock Gate Control \\\cline{1-4}
\end{TabularC}
S\-I\-M\-\_\-\-S\-C\-G\-C6  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{D\-A\-C0}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{R\-T\-C}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{A\-D\-C0 }&\multirow{2}{\linewidth}{T\-P\-M2}&\multirow{2}{\linewidth}{T\-P\-M1}&\multirow{2}{\linewidth}{T\-P\-M0 }&\multirow{2}{\linewidth}{P\-I\-T}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-M\-A\-M\-U\-X }&\multirow{2}{\linewidth}{F\-T\-F  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004803\-C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000002 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000001 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
31&D\-A\-C0&0x00&D\-A\-C0 Clock Gate Control \\\cline{1-4}
29&R\-T\-C&0x00&R\-T\-C Access Control \\\cline{1-4}
27&A\-D\-C0&0x00&A\-D\-C0 Clock Gate Control \\\cline{1-4}
26&T\-P\-M2&0x00&T\-P\-M2 Clock Gate Control \\\cline{1-4}
25&T\-P\-M1&0x00&T\-P\-M1 Clock Gate Control \\\cline{1-4}
24&T\-P\-M0&0x00&T\-P\-M0 Clock Gate Control \\\cline{1-4}
23&P\-I\-T&0x00&P\-I\-T Clock Gate Control \\\cline{1-4}
1&D\-M\-A\-M\-U\-X&0x01&D\-M\-A Mux Clock Gate Control \\\cline{1-4}
0&F\-T\-F&0x00&Flash Memory Clock Gate Control \\\cline{1-4}
\end{TabularC}
N\-V\-I\-C\-\_\-\-I\-P\-R0  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-3}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-2  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-1}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-0  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E400 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x80804040 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\-R\-I\-\_\-3&0x80&Priority of interrupt 3 \\\cline{1-4}
16 -\/ 23&P\-R\-I\-\_\-2&0x80&Priority of interrupt 2 \\\cline{1-4}
8 -\/ 15&P\-R\-I\-\_\-1&0x00&Priority of interrupt 1 \\\cline{1-4}
0 -\/ 7&P\-R\-I\-\_\-0&0x00&Priority of interrupt 0 \\\cline{1-4}
\end{TabularC}
N\-V\-I\-C\-\_\-\-I\-S\-E\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{S\-E\-T\-E\-N\-A  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{S\-E\-T\-E\-N\-A  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4000000\-F }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\-E\-T\-E\-N\-A&0x00&Interrupt set enable bits \\\cline{1-4}
\end{TabularC}
\hypertarget{DMAT_S_SPI_TX}{}\section{D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-T\-X (D\-M\-A\-Transfer\-\_\-\-L\-D\-D)}\label{DMAT_S_SPI_TX}
\begin{DoxyVerb}        This embedded component implements
        a DMA transfer channel descriptor definition.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{DMAT_S_SPI_TX_settings}{Component Settings}
\item \hyperlink{DMAT_S_SPI_TX_regs_overview}{Registers Initialization Overview}
\item \hyperlink{DMAT_S_SPI_TX_regs_details}{Register Initialization Details}
\item \hyperlink{group___d_m_a_t___s___s_p_i___t_x__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{DMAT_S_SPI_TX_settings}{}\subsection{Component Settings}\label{DMAT_S_SPI_TX_settings}

\begin{DoxyCode}
**          Component name                                 : DMAT\_S\_SPI\_TX
**          DMA controller device                          : DMA\_CTRL
**          Channel                                        : 
**            Channel select                               : Fixed
**              Channel                                    : DMA\_Channel2
**              Interrupts                                 : Enabled
**              Allocate channel                           : yes
**          Trigger                                        : 
**            Trigger source type                          : Peripheral device
**              Trigger source                             : SPI1\_Transmit\_DMA\_Request
**              Periodic trigger                           : Disabled
**          Data source                                    : 
**            External \textcolor{keywordtype}{object} declaration                  : \textcolor{keyword}{volatile} byte* SPI1TxDMADataSourceBuffer = 
      NULL;
**            Address                                      : SPI1TxDMADataSourceBuffer
**            Transfer size                                : 8-bit
**            Address offset                               : 1
**            Circular buffer                              : Buffer disabled
**          Data destination                               : 
**            External \textcolor{keywordtype}{object} declaration                  : \textcolor{keyword}{volatile} byte* SPI1TxDMADataDestinationBuffer 
      = NULL;
**            Address                                      : (&SPI1\_D)
**            Transfer size                                : 8-bit
**            Address offset                               : 0
**            Circular buffer                              : Buffer disabled
**          Data size                                      : 
**            External \textcolor{keywordtype}{object} declaration                  : \textcolor{keyword}{volatile} uint8\_t SPI1TxDMAByteCount = 0;
**            Value                                        : SPI1TxDMAByteCount
**          Transfer control                               : Cycle-steal
**            Disable after transfer                       : yes
**            Asynchronous requests                        : Disabled
**            Channel linking                              : Disabled
**            After request complete                       : No action
**            After transfer complete                      : No action
**          Initialization                                 : 
**            Auto initialization                          : no
**            Half complete                                : Disabled
**            Event mask                                   : 
**              OnComplete                                 : Enabled
**              OnError                                    : Enabled
\end{DoxyCode}
 \hypertarget{DMAT_S_SPI_TX_regs_overview}{}\subsection{Registers Initialization Overview}\label{DMAT_S_SPI_TX_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-T\-X Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40048040&S\-I\-M\-\_\-\-S\-C\-G\-C7&0x00000100 &S\-I\-M\-\_\-\-S\-C\-G\-C7 register, peripheral D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-T\-X. \\\cline{1-4}
0x4004803\-C&S\-I\-M\-\_\-\-S\-C\-G\-C6&0x00000002 &S\-I\-M\-\_\-\-S\-C\-G\-C6 register, peripheral D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-T\-X. \\\cline{1-4}
0x\-E000\-E400&N\-V\-I\-C\-\_\-\-I\-P\-R0&0x80804040 &N\-V\-I\-C\-\_\-\-I\-P\-R0 register, peripheral D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-T\-X. \\\cline{1-4}
0x\-E000\-E100&N\-V\-I\-C\-\_\-\-I\-S\-E\-R&0x4000000\-F &N\-V\-I\-C\-\_\-\-I\-S\-E\-R register, peripheral D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-T\-X. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{DMAT_S_SPI_TX_regs_details}{}\subsection{Register Initialization Details}\label{DMAT_S_SPI_TX_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\-I\-M\-\_\-\-S\-C\-G\-C7  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-M\-A}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40048040 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
8&D\-M\-A&0x01&D\-M\-A Clock Gate Control \\\cline{1-4}
\end{TabularC}
S\-I\-M\-\_\-\-S\-C\-G\-C6  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{D\-A\-C0}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{R\-T\-C}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{A\-D\-C0 }&\multirow{2}{\linewidth}{T\-P\-M2}&\multirow{2}{\linewidth}{T\-P\-M1}&\multirow{2}{\linewidth}{T\-P\-M0 }&\multirow{2}{\linewidth}{P\-I\-T}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-M\-A\-M\-U\-X }&\multirow{2}{\linewidth}{F\-T\-F  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004803\-C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000002 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000001 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
31&D\-A\-C0&0x00&D\-A\-C0 Clock Gate Control \\\cline{1-4}
29&R\-T\-C&0x00&R\-T\-C Access Control \\\cline{1-4}
27&A\-D\-C0&0x00&A\-D\-C0 Clock Gate Control \\\cline{1-4}
26&T\-P\-M2&0x00&T\-P\-M2 Clock Gate Control \\\cline{1-4}
25&T\-P\-M1&0x00&T\-P\-M1 Clock Gate Control \\\cline{1-4}
24&T\-P\-M0&0x00&T\-P\-M0 Clock Gate Control \\\cline{1-4}
23&P\-I\-T&0x00&P\-I\-T Clock Gate Control \\\cline{1-4}
1&D\-M\-A\-M\-U\-X&0x01&D\-M\-A Mux Clock Gate Control \\\cline{1-4}
0&F\-T\-F&0x00&Flash Memory Clock Gate Control \\\cline{1-4}
\end{TabularC}
N\-V\-I\-C\-\_\-\-I\-P\-R0  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-3}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-2  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-1}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-0  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E400 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x80804040 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\-R\-I\-\_\-3&0x80&Priority of interrupt 3 \\\cline{1-4}
16 -\/ 23&P\-R\-I\-\_\-2&0x80&Priority of interrupt 2 \\\cline{1-4}
8 -\/ 15&P\-R\-I\-\_\-1&0x00&Priority of interrupt 1 \\\cline{1-4}
0 -\/ 7&P\-R\-I\-\_\-0&0x00&Priority of interrupt 0 \\\cline{1-4}
\end{TabularC}
N\-V\-I\-C\-\_\-\-I\-S\-E\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{S\-E\-T\-E\-N\-A  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{S\-E\-T\-E\-N\-A  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4000000\-F }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\-E\-T\-E\-N\-A&0x00&Interrupt set enable bits \\\cline{1-4}
\end{TabularC}
\hypertarget{DMAT_S_SPI_RX}{}\section{D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-R\-X (D\-M\-A\-Transfer\-\_\-\-L\-D\-D)}\label{DMAT_S_SPI_RX}
\begin{DoxyVerb}        This embedded component implements
        a DMA transfer channel descriptor definition.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{DMAT_S_SPI_RX_settings}{Component Settings}
\item \hyperlink{DMAT_S_SPI_RX_regs_overview}{Registers Initialization Overview}
\item \hyperlink{DMAT_S_SPI_RX_regs_details}{Register Initialization Details}
\item \hyperlink{group___d_m_a_t___s___s_p_i___r_x__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{DMAT_S_SPI_RX_settings}{}\subsection{Component Settings}\label{DMAT_S_SPI_RX_settings}

\begin{DoxyCode}
**          Component name                                 : DMAT\_S\_SPI\_RX
**          DMA controller device                          : DMA\_CTRL
**          Channel                                        : 
**            Channel select                               : Fixed
**              Channel                                    : DMA\_Channel3
**              Interrupts                                 : Enabled
**              Allocate channel                           : yes
**          Trigger                                        : 
**            Trigger source type                          : Peripheral device
**              Trigger source                             : SPI1\_Receive\_DMA\_Request
**              Periodic trigger                           : Disabled
**          Data source                                    : 
**            External \textcolor{keywordtype}{object} declaration                  : \textcolor{keyword}{volatile} byte* SPI1RxDMADataSourceBuffer = 
      NULL;
**            Address                                      : (&SPI1\_D)
**            Transfer size                                : 8-bit
**            Address offset                               : 0
**            Circular buffer                              : Buffer disabled
**          Data destination                               : 
**            External \textcolor{keywordtype}{object} declaration                  : \textcolor{keyword}{volatile} byte* SPI1RxDMADataDestinationBuffer 
      = NULL;
**            Address                                      : SPI1RxDMADataDestinationBuffer
**            Transfer size                                : 8-bit
**            Address offset                               : 1
**            Circular buffer                              : Buffer disabled
**          Data size                                      : 
**            External \textcolor{keywordtype}{object} declaration                  : \textcolor{keyword}{volatile} uint8\_t SPI1RxDMAByteCount = 0;
**            Value                                        : SPI1RxDMAByteCount
**          Transfer control                               : Cycle-steal
**            Disable after transfer                       : yes
**            Asynchronous requests                        : Disabled
**            Channel linking                              : Disabled
**            After request complete                       : No action
**            After transfer complete                      : No action
**          Initialization                                 : 
**            Auto initialization                          : no
**            Half complete                                : Disabled
**            Event mask                                   : 
**              OnComplete                                 : Enabled
**              OnError                                    : Enabled
\end{DoxyCode}
 \hypertarget{DMAT_S_SPI_RX_regs_overview}{}\subsection{Registers Initialization Overview}\label{DMAT_S_SPI_RX_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-R\-X Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40048040&S\-I\-M\-\_\-\-S\-C\-G\-C7&0x00000100 &S\-I\-M\-\_\-\-S\-C\-G\-C7 register, peripheral D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-R\-X. \\\cline{1-4}
0x4004803\-C&S\-I\-M\-\_\-\-S\-C\-G\-C6&0x00000002 &S\-I\-M\-\_\-\-S\-C\-G\-C6 register, peripheral D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-R\-X. \\\cline{1-4}
0x\-E000\-E400&N\-V\-I\-C\-\_\-\-I\-P\-R0&0x80804040 &N\-V\-I\-C\-\_\-\-I\-P\-R0 register, peripheral D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-R\-X. \\\cline{1-4}
0x\-E000\-E100&N\-V\-I\-C\-\_\-\-I\-S\-E\-R&0x4000000\-F &N\-V\-I\-C\-\_\-\-I\-S\-E\-R register, peripheral D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-R\-X. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{DMAT_S_SPI_RX_regs_details}{}\subsection{Register Initialization Details}\label{DMAT_S_SPI_RX_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\-I\-M\-\_\-\-S\-C\-G\-C7  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-M\-A}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40048040 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
8&D\-M\-A&0x01&D\-M\-A Clock Gate Control \\\cline{1-4}
\end{TabularC}
S\-I\-M\-\_\-\-S\-C\-G\-C6  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{D\-A\-C0}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{R\-T\-C}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{A\-D\-C0 }&\multirow{2}{\linewidth}{T\-P\-M2}&\multirow{2}{\linewidth}{T\-P\-M1}&\multirow{2}{\linewidth}{T\-P\-M0 }&\multirow{2}{\linewidth}{P\-I\-T}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-M\-A\-M\-U\-X }&\multirow{2}{\linewidth}{F\-T\-F  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004803\-C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000002 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000001 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
31&D\-A\-C0&0x00&D\-A\-C0 Clock Gate Control \\\cline{1-4}
29&R\-T\-C&0x00&R\-T\-C Access Control \\\cline{1-4}
27&A\-D\-C0&0x00&A\-D\-C0 Clock Gate Control \\\cline{1-4}
26&T\-P\-M2&0x00&T\-P\-M2 Clock Gate Control \\\cline{1-4}
25&T\-P\-M1&0x00&T\-P\-M1 Clock Gate Control \\\cline{1-4}
24&T\-P\-M0&0x00&T\-P\-M0 Clock Gate Control \\\cline{1-4}
23&P\-I\-T&0x00&P\-I\-T Clock Gate Control \\\cline{1-4}
1&D\-M\-A\-M\-U\-X&0x01&D\-M\-A Mux Clock Gate Control \\\cline{1-4}
0&F\-T\-F&0x00&Flash Memory Clock Gate Control \\\cline{1-4}
\end{TabularC}
N\-V\-I\-C\-\_\-\-I\-P\-R0  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-3}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-2  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-1}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\-R\-I\-\_\-0  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E400 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x80804040 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\-R\-I\-\_\-3&0x80&Priority of interrupt 3 \\\cline{1-4}
16 -\/ 23&P\-R\-I\-\_\-2&0x80&Priority of interrupt 2 \\\cline{1-4}
8 -\/ 15&P\-R\-I\-\_\-1&0x00&Priority of interrupt 1 \\\cline{1-4}
0 -\/ 7&P\-R\-I\-\_\-0&0x00&Priority of interrupt 0 \\\cline{1-4}
\end{TabularC}
N\-V\-I\-C\-\_\-\-I\-S\-E\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{S\-E\-T\-E\-N\-A  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{S\-E\-T\-E\-N\-A  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\-E000\-E100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4000000\-F }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\-E\-T\-E\-N\-A&0x00&Interrupt set enable bits \\\cline{1-4}
\end{TabularC}
\hypertarget{BitIO_AD_NOT_CS1}{}\section{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S1 (Bit\-I\-O\-\_\-\-L\-D\-D)}\label{BitIO_AD_NOT_CS1}
\begin{DoxyVerb}       The HAL BitIO component provides a low level API for unified
       access to general purpose digital input/output pins across
       various device designs.

       RTOS drivers using HAL BitIO API are simpler and more
       portable to various microprocessors.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{BitIO_AD_NOT_CS1_settings}{Component Settings}
\item \hyperlink{BitIO_AD_NOT_CS1_regs_overview}{Registers Initialization Overview}
\item \hyperlink{BitIO_AD_NOT_CS1_regs_details}{Register Initialization Details}
\item \hyperlink{group___bit_i_o___a_d___n_o_t___c_s1__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{BitIO_AD_NOT_CS1_settings}{}\subsection{Component Settings}\label{BitIO_AD_NOT_CS1_settings}

\begin{DoxyCode}
**          Component name                                 : BitIO\_AD\_NOT\_CS1
**          Pin \textcolor{keywordflow}{for} I/O                                    : CMP0\_IN2/PTC8/I2C0\_SCL/TPM0\_CH4
**          Pin signal                                     : AD\_NOT\_CS1
**          Direction                                      : Output
**          Initialization                                 : 
**            Init. direction                              : Output
**            Init. value                                  : 1
**            Auto initialization                          : no
**          Safe mode                                      : no
\end{DoxyCode}
 \hypertarget{BitIO_AD_NOT_CS1_regs_overview}{}\subsection{Registers Initialization Overview}\label{BitIO_AD_NOT_CS1_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\-F\-F094&G\-P\-I\-O\-C\-\_\-\-P\-D\-D\-R&0x00000110 &G\-P\-I\-O\-C\-\_\-\-P\-D\-D\-R register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S1. \\\cline{1-4}
0x400\-F\-F080&G\-P\-I\-O\-C\-\_\-\-P\-D\-O\-R&0x00000110 &G\-P\-I\-O\-C\-\_\-\-P\-D\-O\-R register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S1. \\\cline{1-4}
0x4004\-B010&P\-O\-R\-T\-C\-\_\-\-P\-C\-R4&0x00000100 &P\-O\-R\-T\-C\-\_\-\-P\-C\-R4 register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S1. \\\cline{1-4}
0x4004\-B020&P\-O\-R\-T\-C\-\_\-\-P\-C\-R8&0x00000100 &P\-O\-R\-T\-C\-\_\-\-P\-C\-R8 register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S1. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{BitIO_AD_NOT_CS1_regs_details}{}\subsection{Register Initialization Details}\label{BitIO_AD_NOT_CS1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\-P\-I\-O\-C\-\_\-\-P\-D\-D\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\-D\-D  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\-D\-D  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\-F\-F094 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000110 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\-D\-D&0x00&Port Data Direction \\\cline{1-4}
\end{TabularC}
G\-P\-I\-O\-C\-\_\-\-P\-D\-O\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\-D\-O  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\-D\-O  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\-F\-F080 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000110 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\-D\-O&0x00&Port Data Output \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-C\-\_\-\-P\-C\-R4  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-B010 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-C\-\_\-\-P\-C\-R8  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-B020 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
\hypertarget{BitIO_AD_NOT_RESET1}{}\section{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T1 (Bit\-I\-O\-\_\-\-L\-D\-D)}\label{BitIO_AD_NOT_RESET1}
\begin{DoxyVerb}       The HAL BitIO component provides a low level API for unified
       access to general purpose digital input/output pins across
       various device designs.

       RTOS drivers using HAL BitIO API are simpler and more
       portable to various microprocessors.
\end{DoxyVerb}



\begin{DoxyItemize}
\item \hyperlink{BitIO_AD_NOT_RESET1_settings}{Component Settings}
\item \hyperlink{BitIO_AD_NOT_RESET1_regs_overview}{Registers Initialization Overview}
\item \hyperlink{BitIO_AD_NOT_RESET1_regs_details}{Register Initialization Details}
\item \hyperlink{group___bit_i_o___a_d___n_o_t___r_e_s_e_t1__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{BitIO_AD_NOT_RESET1_settings}{}\subsection{Component Settings}\label{BitIO_AD_NOT_RESET1_settings}

\begin{DoxyCode}
**          Component name                                 : BitIO\_AD\_NOT\_RESET1
**          Pin \textcolor{keywordflow}{for} I/O                                    : PTE1/SPI1\_MOSI/UART1\_RX/SPI1\_MISO/I2C1\_SCL
**          Pin signal                                     : AD\_NOT\_RESET1
**          Direction                                      : Output
**          Initialization                                 : 
**            Init. direction                              : Output
**            Init. value                                  : 1
**            Auto initialization                          : no
**          Safe mode                                      : no
\end{DoxyCode}
 \hypertarget{BitIO_AD_NOT_RESET1_regs_overview}{}\subsection{Registers Initialization Overview}\label{BitIO_AD_NOT_RESET1_regs_overview}
This page initialization values for the registers of the peripheral(s) configured by the component. \begin{TabularC}{4}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\-F\-F114&G\-P\-I\-O\-E\-\_\-\-P\-D\-D\-R&0x20000003 &G\-P\-I\-O\-E\-\_\-\-P\-D\-D\-R register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T1. \\\cline{1-4}
0x400\-F\-F100&G\-P\-I\-O\-E\-\_\-\-P\-D\-O\-R&0x20000003 &G\-P\-I\-O\-E\-\_\-\-P\-D\-O\-R register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T1. \\\cline{1-4}
0x4004\-D000&P\-O\-R\-T\-E\-\_\-\-P\-C\-R0&0x00000100 &P\-O\-R\-T\-E\-\_\-\-P\-C\-R0 register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T1. \\\cline{1-4}
0x4004\-D074&P\-O\-R\-T\-E\-\_\-\-P\-C\-R29&0x00000100 &P\-O\-R\-T\-E\-\_\-\-P\-C\-R29 register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T1. \\\cline{1-4}
0x4004\-D004&P\-O\-R\-T\-E\-\_\-\-P\-C\-R1&0x00000100 &P\-O\-R\-T\-E\-\_\-\-P\-C\-R1 register, peripheral Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T1. \\\cline{1-4}
\end{TabularC}
\par
 \hypertarget{BitIO_AD_NOT_RESET1_regs_details}{}\subsection{Register Initialization Details}\label{BitIO_AD_NOT_RESET1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\-P\-I\-O\-E\-\_\-\-P\-D\-D\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\-D\-D  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\-D\-D  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\-F\-F114 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x20000003 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\-D\-D&0x00&Port Data Direction \\\cline{1-4}
\end{TabularC}
G\-P\-I\-O\-E\-\_\-\-P\-D\-O\-R  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\-D\-O  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{33}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\-D\-O  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\-F\-F100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x20000003 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\-D\-O&0x00&Port Data Output \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-E\-\_\-\-P\-C\-R0  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-D000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-E\-\_\-\-P\-C\-R29  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-D074 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
P\-O\-R\-T\-E\-\_\-\-P\-C\-R1  \begin{TabularC}{17}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\-S\-F}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\-R\-Q\-C  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}
\begin{TabularC}{17}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\-U\-X }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\-S\-E}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\-F\-E}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\-R\-E }&\multirow{2}{\linewidth}{P\-E}&\multirow{2}{\linewidth}{P\-S  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{TabularC}


 \begin{TabularC}{4}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\-D004 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\-S\-F&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\-R\-Q\-C&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\-U\-X&0x00&Pin Mux Control \\\cline{1-4}
6&D\-S\-E&0x00&Drive Strength Enable \\\cline{1-4}
4&P\-F\-E&0x00&Passive Filter Enable \\\cline{1-4}
2&S\-R\-E&0x00&Slew Rate Enable \\\cline{1-4}
1&P\-E&0x00&Pull Enable \\\cline{1-4}
0&P\-S&0x00&Pull Select \\\cline{1-4}
\end{TabularC}
