\hypertarget{group___t_s_i___peripheral}{}\section{T\+SI}
\label{group___t_s_i___peripheral}\index{T\+SI@{T\+SI}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___t_s_i___register___accessor___macros}{T\+S\+I -\/ Register accessor macros}
\item 
\hyperlink{group___t_s_i___register___masks}{T\+S\+I Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_t_s_i___mem_map}{T\+S\+I\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___t_s_i___peripheral_gaf98ea1cd15559446e0cfc1ae177751f6}{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}{T\+S\+I\+\_\+\+Mem\+Map\+Ptr})0x40045000u)
\item 
\#define \hyperlink{group___t_s_i___peripheral_gaf98ea1cd15559446e0cfc1ae177751f6}{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}{T\+S\+I\+\_\+\+Mem\+Map\+Ptr})0x40045000u)
\item 
\#define \hyperlink{group___t_s_i___peripheral_gaf98ea1cd15559446e0cfc1ae177751f6}{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}{T\+S\+I\+\_\+\+Mem\+Map\+Ptr})0x40045000u)
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_t_s_i___mem_map}{T\+S\+I\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}
\item 
typedef struct \hyperlink{struct_t_s_i___mem_map}{T\+S\+I\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}
\item 
typedef struct \hyperlink{struct_t_s_i___mem_map}{T\+S\+I\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{T\+SI@{T\+SI}!T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!T\+SI@{T\+SI}}
\subsubsection[{\texorpdfstring{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{TSI0_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf T\+S\+I\+\_\+\+Mem\+Map\+Ptr})0x40045000u)}\hypertarget{group___t_s_i___peripheral_gaf98ea1cd15559446e0cfc1ae177751f6}{}\label{group___t_s_i___peripheral_gaf98ea1cd15559446e0cfc1ae177751f6}
Peripheral T\+S\+I0 base pointer 

Definition at line 11486 of file M\+K20\+D7.\+h.

\index{T\+SI@{T\+SI}!T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!T\+SI@{T\+SI}}
\subsubsection[{\texorpdfstring{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{TSI0_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf T\+S\+I\+\_\+\+Mem\+Map\+Ptr})0x40045000u)}\hypertarget{group___t_s_i___peripheral_gaf98ea1cd15559446e0cfc1ae177751f6}{}\label{group___t_s_i___peripheral_gaf98ea1cd15559446e0cfc1ae177751f6}
Peripheral T\+S\+I0 base pointer 

Definition at line 11495 of file M\+K20\+D7.\+h.

\index{T\+SI@{T\+SI}!T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!T\+SI@{T\+SI}}
\subsubsection[{\texorpdfstring{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{TSI0_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf T\+S\+I\+\_\+\+Mem\+Map\+Ptr})0x40045000u)}\hypertarget{group___t_s_i___peripheral_gaf98ea1cd15559446e0cfc1ae177751f6}{}\label{group___t_s_i___peripheral_gaf98ea1cd15559446e0cfc1ae177751f6}
Peripheral T\+S\+I0 base pointer 

Definition at line 12882 of file M\+K20\+D\+Z10.\+h.



\subsection{Typedef Documentation}
\index{T\+SI@{T\+SI}!T\+S\+I\+\_\+\+Mem\+Map\+Ptr@{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}}
\index{T\+S\+I\+\_\+\+Mem\+Map\+Ptr@{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}!T\+SI@{T\+SI}}
\subsubsection[{\texorpdfstring{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}{TSI_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf T\+S\+I\+\_\+\+Mem\+Map}$\ast$ {\bf T\+S\+I\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}{}\label{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}
T\+SI -\/ Peripheral register structure \index{T\+SI@{T\+SI}!T\+S\+I\+\_\+\+Mem\+Map\+Ptr@{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}}
\index{T\+S\+I\+\_\+\+Mem\+Map\+Ptr@{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}!T\+SI@{T\+SI}}
\subsubsection[{\texorpdfstring{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}{TSI_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf T\+S\+I\+\_\+\+Mem\+Map}$\ast$ {\bf T\+S\+I\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}{}\label{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}
T\+SI -\/ Peripheral register structure \index{T\+SI@{T\+SI}!T\+S\+I\+\_\+\+Mem\+Map\+Ptr@{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}}
\index{T\+S\+I\+\_\+\+Mem\+Map\+Ptr@{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}!T\+SI@{T\+SI}}
\subsubsection[{\texorpdfstring{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}{TSI_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf T\+S\+I\+\_\+\+Mem\+Map}$\ast$ {\bf T\+S\+I\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}{}\label{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}
T\+SI -\/ Peripheral register structure 