m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1
vbram_1port_ram_1port_181_b5j5wiy
!s110 1563956956
!i10b 1
!s100 7VnkbAPVCznaEB_0?MDzA2
INdM1?[FcHhVdTBgVb8aEP2
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1563942577
8C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_b5j5wiy.v
FC:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_b5j5wiy.v
Z2 L0 18
Z3 OV;L;10.6d;65
r1
!s85 0
31
!s108 1563956955.000000
!s107 C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_b5j5wiy.v|
!s90 -reportprogress|300|C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_b5j5wiy.v|-work|ram_1port_181|
!i113 1
Z4 o-work ram_1port_181
Z5 tCvgOpt 0
vbram_1port_ram_1port_181_fs45xza
!s110 1563940690
!i10b 1
!s100 3N6b@_9eh9lzW>[j7W8G[3
I98VJ]1F55EAL6lLnR`<C_2
R1
R0
w1563882299
8C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_fs45xza.v
FC:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_fs45xza.v
R2
R3
r1
!s85 0
31
!s108 1563940690.000000
!s107 C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_fs45xza.v|
!s90 -reportprogress|300|C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_fs45xza.v|-work|ram_1port_181|
!i113 1
R4
R5
vbram_1port_ram_1port_181_qhekeqy
!s110 1563269219
!i10b 1
!s100 5]1;Ve2b8DO;EDQkF>h8O0
IdoASldBJAf=VbOn4ogFJo1
R1
R0
w1562810194
8C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_qhekeqy.v
FC:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_qhekeqy.v
R2
R3
r1
!s85 0
31
!s108 1563269219.000000
!s107 C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_qhekeqy.v|
!s90 -reportprogress|300|C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_qhekeqy.v|-work|ram_1port_181|
!i113 1
R4
R5
vbram_1port_ram_1port_181_tdxfgka
!s110 1563269503
!i10b 1
!s100 3M0Gb4Cngo:2OYW@BKz3<3
INCZ<I8aR`2ZSO;[ho5OdB1
R1
R0
w1562828996
8C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_tdxfgka.v
FC:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_tdxfgka.v
R2
R3
r1
!s85 0
31
!s108 1563269503.000000
!s107 C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_tdxfgka.v|
!s90 -reportprogress|300|C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram_1port/ram_1port_181/sim/bram_1port_ram_1port_181_tdxfgka.v|-work|ram_1port_181|
!i113 1
R4
R5
