TimeQuest Timing Analyzer report for cpu_prj
Tue Oct 17 21:19:04 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk'
 28. Slow 1200mV 0C Model Hold: 'clk'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 0C Model Metastability Report
 35. Fast 1200mV 0C Model Setup Summary
 36. Fast 1200mV 0C Model Hold Summary
 37. Fast 1200mV 0C Model Recovery Summary
 38. Fast 1200mV 0C Model Removal Summary
 39. Fast 1200mV 0C Model Minimum Pulse Width Summary
 40. Fast 1200mV 0C Model Setup: 'clk'
 41. Fast 1200mV 0C Model Hold: 'clk'
 42. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Fast 1200mV 0C Model Metastability Report
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1200mv 0c Model)
 56. Signal Integrity Metrics (Slow 1200mv 85c Model)
 57. Signal Integrity Metrics (Fast 1200mv 0c Model)
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; cpu_prj                                                            ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 2.33        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  66.7%      ;
;     Processors 3-4         ;  33.3%      ;
;     Processors 5-14        ; < 0.1%      ;
;     Processors 15-20       ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; cpu_prj.sdc   ; OK     ; Tue Oct 17 21:19:01 2023 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 18.000 ; 55.56 MHz ; 0.000 ; 9.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 34.23 MHz ; 34.23 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk   ; -11.214 ; -8934.338         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.432 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 8.657 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                    ;
+---------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                           ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.214 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.245      ; 29.507     ;
; -11.127 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.245      ; 29.420     ;
; -11.059 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.261      ; 29.368     ;
; -11.039 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.264      ; 29.351     ;
; -11.019 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.246      ; 29.313     ;
; -11.003 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.247      ; 29.298     ;
; -11.001 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.245      ; 29.294     ;
; -10.993 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.232      ; 29.273     ;
; -10.952 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.264      ; 29.264     ;
; -10.872 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.292      ; 29.212     ;
; -10.849 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.257      ; 29.154     ;
; -10.832 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.277      ; 29.157     ;
; -10.817 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.263      ; 29.128     ;
; -10.816 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.278      ; 29.142     ;
; -10.814 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.276      ; 29.138     ;
; -10.806 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.263      ; 29.117     ;
; -10.781 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.240      ; 29.069     ;
; -10.763 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.247      ; 29.058     ;
; -10.762 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.257      ; 29.067     ;
; -10.759 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.239      ; 29.046     ;
; -10.751 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.241      ; 29.040     ;
; -10.730 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.263      ; 29.041     ;
; -10.726 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.232      ; 29.006     ;
; -10.720 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.232      ; 29.000     ;
; -10.719 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.232      ; 28.999     ;
; -10.704 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.245      ; 28.997     ;
; -10.682 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.285      ; 29.015     ;
; -10.676 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.247      ; 28.971     ;
; -10.659 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.227      ; 28.934     ;
; -10.650 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.291      ; 28.989     ;
; -10.645 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.247      ; 28.940     ;
; -10.642 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.270      ; 28.960     ;
; -10.641 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.245      ; 28.934     ;
; -10.626 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.271      ; 28.945     ;
; -10.624 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.269      ; 28.941     ;
; -10.620 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.229      ; 28.897     ;
; -10.616 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.256      ; 28.920     ;
; -10.610 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.276      ; 28.934     ;
; -10.608 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.263      ; 28.919     ;
; -10.606 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.259      ; 28.913     ;
; -10.605 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.219      ; 28.872     ;
; -10.594 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.214      ; 28.856     ;
; -10.594 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.277      ; 28.919     ;
; -10.593 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.213      ; 28.854     ;
; -10.592 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.275      ; 28.915     ;
; -10.584 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.258      ; 28.890     ;
; -10.584 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.262      ; 28.894     ;
; -10.576 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.260      ; 28.884     ;
; -10.568 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.248      ; 28.864     ;
; -10.552 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.249      ; 28.849     ;
; -10.550 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.247      ; 28.845     ;
; -10.542 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.234      ; 28.824     ;
; -10.539 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.263      ; 28.850     ;
; -10.533 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.263      ; 28.844     ;
; -10.532 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.263      ; 28.843     ;
; -10.529 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.264      ; 28.841     ;
; -10.516 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.227      ; 28.791     ;
; -10.478 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.230      ; 28.756     ;
; -10.472 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.258      ; 28.778     ;
; -10.466 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.264      ; 28.778     ;
; -10.458 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.278      ; 28.784     ;
; -10.433 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.260      ; 28.741     ;
; -10.418 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.229      ; 28.695     ;
; -10.418 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.250      ; 28.716     ;
; -10.416 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.252      ; 28.716     ;
; -10.407 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.245      ; 28.700     ;
; -10.406 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.244      ; 28.698     ;
; -10.394 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.251      ; 28.693     ;
; -10.386 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.253      ; 28.687     ;
; -10.384 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.258      ; 28.690     ;
; -10.362 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.257      ; 28.667     ;
; -10.354 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.259      ; 28.661     ;
; -10.351 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[9]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.250      ; 28.649     ;
; -10.349 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.256      ; 28.653     ;
; -10.343 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.256      ; 28.647     ;
; -10.342 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.256      ; 28.646     ;
; -10.339 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.257      ; 28.644     ;
; -10.337 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.247      ; 28.632     ;
; -10.330 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.242      ; 28.620     ;
; -10.329 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.258      ; 28.635     ;
; -10.317 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.262      ; 28.627     ;
; -10.312 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; -0.220     ; 28.140     ;
; -10.311 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.262      ; 28.621     ;
; -10.310 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.262      ; 28.620     ;
; -10.308 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.241      ; 28.597     ;
; -10.307 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.263      ; 28.618     ;
; -10.300 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.243      ; 28.591     ;
; -10.291 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.261      ; 28.600     ;
; -10.282 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.251      ; 28.581     ;
; -10.280 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.264      ; 28.592     ;
; -10.276 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.257      ; 28.581     ;
; -10.275 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.234      ; 28.557     ;
; -10.269 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.234      ; 28.551     ;
; -10.268 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.234      ; 28.550     ;
; -10.268 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.271      ; 28.587     ;
; -10.267 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[7]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; -0.247     ; 28.068     ;
; -10.264 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[9]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.250      ; 28.562     ;
; -10.253 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.247      ; 28.548     ;
; -10.250 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.247      ; 28.545     ;
; -10.250 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.257      ; 28.555     ;
+---------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o      ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o      ; clk          ; clk         ; 0.000        ; 0.102      ; 0.746      ;
; 0.452 ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                     ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_tx_state.BEGIN                                   ; uart:u_uart|uart_tx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_tx_state.TX_BYTE                                 ; uart:u_uart|uart_tx_state.TX_BYTE                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_tx_state.END                                     ; uart:u_uart|uart_tx_state.END                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|bit_cnt[1]                                ; uart_debug:u_uart_debug|bit_cnt[1]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|bit_cnt[3]                                ; uart_debug:u_uart_debug|bit_cnt[3]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|uart_state.END                            ; uart_debug:u_uart_debug|uart_state.END                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|byte_cnt[0]                               ; uart_debug:u_uart_debug|byte_cnt[0]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|byte_cnt[1]                               ; uart_debug:u_uart_debug|byte_cnt[1]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|byte_cnt[2]                               ; uart_debug:u_uart_debug|byte_cnt[2]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_rx_state.IDLE                                    ; uart:u_uart|uart_rx_state.IDLE                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_rx_state.BEGIN                                   ; uart:u_uart|uart_rx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|rx_bit_cnt[1]                                         ; uart:u_uart|rx_bit_cnt[1]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|rx_bit_cnt[2]                                         ; uart:u_uart|rx_bit_cnt[2]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|rx_bit_cnt[3]                                         ; uart:u_uart|rx_bit_cnt[3]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_rx_state.END                                     ; uart:u_uart|uart_rx_state.END                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; timer:u_timer|timer_ctrl[2]                                       ; timer:u_timer|timer_ctrl[2]                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_ctrl[0]                                          ; uart:u_uart|uart_ctrl[0]                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_ctrl[1]                                          ; uart:u_uart|uart_ctrl[1]                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|tx_data_rd                                            ; uart:u_uart|tx_data_rd                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_tx_state.IDLE                                    ; uart:u_uart|uart_tx_state.IDLE                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer:u_timer|timer_ctrl[0]                                       ; timer:u_timer|timer_ctrl[0]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; uart_debug:u_uart_debug|bit_cnt[0]                                ; uart_debug:u_uart_debug|bit_cnt[0]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; uart:u_uart|rx_bit_cnt[0]                                         ; uart:u_uart|rx_bit_cnt[0]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]             ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.499 ; uart_debug:u_uart_debug|bit_cnt[0]                                ; uart_debug:u_uart_debug|bit_cnt[1]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.793      ;
; 0.510 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[7]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[7]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.803      ;
; 0.523 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                    ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.816      ;
; 0.525 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[11]   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[11]   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MCAUSE                  ; RISCV:u_RISCV|clint:u_clint|int_addr_o[27]                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[25]   ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[25]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[18]   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[18]   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; uart:u_uart|uart_rx_data_buf_temp[4]                              ; uart:u_uart|uart_rx_data_buf_temp[3]                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; uart:u_uart|uart_rx_data_buf_temp[3]                              ; uart:u_uart|uart_rx_data_buf_temp[2]                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[4] ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_reg_wr_addr_o[4] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[9]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[9]                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]              ; uart:u_uart|uart_rx_delay                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.821      ;
; 0.532 ; uart_debug:u_uart_debug|byte_cnt[2]                               ; uart_debug:u_uart_debug|data_rd_flag                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.826      ;
; 0.534 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MEPC                    ; RISCV:u_RISCV|clint:u_clint|wr_data_o[5]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.827      ;
; 0.641 ; uart_debug:u_uart_debug|wr_data_reg[4]                            ; uart_debug:u_uart_debug|mem_wr_data_o[4]                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; uart_debug:u_uart_debug|wr_data_reg[3]                            ; uart_debug:u_uart_debug|mem_wr_data_o[3]                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; uart_debug:u_uart_debug|wr_data_reg[1]                            ; uart_debug:u_uart_debug|mem_wr_data_o[1]                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; uart_debug:u_uart_debug|wr_data_reg[5]                            ; uart_debug:u_uart_debug|mem_wr_data_o[5]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.935      ;
; 0.644 ; uart_debug:u_uart_debug|wr_data_reg[2]                            ; uart_debug:u_uart_debug|mem_wr_data_o[2]                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.938      ;
; 0.644 ; uart_debug:u_uart_debug|wr_data_reg[6]                            ; uart_debug:u_uart_debug|mem_wr_data_o[6]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.937      ;
; 0.667 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[29]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[29]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.960      ;
; 0.667 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[10]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[10]                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.961      ;
; 0.667 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[11]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[11]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.960      ;
; 0.667 ; rom:u_rom|_rom_rtl_1_bypass[40]                                   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_zimm_o[0]    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.961      ;
; 0.668 ; rom:u_rom|_rom_rtl_1_bypass[41]                                   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_zimm_o[1]    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.962      ;
; 0.668 ; uart:u_uart|uart_rx_data_buf_temp[1]                              ; uart:u_uart|uart_rx_data_buf_temp[0]                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.962      ;
; 0.669 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[6]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[6]                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.961      ;
; 0.669 ; rom:u_rom|_rom_rtl_1_bypass[42]                                   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_zimm_o[2]    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.963      ;
; 0.677 ; uart:u_uart|uart_tx_state.IDLE                                    ; uart:u_uart|uart_tx                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.971      ;
; 0.683 ; uart:u_uart|tx_baud_cnt[12]                                       ; uart:u_uart|tx_baud_cnt[12]                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.977      ;
; 0.689 ; RISCV:u_RISCV|clint:u_clint|cause[31]                             ; RISCV:u_RISCV|clint:u_clint|wr_data_o[31]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.982      ;
; 0.691 ; uart:u_uart|uart_rx_state.BEGIN                                   ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.985      ;
; 0.694 ; uart_debug:u_uart_debug|wr_data_reg[7]                            ; uart_debug:u_uart_debug|mem_wr_data_o[7]                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.988      ;
; 0.698 ; uart_debug:u_uart_debug|wr_data_reg[0]                            ; uart_debug:u_uart_debug|mem_wr_data_o[0]                          ; clk          ; clk         ; 0.000        ; 0.083      ; 0.993      ;
; 0.719 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[31]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[31]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.012      ;
; 0.719 ; uart:u_uart|tx_data_rd                                            ; uart:u_uart|uart_tx_state.IDLE                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.013      ;
; 0.721 ; uart:u_uart|tx_data_rd                                            ; uart:u_uart|uart_tx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.015      ;
; 0.722 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[34]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[35]        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.016      ;
; 0.722 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[45]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[46]        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.016      ;
; 0.722 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[50]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[51]        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.016      ;
; 0.722 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[61]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[62]        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.016      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[1]               ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[1]               ; clk          ; clk         ; 0.000        ; 0.102      ; 1.037      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[3]               ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[3]               ; clk          ; clk         ; 0.000        ; 0.102      ; 1.037      ;
; 0.723 ; uart:u_uart|uart_rx_data_buf_temp[7]                              ; uart:u_uart|uart_rx_data_buf_temp[6]                              ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[36]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[37]        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[39]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[40]        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[43]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[44]        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.724 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[9]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[10]        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[26]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[27]        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[13]   ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[13]                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.019      ;
; 0.725 ; uart:u_uart|uart_rx_delay                                         ; uart:u_uart|uart_rx_data_buf_temp[7]                              ; clk          ; clk         ; 0.000        ; 0.082      ; 1.019      ;
; 0.725 ; uart:u_uart|uart_rx_data_buf_temp[6]                              ; uart:u_uart|uart_rx_data_buf_temp[5]                              ; clk          ; clk         ; 0.000        ; 0.082      ; 1.019      ;
; 0.725 ; uart:u_uart|uart_rx_data_buf_temp[5]                              ; uart:u_uart|uart_rx_data_buf_temp[4]                              ; clk          ; clk         ; 0.000        ; 0.082      ; 1.019      ;
; 0.726 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[2]               ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[2]               ; clk          ; clk         ; 0.000        ; 0.102      ; 1.040      ;
; 0.726 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[11]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[12]        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.019      ;
; 0.726 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[3]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[4]         ; clk          ; clk         ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[8]         ; clk          ; clk         ; 0.000        ; 0.080      ; 1.018      ;
; 0.727 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[23]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.019      ;
; 0.727 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[25]        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.019      ;
; 0.728 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[23]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[23]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.021      ;
; 0.734 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[5]               ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[5]               ; clk          ; clk         ; 0.000        ; 0.102      ; 1.048      ;
; 0.735 ; uart_debug:u_uart_debug|mem_wr_addr_o[17]                         ; uart_debug:u_uart_debug|mem_wr_addr_o[17]                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[4]               ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[4]               ; clk          ; clk         ; 0.000        ; 0.102      ; 1.049      ;
; 0.736 ; uart_debug:u_uart_debug|mem_wr_addr_o[15]                         ; uart_debug:u_uart_debug|mem_wr_addr_o[15]                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                         ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; uart_debug:u_uart_debug|mem_wr_addr_o[19]                         ; uart_debug:u_uart_debug|mem_wr_addr_o[19]                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; uart_debug:u_uart_debug|mem_wr_addr_o[23]                         ; uart_debug:u_uart_debug|mem_wr_addr_o[23]                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; 8.657 ; 8.892        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 8.657 ; 8.892        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 8.658 ; 8.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 8.658 ; 8.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 8.658 ; 8.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 8.658 ; 8.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 8.658 ; 8.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 8.658 ; 8.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 8.658 ; 8.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 8.658 ; 8.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; 8.658 ; 8.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 8.658 ; 8.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 8.658 ; 8.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 8.658 ; 8.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_we_reg       ;
; 8.658 ; 8.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 8.658 ; 8.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 8.659 ; 8.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 8.659 ; 8.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 8.659 ; 8.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 8.659 ; 8.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 8.659 ; 8.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 8.660 ; 8.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 8.660 ; 8.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 8.660 ; 8.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 8.660 ; 8.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 8.660 ; 8.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 8.660 ; 8.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 8.660 ; 8.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 8.660 ; 8.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 8.660 ; 8.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 8.660 ; 8.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 8.660 ; 8.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a1~porta_we_reg        ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_we_reg       ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 8.661 ; 8.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 8.662 ; 8.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 8.662 ; 8.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 8.662 ; 8.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 8.662 ; 8.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 8.662 ; 8.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 8.662 ; 8.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 8.662 ; 8.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_we_reg       ;
; 8.662 ; 8.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 8.662 ; 8.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 8.662 ; 8.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_we_reg        ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 8.663 ; 8.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 8.664 ; 8.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 8.664 ; 8.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 8.664 ; 8.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 8.664 ; 8.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 8.664 ; 8.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 8.664 ; 8.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 8.664 ; 8.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 8.664 ; 8.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 8.664 ; 8.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_datain_reg0  ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 5.054 ; 4.936 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 3.733 ; 3.796 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 1.758 ; 2.010 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; 0.113  ; -0.008 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; -0.073 ; -0.245 ; Rise       ; clk             ;
; uart_rx        ; clk        ; -1.301 ; -1.532 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 7.906 ; 8.183 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 6.662 ; 6.749 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 7.118 ; 7.300 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 7.701 ; 7.851 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 7.906 ; 8.183 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 6.780 ; 6.866 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 6.433 ; 6.519 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 6.433 ; 6.519 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 6.871 ; 7.048 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 7.430 ; 7.577 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 7.627 ; 7.895 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 6.547 ; 6.631 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 37.15 MHz ; 37.15 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -8.916 ; -6381.830         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.381 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 8.665 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.916 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.220      ; 27.175     ;
; -8.784 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.218      ; 27.041     ;
; -8.760 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.231      ; 27.030     ;
; -8.718 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.218      ; 26.975     ;
; -8.708 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.219      ; 26.966     ;
; -8.700 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.217      ; 26.956     ;
; -8.691 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.205      ; 26.935     ;
; -8.617 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.237      ; 26.893     ;
; -8.541 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.236      ; 26.816     ;
; -8.526 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.205      ; 26.770     ;
; -8.523 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.206      ; 26.768     ;
; -8.520 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.207      ; 26.766     ;
; -8.485 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.235      ; 26.759     ;
; -8.458 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.230      ; 26.727     ;
; -8.455 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.215      ; 26.709     ;
; -8.451 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.258      ; 26.748     ;
; -8.435 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.214      ; 26.688     ;
; -8.429 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.203      ; 26.671     ;
; -8.427 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.216      ; 26.682     ;
; -8.409 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.234      ; 26.682     ;
; -8.409 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.245      ; 26.693     ;
; -8.399 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.190      ; 26.628     ;
; -8.399 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.246      ; 26.684     ;
; -8.398 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.191      ; 26.628     ;
; -8.397 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.220      ; 26.656     ;
; -8.391 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.244      ; 26.674     ;
; -8.383 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.217      ; 26.639     ;
; -8.382 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.232      ; 26.653     ;
; -8.375 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.257      ; 26.671     ;
; -8.366 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.204      ; 26.609     ;
; -8.363 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.219      ; 26.621     ;
; -8.342 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.217      ; 26.598     ;
; -8.333 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.244      ; 26.616     ;
; -8.326 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.228      ; 26.593     ;
; -8.323 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.245      ; 26.607     ;
; -8.315 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.243      ; 26.597     ;
; -8.314 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.193      ; 26.546     ;
; -8.306 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.231      ; 26.576     ;
; -8.299 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.204      ; 26.542     ;
; -8.292 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.251      ; 26.582     ;
; -8.265 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.218      ; 26.522     ;
; -8.250 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.238      ; 26.527     ;
; -8.241 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.231      ; 26.511     ;
; -8.240 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.239      ; 26.518     ;
; -8.234 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.203      ; 26.476     ;
; -8.232 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.237      ; 26.508     ;
; -8.223 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.225      ; 26.487     ;
; -8.217 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.232      ; 26.488     ;
; -8.214 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.233      ; 26.486     ;
; -8.211 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.234      ; 26.484     ;
; -8.209 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.204      ; 26.452     ;
; -8.199 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.218      ; 26.456     ;
; -8.189 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.219      ; 26.447     ;
; -8.181 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.217      ; 26.437     ;
; -8.172 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.205      ; 26.416     ;
; -8.156 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.232      ; 26.427     ;
; -8.141 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[9]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.223      ; 26.403     ;
; -8.141 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.231      ; 26.411     ;
; -8.138 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.232      ; 26.409     ;
; -8.136 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.231      ; 26.406     ;
; -8.135 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.233      ; 26.407     ;
; -8.128 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.233      ; 26.400     ;
; -8.120 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.230      ; 26.389     ;
; -8.090 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.217      ; 26.346     ;
; -8.089 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.218      ; 26.346     ;
; -8.084 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.234      ; 26.357     ;
; -8.080 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.231      ; 26.350     ;
; -8.060 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.230      ; 26.329     ;
; -8.058 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.225      ; 26.322     ;
; -8.057 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.231      ; 26.327     ;
; -8.055 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.226      ; 26.320     ;
; -8.054 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.246      ; 26.339     ;
; -8.052 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.232      ; 26.323     ;
; -8.052 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.227      ; 26.318     ;
; -8.044 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.229      ; 26.312     ;
; -8.043 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.234      ; 26.316     ;
; -8.033 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.237      ; 26.309     ;
; -8.014 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.216      ; 26.269     ;
; -8.013 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.217      ; 26.269     ;
; -8.009 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[9]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.221      ; 26.269     ;
; -8.008 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.233      ; 26.280     ;
; -8.007 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.205      ; 26.251     ;
; -8.005 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.220      ; 26.264     ;
; -8.004 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.206      ; 26.249     ;
; -8.001 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.207      ; 26.247     ;
; -7.997 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.223      ; 26.259     ;
; -7.997 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.225      ; 26.261     ;
; -7.990 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.231      ; 26.260     ;
; -7.981 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.230      ; 26.250     ;
; -7.978 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.245      ; 26.262     ;
; -7.977 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.224      ; 26.240     ;
; -7.975 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[9]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.244      ; 26.258     ;
; -7.974 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[7]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; -0.241     ; 25.772     ;
; -7.969 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.226      ; 26.234     ;
; -7.967 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.233      ; 26.239     ;
; -7.961 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.223      ; 26.223     ;
; -7.956 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; -0.212     ; 25.783     ;
; -7.936 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.215      ; 26.190     ;
; -7.933 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[9]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.231      ; 26.203     ;
; -7.931 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.210      ; 26.180     ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.381 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o      ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o      ; clk          ; clk         ; 0.000        ; 0.093      ; 0.669      ;
; 0.400 ; uart_debug:u_uart_debug|byte_cnt[0]                               ; uart_debug:u_uart_debug|byte_cnt[0]                               ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_debug:u_uart_debug|byte_cnt[2]                               ; uart_debug:u_uart_debug|byte_cnt[2]                               ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:u_uart|uart_ctrl[0]                                          ; uart:u_uart|uart_ctrl[0]                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:u_uart|uart_ctrl[1]                                          ; uart:u_uart|uart_ctrl[1]                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:u_uart|tx_data_rd                                            ; uart:u_uart|tx_data_rd                                            ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                     ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.BEGIN                                   ; uart:u_uart|uart_tx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.TX_BYTE                                 ; uart:u_uart|uart_tx_state.TX_BYTE                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.END                                     ; uart:u_uart|uart_tx_state.END                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|bit_cnt[1]                                ; uart_debug:u_uart_debug|bit_cnt[1]                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|bit_cnt[3]                                ; uart_debug:u_uart_debug|bit_cnt[3]                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|uart_state.END                            ; uart_debug:u_uart_debug|uart_state.END                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|byte_cnt[1]                               ; uart_debug:u_uart_debug|byte_cnt[1]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.IDLE                                    ; uart:u_uart|uart_rx_state.IDLE                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.BEGIN                                   ; uart:u_uart|uart_rx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|rx_bit_cnt[1]                                         ; uart:u_uart|rx_bit_cnt[1]                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|rx_bit_cnt[2]                                         ; uart:u_uart|rx_bit_cnt[2]                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|rx_bit_cnt[3]                                         ; uart:u_uart|rx_bit_cnt[3]                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.END                                     ; uart:u_uart|uart_rx_state.END                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer:u_timer|timer_ctrl[2]                                       ; timer:u_timer|timer_ctrl[2]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer:u_timer|timer_ctrl[0]                                       ; timer:u_timer|timer_ctrl[0]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.IDLE                                    ; uart:u_uart|uart_tx_state.IDLE                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; uart:u_uart|rx_bit_cnt[0]                                         ; uart:u_uart|rx_bit_cnt[0]                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]             ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart_debug:u_uart_debug|bit_cnt[0]                                ; uart_debug:u_uart_debug|bit_cnt[0]                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.465 ; uart_debug:u_uart_debug|bit_cnt[0]                                ; uart_debug:u_uart_debug|bit_cnt[1]                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.733      ;
; 0.479 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[7]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[7]                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.747      ;
; 0.482 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                    ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.750      ;
; 0.490 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[11]   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[11]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; uart:u_uart|uart_rx_data_buf_temp[3]                              ; uart:u_uart|uart_rx_data_buf_temp[2]                              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.759      ;
; 0.491 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[25]   ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[25]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[18]   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[18]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; uart:u_uart|uart_rx_data_buf_temp[4]                              ; uart:u_uart|uart_rx_data_buf_temp[3]                              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.760      ;
; 0.492 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[4] ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_reg_wr_addr_o[4] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[9]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[9]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MCAUSE                  ; RISCV:u_RISCV|clint:u_clint|int_addr_o[27]                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]              ; uart:u_uart|uart_rx_delay                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.761      ;
; 0.496 ; uart_debug:u_uart_debug|byte_cnt[2]                               ; uart_debug:u_uart_debug|data_rd_flag                              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.765      ;
; 0.500 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MEPC                    ; RISCV:u_RISCV|clint:u_clint|wr_data_o[5]                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.768      ;
; 0.597 ; uart_debug:u_uart_debug|wr_data_reg[4]                            ; uart_debug:u_uart_debug|mem_wr_data_o[4]                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; uart_debug:u_uart_debug|wr_data_reg[3]                            ; uart_debug:u_uart_debug|mem_wr_data_o[3]                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; uart_debug:u_uart_debug|wr_data_reg[1]                            ; uart_debug:u_uart_debug|mem_wr_data_o[1]                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.867      ;
; 0.599 ; uart_debug:u_uart_debug|wr_data_reg[5]                            ; uart_debug:u_uart_debug|mem_wr_data_o[5]                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; uart_debug:u_uart_debug|wr_data_reg[6]                            ; uart_debug:u_uart_debug|mem_wr_data_o[6]                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; uart_debug:u_uart_debug|wr_data_reg[2]                            ; uart_debug:u_uart_debug|mem_wr_data_o[2]                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.870      ;
; 0.613 ; RISCV:u_RISCV|clint:u_clint|cause[31]                             ; RISCV:u_RISCV|clint:u_clint|wr_data_o[31]                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.881      ;
; 0.616 ; uart:u_uart|uart_rx_state.BEGIN                                   ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.884      ;
; 0.617 ; uart:u_uart|tx_baud_cnt[12]                                       ; uart:u_uart|tx_baud_cnt[12]                                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.886      ;
; 0.619 ; uart_debug:u_uart_debug|wr_data_reg[7]                            ; uart_debug:u_uart_debug|mem_wr_data_o[7]                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.887      ;
; 0.620 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[29]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[29]                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[10]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[10]                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; rom:u_rom|_rom_rtl_1_bypass[40]                                   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_zimm_o[0]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.888      ;
; 0.621 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[6]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[6]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.888      ;
; 0.621 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[11]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[11]                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.888      ;
; 0.621 ; uart:u_uart|uart_rx_data_buf_temp[1]                              ; uart:u_uart|uart_rx_data_buf_temp[0]                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.889      ;
; 0.622 ; rom:u_rom|_rom_rtl_1_bypass[41]                                   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_zimm_o[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.890      ;
; 0.623 ; rom:u_rom|_rom_rtl_1_bypass[42]                                   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_zimm_o[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.891      ;
; 0.625 ; uart_debug:u_uart_debug|wr_data_reg[0]                            ; uart_debug:u_uart_debug|mem_wr_data_o[0]                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.893      ;
; 0.631 ; uart:u_uart|uart_tx_state.IDLE                                    ; uart:u_uart|uart_tx                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.899      ;
; 0.634 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[31]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[31]                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.902      ;
; 0.635 ; uart:u_uart|tx_data_rd                                            ; uart:u_uart|uart_tx_state.IDLE                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.903      ;
; 0.637 ; uart:u_uart|tx_data_rd                                            ; uart:u_uart|uart_tx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.905      ;
; 0.642 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[23]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[23]                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.910      ;
; 0.664 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[7]                ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[7]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.932      ;
; 0.665 ; uart:u_uart|uart_rx_data_buf_temp[7]                              ; uart:u_uart|uart_rx_data_buf_temp[6]                              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.934      ;
; 0.665 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[34]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[35]        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.934      ;
; 0.665 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[36]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[37]        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.934      ;
; 0.665 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[43]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[44]        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.934      ;
; 0.665 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[45]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[46]        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.934      ;
; 0.665 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[50]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[51]        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.934      ;
; 0.665 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[61]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[62]        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[39]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[40]        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.935      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[9]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[10]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.933      ;
; 0.667 ; uart:u_uart|uart_rx_data_buf_temp[6]                              ; uart:u_uart|uart_rx_data_buf_temp[5]                              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.936      ;
; 0.667 ; uart:u_uart|uart_rx_data_buf_temp[5]                              ; uart:u_uart|uart_rx_data_buf_temp[4]                              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.936      ;
; 0.667 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[26]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[27]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.934      ;
; 0.668 ; uart:u_uart|uart_rx_delay                                         ; uart:u_uart|uart_rx_data_buf_temp[7]                              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.937      ;
; 0.668 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[3]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[4]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.935      ;
; 0.668 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[8]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.935      ;
; 0.669 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[13]   ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[13]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.937      ;
; 0.669 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[11]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[12]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.937      ;
; 0.669 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[23]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.936      ;
; 0.669 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; uart_debug:u_uart_debug|uart_state.END                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.937      ;
; 0.670 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[25]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.937      ;
; 0.672 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[3]               ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[3]               ; clk          ; clk         ; 0.000        ; 0.093      ; 0.960      ;
; 0.673 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[1]               ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[1]               ; clk          ; clk         ; 0.000        ; 0.093      ; 0.961      ;
; 0.676 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[2]               ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[2]               ; clk          ; clk         ; 0.000        ; 0.093      ; 0.964      ;
; 0.683 ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                         ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.952      ;
; 0.683 ; uart_debug:u_uart_debug|mem_wr_addr_o[23]                         ; uart_debug:u_uart_debug|mem_wr_addr_o[23]                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.952      ;
; 0.683 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[5]               ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[5]               ; clk          ; clk         ; 0.000        ; 0.093      ; 0.971      ;
; 0.684 ; uart_debug:u_uart_debug|mem_wr_addr_o[14]                         ; uart_debug:u_uart_debug|mem_wr_addr_o[14]                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.953      ;
; 0.684 ; uart_debug:u_uart_debug|mem_wr_addr_o[15]                         ; uart_debug:u_uart_debug|mem_wr_addr_o[15]                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.953      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; 8.665 ; 8.895        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 8.665 ; 8.895        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_we_reg       ;
; 8.666 ; 8.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 8.666 ; 8.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 8.666 ; 8.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 8.666 ; 8.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 8.667 ; 8.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 8.667 ; 8.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 8.667 ; 8.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 8.667 ; 8.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 8.667 ; 8.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 8.667 ; 8.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 8.667 ; 8.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 8.667 ; 8.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 8.667 ; 8.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 8.667 ; 8.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; 8.667 ; 8.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 8.668 ; 8.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 8.668 ; 8.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 8.668 ; 8.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 8.668 ; 8.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 8.668 ; 8.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 8.668 ; 8.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 8.668 ; 8.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 8.668 ; 8.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 8.668 ; 8.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 8.668 ; 8.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 8.668 ; 8.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_we_reg       ;
; 8.668 ; 8.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 8.668 ; 8.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 8.668 ; 8.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_we_reg       ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a1~porta_we_reg        ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 8.669 ; 8.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 8.670 ; 8.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 8.671 ; 8.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 8.671 ; 8.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 8.671 ; 8.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 8.671 ; 8.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 8.671 ; 8.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 8.671 ; 8.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 8.671 ; 8.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 8.671 ; 8.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 8.671 ; 8.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 8.671 ; 8.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 8.671 ; 8.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 8.671 ; 8.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 4.779 ; 4.584 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 3.491 ; 3.602 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 1.515 ; 1.635 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; 0.098  ; -0.089 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; -0.050 ; -0.337 ; Rise       ; clk             ;
; uart_rx        ; clk        ; -1.106 ; -1.214 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 7.130 ; 7.529 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 6.016 ; 6.144 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 6.415 ; 6.689 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 6.941 ; 7.199 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 7.130 ; 7.529 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 6.121 ; 6.248 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 5.791 ; 5.915 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 5.791 ; 5.915 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 6.174 ; 6.438 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 6.678 ; 6.927 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 6.860 ; 7.243 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 5.892 ; 6.016 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 5.010 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.178 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 8.370 ; 0.000                            ;
+-------+-------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.010 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.116      ; 13.115     ;
; 5.046 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.114      ; 13.077     ;
; 5.076 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.119      ; 13.052     ;
; 5.081 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.111      ; 13.039     ;
; 5.082 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.107      ; 13.034     ;
; 5.083 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.108      ; 13.034     ;
; 5.086 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.107      ; 13.030     ;
; 5.095 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.104      ; 13.018     ;
; 5.099 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.113      ; 13.023     ;
; 5.101 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.111      ; 13.019     ;
; 5.112 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.123      ; 13.020     ;
; 5.148 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.121      ; 12.982     ;
; 5.162 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.104      ; 12.951     ;
; 5.171 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.097      ; 12.935     ;
; 5.182 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.096      ; 12.923     ;
; 5.186 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.134      ; 12.957     ;
; 5.191 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.126      ; 12.944     ;
; 5.192 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.122      ; 12.939     ;
; 5.193 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.106      ; 12.922     ;
; 5.193 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.123      ; 12.939     ;
; 5.196 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.122      ; 12.935     ;
; 5.200 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.112      ; 12.921     ;
; 5.201 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.122      ; 12.930     ;
; 5.205 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.119      ; 12.923     ;
; 5.209 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.128      ; 12.928     ;
; 5.211 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.126      ; 12.924     ;
; 5.214 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.104      ; 12.899     ;
; 5.216 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.111      ; 12.904     ;
; 5.221 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.112      ; 12.900     ;
; 5.231 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.122      ; 12.900     ;
; 5.235 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.115      ; 12.889     ;
; 5.236 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.106      ; 12.879     ;
; 5.237 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.120      ; 12.892     ;
; 5.239 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.113      ; 12.883     ;
; 5.248 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.113      ; 12.874     ;
; 5.258 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.099      ; 12.850     ;
; 5.267 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.120      ; 12.862     ;
; 5.271 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.113      ; 12.851     ;
; 5.272 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.119      ; 12.856     ;
; 5.274 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.112      ; 12.847     ;
; 5.275 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.133      ; 12.867     ;
; 5.280 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.125      ; 12.854     ;
; 5.281 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.112      ; 12.840     ;
; 5.281 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.121      ; 12.849     ;
; 5.282 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.122      ; 12.849     ;
; 5.285 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.121      ; 12.845     ;
; 5.292 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.111      ; 12.828     ;
; 5.294 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.118      ; 12.833     ;
; 5.298 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.127      ; 12.838     ;
; 5.300 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.125      ; 12.834     ;
; 5.301 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.118      ; 12.826     ;
; 5.302 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.119      ; 12.826     ;
; 5.303 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.121      ; 12.827     ;
; 5.305 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.133      ; 12.837     ;
; 5.306 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.110      ; 12.813     ;
; 5.307 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.106      ; 12.808     ;
; 5.308 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.107      ; 12.808     ;
; 5.310 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.125      ; 12.824     ;
; 5.311 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.106      ; 12.804     ;
; 5.311 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.121      ; 12.819     ;
; 5.312 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.122      ; 12.819     ;
; 5.315 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.121      ; 12.815     ;
; 5.318 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.118      ; 12.809     ;
; 5.320 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.103      ; 12.792     ;
; 5.323 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.119      ; 12.805     ;
; 5.324 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.112      ; 12.797     ;
; 5.324 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.119      ; 12.804     ;
; 5.324 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.118      ; 12.803     ;
; 5.326 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.110      ; 12.793     ;
; 5.328 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.127      ; 12.808     ;
; 5.330 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.125      ; 12.804     ;
; 5.341 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.120      ; 12.788     ;
; 5.346 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.121      ; 12.784     ;
; 5.350 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.120      ; 12.779     ;
; 5.358 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.105      ; 12.756     ;
; 5.361 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.118      ; 12.766     ;
; 5.368 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.114      ; 12.755     ;
; 5.370 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.111      ; 12.750     ;
; 5.381 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.110      ; 12.738     ;
; 5.384 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.127      ; 12.752     ;
; 5.387 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.103      ; 12.725     ;
; 5.391 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.118      ; 12.736     ;
; 5.391 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.118      ; 12.736     ;
; 5.392 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.120      ; 12.737     ;
; 5.396 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.096      ; 12.709     ;
; 5.400 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.111      ; 12.720     ;
; 5.407 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.095      ; 12.697     ;
; 5.407 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.117      ; 12.719     ;
; 5.411 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.110      ; 12.708     ;
; 5.412 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.118      ; 12.715     ;
; 5.413 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.118      ; 12.714     ;
; 5.418 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.105      ; 12.696     ;
; 5.421 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[9]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.115      ; 12.703     ;
; 5.421 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.118      ; 12.706     ;
; 5.422 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.120      ; 12.707     ;
; 5.425 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.111      ; 12.695     ;
; 5.430 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.119      ; 12.698     ;
; 5.435 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.120      ; 12.694     ;
; 5.437 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 18.000       ; 0.117      ; 12.689     ;
; 5.439 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 18.000       ; 0.103      ; 12.673     ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o      ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.185 ; uart:u_uart|uart_tx_state.END                                     ; uart:u_uart|uart_tx_state.END                                     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:u_uart|uart_rx_state.IDLE                                    ; uart:u_uart|uart_rx_state.IDLE                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:u_uart|uart_rx_state.BEGIN                                   ; uart:u_uart|uart_rx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:u_uart|rx_bit_cnt[1]                                         ; uart:u_uart|rx_bit_cnt[1]                                         ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:u_uart|rx_bit_cnt[2]                                         ; uart:u_uart|rx_bit_cnt[2]                                         ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:u_uart|rx_bit_cnt[3]                                         ; uart:u_uart|rx_bit_cnt[3]                                         ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:u_uart|uart_rx_state.END                                     ; uart:u_uart|uart_rx_state.END                                     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                     ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_tx_state.BEGIN                                   ; uart:u_uart|uart_tx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_tx_state.TX_BYTE                                 ; uart:u_uart|uart_tx_state.TX_BYTE                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|bit_cnt[1]                                ; uart_debug:u_uart_debug|bit_cnt[1]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|bit_cnt[3]                                ; uart_debug:u_uart_debug|bit_cnt[3]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|uart_state.END                            ; uart_debug:u_uart_debug|uart_state.END                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[0]                               ; uart_debug:u_uart_debug|byte_cnt[0]                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[1]                               ; uart_debug:u_uart_debug|byte_cnt[1]                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[2]                               ; uart_debug:u_uart_debug|byte_cnt[2]                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:u_timer|timer_ctrl[2]                                       ; timer:u_timer|timer_ctrl[2]                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:u_timer|timer_ctrl[0]                                       ; timer:u_timer|timer_ctrl[0]                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_ctrl[0]                                          ; uart:u_uart|uart_ctrl[0]                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_ctrl[1]                                          ; uart:u_uart|uart_ctrl[1]                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|tx_data_rd                                            ; uart:u_uart|tx_data_rd                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_tx_state.IDLE                                    ; uart:u_uart|uart_tx_state.IDLE                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; uart_debug:u_uart_debug|bit_cnt[0]                                ; uart_debug:u_uart_debug|bit_cnt[0]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart:u_uart|rx_bit_cnt[0]                                         ; uart:u_uart|rx_bit_cnt[0]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]             ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[7]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[7]                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.320      ;
; 0.202 ; uart_debug:u_uart_debug|bit_cnt[0]                                ; uart_debug:u_uart_debug|bit_cnt[1]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[11]   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[11]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[9]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[9]                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[25]   ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[25]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[18]   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[18]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; uart:u_uart|uart_rx_data_buf_temp[3]                              ; uart:u_uart|uart_rx_data_buf_temp[2]                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; uart:u_uart|uart_rx_data_buf_temp[4]                              ; uart:u_uart|uart_rx_data_buf_temp[3]                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[4] ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_reg_wr_addr_o[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MCAUSE                  ; RISCV:u_RISCV|clint:u_clint|int_addr_o[27]                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]              ; uart:u_uart|uart_rx_delay                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; uart_debug:u_uart_debug|byte_cnt[2]                               ; uart_debug:u_uart_debug|data_rd_flag                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.328      ;
; 0.209 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MEPC                    ; RISCV:u_RISCV|clint:u_clint|wr_data_o[5]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.212 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                    ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.332      ;
; 0.252 ; uart_debug:u_uart_debug|wr_data_reg[4]                            ; uart_debug:u_uart_debug|mem_wr_data_o[4]                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; uart_debug:u_uart_debug|wr_data_reg[3]                            ; uart_debug:u_uart_debug|mem_wr_data_o[3]                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; uart_debug:u_uart_debug|wr_data_reg[1]                            ; uart_debug:u_uart_debug|mem_wr_data_o[1]                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; uart_debug:u_uart_debug|wr_data_reg[5]                            ; uart_debug:u_uart_debug|mem_wr_data_o[5]                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; uart_debug:u_uart_debug|wr_data_reg[6]                            ; uart_debug:u_uart_debug|mem_wr_data_o[6]                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.375      ;
; 0.256 ; uart_debug:u_uart_debug|wr_data_reg[2]                            ; uart_debug:u_uart_debug|mem_wr_data_o[2]                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.377      ;
; 0.259 ; RISCV:u_RISCV|clint:u_clint|cause[31]                             ; RISCV:u_RISCV|clint:u_clint|wr_data_o[31]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; uart:u_uart|uart_rx_state.BEGIN                                   ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; clk          ; clk         ; 0.000        ; 0.038      ; 0.382      ;
; 0.261 ; uart_debug:u_uart_debug|wr_data_reg[7]                            ; uart_debug:u_uart_debug|mem_wr_data_o[7]                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.382      ;
; 0.263 ; uart:u_uart|tx_baud_cnt[12]                                       ; uart:u_uart|tx_baud_cnt[12]                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[6]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[6]                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[10]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[10]                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[11]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[11]                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[29]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[29]                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; rom:u_rom|_rom_rtl_1_bypass[40]                                   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_zimm_o[0]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; uart_debug:u_uart_debug|wr_data_reg[0]                            ; uart_debug:u_uart_debug|mem_wr_data_o[0]                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; rom:u_rom|_rom_rtl_1_bypass[41]                                   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_zimm_o[1]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; uart:u_uart|uart_rx_data_buf_temp[1]                              ; uart:u_uart|uart_rx_data_buf_temp[0]                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; rom:u_rom|_rom_rtl_1_bypass[42]                                   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_zimm_o[2]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.388      ;
; 0.271 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[31]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[31]                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; uart:u_uart|uart_tx_state.IDLE                                    ; uart:u_uart|uart_tx                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; uart:u_uart|tx_data_rd                                            ; uart:u_uart|uart_tx_state.IDLE                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; uart:u_uart|tx_data_rd                                            ; uart:u_uart|uart_tx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[23]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[23]                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.396      ;
; 0.277 ; uart:u_uart|uart_rx_data_buf_temp[7]                              ; uart:u_uart|uart_rx_data_buf_temp[6]                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[34]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[35]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[36]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[37]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[39]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[40]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[9]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[10]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[43]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[44]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[45]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[46]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[50]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[51]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[61]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[62]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[26]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[27]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; uart:u_uart|uart_rx_data_buf_temp[6]                              ; uart:u_uart|uart_rx_data_buf_temp[5]                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; uart:u_uart|uart_rx_data_buf_temp[5]                              ; uart:u_uart|uart_rx_data_buf_temp[4]                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[8]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[13]   ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[13]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; uart:u_uart|uart_rx_delay                                         ; uart:u_uart|uart_rx_data_buf_temp[7]                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[23]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[3]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[4]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[11]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[12]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[25]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.401      ;
; 0.286 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[7]                ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[7]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.407      ;
; 0.287 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; uart_debug:u_uart_debug|uart_state.END                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.408      ;
; 0.289 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[1]               ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[1]               ; clk          ; clk         ; 0.000        ; 0.045      ; 0.418      ;
; 0.289 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[3]               ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[3]               ; clk          ; clk         ; 0.000        ; 0.045      ; 0.418      ;
; 0.289 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[52]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[53]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[55]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[56]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[59]        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[60]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.410      ;
; 0.291 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[2]               ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[2]               ; clk          ; clk         ; 0.000        ; 0.045      ; 0.420      ;
; 0.292 ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                         ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; uart_debug:u_uart_debug|mem_wr_addr_o[17]                         ; uart_debug:u_uart_debug|mem_wr_addr_o[17]                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.413      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; 8.370 ; 8.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 8.370 ; 8.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 8.370 ; 8.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 8.370 ; 8.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 8.370 ; 8.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 8.370 ; 8.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 8.370 ; 8.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 8.370 ; 8.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 8.370 ; 8.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 8.370 ; 8.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; 8.370 ; 8.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 8.370 ; 8.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_we_reg       ;
; 8.370 ; 8.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 8.370 ; 8.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_we_reg       ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_we_reg       ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 8.371 ; 8.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_we_reg        ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a1~porta_we_reg        ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a28~porta_we_reg       ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 8.372 ; 8.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 8.373 ; 8.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 8.373 ; 8.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 8.373 ; 8.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 8.373 ; 8.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 8.373 ; 8.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 8.373 ; 8.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 8.373 ; 8.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 8.373 ; 8.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 8.373 ; 8.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 8.373 ; 8.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 8.373 ; 8.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 8.373 ; 8.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 8.373 ; 8.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_datain_reg0  ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 2.311 ; 2.907 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 1.609 ; 1.960 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 0.836 ; 1.403 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; -0.013 ; -0.297 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; -0.064 ; -0.349 ; Rise       ; clk             ;
; uart_rx        ; clk        ; -0.637 ; -1.190 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 3.830 ; 3.720 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 3.201 ; 3.156 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 3.427 ; 3.365 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 3.709 ; 3.596 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 3.830 ; 3.720 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 3.263 ; 3.210 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 3.099 ; 3.055 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 3.099 ; 3.055 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 3.316 ; 3.256 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 3.585 ; 3.477 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 3.702 ; 3.596 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 3.158 ; 3.107 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -11.214   ; 0.178 ; N/A      ; N/A     ; 8.370               ;
;  clk             ; -11.214   ; 0.178 ; N/A      ; N/A     ; 8.370               ;
; Design-wide TNS  ; -8934.338 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; -8934.338 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 5.054 ; 4.936 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 3.733 ; 3.796 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 1.758 ; 2.010 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; 0.113  ; -0.008 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; -0.050 ; -0.245 ; Rise       ; clk             ;
; uart_rx        ; clk        ; -0.637 ; -1.190 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 7.906 ; 8.183 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 6.662 ; 6.749 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 7.118 ; 7.300 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 7.701 ; 7.851 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 7.906 ; 8.183 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 6.780 ; 6.866 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 3.099 ; 3.055 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 3.099 ; 3.055 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 3.316 ; 3.256 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 3.585 ; 3.477 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 3.702 ; 3.596 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 3.158 ; 3.107 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_debug_pin          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 1410  ; 1410 ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Oct 17 21:19:00 2023
Info: Command: quartus_sta cpu_prj -c cpu_prj
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'cpu_prj.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.214
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.214     -8934.338 clk 
Info (332146): Worst-case hold slack is 0.432
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.432         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 8.657
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.657         0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.916
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.916     -6381.830 clk 
Info (332146): Worst-case hold slack is 0.381
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.381         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 8.665
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.665         0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 5.010
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.010         0.000 clk 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.178         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 8.370
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.370         0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4824 megabytes
    Info: Processing ended: Tue Oct 17 21:19:04 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


