#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Sep 20 15:52:04 2018
# Process ID: 11017
# Current directory: /home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.runs/synth_1/main.vds
# Journal file: /home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11038 
WARNING: [Synth 8-2611] redeclaration of ansi port number is not allowed [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/sevenseg.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1278.148 ; gain = 86.188 ; free physical = 111 ; free virtual = 2406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/main.v:25]
INFO: [Synth 8-6157] synthesizing module 'car_counter' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/car_counter.v:23]
	Parameter M bound to: 75000000 - type: integer 
	Parameter tsh bound to: 25000000 - type: integer 
	Parameter N bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'car_counter' (1#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/car_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_mgmt' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/clk_mgmt.v:23]
	Parameter M bound to: 50000000 - type: integer 
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_mgmt' (2#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/clk_mgmt.v:23]
INFO: [Synth 8-6157] synthesizing module 'btn_queue' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/btn_queue.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/debouncer.v:23]
	Parameter M bound to: 12000000 - type: integer 
	Parameter tsh bound to: 6000000 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'queue_count' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/queue_count.v:23]
INFO: [Synth 8-6155] done synthesizing module 'queue_count' (4#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/queue_count.v:23]
INFO: [Synth 8-6155] done synthesizing module 'btn_queue' (5#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/btn_queue.v:23]
INFO: [Synth 8-6157] synthesizing module 'sem' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/Sem.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/Sem.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sem' (6#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/Sem.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_split' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/display_split.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_split' (7#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/display_split.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevenseg' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/sevenseg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg' (8#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/sevenseg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (9#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/main.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1306.398 ; gain = 114.438 ; free physical = 161 ; free virtual = 2441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.398 ; gain = 114.438 ; free physical = 159 ; free virtual = 2440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.398 ; gain = 114.438 ; free physical = 159 ; free virtual = 2440
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/constrs_1/Bays3.xdc]
Finished Parsing XDC File [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/constrs_1/Bays3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/constrs_1/Bays3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1637.750 ; gain = 0.000 ; free physical = 114 ; free virtual = 2201
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 1637.750 ; gain = 445.789 ; free physical = 186 ; free virtual = 2278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 1637.750 ; gain = 445.789 ; free physical = 185 ; free virtual = 2279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 1637.750 ; gain = 445.789 ; free physical = 187 ; free virtual = 2280
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/debouncer.v:54]
INFO: [Synth 8-5546] ROM "signal" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1637.750 ; gain = 445.789 ; free physical = 172 ; free virtual = 2270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	  85 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  85 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module car_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module clk_mgmt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module queue_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module sem 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  85 Input     15 Bit        Muxes := 1     
	  85 Input      1 Bit        Muxes := 1     
Module sevenseg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "signal0" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "semaforo/signal" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (semaforo/signal_reg[7]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 1637.750 ; gain = 445.789 ; free physical = 148 ; free virtual = 2256
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:07 . Memory (MB): peak = 1637.750 ; gain = 445.789 ; free physical = 111 ; free virtual = 2120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:07 . Memory (MB): peak = 1637.750 ; gain = 445.789 ; free physical = 128 ; free virtual = 2128
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:08 . Memory (MB): peak = 1637.750 ; gain = 445.789 ; free physical = 124 ; free virtual = 2126
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:09 . Memory (MB): peak = 1637.750 ; gain = 445.789 ; free physical = 124 ; free virtual = 2126
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:09 . Memory (MB): peak = 1637.750 ; gain = 445.789 ; free physical = 124 ; free virtual = 2126
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:09 . Memory (MB): peak = 1637.750 ; gain = 445.789 ; free physical = 124 ; free virtual = 2126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:09 . Memory (MB): peak = 1637.750 ; gain = 445.789 ; free physical = 124 ; free virtual = 2126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:09 . Memory (MB): peak = 1637.750 ; gain = 445.789 ; free physical = 124 ; free virtual = 2126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:09 . Memory (MB): peak = 1637.750 ; gain = 445.789 ; free physical = 124 ; free virtual = 2126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    58|
|3     |LUT1   |    12|
|4     |LUT2   |    99|
|5     |LUT3   |    17|
|6     |LUT4   |    34|
|7     |LUT5   |    46|
|8     |LUT6   |   104|
|9     |FDRE   |   155|
|10    |FDSE   |    32|
|11    |IBUF   |     5|
|12    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------------+------+
|      |Instance       |Module        |Cells |
+------+---------------+--------------+------+
|1     |top            |              |   586|
|2     |  cr_eo        |car_counter   |    47|
|3     |  cr_sn        |car_counter_0 |    47|
|4     |  display      |sevenseg      |   151|
|5     |  queue        |btn_queue     |   215|
|6     |    my_btn1    |debouncer     |    93|
|7     |    my_btn2    |debouncer_1   |    92|
|8     |    my_count1  |queue_count   |    18|
|9     |    my_count2  |queue_count_2 |    12|
|10    |  segment_join |display_split |     4|
|11    |  semaforo     |sem           |    38|
|12    |  sl_clk       |clk_mgmt      |    46|
+------+---------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:09 . Memory (MB): peak = 1637.750 ; gain = 445.789 ; free physical = 124 ; free virtual = 2126
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1637.750 ; gain = 114.438 ; free physical = 176 ; free virtual = 2179
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:09 . Memory (MB): peak = 1637.758 ; gain = 445.789 ; free physical = 176 ; free virtual = 2180
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:14 . Memory (MB): peak = 1637.758 ; gain = 445.984 ; free physical = 158 ; free virtual = 2181
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/jose/Documents/UC/Lab. digitales/repo/Exp_3/Programa/StopLight/StopLight.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:04 . Memory (MB): peak = 1661.762 ; gain = 0.000 ; free physical = 125 ; free virtual = 2180
INFO: [Common 17-206] Exiting Vivado at Thu Sep 20 15:53:56 2018...
