
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Nov  8 14:34:45 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source CPU.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 514.469 ; gain = 200.168
Command: synth_design -top CPU -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3144
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 970.887 ; gain = 452.449
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'RW1', assumed default net type 'wire' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/CPU.v:53]
INFO: [Synth 8-11241] undeclared symbol 'SP_RW', assumed default net type 'wire' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/CPU.v:54]
INFO: [Synth 8-11241] undeclared symbol 'RW2', assumed default net type 'wire' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/CPU.v:55]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/IM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/IM.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/ID.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID' (0#1) [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'REG' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/REG.v:3]
INFO: [Synth 8-6155] done synthesizing module 'REG' (0#1) [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/REG.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/ALU.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'SPU' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/SPU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/SPU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SPU' (0#1) [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/SPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'CFU' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/CFU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/CFU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CFU' (0#1) [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/CFU.v:3]
WARNING: [Synth 8-689] width (5) of port connection 'SP' does not match port width (4) of module 'CFU' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/CPU.v:54]
INFO: [Synth 8-6157] synthesizing module 'MAU' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/MAU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MAU' (0#1) [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/MAU.v:3]
INFO: [Synth 8-6157] synthesizing module 'STACK' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/STACK.v:3]
INFO: [Synth 8-6155] done synthesizing module 'STACK' (0#1) [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/STACK.v:3]
WARNING: [Synth 8-689] width (5) of port connection 'ADDR' does not match port width (4) of module 'STACK' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/CPU.v:56]
INFO: [Synth 8-6157] synthesizing module 'LINE_SEL' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/LINE_SEL.v:3]
INFO: [Synth 8-6155] done synthesizing module 'LINE_SEL' (0#1) [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/LINE_SEL.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3848] Net R3_WRITE in module/entity CPU does not have driver. [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/CPU.v:35]
WARNING: [Synth 8-7129] Port CLK in module STACK is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module MAU is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module CFU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[7] in module CFU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[6] in module CFU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[5] in module CFU is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_READ_FROM_STACK[7] in module CFU is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_READ_FROM_STACK[6] in module CFU is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_READ_FROM_STACK[5] in module CFU is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module SPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2_READ[7] in module SPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2_READ[6] in module SPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2_READ[5] in module SPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2_READ[4] in module SPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2_READ[3] in module SPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2_READ[2] in module SPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2_READ[1] in module SPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2_READ[0] in module SPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module REG is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module ID is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module IM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 1155.250 ; gain = 636.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 1155.250 ; gain = 636.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 1155.250 ; gain = 636.812
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[0]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/REG.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[1]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/REG.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[2]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/REG.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[3]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/REG.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'DATA_OUT_reg' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[0]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[1]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[2]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[3]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[4]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[5]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[6]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[7]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[8]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[9]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[10]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[11]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[12]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[13]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[14]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[15]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[16]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[17]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[18]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[19]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[20]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[21]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[22]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[23]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[24]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[25]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[26]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[27]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[28]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[29]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[30]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[31]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[32]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[33]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[34]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[35]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[36]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[37]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[38]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[39]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[40]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[41]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[42]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[43]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[44]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[45]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[46]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[47]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[48]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[49]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[50]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[51]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[52]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[53]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[54]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[55]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[56]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[57]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[58]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[59]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[60]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[61]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[62]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[63]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[64]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[65]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[66]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[67]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[68]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[69]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[70]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[71]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[72]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[73]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[74]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[75]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[76]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[77]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[78]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[79]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[80]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[81]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[82]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[83]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[84]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[85]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[86]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[87]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[88]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[89]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[90]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[91]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[92]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[93]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg[94]' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:13]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1170.762 ; gain = 652.324
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 4     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	  33 Input   19 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 17    
	   7 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 43    
	  16 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 5     
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[11][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[11][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[8][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[8][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[7][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[7][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[4][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[4][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[11][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[11][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[8][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[8][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[7][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[7][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[4][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[4][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[11][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[11][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[8][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[8][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[7][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[7][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[4][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[4][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[11][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[11][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[8][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[8][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[7][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[7][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[4][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[4][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[11][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[11][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[8][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[8][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[7][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[7][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[4][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[4][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][4]  is always disabled
WARNING: [Synth 8-3332] Sequential element (REG/R_reg[2][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REG/R_reg[2][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REG/R_reg[2][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REG/R_reg[2][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REG/R_reg[2][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REG/R_reg[2][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REG/R_reg[2][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REG/R_reg[2][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CFU/DATA_WRITE_TO_STACK_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/DATA_OUT_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/DATA_OUT_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/DATA_OUT_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[0][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[0][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[0][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[1][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[1][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[1][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[2][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[2][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[2][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[3][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[3][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[3][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[4][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[4][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[4][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[5][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[5][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[5][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[6][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[6][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[6][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[7][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[7][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[7][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[8][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[8][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[8][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[9][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[9][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[9][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[10][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[10][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[10][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[11][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[11][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[11][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[12][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[12][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[12][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[13][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[13][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[13][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[14][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[14][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[14][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[15][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[15][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[15][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[13][4]  is always disabled
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[1][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[1][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[1][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[1][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[1][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[2][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[2][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[2][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[2][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[2][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[6][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[6][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[6][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[6][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[6][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[13][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[13][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[13][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[13][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[13][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[9][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[12][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[9][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[12][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[9][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[12][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[9][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[12][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[9][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[12][4]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:31 . Memory (MB): peak = 1327.496 ; gain = 809.059
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:32 . Memory (MB): peak = 1336.387 ; gain = 817.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \CFU/DATA_WRITE_TO_STACK_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \CFU/DATA_WRITE_TO_STACK_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \CFU/DATA_WRITE_TO_STACK_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \CFU/DATA_WRITE_TO_STACK_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \CFU/DATA_WRITE_TO_STACK_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \CFU/DATA_WRITE_TO_STACK_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \CFU/DATA_WRITE_TO_STACK_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \CFU/DATA_WRITE_TO_STACK_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \CFU/DATA_WRITE_TO_STACK_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \CFU/DATA_WRITE_TO_STACK_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[0][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[0][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[14][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[14][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[0][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[0][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[14][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[14][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[0][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \STACK/R_reg[0][0]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[14][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[14][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[14][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[14][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (STACK/R_reg[14][2]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:34 . Memory (MB): peak = 1336.387 ; gain = 817.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:02:21 . Memory (MB): peak = 1336.387 ; gain = 817.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:02:21 . Memory (MB): peak = 1336.387 ; gain = 817.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:02:21 . Memory (MB): peak = 1336.387 ; gain = 817.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:02:21 . Memory (MB): peak = 1336.387 ; gain = 817.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:02:22 . Memory (MB): peak = 1336.387 ; gain = 817.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:02:22 . Memory (MB): peak = 1336.387 ; gain = 817.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     3|
|3     |LUT1   |    11|
|4     |LUT2   |    53|
|5     |LUT3   |    16|
|6     |LUT4   |    50|
|7     |LUT5   |    55|
|8     |LUT6   |   906|
|9     |MUXF7  |   272|
|10    |MUXF8  |   136|
|11    |FDSE   |     5|
|12    |LD     |  2152|
|13    |LDC    |     1|
|14    |IBUF   |     2|
|15    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3696|
|2     |  ALU    |ALU    |    17|
|3     |  CFU    |CFU    |    18|
|4     |  MAU    |MAU    |    17|
|5     |  PC     |PC     |   490|
|6     |  RAM    |RAM    |  3011|
|7     |  REG    |REG    |    24|
|8     |  SPU    |SPU    |    73|
|9     |  STACK  |STACK  |    10|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:02:22 . Memory (MB): peak = 1336.387 ; gain = 817.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 567 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:02:22 . Memory (MB): peak = 1336.387 ; gain = 817.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:02:22 . Memory (MB): peak = 1336.387 ; gain = 817.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1348.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2564 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CPU' is not ideal for floorplanning, since the cellview 'RAM' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 13 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1404.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2153 instances were transformed.
  LD => LDCE: 2139 instances
  LD => LDCE (inverted pins: G): 13 instances
  LDC => LDCE: 1 instance 

Synth Design complete | Checksum: 7cfb2a44
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 322 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:02:33 . Memory (MB): peak = 1404.594 ; gain = 890.125
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1404.594 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/My Projects/vivado/CPU/CPU.runs/synth_1/CPU.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 14:37:49 2024...
