// Seed: 2481138869
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = 1 >> -1;
  assign id_2 = id_1;
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    output logic id_2,
    input supply1 id_3,
    input wand id_4,
    output uwire id_5,
    input wire id_6,
    input tri0 id_7,
    input tri id_8,
    output supply1 id_9,
    output supply1 id_10,
    output tri0 id_11,
    output wand id_12,
    output tri1 id_13,
    input wor id_14,
    input tri0 id_15
);
  id_17 :
  assert property (@(-1) id_6) id_2 <= id_15;
  module_0 modCall_1 (
      id_17,
      id_17
  );
  assign modCall_1.id_2 = 0;
endmodule
