

================================================================
== Vivado HLS Report for 'Dig_compensator'
================================================================
* Date:           Fri Feb 26 22:36:37 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        digital_compensator
* Solution:       psim
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  103|  103|  104|  104|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   36|   36|         9|          -|          -|     4|    no    |
        |- Loop 2  |   30|   30|        10|          -|          -|     3|    no    |
        |- Loop 3  |    3|    3|         1|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    649|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     16|   1271|   2514|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    569|
|Register         |        -|      -|    878|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     16|   2149|   3732|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     20|      6|     21|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+
    |                       Instance                      |                      Module                      | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+
    |Dig_compensator_dmul_64ns_64ns_64_6_max_dsp_U4       |Dig_compensator_dmul_64ns_64ns_64_6_max_dsp       |        0|     11|  317|  578|
    |Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0  |Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |Dig_compensator_fcmp_32ns_32ns_1_1_U3                |Dig_compensator_fcmp_32ns_32ns_1_1                |        0|      0|   66|  239|
    |Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1       |Dig_compensator_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |Dig_compensator_fptrunc_64ns_32_1_U2                 |Dig_compensator_fptrunc_64ns_32_1                 |        0|      0|  128|  277|
    |Dig_compensator_mux_4to1_sel2_32_1_U6                |Dig_compensator_mux_4to1_sel2_32_1                |        0|      0|    0|   32|
    |Dig_compensator_mux_4to1_sel2_32_1_U7                |Dig_compensator_mux_4to1_sel2_32_1                |        0|      0|    0|   32|
    |Dig_compensator_sitodp_32ns_64_6_U5                  |Dig_compensator_sitodp_32ns_64_6                  |        0|      0|  412|  645|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+
    |Total                                                |                                                  |        0|     16| 1271| 2514|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |i_3_fu_306_p2                |     +    |      0|  0|    3|           3|           1|
    |i_4_fu_405_p2                |     +    |      0|  0|    3|           1|           3|
    |i_5_fu_642_p2                |     +    |      0|  0|    2|           2|           2|
    |sh_assign_fu_549_p2          |     +    |      0|  0|    9|           8|           9|
    |tmp_4_i_i_fu_563_p2          |     -    |      0|  0|    8|           7|           8|
    |e_load_1_phi_fu_668_p3       |  Select  |      0|  0|   32|           1|          32|
    |params_a_load_phi_fu_385_p3  |  Select  |      0|  0|   32|           1|          32|
    |sel_tmp1_fu_373_p3           |  Select  |      0|  0|   32|           1|          32|
    |sel_tmp3_fu_654_p3           |  Select  |      0|  0|   32|           1|          32|
    |sel_tmp5_fu_392_p3           |  Select  |      0|  0|   32|           1|          32|
    |sel_tmp6_fu_699_p3           |  Select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_573_p3        |  Select  |      0|  0|    9|           1|           9|
    |tmp_23_fu_627_p3             |  Select  |      0|  0|   10|           1|          10|
    |tmp_9_fu_460_p3              |  Select  |      0|  0|   32|           1|          32|
    |x_assign_fu_509_p3           |  Select  |      0|  0|   32|           1|          32|
    |y_load_1_phi_fu_707_p3       |  Select  |      0|  0|   32|           1|          32|
    |y_load_phi_fu_398_p3         |  Select  |      0|  0|   32|           1|          32|
    |tmp_12_fu_455_p2             |    and   |      0|  0|    1|           1|           1|
    |tmp_19_fu_503_p2             |    and   |      0|  0|    1|           1|           1|
    |exitcond1_fu_300_p2          |   icmp   |      0|  0|    2|           3|           4|
    |exitcond_fu_357_p2           |   icmp   |      0|  0|    2|           3|           4|
    |notlhs1_fu_485_p2            |   icmp   |      0|  0|    3|           8|           2|
    |notlhs_fu_437_p2             |   icmp   |      0|  0|    3|           8|           2|
    |notrhs1_fu_491_p2            |   icmp   |      0|  0|    8|          23|           1|
    |notrhs_fu_443_p2             |   icmp   |      0|  0|    8|          23|           1|
    |sel_tmp2_fu_379_p2           |   icmp   |      0|  0|    1|           2|           1|
    |sel_tmp4_fu_662_p2           |   icmp   |      0|  0|    1|           2|           1|
    |sel_tmp9_fu_648_p2           |   icmp   |      0|  0|    1|           2|           1|
    |sel_tmp_fu_367_p2            |   icmp   |      0|  0|    2|           2|           3|
    |tmp_13_fu_636_p2             |   icmp   |      0|  0|    1|           2|           1|
    |tmp_7_i_i_fu_593_p2          |   lshr   |      0|  0|   63|          24|          24|
    |tmp_10_fu_449_p2             |    or    |      0|  0|    1|           1|           1|
    |tmp_17_fu_497_p2             |    or    |      0|  0|    1|           1|           1|
    |tmp_9_i_i_fu_599_p2          |    shl   |      0|  0|  186|          62|          62|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |Total                        |          |      0|  0|  649|         201|         473|
    +-----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  96|         53|    1|         53|
    |den_reg_217        |  32|          2|   32|         64|
    |grp_fu_240_opcode  |   2|          3|    2|          6|
    |grp_fu_240_p0      |  32|          4|   32|        128|
    |grp_fu_240_p1      |  32|          4|   32|        128|
    |grp_fu_248_p0      |  32|          3|   32|         96|
    |grp_fu_248_p1      |  32|          3|   32|         96|
    |grp_fu_255_opcode  |   5|          3|    5|         15|
    |grp_fu_255_p0      |  32|          3|   32|         96|
    |grp_fu_255_p1      |  32|          3|   32|         96|
    |grp_fu_261_p0      |  64|          3|   64|        192|
    |grp_fu_261_p1      |  64|          3|   64|        192|
    |i_1_reg_206        |   3|          2|    3|          6|
    |i_2_reg_229        |   2|          2|    2|          4|
    |i_reg_183          |   3|          2|    3|          6|
    |num_reg_194        |  32|          2|   32|         64|
    |u                  |  10|          2|   10|         20|
    |y_1_load_1_fu_118  |  32|          2|   32|         64|
    |y_2_load_1_fu_114  |  32|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 569|        101|  474|       1390|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  52|   0|   52|          0|
    |den_reg_217                |  32|   0|   32|          0|
    |e_1                        |  32|   0|   32|          0|
    |e_2                        |  32|   0|   32|          0|
    |e_3                        |  32|   0|   32|          0|
    |e_reg_797                  |  32|   0|   32|          0|
    |i_1_reg_206                |   3|   0|    3|          0|
    |i_2_reg_229                |   2|   0|    2|          0|
    |i_3_reg_806                |   3|   0|    3|          0|
    |i_4_reg_851                |   3|   0|    3|          0|
    |i_reg_183                  |   3|   0|    3|          0|
    |num_reg_194                |  32|   0|   32|          0|
    |params_a_load_phi_reg_841  |  32|   0|   32|          0|
    |reg_278                    |  64|   0|   64|          0|
    |reg_284                    |  32|   0|   32|          0|
    |reg_289                    |  32|   0|   32|          0|
    |tmp_11_reg_875             |   1|   0|    1|          0|
    |tmp_19_reg_887             |   1|   0|    1|          0|
    |tmp_1_reg_747              |  64|   0|   64|          0|
    |tmp_9_reg_880              |  32|   0|   32|          0|
    |u_preg                     |  10|   0|   10|          0|
    |v_measReal_reg_752         |  32|   0|   32|          0|
    |x_assign_reg_892           |  32|   0|   32|          0|
    |y_1                        |  32|   0|   32|          0|
    |y_1_load_1_fu_118          |  32|   0|   32|          0|
    |y_1_load_reg_826           |  32|   0|   32|          0|
    |y_2                        |  32|   0|   32|          0|
    |y_2_load_1_fu_114          |  32|   0|   32|          0|
    |y_2_load_reg_832           |  32|   0|   32|          0|
    |y_3                        |  32|   0|   32|          0|
    |y_3_load_reg_821           |  32|   0|   32|          0|
    |y_load_phi_reg_846         |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 878|   0|  878|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Dig_compensator | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Dig_compensator | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Dig_compensator | return value |
|ap_done      | out |    1| ap_ctrl_hs | Dig_compensator | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Dig_compensator | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Dig_compensator | return value |
|params_vRef  |  in |   32|   ap_none  |   params_vRef   |    scalar    |
|params_a_0   |  in |   32|   ap_none  |    params_a_0   |    scalar    |
|params_a_1   |  in |   32|   ap_none  |    params_a_1   |    scalar    |
|params_a_2   |  in |   32|   ap_none  |    params_a_2   |    scalar    |
|params_a_3   |  in |   32|   ap_none  |    params_a_3   |    scalar    |
|params_b_0   |  in |   32|   ap_none  |    params_b_0   |    scalar    |
|params_b_1   |  in |   32|   ap_none  |    params_b_1   |    scalar    |
|params_b_2   |  in |   32|   ap_none  |    params_b_2   |    scalar    |
|params_b_3   |  in |   32|   ap_none  |    params_b_3   |    scalar    |
|v_meas       |  in |   12|   ap_none  |      v_meas     |    scalar    |
|u            | out |   10|   ap_none  |        u        |    pointer   |
+-------------+-----+-----+------------+-----------------+--------------+

