5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd generate5.vcd -o generate5.cdd -v generate5.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" generate5.v 1 26 1
2 1 9 c0010 1 3d 121002 0 0 1 34 2 $u0
1 off 0 80000 1 0 31 0 32 33 0 0 0 0 0 0 0 0
1 a 5 83000a 1 0 3 0 4 33 aaa
4 1 0 0
3 1 main.$u1 "main.$u1" generate5.v 0 24 1
3 1 main.$u0 "main.$u0" generate5.v 0 13 1
2 2 10 100013 1 0 20004 0 0 4 44 0
2 3 10 c000c 0 1 400 0 0 a
2 4 10 c0013 1 37 11006 2 3
2 5 11 d000e 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 6 11 c000e 2 2c 22000a 5 0 32 34 aa aa aa aa aa aa aa aa
2 7 12 100013 1 0 20008 0 0 4 44 44
2 8 12 c000c 0 1 400 0 0 a
2 9 12 c0013 1 37 a 7 8
4 9 0 0
4 6 9 0
4 4 6 6
