row_decoder_tb.v
../../verilog_modules/PreDecoder_2_4/PreDecoder_2_4.v
../../verilog_modules/PreDecoder_3_8/PreDecoder_3_8.v
../../verilog_modules/PreDecoder_4_16/PreDecoder_4_16.v
../../verilog_modules/row_decoder/row_decoder.v

-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v
