INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/01design/01Design_repo/Task3_FA/Task3_FA.srcs/sources_1/new/HA1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/01design/01Design_repo/Task3_FA/Task3_FA.srcs/sources_1/new/HA2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/01design/01Design_repo/Task3_FA/Task3_FA.srcs/sim_1/new/test_FA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_FA
