

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Wed Apr 28 10:10:17 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.209 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   21|   21|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.94>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p" [dfg_199.c:7]   --->   Operation 22 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %p_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 23 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 24 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %data_V"   --->   Operation 25 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_10, i1 0"   --->   Operation 26 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 27 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_9" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 28 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 29 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 30 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_9"   --->   Operation 31 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 32 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 33 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 34 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 35 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 36 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 37 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 38 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662_1 = zext i1 %tmp"   --->   Operation 39 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %r_V_1, i32 53, i32 60"   --->   Operation 40 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln662_1, i8 %tmp_1"   --->   Operation 41 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.99ns)   --->   "%data_V_1 = xor i64 %data_V, i64 9223372036854775808" [dfg_199.c:16]   --->   Operation 42 'xor' 'data_V_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 43 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i64 %data_V_1"   --->   Operation 44 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_1)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 45 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.91ns)   --->   "%result_V_2 = sub i8 0, i8 %val"   --->   Operation 46 'sub' 'result_V_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_1)   --->   "%select_ln59 = select i1 %p_Result_s, i8 %result_V_2, i8 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 47 'select' 'select_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln16_1 = add i8 %select_ln59, i8 169" [dfg_199.c:16]   --->   Operation 48 'add' 'add_ln16_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_12, i1 0"   --->   Operation 49 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 50 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_11" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 51 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.63ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 52 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 53 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, i11 %tmp_11"   --->   Operation 54 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %sub_ln1311_1"   --->   Operation 55 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1"   --->   Operation 56 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i47_cast_cast_cast = sext i12 %ush_1"   --->   Operation 57 'sext' 'sh_prom_i_i_i_i_i47_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i47_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i47_cast_cast_cast"   --->   Operation 58 'zext' 'sh_prom_i_i_i_i_i47_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i113 %zext_ln15_1, i113 %sh_prom_i_i_i_i_i47_cast_cast_cast_cast"   --->   Operation 59 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i113 %zext_ln15_1, i113 %sh_prom_i_i_i_i_i47_cast_cast_cast_cast"   --->   Operation 60 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i113.i32, i113 %r_V_2, i32 53"   --->   Operation 61 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662 = zext i1 %tmp_8"   --->   Operation 62 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %r_V_3, i32 53, i32 60"   --->   Operation 63 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i8 %zext_ln662, i8 %tmp_2"   --->   Operation 64 'select' 'val_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.20>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_5" [dfg_199.c:7]   --->   Operation 65 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i8 %add_ln16_1" [dfg_199.c:16]   --->   Operation 66 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 67 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.91ns)   --->   "%result_V_4 = sub i8 0, i8 %val_1"   --->   Operation 68 'sub' 'result_V_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%result_V = select i1 %p_Result_1, i8 %result_V_4, i8 %val_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 69 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%sext_ln16_1 = sext i8 %result_V" [dfg_199.c:16]   --->   Operation 70 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln16_2 = sext i8 %p_5_read" [dfg_199.c:16]   --->   Operation 71 'sext' 'sext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.82ns)   --->   "%sub_ln16 = sub i9 128, i9 %sext_ln16_2" [dfg_199.c:16]   --->   Operation 72 'sub' 'sub_ln16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%zext_ln16 = zext i9 %sub_ln16" [dfg_199.c:16]   --->   Operation 73 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln16 = add i10 %zext_ln16, i10 %sext_ln16_1" [dfg_199.c:16]   --->   Operation 74 'add' 'add_ln16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [13/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 75 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.47>
ST_4 : Operation 76 [12/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 76 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.47>
ST_5 : Operation 77 [11/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 77 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.47>
ST_6 : Operation 78 [10/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 78 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.47>
ST_7 : Operation 79 [9/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 79 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.47>
ST_8 : Operation 80 [8/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 80 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.47>
ST_9 : Operation 81 [7/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 81 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.47>
ST_10 : Operation 82 [6/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 82 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.47>
ST_11 : Operation 83 [5/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 83 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.47>
ST_12 : Operation 84 [4/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 84 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.47>
ST_13 : Operation 85 [3/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 85 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.47>
ST_14 : Operation 86 [2/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 86 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.47>
ST_15 : Operation 87 [1/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 87 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.28>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln16_3 = sext i10 %sdiv_ln16" [dfg_199.c:16]   --->   Operation 88 'sext' 'sext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [6/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_3" [dfg_199.c:16]   --->   Operation 89 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.28>
ST_17 : Operation 90 [5/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_3" [dfg_199.c:16]   --->   Operation 90 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.28>
ST_18 : Operation 91 [4/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_3" [dfg_199.c:16]   --->   Operation 91 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.28>
ST_19 : Operation 92 [3/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_3" [dfg_199.c:16]   --->   Operation 92 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.28>
ST_20 : Operation 93 [2/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_3" [dfg_199.c:16]   --->   Operation 93 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.28>
ST_21 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 95 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 95 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_5"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 100 [1/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_3" [dfg_199.c:16]   --->   Operation 100 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln17 = ret i64 %result" [dfg_199.c:17]   --->   Operation 101 'ret' 'ret_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.95ns
The critical path consists of the following:
	wire read on port 'p' (dfg_199.c:7) [10]  (0 ns)
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [18]  (1.64 ns)
	'select' operation ('ush') [22]  (0.697 ns)
	'lshr' operation ('r.V') [25]  (0 ns)
	'select' operation ('val') [30]  (4.61 ns)

 <State 2>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [42]  (1.64 ns)
	'select' operation ('ush') [46]  (0.697 ns)
	'lshr' operation ('r.V') [49]  (0 ns)
	'select' operation ('val') [54]  (4.61 ns)

 <State 3>: 7.21ns
The critical path consists of the following:
	'sub' operation ('result.V') [55]  (1.92 ns)
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [56]  (0 ns)
	'add' operation ('add_ln16', dfg_199.c:16) [61]  (1.82 ns)
	'sdiv' operation ('sdiv_ln16', dfg_199.c:16) [62]  (3.47 ns)

 <State 4>: 3.47ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln16', dfg_199.c:16) [62]  (3.47 ns)

 <State 5>: 3.47ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln16', dfg_199.c:16) [62]  (3.47 ns)

 <State 6>: 3.47ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln16', dfg_199.c:16) [62]  (3.47 ns)

 <State 7>: 3.47ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln16', dfg_199.c:16) [62]  (3.47 ns)

 <State 8>: 3.47ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln16', dfg_199.c:16) [62]  (3.47 ns)

 <State 9>: 3.47ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln16', dfg_199.c:16) [62]  (3.47 ns)

 <State 10>: 3.47ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln16', dfg_199.c:16) [62]  (3.47 ns)

 <State 11>: 3.47ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln16', dfg_199.c:16) [62]  (3.47 ns)

 <State 12>: 3.47ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln16', dfg_199.c:16) [62]  (3.47 ns)

 <State 13>: 3.47ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln16', dfg_199.c:16) [62]  (3.47 ns)

 <State 14>: 3.47ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln16', dfg_199.c:16) [62]  (3.47 ns)

 <State 15>: 3.47ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln16', dfg_199.c:16) [62]  (3.47 ns)

 <State 16>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:16) [64]  (6.28 ns)

 <State 17>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:16) [64]  (6.28 ns)

 <State 18>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:16) [64]  (6.28 ns)

 <State 19>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:16) [64]  (6.28 ns)

 <State 20>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:16) [64]  (6.28 ns)

 <State 21>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:16) [64]  (6.28 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
