Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Tue Mar 12 21:34:26 2019
| Host             : DESKTOP-6FPV8J2 running 64-bit major release  (build 9200)
| Command          : report_power -file CPU_power_routed.rpt -pb CPU_power_summary_routed.pb
| Design           : CPU
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.137 |
| Dynamic (W)              | 0.040 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        3 |       --- |             --- |
| Slice Logic              |     0.019 |     4803 |       --- |             --- |
|   LUT as Logic           |     0.016 |     2374 |     63400 |            3.74 |
|   CARRY4                 |     0.003 |      395 |     15850 |            2.49 |
|   Register               |    <0.001 |      752 |    126800 |            0.59 |
|   LUT as Distributed RAM |    <0.001 |      560 |     19000 |            2.95 |
|   F7/F8 Muxes            |    <0.001 |      426 |     63400 |            0.67 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |       37 |       --- |             --- |
| Signals                  |     0.018 |     3717 |       --- |             --- |
| DSPs                     |    <0.001 |        3 |       240 |            1.25 |
| I/O                      |    <0.001 |       28 |       210 |           13.33 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.137 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.055 |       0.040 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk_n  |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| CPU                          |     0.040 |
|   ALU_instance               |     0.001 |
|   RAM_instance               |    <0.001 |
|     mem1_reg_0_255_0_0       |    <0.001 |
|     mem1_reg_0_255_1_1       |    <0.001 |
|     mem1_reg_0_255_2_2       |    <0.001 |
|     mem1_reg_0_255_3_3       |    <0.001 |
|     mem1_reg_0_255_4_4       |    <0.001 |
|     mem1_reg_0_255_5_5       |    <0.001 |
|     mem1_reg_0_255_6_6       |    <0.001 |
|     mem1_reg_0_255_7_7       |    <0.001 |
|     mem1_reg_256_511_0_0     |    <0.001 |
|     mem1_reg_256_511_1_1     |    <0.001 |
|     mem1_reg_256_511_2_2     |    <0.001 |
|     mem1_reg_256_511_3_3     |    <0.001 |
|     mem1_reg_256_511_4_4     |    <0.001 |
|     mem1_reg_256_511_5_5     |    <0.001 |
|     mem1_reg_256_511_6_6     |    <0.001 |
|     mem1_reg_256_511_7_7     |    <0.001 |
|     mem1_reg_512_767_0_0     |    <0.001 |
|     mem1_reg_512_767_1_1     |    <0.001 |
|     mem1_reg_512_767_2_2     |    <0.001 |
|     mem1_reg_512_767_3_3     |    <0.001 |
|     mem1_reg_512_767_4_4     |    <0.001 |
|     mem1_reg_512_767_5_5     |    <0.001 |
|     mem1_reg_512_767_6_6     |    <0.001 |
|     mem1_reg_512_767_7_7     |    <0.001 |
|     mem1_reg_768_1023_0_0    |    <0.001 |
|     mem1_reg_768_1023_1_1    |    <0.001 |
|     mem1_reg_768_1023_2_2    |    <0.001 |
|     mem1_reg_768_1023_3_3    |    <0.001 |
|     mem1_reg_768_1023_4_4    |    <0.001 |
|     mem1_reg_768_1023_5_5    |    <0.001 |
|     mem1_reg_768_1023_6_6    |    <0.001 |
|     mem1_reg_768_1023_7_7    |    <0.001 |
|     mem2_reg_0_255_0_0       |    <0.001 |
|     mem2_reg_0_255_1_1       |    <0.001 |
|     mem2_reg_0_255_2_2       |    <0.001 |
|     mem2_reg_0_255_3_3       |    <0.001 |
|     mem2_reg_0_255_4_4       |    <0.001 |
|     mem2_reg_0_255_5_5       |    <0.001 |
|     mem2_reg_0_255_6_6       |    <0.001 |
|     mem2_reg_0_255_7_7       |    <0.001 |
|     mem2_reg_256_511_0_0     |    <0.001 |
|     mem2_reg_256_511_1_1     |    <0.001 |
|     mem2_reg_256_511_2_2     |    <0.001 |
|     mem2_reg_256_511_3_3     |    <0.001 |
|     mem2_reg_256_511_4_4     |    <0.001 |
|     mem2_reg_256_511_5_5     |    <0.001 |
|     mem2_reg_256_511_6_6     |    <0.001 |
|     mem2_reg_256_511_7_7     |    <0.001 |
|     mem2_reg_512_767_0_0     |    <0.001 |
|     mem2_reg_512_767_1_1     |    <0.001 |
|     mem2_reg_512_767_2_2     |    <0.001 |
|     mem2_reg_512_767_3_3     |    <0.001 |
|     mem2_reg_512_767_4_4     |    <0.001 |
|     mem2_reg_512_767_5_5     |    <0.001 |
|     mem2_reg_512_767_6_6     |    <0.001 |
|     mem2_reg_512_767_7_7     |    <0.001 |
|     mem2_reg_768_1023_0_0    |    <0.001 |
|     mem2_reg_768_1023_1_1    |    <0.001 |
|     mem2_reg_768_1023_2_2    |    <0.001 |
|     mem2_reg_768_1023_3_3    |    <0.001 |
|     mem2_reg_768_1023_4_4    |    <0.001 |
|     mem2_reg_768_1023_5_5    |    <0.001 |
|     mem2_reg_768_1023_6_6    |    <0.001 |
|     mem2_reg_768_1023_7_7    |    <0.001 |
|     mem3_reg_0_255_0_0       |    <0.001 |
|     mem3_reg_0_255_1_1       |    <0.001 |
|     mem3_reg_0_255_2_2       |    <0.001 |
|     mem3_reg_0_255_3_3       |    <0.001 |
|     mem3_reg_0_255_4_4       |    <0.001 |
|     mem3_reg_0_255_5_5       |    <0.001 |
|     mem3_reg_0_255_6_6       |    <0.001 |
|     mem3_reg_0_255_7_7       |    <0.001 |
|     mem3_reg_256_511_0_0     |    <0.001 |
|     mem3_reg_256_511_1_1     |    <0.001 |
|     mem3_reg_256_511_2_2     |    <0.001 |
|     mem3_reg_256_511_3_3     |    <0.001 |
|     mem3_reg_256_511_4_4     |    <0.001 |
|     mem3_reg_256_511_5_5     |    <0.001 |
|     mem3_reg_256_511_6_6     |    <0.001 |
|     mem3_reg_256_511_7_7     |    <0.001 |
|     mem3_reg_512_767_0_0     |    <0.001 |
|     mem3_reg_512_767_1_1     |    <0.001 |
|     mem3_reg_512_767_2_2     |    <0.001 |
|     mem3_reg_512_767_3_3     |    <0.001 |
|     mem3_reg_512_767_4_4     |    <0.001 |
|     mem3_reg_512_767_5_5     |    <0.001 |
|     mem3_reg_512_767_6_6     |    <0.001 |
|     mem3_reg_512_767_7_7     |    <0.001 |
|     mem3_reg_768_1023_0_0    |    <0.001 |
|     mem3_reg_768_1023_1_1    |    <0.001 |
|     mem3_reg_768_1023_2_2    |    <0.001 |
|     mem3_reg_768_1023_3_3    |    <0.001 |
|     mem3_reg_768_1023_4_4    |    <0.001 |
|     mem3_reg_768_1023_5_5    |    <0.001 |
|     mem3_reg_768_1023_6_6    |    <0.001 |
|     mem3_reg_768_1023_7_7    |    <0.001 |
|     mem4_reg_0_255_0_0       |    <0.001 |
|     mem4_reg_0_255_1_1       |    <0.001 |
|     mem4_reg_0_255_2_2       |    <0.001 |
|     mem4_reg_0_255_3_3       |    <0.001 |
|     mem4_reg_0_255_4_4       |    <0.001 |
|     mem4_reg_0_255_5_5       |    <0.001 |
|     mem4_reg_0_255_6_6       |    <0.001 |
|     mem4_reg_0_255_7_7       |    <0.001 |
|     mem4_reg_256_511_0_0     |    <0.001 |
|     mem4_reg_256_511_1_1     |    <0.001 |
|     mem4_reg_256_511_2_2     |    <0.001 |
|     mem4_reg_256_511_3_3     |    <0.001 |
|     mem4_reg_256_511_4_4     |    <0.001 |
|     mem4_reg_256_511_5_5     |    <0.001 |
|     mem4_reg_256_511_6_6     |    <0.001 |
|     mem4_reg_256_511_7_7     |    <0.001 |
|     mem4_reg_512_767_0_0     |    <0.001 |
|     mem4_reg_512_767_1_1     |    <0.001 |
|     mem4_reg_512_767_2_2     |    <0.001 |
|     mem4_reg_512_767_3_3     |    <0.001 |
|     mem4_reg_512_767_4_4     |    <0.001 |
|     mem4_reg_512_767_5_5     |    <0.001 |
|     mem4_reg_512_767_6_6     |    <0.001 |
|     mem4_reg_512_767_7_7     |    <0.001 |
|     mem4_reg_768_1023_0_0    |    <0.001 |
|     mem4_reg_768_1023_1_1    |    <0.001 |
|     mem4_reg_768_1023_2_2    |    <0.001 |
|     mem4_reg_768_1023_3_3    |    <0.001 |
|     mem4_reg_768_1023_4_4    |    <0.001 |
|     mem4_reg_768_1023_5_5    |    <0.001 |
|     mem4_reg_768_1023_6_6    |    <0.001 |
|     mem4_reg_768_1023_7_7    |    <0.001 |
|   RegFile_instance           |    <0.001 |
|     regs_reg_r1_0_31_0_5     |    <0.001 |
|     regs_reg_r1_0_31_12_17   |    <0.001 |
|     regs_reg_r1_0_31_18_23   |    <0.001 |
|     regs_reg_r1_0_31_24_29   |    <0.001 |
|     regs_reg_r1_0_31_30_31   |    <0.001 |
|     regs_reg_r1_0_31_6_11    |    <0.001 |
|     regs_reg_r2_0_31_0_5     |    <0.001 |
|     regs_reg_r2_0_31_12_17   |    <0.001 |
|     regs_reg_r2_0_31_18_23   |    <0.001 |
|     regs_reg_r2_0_31_24_29   |    <0.001 |
|     regs_reg_r2_0_31_30_31   |    <0.001 |
|     regs_reg_r2_0_31_6_11    |    <0.001 |
|   choose_display_instance    |    <0.001 |
|     d                        |    <0.001 |
|   ck                         |     0.002 |
|     rate1                    |    <0.001 |
|     rate2                    |    <0.001 |
|     rate3                    |    <0.001 |
|     rate4                    |    <0.001 |
|   clock2                     |    <0.001 |
|   ex_mem_instance            |    <0.001 |
|     alu                      |    <0.001 |
|     jal                      |    <0.001 |
|     lh                       |    <0.001 |
|     mtr                      |    <0.001 |
|     mw                       |    <0.001 |
|     pc                       |    <0.001 |
|     ps                       |    <0.001 |
|     regb                     |    <0.001 |
|     rr                       |    <0.001 |
|     w                        |    <0.001 |
|   four_counter_instance      |    <0.001 |
|     c1                       |    <0.001 |
|     c2                       |    <0.001 |
|     c3                       |    <0.001 |
|     c4                       |    <0.001 |
|   id_ex_instance             |     0.028 |
|     aluop                    |     0.001 |
|     as                       |     0.006 |
|     beq                      |    <0.001 |
|     bgtz                     |    <0.001 |
|     bne                      |    <0.001 |
|     id                       |     0.010 |
|     jal                      |    <0.001 |
|     jmp                      |    <0.001 |
|     jr                       |    <0.001 |
|     lh                       |    <0.001 |
|     mtr                      |    <0.001 |
|     mw                       |    <0.001 |
|     pc                       |    <0.001 |
|     rega                     |    <0.001 |
|     regb                     |    <0.001 |
|     rr                       |    <0.001 |
|     sa                       |     0.001 |
|     sb                       |     0.009 |
|     sc                       |    <0.001 |
|     se                       |    <0.001 |
|     sv                       |    <0.001 |
|     w                        |    <0.001 |
|   if_id_instance             |    <0.001 |
|     id                       |    <0.001 |
|     pc                       |    <0.001 |
|   mem_wb_instance            |    <0.001 |
|     alu                      |    <0.001 |
|     jal                      |    <0.001 |
|     mem                      |    <0.001 |
|     mtr                      |    <0.001 |
|     pc                       |    <0.001 |
|     ps                       |    <0.001 |
|     rr                       |    <0.001 |
|     w                        |    <0.001 |
|   mux_ALU_inputA             |    <0.001 |
|   mux_ALU_inputB             |    <0.001 |
|   mux_ALU_rediB              |    <0.001 |
|   mux_RegFile_DIN_temp_or_PC |    <0.001 |
|   pc_instance                |     0.003 |
|   syscall_instance           |    <0.001 |
+------------------------------+-----------+


