[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: reg2.def
[INFO ODB-0128] Design: top
[INFO ODB-0130]     Created 6 pins.
[INFO ODB-0131]     Created 5 components and 27 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 10 connections.
[INFO ODB-0133]     Created 10 nets and 14 connections.
[INFO ODB-0134] Finished DEF file: reg2.def
Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
            0.000    0.000    0.000   clock clk (rise edge)
                     0.000    0.000   clock network delay (ideal)
            0.000    0.000    0.000 ^ r2/CK (DFF_X1)
  20.975    0.051    0.129    0.129 ^ r2/Q (DFF_X1)
            0.051    0.000    0.129 ^ u1/A (BUF_X1)
  20.975    0.051    0.077    0.206 ^ u1/Z (BUF_X1)
            0.051    0.000    0.206 ^ u2/A2 (AND2_X1)
  21.140    0.052    0.089    0.296 ^ u2/ZN (AND2_X1)
            0.052    0.000    0.296 ^ r3/D (DFF_X1)
                              0.296   data arrival time

            0.000    1.000    1.000   clock clk (rise edge)
                     0.000    1.000   clock network delay (ideal)
                     0.000    1.000   clock reconvergence pessimism
                              1.000 ^ r3/CK (DFF_X1)
                    -0.042    0.958   library setup time
                              0.958   data required time
---------------------------------------------------------------------------
                              0.958   data required time
                             -0.296   data arrival time
---------------------------------------------------------------------------
                              0.662   slack (MET)


[WARNING RSZ-0021] no estimated parasitics. Using wire load models.
[INFO RSZ-0029] Resized 4 instances.
Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
            0.000    0.000    0.000   clock clk (rise edge)
                     0.000    0.000   clock network delay (ideal)
            0.000    0.000    0.000 ^ r2/CK (DFF_X2)
  21.421    0.028    0.131    0.131 ^ r2/Q (DFF_X2)
            0.028    0.000    0.131 ^ u1/A (CLKBUF_X3)
  21.726    0.020    0.053    0.184 ^ u1/Z (CLKBUF_X3)
            0.020    0.000    0.184 ^ u2/A2 (AND2_X2)
  21.140    0.028    0.056    0.240 ^ u2/ZN (AND2_X2)
            0.028    0.000    0.240 ^ r3/D (DFF_X1)
                              0.240   data arrival time

            0.000    1.000    1.000   clock clk (rise edge)
                     0.000    1.000   clock network delay (ideal)
                     0.000    1.000   clock reconvergence pessimism
                              1.000 ^ r3/CK (DFF_X1)
                    -0.037    0.963   library setup time
                              0.963   data required time
---------------------------------------------------------------------------
                              0.963   data required time
                             -0.240   data arrival time
---------------------------------------------------------------------------
                              0.723   slack (MET)


