# Design-for-a-Simple-Central-Processing-Unit
A repository detailing the details and design of a basic CPU using VHDL, Intel Quartus II, and Altera FPGA. This project was done as the final lab of COE 328.
