#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jan 13 19:47:34 2021
# Process ID: 20320
# Current directory: D:/Project/Verilog_Sound/MyCode_withChoosing/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log rhinos_speaker.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rhinos_speaker.tcl
# Log file: D:/Project/Verilog_Sound/MyCode_withChoosing/project_1/project_1.runs/synth_1/rhinos_speaker.vds
# Journal file: D:/Project/Verilog_Sound/MyCode_withChoosing/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rhinos_speaker.tcl -notrace
Command: synth_design -top rhinos_speaker -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33152
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1028.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rhinos_speaker' [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:85]
	Parameter waiting_deposit bound to: 1'b0 
	Parameter waiting_playing bound to: 1'b1 
	Parameter silence bound to: 2'b00 
	Parameter good_ball bound to: 2'b01 
	Parameter bad_ball bound to: 2'b10 
	Parameter highest_score_ever bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'music_clock_divider' [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:4]
	Parameter n bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'music_clock_divider' (1#1) [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:4]
INFO: [Synth 8-6157] synthesizing module 'music_clock_divider__parameterized0' [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:4]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'music_clock_divider__parameterized0' (1#1) [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:4]
INFO: [Synth 8-6157] synthesizing module 'music_Debounce' [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:28]
INFO: [Synth 8-6155] done synthesizing module 'music_Debounce' (2#1) [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:28]
INFO: [Synth 8-6157] synthesizing module 'music_One_Pulse' [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:55]
INFO: [Synth 8-6155] done synthesizing module 'music_One_Pulse' (3#1) [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:55]
INFO: [Synth 8-6157] synthesizing module 'music_clock_divider__parameterized1' [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:4]
	Parameter n bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'music_clock_divider__parameterized1' (3#1) [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:4]
INFO: [Synth 8-6157] synthesizing module 'player_control_L_ch' [D:/Project/Verilog_Sound/MyCode_withChoosing/player_control.v:1]
	Parameter LEN bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'player_control_L_ch' (4#1) [D:/Project/Verilog_Sound/MyCode_withChoosing/player_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'player_control_R_ch' [D:/Project/Verilog_Sound/MyCode_withChoosing/player_control.v:55]
	Parameter LEN bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'player_control_R_ch' (5#1) [D:/Project/Verilog_Sound/MyCode_withChoosing/player_control.v:55]
WARNING: [Synth 8-689] width (10) of port connection 'ibeat_for_R_ch' does not match port width (8) of module 'player_control_R_ch' [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:379]
INFO: [Synth 8-6157] synthesizing module 'music_L_ch' [D:/Project/Verilog_Sound/MyCode_withChoosing/music_L_ch.v:3]
INFO: [Synth 8-226] default block is never used [D:/Project/Verilog_Sound/MyCode_withChoosing/music_L_ch.v:25]
INFO: [Synth 8-226] default block is never used [D:/Project/Verilog_Sound/MyCode_withChoosing/music_L_ch.v:545]
INFO: [Synth 8-6155] done synthesizing module 'music_L_ch' (6#1) [D:/Project/Verilog_Sound/MyCode_withChoosing/music_L_ch.v:3]
INFO: [Synth 8-6157] synthesizing module 'music_R_ch' [D:/Project/Verilog_Sound/MyCode_withChoosing/music_R_ch.v:3]
INFO: [Synth 8-226] default block is never used [D:/Project/Verilog_Sound/MyCode_withChoosing/music_R_ch.v:29]
INFO: [Synth 8-226] default block is never used [D:/Project/Verilog_Sound/MyCode_withChoosing/music_R_ch.v:165]
INFO: [Synth 8-226] default block is never used [D:/Project/Verilog_Sound/MyCode_withChoosing/music_R_ch.v:303]
INFO: [Synth 8-6155] done synthesizing module 'music_R_ch' (7#1) [D:/Project/Verilog_Sound/MyCode_withChoosing/music_R_ch.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'ibeatNum' does not match port width (8) of module 'music_R_ch' [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:397]
INFO: [Synth 8-6157] synthesizing module 'note_gen' [D:/Project/Verilog_Sound/MyCode_withChoosing/note_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'note_gen' (8#1) [D:/Project/Verilog_Sound/MyCode_withChoosing/note_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'speaker_control' [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker_control.v:3]
INFO: [Synth 8-226] default block is never used [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker_control.v:45]
INFO: [Synth 8-6155] done synthesizing module 'speaker_control' (9#1) [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rhinos_speaker' (10#1) [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:85]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1028.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.875 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1028.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.xdc]
Finished Parsing XDC File [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Project/Verilog_Sound/MyCode_withChoosing/speaker.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rhinos_speaker_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rhinos_speaker_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1064.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1064.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1064.395 ; gain = 35.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1064.395 ; gain = 35.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1064.395 ; gain = 35.520
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_for_R_ch_reg' in module 'rhinos_speaker'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 silence |                               00 |                               00
      highest_score_ever |                               01 |                               11
               good_ball |                               10 |                               01
                bad_ball |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_for_R_ch_reg' using encoding 'sequential' in module 'rhinos_speaker'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1064.395 ; gain = 35.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   30 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   4 Input   26 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   7 Input   14 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	 256 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1064.395 ; gain = 35.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|music_L_ch  | toneL      | 1024x12       | LUT            | 
|music_L_ch  | toneL      | 1024x13       | LUT            | 
|music_R_ch  | toneR      | 256x9         | LUT            | 
|music_R_ch  | toneR      | 256x11        | LUT            | 
|music_L_ch  | toneL      | 1024x12       | LUT            | 
|music_L_ch  | toneL      | 1024x13       | LUT            | 
|music_R_ch  | toneR      | 256x11        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1064.395 ; gain = 35.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1064.395 ; gain = 35.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1064.395 ; gain = 35.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1066.391 ; gain = 37.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1066.391 ; gain = 37.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1066.391 ; gain = 37.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1066.391 ; gain = 37.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1066.391 ; gain = 37.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1066.391 ; gain = 37.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   491|
|3     |LUT1   |    82|
|4     |LUT2   |   620|
|5     |LUT3   |   996|
|6     |LUT4   |    72|
|7     |LUT5   |    82|
|8     |LUT6   |   204|
|9     |MUXF7  |    12|
|10    |FDCE   |   122|
|11    |FDPE   |     1|
|12    |FDRE   |    73|
|13    |IBUF   |    10|
|14    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1066.391 ; gain = 37.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1066.391 ; gain = 1.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1066.391 ; gain = 37.516
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1070.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 503 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1074.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1074.738 ; gain = 45.863
INFO: [Common 17-1381] The checkpoint 'D:/Project/Verilog_Sound/MyCode_withChoosing/project_1/project_1.runs/synth_1/rhinos_speaker.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rhinos_speaker_utilization_synth.rpt -pb rhinos_speaker_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 13 19:48:20 2021...
