<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_stm32f1xx__hal__rcc_8h" xml:lang="en-US">
<title>Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h File Reference</title>
<indexterm><primary>Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h</primary></indexterm>
<para>

<para>Header file of RCC HAL module. </para>
 
</para>
<programlisting>#include &quot;stm32f1xx_hal_def.h&quot;
#include &quot;stm32f1xx_hal_rcc_ex.h&quot;
</programlisting><simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_r_c_c___p_l_l_init_type_def">RCC_PLLInitTypeDef</link></para>

<para>RCC PLL configuration structure definition. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_r_c_c___clk_init_type_def">RCC_ClkInitTypeDef</link></para>

<para>RCC System, AHB and APB busses clock configuration structure definition. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1ga09fff12a4e92f4da5980321b7f99b632">RCC_PLLSOURCE_HSI_DIV2</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_OSCILLATORTYPE_NONE</emphasis>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_OSCILLATORTYPE_HSE</emphasis>   0x00000001U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_OSCILLATORTYPE_HSI</emphasis>   0x00000002U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_OSCILLATORTYPE_LSE</emphasis>   0x00000004U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_OSCILLATORTYPE_LSI</emphasis>   0x00000008U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___h_s_e___config_1ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___h_s_e___config_1gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___h_s_e___config_1ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</link>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</link> | <link linkend="_group___peripheral___registers___bits___definition_1gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___l_s_e___config_1ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___l_s_e___config_1gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___l_s_e___config_1gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</link>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___h_s_i___config_1ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___h_s_i___config_1ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_HSICALIBRATION_DEFAULT</emphasis>   0x10U         /* Default HSI calibration trimming value */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___l_s_i___config_1gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___l_s_i___config_1ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___config_1gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___config_1ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</link>   0x00000001U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___config_1gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</link>   0x00000002U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___type_1ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</link>   0x00000001U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___type_1gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</link>   0x00000002U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___type_1gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</link>   0x00000004U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___type_1gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</link>   0x00000008U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___source_1gaaeeb699502e7d7a9f1b5d57fcf1f5095">RCC_SYSCLKSOURCE_HSI</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___source_1ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___source_1ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___source___status_1ga0d6c2b0b2d59e6591295649853bb2abd">RCC_SYSCLKSOURCE_STATUS_HSI</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___source___status_1ga3847769265bf19becf7b976a7e908a64">RCC_SYSCLKSOURCE_STATUS_HSE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___source___status_1ga4f05019ec09da478d084f44dbaad7d6d">RCC_SYSCLKSOURCE_STATUS_PLLCLK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gacce0b2f54d103340d8c3a218e86e295d">RCC_RTCCLKSOURCE_NO_CLK</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga07f6cd2e581dabf6d442145603033205">RCC_BDCR_RTCSEL_LSE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga66773d3ffb98fb0c7a72e39a224f1cfd">RCC_BDCR_RTCSEL_LSI</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga7e022374ec3ceffa94e5bb6310c35c83">RCC_RTCCLKSOURCE_HSE_DIV128</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac9db61bfa161573b4225c147d4ea0c3e">RCC_BDCR_RTCSEL_HSE</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_MCO1</emphasis>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_o___index_1gad9bc2abe13f0d3e62a5f9aa381927eb3">RCC_MCO</link>   RCC_MCO1</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_MCODIV_1</emphasis>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___interrupt_1ga2b4ef277c1b71f96e0bef4b9a72fca94">RCC_IT_LSIRDY</link>   ((uint8_t)<link linkend="_group___peripheral___registers___bits___definition_1gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___interrupt_1gad6b6e78a426850f595ef180d292a673d">RCC_IT_LSERDY</link>   ((uint8_t)<link linkend="_group___peripheral___registers___bits___definition_1gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___interrupt_1ga69637e51b71f73f519c8c0a0613d042f">RCC_IT_HSIRDY</link>   ((uint8_t)<link linkend="_group___peripheral___registers___bits___definition_1gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___interrupt_1gad13eaede352bca59611e6cae68665866">RCC_IT_HSERDY</link>   ((uint8_t)<link linkend="_group___peripheral___registers___bits___definition_1ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___interrupt_1ga68d48e7811fb58f2649dce6cf0d823d9">RCC_IT_PLLRDY</link>   ((uint8_t)<link linkend="_group___peripheral___registers___bits___definition_1ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___interrupt_1ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</link>   ((uint8_t)<link linkend="_group___peripheral___registers___bits___definition_1gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</link>   ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSIRDY_Pos))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</link>   ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSERDY_Pos))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</link>   ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_PLLRDY_Pos))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</link>   ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LSIRDY_Pos))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1gabfc3ab5d4a8a94ec1c9f38794ce37ad6">RCC_FLAG_PINRST</link>   ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PINRSTF_Pos))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1ga39ad309070f416720207eece5da7dc2c">RCC_FLAG_PORRST</link>   ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PORRSTF_Pos))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1gaf7852615e9b19f0b2dbc8d08c7594b52">RCC_FLAG_SFTRST</link>   ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_SFTRSTF_Pos))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1gaac46bac8a97cf16635ff7ffc1e6c657f">RCC_FLAG_IWDGRST</link>   ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_IWDGRSTF_Pos))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1gaa80b60b2d497ccd7b7de1075009999a7">RCC_FLAG_WWDGRST</link>   ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_WWDGRSTF_Pos))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1ga67049531354aed7546971163d02c9920">RCC_FLAG_LPWRRST</link>   ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LPWRRSTF_Pos))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</link>   ((uint8_t)((BDCR_REG_INDEX &lt;&lt; 5U) | RCC_BDCR_LSERDY_Pos))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_DMA1_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_SRAM_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_FLITF_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_CRC_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_DMA1_CLK_DISABLE</emphasis>()   (RCC-&gt;AHBENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_SRAM_CLK_DISABLE</emphasis>()   (RCC-&gt;AHBENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_FLITF_CLK_DISABLE</emphasis>()   (RCC-&gt;AHBENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_CRC_CLK_DISABLE</emphasis>()   (RCC-&gt;AHBENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_DMA1_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;AHBENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_DMA1_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;AHBENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_SRAM_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;AHBENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_SRAM_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;AHBENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_FLITF_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;AHBENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_FLITF_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;AHBENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_CRC_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;AHBENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_CRC_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;AHBENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM2_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM3_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_WWDG_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_USART2_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_I2C1_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_BKP_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_PWR_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM2_CLK_DISABLE</emphasis>()   (RCC-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM3_CLK_DISABLE</emphasis>()   (RCC-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_WWDG_CLK_DISABLE</emphasis>()   (RCC-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_USART2_CLK_DISABLE</emphasis>()   (RCC-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_I2C1_CLK_DISABLE</emphasis>()   (RCC-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_BKP_CLK_DISABLE</emphasis>()   (RCC-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad32a0efcb7062b8ffbf77865951d2a54">RCC_APB1ENR_BKPEN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_PWR_CLK_DISABLE</emphasis>()   (RCC-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM2_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB1ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM2_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB1ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM3_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB1ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM3_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB1ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_WWDG_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB1ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_WWDG_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB1ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_USART2_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB1ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_USART2_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB1ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_I2C1_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB1ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_I2C1_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB1ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_BKP_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB1ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gad32a0efcb7062b8ffbf77865951d2a54">RCC_APB1ENR_BKPEN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_BKP_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB1ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gad32a0efcb7062b8ffbf77865951d2a54">RCC_APB1ENR_BKPEN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_PWR_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB1ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_PWR_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB1ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_AFIO_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOA_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOB_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOC_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOD_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_ADC1_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM1_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_SPI1_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_USART1_CLK_ENABLE</emphasis>()</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_AFIO_CLK_DISABLE</emphasis>()   (RCC-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaf67d9fc402ce254dd914525bee7361a6">RCC_APB2ENR_AFIOEN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOA_CLK_DISABLE</emphasis>()   (RCC-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad7b860fbeb386425bd7d4ef00ce17c27">RCC_APB2ENR_IOPAEN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOB_CLK_DISABLE</emphasis>()   (RCC-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaa9ba85777143e752841c2e6a6977deb9">RCC_APB2ENR_IOPBEN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOC_CLK_DISABLE</emphasis>()   (RCC-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga443ef1518a62fa7ecee3f1386b545d8c">RCC_APB2ENR_IOPCEN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOD_CLK_DISABLE</emphasis>()   (RCC-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga778a0ac70714122cf143a6b7b275cc83">RCC_APB2ENR_IOPDEN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_ADC1_CLK_DISABLE</emphasis>()   (RCC-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM1_CLK_DISABLE</emphasis>()   (RCC-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_SPI1_CLK_DISABLE</emphasis>()   (RCC-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_USART1_CLK_DISABLE</emphasis>()   (RCC-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_AFIO_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gaf67d9fc402ce254dd914525bee7361a6">RCC_APB2ENR_AFIOEN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_AFIO_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gaf67d9fc402ce254dd914525bee7361a6">RCC_APB2ENR_AFIOEN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOA_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gad7b860fbeb386425bd7d4ef00ce17c27">RCC_APB2ENR_IOPAEN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOA_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gad7b860fbeb386425bd7d4ef00ce17c27">RCC_APB2ENR_IOPAEN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOB_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gaa9ba85777143e752841c2e6a6977deb9">RCC_APB2ENR_IOPBEN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOB_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gaa9ba85777143e752841c2e6a6977deb9">RCC_APB2ENR_IOPBEN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOC_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga443ef1518a62fa7ecee3f1386b545d8c">RCC_APB2ENR_IOPCEN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOC_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga443ef1518a62fa7ecee3f1386b545d8c">RCC_APB2ENR_IOPCEN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOD_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga778a0ac70714122cf143a6b7b275cc83">RCC_APB2ENR_IOPDEN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOD_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga778a0ac70714122cf143a6b7b275cc83">RCC_APB2ENR_IOPDEN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_ADC1_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_ADC1_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM1_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM1_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_SPI1_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_SPI1_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_USART1_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</link>)) != RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_USART1_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</link>)) == RESET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_APB1_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM2_FORCE_RESET</emphasis>()   (RCC-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM3_FORCE_RESET</emphasis>()   (RCC-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_WWDG_FORCE_RESET</emphasis>()   (RCC-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_USART2_FORCE_RESET</emphasis>()   (RCC-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_I2C1_FORCE_RESET</emphasis>()   (RCC-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_BKP_FORCE_RESET</emphasis>()   (RCC-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga3d90a520513e93163dd96058874ba7b0">RCC_APB1RSTR_BKPRST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_PWR_FORCE_RESET</emphasis>()   (RCC-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_APB1_RELEASE_RESET</emphasis>()   (RCC-&gt;APB1RSTR = 0x00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM2_RELEASE_RESET</emphasis>()   (RCC-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM3_RELEASE_RESET</emphasis>()   (RCC-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_WWDG_RELEASE_RESET</emphasis>()   (RCC-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_USART2_RELEASE_RESET</emphasis>()   (RCC-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_I2C1_RELEASE_RESET</emphasis>()   (RCC-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_BKP_RELEASE_RESET</emphasis>()   (RCC-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga3d90a520513e93163dd96058874ba7b0">RCC_APB1RSTR_BKPRST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_PWR_RELEASE_RESET</emphasis>()   (RCC-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_APB2_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_AFIO_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga54c01f7eac4d00d2011162116931a165">RCC_APB2RSTR_AFIORST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOA_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga364c5d4966543fe7fa3ef02e1d6c9bde">RCC_APB2RSTR_IOPARST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOB_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga86b613f6af828f006926a59d2000c4d8">RCC_APB2RSTR_IOPBRST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOC_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga2db2325306703e2f20b6ea2658b79ae9">RCC_APB2RSTR_IOPCRST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOD_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga206daa5c302d774247f217d6eec788df">RCC_APB2RSTR_IOPDRST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_ADC1_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM1_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_SPI1_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_USART1_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_APB2_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR = 0x00)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_AFIO_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga54c01f7eac4d00d2011162116931a165">RCC_APB2RSTR_AFIORST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOA_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga364c5d4966543fe7fa3ef02e1d6c9bde">RCC_APB2RSTR_IOPARST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOB_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga86b613f6af828f006926a59d2000c4d8">RCC_APB2RSTR_IOPBRST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOC_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga2db2325306703e2f20b6ea2658b79ae9">RCC_APB2RSTR_IOPCRST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_GPIOD_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga206daa5c302d774247f217d6eec788df">RCC_APB2RSTR_IOPDRST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_ADC1_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_TIM1_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_SPI1_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_USART1_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___h_s_i___configuration_1gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</link>()   (*(<link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) RCC_CR_HSION_BB = ENABLE)</para>

<para>Macros to enable or disable the Internal High Speed oscillator (HSI). </para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_HSI_DISABLE</emphasis>()   (*(<link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) RCC_CR_HSION_BB = DISABLE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___h_s_i___configuration_1ga36991d340af7ad14b79f204c748b0e3e">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</link>(_HSICALIBRATIONVALUE_)             (MODIFY_REG(RCC-&gt;CR, <link linkend="_group___peripheral___registers___bits___definition_1ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</link>, (uint32_t)(_HSICALIBRATIONVALUE_) &lt;&lt; RCC_CR_HSITRIM_Pos))</para>

<para>Macro to adjust the Internal High Speed oscillator (HSI) calibration value. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___l_s_i___configuration_1ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</link>()   (*(<link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) RCC_CSR_LSION_BB = ENABLE)</para>

<para>Macro to enable the Internal Low Speed oscillator (LSI). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___l_s_i___configuration_1ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</link>()   (*(<link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) RCC_CSR_LSION_BB = DISABLE)</para>

<para>Macro to disable the Internal Low Speed oscillator (LSI). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___h_s_e___configuration_1gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</link>(__STATE__)</para>

<para>Macro to configure the External High Speed oscillator (HSE). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___l_s_e___configuration_1ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</link>(__STATE__)</para>

<para>Macro to configure the External Low Speed oscillator (LSE). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___configuration_1gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</link>()   (*(<link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) RCC_CR_PLLON_BB = ENABLE)</para>

<para>Macro to enable the main PLL. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___configuration_1ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</link>()   (*(<link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) RCC_CR_PLLON_BB = DISABLE)</para>

<para>Macro to disable the main PLL. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___configuration_1gadff34131a73367bbf345984ea5fdecca">__HAL_RCC_PLL_CONFIG</link>(__RCC_PLLSOURCE__,  __PLLMUL__)             MODIFY_REG(RCC-&gt;CFGR, (<link linkend="_group___peripheral___registers___bits___definition_1gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</link>),((__RCC_PLLSOURCE__) | (__PLLMUL__) ))</para>

<para>Macro to configure the main PLL clock source and multiplication factors. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___configuration_1ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</link>()   ((uint32_t)(READ_BIT(RCC-&gt;CFGR, <link linkend="_group___peripheral___registers___bits___definition_1gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</link>)))</para>

<para>Get oscillator clock selected as PLL input clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___get___clock__source_1gaa29be28740b3d480e83efbc2e695c1b8">__HAL_RCC_SYSCLK_CONFIG</link>(__SYSCLKSOURCE__)                     MODIFY_REG(RCC-&gt;CFGR, <link linkend="_group___peripheral___registers___bits___definition_1ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</link>, (__SYSCLKSOURCE__))</para>

<para>Macro to configure the system clock source. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___get___clock__source_1gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</link>()   ((uint32_t)(READ_BIT(RCC-&gt;CFGR,<link linkend="_group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</link>)))</para>

<para>Macro to get the clock source used as system clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_ex___m_c_ox___clock___config_1ga7e5f7f1efc92794b6f0e96068240b45e">__HAL_RCC_MCO1_CONFIG</link>(__MCOCLKSOURCE__,  __MCODIV__)                    MODIFY_REG(RCC-&gt;CFGR, <link linkend="_group___peripheral___registers___bits___definition_1gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</link>, (__MCOCLKSOURCE__))</para>

<para>Macro to configure the MCO clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___configuration_1ga2d6c4c7e951bfd007d26988fbfe6eaa4">__HAL_RCC_RTC_CONFIG</link>(__RTC_CLKSOURCE__)   MODIFY_REG(RCC-&gt;BDCR, <link linkend="_group___peripheral___registers___bits___definition_1gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</link>, (__RTC_CLKSOURCE__))</para>

<para>Macro to configure the RTC clock (RTCCLK). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___configuration_1gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</link>()   (READ_BIT(RCC-&gt;BDCR, <link linkend="_group___peripheral___registers___bits___definition_1gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</link>))</para>

<para>Macro to get the RTC clock source. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___configuration_1gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</link>()   (*(<link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)</para>

<para>Macro to enable the the RTC clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___configuration_1gaab5eeb81fc9f0c8d4450069f7a751855">__HAL_RCC_RTC_DISABLE</link>()   (*(<link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)</para>

<para>Macro to disable the the RTC clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___configuration_1ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</link>()   (*(<link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)</para>

<para>Macro to force the Backup domain reset. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___configuration_1ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</link>()   (*(<link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)</para>

<para>Macros to release the Backup domain reset. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flags___interrupts___management_1ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</link>(__INTERRUPT__)   (*(<link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))</para>

<para>Enable RCC interrupt. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flags___interrupts___management_1gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</link>(__INTERRUPT__)   (*(<link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) RCC_CIR_BYTE1_ADDRESS &amp;= (uint8_t)(~(__INTERRUPT__)))</para>

<para>Disable RCC interrupt. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flags___interrupts___management_1ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</link>(__INTERRUPT__)   (*(<link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))</para>

<para>Clear the RCC&apos;s interrupt pending bits. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flags___interrupts___management_1ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</link>(__INTERRUPT__)   ((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</para>

<para>Check the RCC&apos;s interrupt has occurred or not. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flags___interrupts___management_1gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</link>()   (*(<link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *)RCC_CSR_RMVF_BB = ENABLE)</para>

<para>Set RMVF bit to clear the reset flags. The reset flags are RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flags___interrupts___management_1gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</link>(__FLAG__)</para>

<para>Check RCC flag is set or not. </para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_DBP_TIMEOUT_VALUE</emphasis>   100U    /* 100 ms */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_LSE_TIMEOUT_VALUE</emphasis>   <link linkend="_stm32f1xx__hal__conf_8h_1a85e6fc812dc26f7161a04be2568a5462">LSE_STARTUP_TIMEOUT</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CLOCKSWITCH_TIMEOUT_VALUE</emphasis>   5000    /* 5 s    */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HSE_TIMEOUT_VALUE</emphasis>   <link linkend="_stm32f1xx__hal__conf_8h_1a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">HSI_TIMEOUT_VALUE</emphasis>   2U      /* 2 ms (minimum Tick + 1) */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">LSI_TIMEOUT_VALUE</emphasis>   2U      /* 2 ms (minimum Tick + 1) */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PLL_TIMEOUT_VALUE</emphasis>   2U      /* 2 ms (minimum Tick + 1) */</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_OFFSET</emphasis>   (RCC_BASE - <link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_OFFSET</emphasis>   0x00U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_OFFSET</emphasis>   0x04U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_OFFSET</emphasis>   0x08U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_OFFSET</emphasis>   0x20U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_OFFSET</emphasis>   0x24U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_OFFSET_BB</emphasis>   (RCC_OFFSET + RCC_CR_OFFSET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_OFFSET_BB</emphasis>   (RCC_OFFSET + RCC_CFGR_OFFSET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_OFFSET_BB</emphasis>   (RCC_OFFSET + RCC_CIR_OFFSET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_OFFSET_BB</emphasis>   (RCC_OFFSET + RCC_BDCR_OFFSET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_OFFSET_BB</emphasis>   (RCC_OFFSET + RCC_CSR_OFFSET)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_HSION_BIT_NUMBER</emphasis>   RCC_CR_HSION_Pos</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSION_BB</emphasis>   ((uint32_t)(<link linkend="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSION_BIT_NUMBER * 4U)))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_HSEON_BIT_NUMBER</emphasis>   RCC_CR_HSEON_Pos</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSEON_BB</emphasis>   ((uint32_t)(<link linkend="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSEON_BIT_NUMBER * 4U)))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSSON_BIT_NUMBER</emphasis>   RCC_CR_CSSON_Pos</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_CSSON_BB</emphasis>   ((uint32_t)(<link linkend="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (RCC_CR_OFFSET_BB * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_PLLON_BIT_NUMBER</emphasis>   RCC_CR_PLLON_Pos</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_PLLON_BB</emphasis>   ((uint32_t)(<link linkend="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (RCC_CR_OFFSET_BB * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_LSION_BIT_NUMBER</emphasis>   RCC_CSR_LSION_Pos</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_LSION_BB</emphasis>   ((uint32_t)(<link linkend="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (RCC_CSR_OFFSET_BB * 32U) + (RCC_LSION_BIT_NUMBER * 4U)))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_RMVF_BIT_NUMBER</emphasis>   RCC_CSR_RMVF_Pos</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_RMVF_BB</emphasis>   ((uint32_t)(<link linkend="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (RCC_CSR_OFFSET_BB * 32U) + (RCC_RMVF_BIT_NUMBER * 4U)))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_LSEON_BIT_NUMBER</emphasis>   RCC_BDCR_LSEON_Pos</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_LSEON_BB</emphasis>   ((uint32_t)(<link linkend="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEON_BIT_NUMBER * 4U)))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_LSEBYP_BIT_NUMBER</emphasis>   RCC_BDCR_LSEBYP_Pos</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_LSEBYP_BB</emphasis>   ((uint32_t)(<link linkend="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEBYP_BIT_NUMBER * 4U)))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_RTCEN_BIT_NUMBER</emphasis>   RCC_BDCR_RTCEN_Pos</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_RTCEN_BB</emphasis>   ((uint32_t)(<link linkend="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDRST_BIT_NUMBER</emphasis>   RCC_BDCR_BDRST_Pos</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_BDRST_BB</emphasis>   ((uint32_t)(<link linkend="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_BYTE2_ADDRESS</emphasis>   ((uint32_t)(RCC_BASE + RCC_CR_OFFSET + 0x02U))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_BYTE1_ADDRESS</emphasis>   ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x01U))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_BYTE2_ADDRESS</emphasis>   ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x02U))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CR_REG_INDEX</emphasis>   ((uint8_t)1)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BDCR_REG_INDEX</emphasis>   ((uint8_t)2)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CSR_REG_INDEX</emphasis>   ((uint8_t)3)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_FLAG_MASK</emphasis>   ((uint8_t)0x1F)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_SYSCFG_CLK_DISABLE</emphasis>   __HAL_RCC_AFIO_CLK_DISABLE</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_SYSCFG_CLK_ENABLE</emphasis>   __HAL_RCC_AFIO_CLK_ENABLE</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_SYSCFG_FORCE_RESET</emphasis>   __HAL_RCC_AFIO_FORCE_RESET</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">__HAL_RCC_SYSCFG_RELEASE_RESET</emphasis>   __HAL_RCC_AFIO_RELEASE_RESET</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_PLLSOURCE</emphasis>(__SOURCE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_OSCILLATORTYPE</emphasis>(__OSCILLATOR__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_HSE</emphasis>(__HSE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_LSE</emphasis>(__LSE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_HSI</emphasis>(__HSI__)   (((__HSI__) == <link linkend="_group___r_c_c___h_s_i___config_1ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</link>) || ((__HSI__) == <link linkend="_group___r_c_c___h_s_i___config_1ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_CALIBRATION_VALUE</emphasis>(__VALUE__)   ((__VALUE__) &lt;= 0x1FU)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_LSI</emphasis>(__LSI__)   (((__LSI__) == <link linkend="_group___r_c_c___l_s_i___config_1gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</link>) || ((__LSI__) == <link linkend="_group___r_c_c___l_s_i___config_1ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_PLL</emphasis>(__PLL__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_CLOCKTYPE</emphasis>(CLK)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_SYSCLKSOURCE</emphasis>(__SOURCE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_SYSCLKSOURCE_STATUS</emphasis>(__SOURCE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_HCLK</emphasis>(__HCLK__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_PCLK</emphasis>(__PCLK__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_MCO</emphasis>(__MCO__)   ((__MCO__) == <link linkend="_group___r_c_c___m_c_o___index_1gad9bc2abe13f0d3e62a5f9aa381927eb3">RCC_MCO</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_MCODIV</emphasis>(__DIV__)   (((__DIV__) == RCC_MCODIV_1))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RCC_RTCCLKSOURCE</emphasis>(__SOURCE__)</para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Functions    </title>
        <itemizedlist>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_RCC_DeInit</emphasis> (void)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_RCC_OscConfig</emphasis> (<link linkend="_struct_r_c_c___osc_init_type_def">RCC_OscInitTypeDef</link> *RCC_OscInitStruct)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_RCC_ClockConfig</emphasis> (<link linkend="_struct_r_c_c___clk_init_type_def">RCC_ClkInitTypeDef</link> *RCC_ClkInitStruct, uint32_t FLatency)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_RCC_MCOConfig</emphasis> (uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_RCC_EnableCSS</emphasis> (void)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_RCC_DisableCSS</emphasis> (void)</para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">HAL_RCC_GetSysClockFreq</emphasis> (void)</para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">HAL_RCC_GetHCLKFreq</emphasis> (void)</para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">HAL_RCC_GetPCLK1Freq</emphasis> (void)</para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">HAL_RCC_GetPCLK2Freq</emphasis> (void)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_RCC_GetOscConfig</emphasis> (<link linkend="_struct_r_c_c___osc_init_type_def">RCC_OscInitTypeDef</link> *RCC_OscInitStruct)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_RCC_GetClockConfig</emphasis> (<link linkend="_struct_r_c_c___clk_init_type_def">RCC_ClkInitTypeDef</link> *RCC_ClkInitStruct, uint32_t *pFLatency)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_RCC_NMI_IRQHandler</emphasis> (void)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_RCC_CSSCallback</emphasis> (void)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Header file of RCC HAL module. </para>

<para><formalpara><title>Author</title>

<para>MCD Application Team</para>
</formalpara>
<caution><title>Attention</title>

<para></para>
</caution>
<formalpara><title><informaltable frame='none'><tgroup cols='1'><colspec align='center'/><tbody><row><entry align='center'>&#169; Copyright (c) 2016 STMicroelectronics. All rights reserved.</entry></row></tbody></tgroup></informaltable></title></formalpara>
</para>

<para>This software component is licensed by ST under BSD 3-Clause license, the &quot;License&quot;; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </para>
</section>
</section>
