<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › rtlwifi › rtl8192ce › trx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>trx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2009-2012  Realtek Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA</span>
<span class="cm"> *</span>
<span class="cm"> * The full GNU General Public License is included in this distribution in the</span>
<span class="cm"> * file called LICENSE.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact Information:</span>
<span class="cm"> * wlanfae &lt;wlanfae@realtek.com&gt;</span>
<span class="cm"> * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,</span>
<span class="cm"> * Hsinchu 300, Taiwan.</span>
<span class="cm"> *</span>
<span class="cm"> * Larry Finger &lt;Larry.Finger@lwfinger.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *****************************************************************************/</span>

<span class="cp">#ifndef __RTL92CE_TRX_H__</span>
<span class="cp">#define __RTL92CE_TRX_H__</span>

<span class="cp">#define TX_DESC_SIZE				64</span>
<span class="cp">#define TX_DESC_AGGR_SUBFRAME_SIZE		32</span>

<span class="cp">#define RX_DESC_SIZE				32</span>
<span class="cp">#define RX_DRV_INFO_SIZE_UNIT			8</span>

<span class="cp">#define	TX_DESC_NEXT_DESC_OFFSET		40</span>
<span class="cp">#define USB_HWDESC_HEADER_LEN			32</span>
<span class="cp">#define CRCLENGTH				4</span>

<span class="cm">/* Define a macro that takes a le32 word, converts it to host ordering,</span>
<span class="cm"> * right shifts by a specified count, creates a mask of the specified</span>
<span class="cm"> * bit count, and extracts that number of bits.</span>
<span class="cm"> */</span>

<span class="cp">#define SHIFT_AND_MASK_LE(__pdesc, __shift, __mask)		\</span>
<span class="cp">	((le32_to_cpu(*(((__le32 *)(__pdesc)))) &gt;&gt; (__shift)) &amp;	\</span>
<span class="cp">	BIT_LEN_MASK_32(__mask))</span>

<span class="cm">/* Define a macro that clears a bit field in an le32 word and</span>
<span class="cm"> * sets the specified value into that bit field. The resulting</span>
<span class="cm"> * value remains in le32 ordering; however, it is properly converted</span>
<span class="cm"> * to host ordering for the clear and set operations before conversion</span>
<span class="cm"> * back to le32.</span>
<span class="cm"> */</span>

<span class="cp">#define SET_BITS_OFFSET_LE(__pdesc, __shift, __len, __val)	\</span>
<span class="cp">	(*(__le32 *)(__pdesc) = 				\</span>
<span class="cp">	(cpu_to_le32((le32_to_cpu(*((__le32 *)(__pdesc))) &amp;	\</span>
<span class="cp">	(~(BIT_OFFSET_LEN_MASK_32((__shift), __len)))) |		\</span>
<span class="cp">	(((u32)(__val) &amp; BIT_LEN_MASK_32(__len)) &lt;&lt; (__shift)))));</span>

<span class="cm">/* macros to read/write various fields in RX or TX descriptors */</span>

<span class="cp">#define SET_TX_DESC_PKT_SIZE(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 0, 16, __val)</span>
<span class="cp">#define SET_TX_DESC_OFFSET(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 16, 8, __val)</span>
<span class="cp">#define SET_TX_DESC_BMC(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 24, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_HTC(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 25, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_LAST_SEG(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 26, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_FIRST_SEG(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 27, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_LINIP(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 28, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_NO_ACM(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 29, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_GF(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 30, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_OWN(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 31, 1, __val)</span>

<span class="cp">#define GET_TX_DESC_PKT_SIZE(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 0, 16)</span>
<span class="cp">#define GET_TX_DESC_OFFSET(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 16, 8)</span>
<span class="cp">#define GET_TX_DESC_BMC(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 24, 1)</span>
<span class="cp">#define GET_TX_DESC_HTC(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 25, 1)</span>
<span class="cp">#define GET_TX_DESC_LAST_SEG(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 26, 1)</span>
<span class="cp">#define GET_TX_DESC_FIRST_SEG(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 27, 1)</span>
<span class="cp">#define GET_TX_DESC_LINIP(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 28, 1)</span>
<span class="cp">#define GET_TX_DESC_NO_ACM(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 29, 1)</span>
<span class="cp">#define GET_TX_DESC_GF(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 30, 1)</span>
<span class="cp">#define GET_TX_DESC_OWN(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 31, 1)</span>

<span class="cp">#define SET_TX_DESC_MACID(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+4, 0, 5, __val)</span>
<span class="cp">#define SET_TX_DESC_AGG_BREAK(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+4, 5, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_BK(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+4, 6, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_RDG_ENABLE(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+4, 7, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_QUEUE_SEL(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+4, 8, 5, __val)</span>
<span class="cp">#define SET_TX_DESC_RDG_NAV_EXT(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+4, 13, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_LSIG_TXOP_EN(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+4, 14, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_PIFS(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+4, 15, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_RATE_ID(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+4, 16, 4, __val)</span>
<span class="cp">#define SET_TX_DESC_NAV_USE_HDR(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+4, 20, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_EN_DESC_ID(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+4, 21, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_SEC_TYPE(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+4, 22, 2, __val)</span>
<span class="cp">#define SET_TX_DESC_PKT_OFFSET(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+4, 24, 8, __val)</span>

<span class="cp">#define GET_TX_DESC_MACID(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 0, 5)</span>
<span class="cp">#define GET_TX_DESC_AGG_ENABLE(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 5, 1)</span>
<span class="cp">#define GET_TX_DESC_AGG_BREAK(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 6, 1)</span>
<span class="cp">#define GET_TX_DESC_RDG_ENABLE(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 7, 1)</span>
<span class="cp">#define GET_TX_DESC_QUEUE_SEL(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 8, 5)</span>
<span class="cp">#define GET_TX_DESC_RDG_NAV_EXT(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 13, 1)</span>
<span class="cp">#define GET_TX_DESC_LSIG_TXOP_EN(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 14, 1)</span>
<span class="cp">#define GET_TX_DESC_PIFS(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 15, 1)</span>
<span class="cp">#define GET_TX_DESC_RATE_ID(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 16, 4)</span>
<span class="cp">#define GET_TX_DESC_NAV_USE_HDR(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 20, 1)</span>
<span class="cp">#define GET_TX_DESC_EN_DESC_ID(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 21, 1)</span>
<span class="cp">#define GET_TX_DESC_SEC_TYPE(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 22, 2)</span>
<span class="cp">#define GET_TX_DESC_PKT_OFFSET(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 24, 8)</span>

<span class="cp">#define SET_TX_DESC_RTS_RC(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+8, 0, 6, __val)</span>
<span class="cp">#define SET_TX_DESC_DATA_RC(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+8, 6, 6, __val)</span>
<span class="cp">#define SET_TX_DESC_BAR_RTY_TH(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+8, 14, 2, __val)</span>
<span class="cp">#define SET_TX_DESC_MORE_FRAG(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+8, 17, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_RAW(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+8, 18, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_CCX(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+8, 19, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_AMPDU_DENSITY(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+8, 20, 3, __val)</span>
<span class="cp">#define SET_TX_DESC_ANTSEL_A(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+8, 24, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_ANTSEL_B(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+8, 25, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_TX_ANT_CCK(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+8, 26, 2, __val)</span>
<span class="cp">#define SET_TX_DESC_TX_ANTL(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+8, 28, 2, __val)</span>
<span class="cp">#define SET_TX_DESC_TX_ANT_HT(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+8, 30, 2, __val)</span>

<span class="cp">#define GET_TX_DESC_RTS_RC(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 0, 6)</span>
<span class="cp">#define GET_TX_DESC_DATA_RC(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 6, 6)</span>
<span class="cp">#define GET_TX_DESC_BAR_RTY_TH(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 14, 2)</span>
<span class="cp">#define GET_TX_DESC_MORE_FRAG(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 17, 1)</span>
<span class="cp">#define GET_TX_DESC_RAW(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 18, 1)</span>
<span class="cp">#define GET_TX_DESC_CCX(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 19, 1)</span>
<span class="cp">#define GET_TX_DESC_AMPDU_DENSITY(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 20, 3)</span>
<span class="cp">#define GET_TX_DESC_ANTSEL_A(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 24, 1)</span>
<span class="cp">#define GET_TX_DESC_ANTSEL_B(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 25, 1)</span>
<span class="cp">#define GET_TX_DESC_TX_ANT_CCK(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 26, 2)</span>
<span class="cp">#define GET_TX_DESC_TX_ANTL(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 28, 2)</span>
<span class="cp">#define GET_TX_DESC_TX_ANT_HT(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 30, 2)</span>

<span class="cp">#define SET_TX_DESC_NEXT_HEAP_PAGE(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+12, 0, 8, __val)</span>
<span class="cp">#define SET_TX_DESC_TAIL_PAGE(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+12, 8, 8, __val)</span>
<span class="cp">#define SET_TX_DESC_SEQ(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+12, 16, 12, __val)</span>
<span class="cp">#define SET_TX_DESC_PKT_ID(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+12, 28, 4, __val)</span>

<span class="cp">#define GET_TX_DESC_NEXT_HEAP_PAGE(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+12, 0, 8)</span>
<span class="cp">#define GET_TX_DESC_TAIL_PAGE(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+12, 8, 8)</span>
<span class="cp">#define GET_TX_DESC_SEQ(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+12, 16, 12)</span>
<span class="cp">#define GET_TX_DESC_PKT_ID(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+12, 28, 4)</span>

<span class="cp">#define SET_TX_DESC_RTS_RATE(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 0, 5, __val)</span>
<span class="cp">#define SET_TX_DESC_AP_DCFE(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 5, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_QOS(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 6, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_HWSEQ_EN(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 7, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_USE_RATE(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 8, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_DISABLE_RTS_FB(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 9, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_DISABLE_FB(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 10, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_CTS2SELF(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 11, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_RTS_ENABLE(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 12, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_HW_RTS_ENABLE(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 13, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_PORT_ID(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 14, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_WAIT_DCTS(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 18, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_CTS2AP_EN(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 19, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_TX_SUB_CARRIER(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 20, 2, __val)</span>
<span class="cp">#define SET_TX_DESC_TX_STBC(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 22, 2, __val)</span>
<span class="cp">#define SET_TX_DESC_DATA_SHORT(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 24, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_DATA_BW(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 25, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_RTS_SHORT(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 26, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_RTS_BW(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 27, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_RTS_SC(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 28, 2, __val)</span>
<span class="cp">#define SET_TX_DESC_RTS_STBC(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+16, 30, 2, __val)</span>

<span class="cp">#define GET_TX_DESC_RTS_RATE(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 0, 5)</span>
<span class="cp">#define GET_TX_DESC_AP_DCFE(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 5, 1)</span>
<span class="cp">#define GET_TX_DESC_QOS(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 6, 1)</span>
<span class="cp">#define GET_TX_DESC_HWSEQ_EN(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 7, 1)</span>
<span class="cp">#define GET_TX_DESC_USE_RATE(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 8, 1)</span>
<span class="cp">#define GET_TX_DESC_DISABLE_RTS_FB(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 9, 1)</span>
<span class="cp">#define GET_TX_DESC_DISABLE_FB(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 10, 1)</span>
<span class="cp">#define GET_TX_DESC_CTS2SELF(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 11, 1)</span>
<span class="cp">#define GET_TX_DESC_RTS_ENABLE(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 12, 1)</span>
<span class="cp">#define GET_TX_DESC_HW_RTS_ENABLE(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 13, 1)</span>
<span class="cp">#define GET_TX_DESC_PORT_ID(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 14, 1)</span>
<span class="cp">#define GET_TX_DESC_WAIT_DCTS(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 18, 1)</span>
<span class="cp">#define GET_TX_DESC_CTS2AP_EN(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 19, 1)</span>
<span class="cp">#define GET_TX_DESC_TX_SUB_CARRIER(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 20, 2)</span>
<span class="cp">#define GET_TX_DESC_TX_STBC(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 22, 2)</span>
<span class="cp">#define GET_TX_DESC_DATA_SHORT(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 24, 1)</span>
<span class="cp">#define GET_TX_DESC_DATA_BW(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 25, 1)</span>
<span class="cp">#define GET_TX_DESC_RTS_SHORT(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 26, 1)</span>
<span class="cp">#define GET_TX_DESC_RTS_BW(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 27, 1)</span>
<span class="cp">#define GET_TX_DESC_RTS_SC(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 28, 2)</span>
<span class="cp">#define GET_TX_DESC_RTS_STBC(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 30, 2)</span>

<span class="cp">#define SET_TX_DESC_TX_RATE(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+20, 0, 6, __val)</span>
<span class="cp">#define SET_TX_DESC_DATA_SHORTGI(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+20, 6, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_CCX_TAG(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+20, 7, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_DATA_RATE_FB_LIMIT(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+20, 8, 5, __val)</span>
<span class="cp">#define SET_TX_DESC_RTS_RATE_FB_LIMIT(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+20, 13, 4, __val)</span>
<span class="cp">#define SET_TX_DESC_RETRY_LIMIT_ENABLE(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+20, 17, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_DATA_RETRY_LIMIT(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+20, 18, 6, __val)</span>
<span class="cp">#define SET_TX_DESC_USB_TXAGG_NUM(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+20, 24, 8, __val)</span>

<span class="cp">#define GET_TX_DESC_TX_RATE(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+20, 0, 6)</span>
<span class="cp">#define GET_TX_DESC_DATA_SHORTGI(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+20, 6, 1)</span>
<span class="cp">#define GET_TX_DESC_CCX_TAG(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+20, 7, 1)</span>
<span class="cp">#define GET_TX_DESC_DATA_RATE_FB_LIMIT(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+20, 8, 5)</span>
<span class="cp">#define GET_TX_DESC_RTS_RATE_FB_LIMIT(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+20, 13, 4)</span>
<span class="cp">#define GET_TX_DESC_RETRY_LIMIT_ENABLE(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+20, 17, 1)</span>
<span class="cp">#define GET_TX_DESC_DATA_RETRY_LIMIT(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+20, 18, 6)</span>
<span class="cp">#define GET_TX_DESC_USB_TXAGG_NUM(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+20, 24, 8)</span>

<span class="cp">#define SET_TX_DESC_TXAGC_A(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+24, 0, 5, __val)</span>
<span class="cp">#define SET_TX_DESC_TXAGC_B(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+24, 5, 5, __val)</span>
<span class="cp">#define SET_TX_DESC_USE_MAX_LEN(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+24, 10, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_MAX_AGG_NUM(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+24, 11, 5, __val)</span>
<span class="cp">#define SET_TX_DESC_MCSG1_MAX_LEN(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+24, 16, 4, __val)</span>
<span class="cp">#define SET_TX_DESC_MCSG2_MAX_LEN(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+24, 20, 4, __val)</span>
<span class="cp">#define SET_TX_DESC_MCSG3_MAX_LEN(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+24, 24, 4, __val)</span>
<span class="cp">#define SET_TX_DESC_MCS7_SGI_MAX_LEN(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+24, 28, 4, __val)</span>

<span class="cp">#define GET_TX_DESC_TXAGC_A(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+24, 0, 5)</span>
<span class="cp">#define GET_TX_DESC_TXAGC_B(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+24, 5, 5)</span>
<span class="cp">#define GET_TX_DESC_USE_MAX_LEN(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+24, 10, 1)</span>
<span class="cp">#define GET_TX_DESC_MAX_AGG_NUM(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+24, 11, 5)</span>
<span class="cp">#define GET_TX_DESC_MCSG1_MAX_LEN(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+24, 16, 4)</span>
<span class="cp">#define GET_TX_DESC_MCSG2_MAX_LEN(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+24, 20, 4)</span>
<span class="cp">#define GET_TX_DESC_MCSG3_MAX_LEN(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+24, 24, 4)</span>
<span class="cp">#define GET_TX_DESC_MCS7_SGI_MAX_LEN(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+24, 28, 4)</span>

<span class="cp">#define SET_TX_DESC_TX_BUFFER_SIZE(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+28, 0, 16, __val)</span>
<span class="cp">#define SET_TX_DESC_MCSG4_MAX_LEN(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+28, 16, 4, __val)</span>
<span class="cp">#define SET_TX_DESC_MCSG5_MAX_LEN(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+28, 20, 4, __val)</span>
<span class="cp">#define SET_TX_DESC_MCSG6_MAX_LEN(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+28, 24, 4, __val)</span>
<span class="cp">#define SET_TX_DESC_MCS15_SGI_MAX_LEN(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+28, 28, 4, __val)</span>

<span class="cp">#define GET_TX_DESC_TX_BUFFER_SIZE(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+28, 0, 16)</span>
<span class="cp">#define GET_TX_DESC_MCSG4_MAX_LEN(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+28, 16, 4)</span>
<span class="cp">#define GET_TX_DESC_MCSG5_MAX_LEN(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+28, 20, 4)</span>
<span class="cp">#define GET_TX_DESC_MCSG6_MAX_LEN(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+28, 24, 4)</span>
<span class="cp">#define GET_TX_DESC_MCS15_SGI_MAX_LEN(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+28, 28, 4)</span>

<span class="cp">#define SET_TX_DESC_TX_BUFFER_ADDRESS(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+32, 0, 32, __val)</span>
<span class="cp">#define SET_TX_DESC_TX_BUFFER_ADDRESS64(__pdesc, __val) \</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+36, 0, 32, __val)</span>

<span class="cp">#define GET_TX_DESC_TX_BUFFER_ADDRESS(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+32, 0, 32)</span>
<span class="cp">#define GET_TX_DESC_TX_BUFFER_ADDRESS64(__pdesc)	\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+36, 0, 32)</span>

<span class="cp">#define SET_TX_DESC_NEXT_DESC_ADDRESS(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+40, 0, 32, __val)</span>
<span class="cp">#define SET_TX_DESC_NEXT_DESC_ADDRESS64(__pdesc, __val) \</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+44, 0, 32, __val)</span>

<span class="cp">#define GET_TX_DESC_NEXT_DESC_ADDRESS(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+40, 0, 32)</span>
<span class="cp">#define GET_TX_DESC_NEXT_DESC_ADDRESS64(__pdesc)	\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+44, 0, 32)</span>

<span class="cp">#define GET_RX_DESC_PKT_LEN(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 0, 14)</span>
<span class="cp">#define GET_RX_DESC_CRC32(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 14, 1)</span>
<span class="cp">#define GET_RX_DESC_ICV(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 15, 1)</span>
<span class="cp">#define GET_RX_DESC_DRV_INFO_SIZE(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 16, 4)</span>
<span class="cp">#define GET_RX_DESC_SECURITY(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 20, 3)</span>
<span class="cp">#define GET_RX_DESC_QOS(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 23, 1)</span>
<span class="cp">#define GET_RX_DESC_SHIFT(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 24, 2)</span>
<span class="cp">#define GET_RX_DESC_PHYST(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 26, 1)</span>
<span class="cp">#define GET_RX_DESC_SWDEC(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 27, 1)</span>
<span class="cp">#define GET_RX_DESC_LS(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 28, 1)</span>
<span class="cp">#define GET_RX_DESC_FS(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 29, 1)</span>
<span class="cp">#define GET_RX_DESC_EOR(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 30, 1)</span>
<span class="cp">#define GET_RX_DESC_OWN(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 31, 1)</span>

<span class="cp">#define SET_RX_DESC_PKT_LEN(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 0, 14, __val)</span>
<span class="cp">#define SET_RX_DESC_EOR(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 30, 1, __val)</span>
<span class="cp">#define SET_RX_DESC_OWN(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 31, 1, __val)</span>

<span class="cp">#define GET_RX_DESC_MACID(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 0, 5)</span>
<span class="cp">#define GET_RX_DESC_TID(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 5, 4)</span>
<span class="cp">#define GET_RX_DESC_HWRSVD(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 9, 5)</span>
<span class="cp">#define GET_RX_DESC_PAGGR(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 14, 1)</span>
<span class="cp">#define GET_RX_DESC_FAGGR(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 15, 1)</span>
<span class="cp">#define GET_RX_DESC_A1_FIT(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 16, 4)</span>
<span class="cp">#define GET_RX_DESC_A2_FIT(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 20, 4)</span>
<span class="cp">#define GET_RX_DESC_PAM(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 24, 1)</span>
<span class="cp">#define GET_RX_DESC_PWR(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 25, 1)</span>
<span class="cp">#define GET_RX_DESC_MD(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 26, 1)</span>
<span class="cp">#define GET_RX_DESC_MF(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 27, 1)</span>
<span class="cp">#define GET_RX_DESC_TYPE(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 28, 2)</span>
<span class="cp">#define GET_RX_DESC_MC(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 30, 1)</span>
<span class="cp">#define GET_RX_DESC_BC(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+4, 31, 1)</span>
<span class="cp">#define GET_RX_DESC_SEQ(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 0, 12)</span>
<span class="cp">#define GET_RX_DESC_FRAG(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 12, 4)</span>
<span class="cp">#define GET_RX_DESC_NEXT_PKT_LEN(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 16, 14)</span>
<span class="cp">#define GET_RX_DESC_NEXT_IND(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 30, 1)</span>
<span class="cp">#define GET_RX_DESC_RSVD(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+8, 31, 1)</span>

<span class="cp">#define GET_RX_DESC_RXMCS(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+12, 0, 6)</span>
<span class="cp">#define GET_RX_DESC_RXHT(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+12, 6, 1)</span>
<span class="cp">#define GET_RX_DESC_SPLCP(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+12, 8, 1)</span>
<span class="cp">#define GET_RX_DESC_BW(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+12, 9, 1)</span>
<span class="cp">#define GET_RX_DESC_HTC(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+12, 10, 1)</span>
<span class="cp">#define GET_RX_DESC_HWPC_ERR(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+12, 14, 1)</span>
<span class="cp">#define GET_RX_DESC_HWPC_IND(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+12, 15, 1)</span>
<span class="cp">#define GET_RX_DESC_IV0(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+12, 16, 16)</span>

<span class="cp">#define GET_RX_DESC_IV1(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+16, 0, 32)</span>
<span class="cp">#define GET_RX_DESC_TSFL(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+20, 0, 32)</span>

<span class="cp">#define GET_RX_DESC_BUFF_ADDR(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+24, 0, 32)</span>
<span class="cp">#define GET_RX_DESC_BUFF_ADDR64(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc+28, 0, 32)</span>

<span class="cp">#define SET_RX_DESC_BUFF_ADDR(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+24, 0, 32, __val)</span>
<span class="cp">#define SET_RX_DESC_BUFF_ADDR64(__pdesc, __val) 	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc+28, 0, 32, __val)</span>

<span class="cp">#define CLEAR_PCI_TX_DESC_CONTENT(__pdesc, _size)	\</span>
<span class="cp">	memset(__pdesc, 0, min_t(size_t, _size, TX_DESC_NEXT_DESC_OFFSET))</span>

<span class="k">struct</span> <span class="n">rx_fwinfo_92c</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">gain_trsw</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">pwdb_all</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cfosho</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">cfotail</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="kt">char</span> <span class="n">rxevm</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">char</span> <span class="n">rxsnr</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">pdsnr</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">csi_current</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">csi_target</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">sigevm</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">max_ex_pwr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ex_intf_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sgi_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rxsc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserve</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">tx_desc_92c</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">pktsize</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">offset</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bmc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">htc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lastseg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">firstseg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">linip</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">noacm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gf</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">own</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">macid</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">agg_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rdg_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">queuesel</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rd_nav_ext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lsig_txop_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pifs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rateid</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">nav_usehdr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_descid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sectype</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pktoffset</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">rts_rc</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data_rc</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsvd0</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bar_retryht</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsvd1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">morefrag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">raw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ccx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ampdudensity</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsvd2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ant_sela</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ant_selb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txant_cck</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txant_l</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txant_ht</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">nextheadpage</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tailpage</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">seq</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pktid</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">rtsrate</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">apdcfe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">qos</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hwseq_enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">userrate</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_rtsfb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_datafb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cts2self</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rts_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hwrts_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">portid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsvd3</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">waitdcts</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cts2ap_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txsc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">stbc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txshort</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txbw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rtsshort</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rtsbw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rtssc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rtsstbc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">txrate</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">shortgi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ccxt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txrate_fb_lmt</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rtsrate_fb_lmt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">retrylmt_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txretrylmt</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">usb_txaggnum</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">txagca</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txagcb</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">usemaxlen</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">maxaggnum</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mcsg1maxlen</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mcsg2maxlen</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mcsg3maxlen</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mcs7sgimaxlen</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">txbuffersize</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mcsg4maxlen</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mcsg5maxlen</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mcsg6maxlen</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mcsg15sgimaxlen</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">txbuffaddr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txbufferaddr64</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">nextdescaddress</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">nextdescaddress64</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">reserve_pass_pcie_mm_limit</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">rx_desc_92c</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">length</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">crc32</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">icverror</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">drv_infosize</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">security</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">qos</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">shift</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">phystatus</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">swdec</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lastseg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">firstseg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eor</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">own</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">macid</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tid</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hwrsvd</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">paggr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">faggr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">a1_fit</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">a2_fit</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pam</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pwr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">moredata</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">morefrag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">seq</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">frag</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">nextpktlen</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">nextind</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsvd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">rxmcs</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rxht</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">amsdu</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">splcp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bandwidth</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">htc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tcpchk_rpt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ipcchk_rpt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tcpchk_valid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hwpcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hwpcind</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">iv0</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">iv1</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">tsfl</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">bufferaddress</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bufferaddress64</span><span class="p">;</span>

<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="kt">void</span> <span class="n">rtl92ce_tx_fill_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">ieee80211_hdr</span> <span class="o">*</span><span class="n">hdr</span><span class="p">,</span>
			  <span class="n">u8</span> <span class="o">*</span><span class="n">pdesc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ieee80211_tx_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span> <span class="n">u8</span> <span class="n">hw_queue</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">rtl_tcb_desc</span> <span class="o">*</span><span class="n">ptcb_desc</span><span class="p">);</span>
<span class="n">bool</span> <span class="n">rtl92ce_rx_query_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">rtl_stats</span> <span class="o">*</span><span class="n">stats</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">ieee80211_rx_status</span> <span class="o">*</span><span class="n">rx_status</span><span class="p">,</span>
			   <span class="n">u8</span> <span class="o">*</span><span class="n">pdesc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">rtl92ce_set_desc</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="n">pdesc</span><span class="p">,</span> <span class="n">bool</span> <span class="n">istx</span><span class="p">,</span> <span class="n">u8</span> <span class="n">desc_name</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">rtl92ce_get_desc</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="n">pdesc</span><span class="p">,</span> <span class="n">bool</span> <span class="n">istx</span><span class="p">,</span> <span class="n">u8</span> <span class="n">desc_name</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">rtl92ce_tx_polling</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">hw_queue</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">rtl92ce_tx_fill_cmddesc</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">pdesc</span><span class="p">,</span>
			     <span class="n">bool</span> <span class="n">b_firstseg</span><span class="p">,</span> <span class="n">bool</span> <span class="n">b_lastseg</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">);</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
