
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 24 y = 24
Auto-sizing FPGA, try x = 48 y = 48
Auto-sizing FPGA, try x = 96 y = 96
Auto-sizing FPGA, try x = 48 y = 48
Auto-sizing FPGA, try x = 72 y = 72
Auto-sizing FPGA, try x = 60 y = 60
Auto-sizing FPGA, try x = 66 y = 66
Auto-sizing FPGA, try x = 69 y = 69
Auto-sizing FPGA, try x = 70 y = 70
Auto-sizing FPGA, try x = 71 y = 71
Auto-sizing FPGA, try x = 71 y = 71
FPGA auto-sized to, x = 72 y = 72

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      285	blocks of type .io
Architecture 288	blocks of type .io
Netlist      287	blocks of type .clb
Architecture 5184	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 72 x 72 array of clbs.

Netlist num_nets:  412
Netlist num_blocks:  572
Netlist inputs pins:  125
Netlist output pins:  160

1 73 0
2 73 0
1 35 0
52 6 0
0 36 0
3 0 0
27 3 0
0 15 0
73 15 0
70 0 0
35 2 0
57 4 0
38 72 0
23 5 0
73 65 0
1 2 0
1 4 0
1 5 0
1 1 0
20 1 0
72 5 0
72 10 0
46 1 0
0 66 0
3 2 0
1 6 0
40 5 0
57 3 0
2 1 0
51 1 0
0 42 0
48 1 0
60 1 0
53 8 0
52 7 0
37 4 0
38 1 0
58 2 0
51 2 0
23 3 0
72 7 0
70 7 0
43 1 0
58 1 0
60 2 0
53 7 0
52 1 0
56 4 0
55 5 0
54 6 0
58 4 0
53 1 0
54 1 0
72 14 0
73 14 0
55 4 0
53 6 0
59 73 0
58 73 0
0 6 0
73 7 0
72 36 0
64 1 0
66 1 0
30 3 0
32 3 0
50 5 0
7 0 0
0 18 0
40 1 0
73 31 0
0 5 0
68 0 0
67 0 0
46 73 0
56 6 0
29 1 0
72 16 0
73 12 0
50 6 0
44 0 0
0 13 0
42 1 0
39 1 0
7 1 0
10 4 0
13 1 0
3 73 0
59 2 0
47 73 0
73 9 0
8 2 0
30 4 0
0 46 0
14 5 0
73 45 0
4 1 0
59 0 0
7 2 0
72 8 0
59 1 0
19 4 0
56 2 0
15 3 0
49 1 0
52 0 0
54 3 0
18 1 0
73 17 0
0 4 0
13 2 0
19 3 0
18 3 0
1 8 0
26 3 0
73 1 0
55 1 0
39 2 0
48 4 0
0 3 0
61 0 0
56 3 0
57 0 0
44 1 0
43 2 0
41 2 0
45 2 0
37 0 0
49 5 0
23 4 0
27 2 0
72 4 0
32 0 0
24 2 0
47 3 0
12 4 0
52 4 0
54 2 0
46 0 0
0 53 0
72 0 0
10 1 0
42 3 0
16 5 0
12 2 0
42 6 0
45 0 0
31 1 0
29 3 0
20 4 0
27 0 0
73 39 0
32 2 0
33 2 0
36 2 0
44 5 0
56 0 0
46 3 0
0 2 0
45 3 0
6 0 0
5 2 0
42 4 0
44 4 0
1 15 0
22 2 0
30 2 0
0 9 0
51 0 0
14 1 0
54 4 0
22 1 0
51 3 0
27 1 0
36 3 0
4 2 0
16 0 0
50 1 0
9 73 0
41 3 0
16 1 0
73 8 0
25 1 0
63 0 0
40 2 0
73 20 0
47 0 0
45 4 0
0 7 0
49 2 0
2 6 0
19 1 0
6 1 0
44 2 0
31 0 0
47 4 0
38 3 0
21 1 0
6 3 0
48 5 0
58 72 0
44 3 0
55 0 0
7 3 0
41 5 0
39 0 0
36 0 0
51 7 0
35 0 0
51 5 0
11 2 0
71 7 0
47 2 0
14 2 0
55 6 0
8 0 0
8 4 0
43 4 0
73 59 0
0 16 0
48 2 0
13 4 0
48 0 0
52 3 0
70 6 0
50 3 0
31 3 0
71 0 0
72 6 0
38 0 0
34 2 0
50 2 0
53 0 0
11 5 0
50 4 0
12 5 0
24 1 0
51 4 0
28 0 0
21 0 0
43 5 0
55 3 0
32 1 0
37 3 0
49 4 0
47 1 0
71 1 0
39 3 0
43 3 0
9 0 0
72 2 0
46 4 0
41 1 0
15 1 0
73 3 0
39 4 0
42 5 0
34 1 0
37 1 0
2 2 0
41 4 0
35 1 0
42 0 0
34 0 0
49 0 0
19 73 0
53 4 0
60 0 0
11 0 0
56 1 0
13 0 0
9 1 0
28 1 0
12 3 0
40 3 0
2 8 0
0 44 0
30 1 0
10 3 0
0 47 0
54 5 0
2 0 0
0 25 0
17 0 0
14 0 0
17 4 0
58 3 0
73 11 0
15 0 0
17 2 0
0 11 0
42 2 0
52 8 0
12 0 0
57 1 0
33 1 0
11 1 0
19 2 0
57 2 0
8 1 0
1 10 0
9 3 0
29 4 0
5 1 0
40 0 0
11 3 0
16 2 0
65 1 0
0 1 0
13 3 0
25 3 0
37 2 0
73 5 0
45 1 0
18 0 0
53 2 0
46 2 0
49 3 0
21 2 0
53 3 0
41 0 0
0 45 0
11 4 0
49 6 0
29 0 0
22 4 0
48 3 0
0 40 0
22 3 0
38 5 0
10 2 0
33 0 0
15 4 0
46 5 0
51 6 0
30 0 0
0 52 0
23 1 0
0 35 0
16 4 0
52 5 0
28 3 0
24 0 0
3 1 0
23 0 0
52 2 0
22 0 0
38 2 0
20 0 0
73 49 0
66 0 0
25 0 0
43 0 0
20 2 0
67 1 0
25 2 0
17 3 0
0 24 0
55 2 0
1 3 0
50 73 0
20 3 0
73 58 0
0 17 0
24 4 0
31 4 0
21 3 0
23 2 0
0 72 0
18 2 0
73 6 0
2 7 0
25 4 0
31 2 0
73 28 0
73 16 0
73 50 0
17 1 0
24 3 0
69 5 0
12 1 0
26 2 0
40 4 0
29 2 0
72 1 0
26 1 0
71 6 0
52 73 0
28 2 0
53 5 0
73 10 0
1 7 0
32 4 0
38 73 0
65 0 0
10 0 0
0 10 0
0 43 0
73 2 0
26 0 0
0 60 0
0 8 0
9 4 0
36 1 0
0 12 0
73 36 0
14 3 0
15 5 0
5 3 0
8 3 0
54 73 0
6 2 0
71 5 0
38 4 0
7 4 0
1 0 0
14 4 0
13 5 0
0 39 0
2 3 0
0 41 0
73 4 0
16 3 0
15 2 0
9 2 0
73 35 0
73 13 0
0 14 0
0 32 0
64 73 0
36 73 0
0 30 0
0 70 0
0 37 0
20 73 0
73 42 0
73 52 0
0 67 0
31 73 0
73 67 0
73 64 0
67 73 0
73 33 0
63 73 0
44 73 0
73 37 0
73 38 0
50 0 0
0 26 0
0 59 0
43 73 0
58 0 0
62 0 0
73 40 0
45 73 0
57 73 0
55 73 0
62 73 0
0 33 0
0 34 0
73 68 0
0 68 0
73 41 0
73 60 0
0 71 0
27 73 0
19 0 0
73 30 0
39 73 0
61 73 0
5 0 0
73 61 0
51 73 0
0 64 0
13 73 0
73 71 0
0 22 0
73 18 0
0 31 0
0 54 0
48 73 0
0 19 0
24 73 0
73 21 0
73 29 0
54 0 0
16 73 0
32 73 0
26 73 0
73 27 0
73 53 0
73 55 0
53 73 0
73 70 0
49 73 0
33 73 0
40 73 0
22 73 0
73 19 0
18 73 0
73 48 0
0 62 0
73 23 0
60 73 0
0 65 0
0 38 0
73 46 0
73 63 0
70 73 0
65 73 0
0 63 0
0 28 0
73 47 0
73 57 0
73 32 0
73 51 0
34 73 0
10 73 0
12 73 0
73 26 0
73 25 0
0 29 0
73 44 0
69 73 0
41 73 0
15 73 0
14 73 0
0 69 0
73 69 0
71 73 0
0 55 0
73 62 0
42 73 0
73 56 0
0 57 0
0 49 0
29 73 0
73 43 0
25 73 0
30 73 0
64 0 0
11 73 0
66 73 0
0 21 0
35 73 0
37 73 0
5 73 0
68 73 0
73 34 0
21 73 0
0 23 0
69 0 0
0 58 0
4 0 0
73 22 0
23 73 0
0 61 0
73 24 0
28 73 0
6 73 0
0 20 0
0 48 0
0 27 0
73 54 0
56 73 0
0 56 0
8 73 0
0 50 0
73 66 0
7 73 0
0 51 0
17 73 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.59899e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
T_crit: 1.59899e-08.
T_crit: 1.59899e-08.
T_crit: 1.59899e-08.
T_crit: 1.59899e-08.
T_crit: 1.59899e-08.
T_crit: 1.59899e-08.
T_crit: 1.59899e-08.
T_crit: 1.60851e-08.
T_crit: 1.60851e-08.
T_crit: 1.6109e-08.
T_crit: 1.60851e-08.
T_crit: 1.61007e-08.
T_crit: 1.61428e-08.
T_crit: 1.61007e-08.
T_crit: 1.61007e-08.
T_crit: 1.61007e-08.
T_crit: 1.63445e-08.
T_crit: 1.72362e-08.
T_crit: 1.73504e-08.
T_crit: 1.73504e-08.
T_crit: 1.75596e-08.
T_crit: 1.77689e-08.
T_crit: 1.7455e-08.
T_crit: 1.7455e-08.
T_crit: 1.76643e-08.
T_crit: 1.76643e-08.
T_crit: 1.81823e-08.
T_crit: 1.77638e-08.
T_crit: 1.92605e-08.
T_crit: 1.80752e-08.
T_crit: 1.79705e-08.
T_crit: 1.82724e-08.
T_crit: 1.82724e-08.
T_crit: 1.84271e-08.
T_crit: 2.00736e-08.
T_crit: 1.93651e-08.
T_crit: 1.92617e-08.
T_crit: 1.93626e-08.
T_crit: 1.98821e-08.
T_crit: 1.98846e-08.
T_crit: 1.89491e-08.
T_crit: 1.90537e-08.
T_crit: 1.84938e-08.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.59899e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
T_crit: 1.59899e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
T_crit: 1.59887e-08.
Successfully routed after 16 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 16 12
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.61886e-08.
T_crit: 1.61981e-08.
T_crit: 1.61981e-08.
T_crit: 1.62006e-08.
T_crit: 1.63039e-08.
T_crit: 1.63039e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.62862e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
T_crit: 1.61994e-08.
Routing failed.
low, high, current 12 16 14
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.60795e-08.
T_crit: 1.61339e-08.
T_crit: 1.61376e-08.
T_crit: 1.61874e-08.
T_crit: 1.61924e-08.
T_crit: 1.61402e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
T_crit: 1.62353e-08.
Successfully routed after 31 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 242227545
Best routing used a channel width factor of 14.


Average number of bends per net: 6.38592  Maximum # of bends: 120


The number of routed nets (nonglobal): 412
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 21718   Average net length: 52.7136
	Maximum net length: 520

Wirelength results in terms of physical segments:
	Total wiring segments used: 11016   Av. wire segments per net: 26.7379
	Maximum segments used by a net: 267


X - Directed channels:

j	max occ	av_occ		capacity
0	14	10.9167  	14
1	14	10.5417  	14
2	14	9.55556  	14
3	14	9.94444  	14
4	14	9.69444  	14
5	14	9.41667  	14
6	14	7.70833  	14
7	13	6.63889  	14
8	11	4.33333  	14
9	11	6.12500  	14
10	5	2.48611  	14
11	2	0.583333 	14
12	1	0.125000 	14
13	5	1.25000  	14
14	4	2.20833  	14
15	4	2.06944  	14
16	3	0.236111 	14
17	4	0.861111 	14
18	3	0.208333 	14
19	2	0.361111 	14
20	1	0.152778 	14
21	2	0.958333 	14
22	2	0.388889 	14
23	2	1.00000  	14
24	2	0.680556 	14
25	1	0.250000 	14
26	1	0.569444 	14
27	3	0.861111 	14
28	2	1.27778  	14
29	2	0.208333 	14
30	2	0.972222 	14
31	2	0.805556 	14
32	2	0.833333 	14
33	2	1.22222  	14
34	2	1.04167  	14
35	3	0.152778 	14
36	2	0.222222 	14
37	2	1.01389  	14
38	3	0.152778 	14
39	3	0.166667 	14
40	2	0.277778 	14
41	0	0.00000  	14
42	2	0.0416667	14
43	1	0.0277778	14
44	2	0.0555556	14
45	1	0.833333 	14
46	1	0.291667 	14
47	3	0.916667 	14
48	2	0.0694444	14
49	2	0.0833333	14
50	2	0.986111 	14
51	1	0.0416667	14
52	1	0.986111 	14
53	1	0.0833333	14
54	3	0.902778 	14
55	2	0.180556 	14
56	1	0.125000 	14
57	0	0.00000  	14
58	2	1.04167  	14
59	1	0.0416667	14
60	2	0.0972222	14
61	2	0.263889 	14
62	1	0.0694444	14
63	1	0.0555556	14
64	3	1.13889  	14
65	1	0.111111 	14
66	2	0.222222 	14
67	2	0.625000 	14
68	3	0.555556 	14
69	3	1.13889  	14
70	4	2.29167  	14
71	4	2.22222  	14
72	5	3.16667  	14

Y - Directed channels:

i	max occ	av_occ		capacity
0	11	6.83333  	14
1	11	6.88889  	14
2	9	4.29167  	14
3	9	3.91667  	14
4	10	1.55556  	14
5	10	3.13889  	14
6	9	0.541667 	14
7	10	1.43056  	14
8	9	2.08333  	14
9	10	2.45833  	14
10	11	0.708333 	14
11	10	4.08333  	14
12	9	1.18056  	14
13	10	2.50000  	14
14	12	2.65278  	14
15	11	1.98611  	14
16	9	1.44444  	14
17	11	0.805556 	14
18	13	2.50000  	14
19	11	1.61111  	14
20	9	0.569444 	14
21	10	2.22222  	14
22	10	1.52778  	14
23	10	1.86111  	14
24	9	0.611111 	14
25	11	1.79167  	14
26	9	0.833333 	14
27	9	1.88889  	14
28	8	1.33333  	14
29	11	1.69444  	14
30	8	0.555556 	14
31	10	2.69444  	14
32	7	2.25000  	14
33	9	0.888889 	14
34	10	0.680556 	14
35	10	0.625000 	14
36	12	2.79167  	14
37	10	2.73611  	14
38	13	1.91667  	14
39	12	3.58333  	14
40	12	2.16667  	14
41	11	2.77778  	14
42	11	4.55556  	14
43	12	2.77778  	14
44	12	0.930556 	14
45	13	1.45833  	14
46	12	3.05556  	14
47	14	2.70833  	14
48	13	4.15278  	14
49	14	3.95833  	14
50	13	3.94444  	14
51	13	3.66667  	14
52	14	2.62500  	14
53	13	4.50000  	14
54	11	3.12500  	14
55	11	2.13889  	14
56	10	3.48611  	14
57	11	2.36111  	14
58	7	2.23611  	14
59	9	1.75000  	14
60	3	1.11111  	14
61	4	2.41667  	14
62	1	0.930556 	14
63	3	1.02778  	14
64	3	1.94444  	14
65	2	0.958333 	14
66	4	0.777778 	14
67	4	0.833333 	14
68	7	2.41667  	14
69	9	2.33333  	14
70	11	2.61111  	14
71	10	5.48611  	14
72	11	7.61111  	14

Total Tracks in X-direction: 1022  in Y-direction: 1022

Logic Area (in minimum width transistor areas):
Total Logic Area: 1.5552e+08  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 9.49851e+06  Per logic tile: 1832.27

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.148

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.148

Critical Path: 1.62353e-08 (s)

Time elapsed (PLACE&ROUTE): 324588.800000 ms


Time elapsed (Fernando): 324588.842000 ms

