/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az108-960
+ date
Mon Sep 27 18:34:04 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1632767644
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Sep 27 2021 (18:26:10)
Run date:          Sep 27 2021 (18:34:05+0000)
Run host:          fv-az108-960.eufn0zsozglefnauzjqbs2pvjc.cx.internal.cloudapp.net (pid=100909)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az108-960
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7120800KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=3ece5f6c-0c91-7042-9506-ffce0dc15fbe, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.8.0-1041-azure, OSVersion="#44~20.04.1-Ubuntu SMP Fri Aug 20 20:41:09 UTC 2021", HostName=fv-az108-960, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7120800KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00296705 sec
      iterations=10000000... time=0.0314237 sec
      iterations=100000000... time=0.313341 sec
      iterations=400000000... time=1.2416 sec
      iterations=400000000... time=0.927443 sec
      result: 2.54649 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00380839 sec
      iterations=10000000... time=0.032906 sec
      iterations=100000000... time=0.332289 sec
      iterations=300000000... time=1.02244 sec
      result: 9.38931 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0020276 sec
      iterations=10000000... time=0.0214171 sec
      iterations=100000000... time=0.208645 sec
      iterations=500000000... time=1.05819 sec
      result: 7.56008 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149207 sec
      iterations=10000... time=0.00149567 sec
      iterations=100000... time=0.0156537 sec
      iterations=1000000... time=0.152196 sec
      iterations=7000000... time=1.08884 sec
      result: 1.55549 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000453122 sec
      iterations=10000... time=0.00454272 sec
      iterations=100000... time=0.0467005 sec
      iterations=1000000... time=0.463039 sec
      iterations=2000000... time=0.919428 sec
      iterations=4000000... time=1.86281 sec
      result: 4.65701 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=2.9801e-05 sec
      iterations=1000... time=0.000295614 sec
      iterations=10000... time=0.00297055 sec
      iterations=100000... time=0.0307122 sec
      iterations=1000000... time=0.303971 sec
      iterations=4000000... time=1.21944 sec
      result: 80.614 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7e-06 sec
      iterations=10... time=4.5302e-05 sec
      iterations=100... time=0.000429722 sec
      iterations=1000... time=0.00498746 sec
      iterations=10000... time=0.0440044 sec
      iterations=100000... time=0.442497 sec
      iterations=200000... time=0.894021 sec
      iterations=400000... time=1.8078 sec
      result: 43.5022 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4e-06 sec
      iterations=10000... time=3.0602e-05 sec
      iterations=100000... time=0.000306318 sec
      iterations=1000000... time=0.00296707 sec
      iterations=10000000... time=0.0310012 sec
      iterations=100000000... time=0.306513 sec
      iterations=400000000... time=1.23659 sec
      result: 0.386434 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.0701e-05 sec
      iterations=10000... time=0.000181811 sec
      iterations=100000... time=0.0017872 sec
      iterations=1000000... time=0.0180418 sec
      iterations=10000000... time=0.184323 sec
      iterations=60000000... time=1.13465 sec
      result: 2.36386 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.5e-06 sec
      iterations=100... time=3.0602e-05 sec
      iterations=1000... time=0.000303617 sec
      iterations=10000... time=0.00333409 sec
      iterations=100000... time=0.0313492 sec
      iterations=1000000... time=0.315884 sec
      iterations=3000000... time=0.987553 sec
      iterations=6000000... time=1.92912 sec
      result: 76.4369 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.2e-06 sec
      iterations=10... time=8.4305e-05 sec
      iterations=100... time=0.000818744 sec
      iterations=1000... time=0.00822973 sec
      iterations=10000... time=0.0833611 sec
      iterations=100000... time=0.864734 sec
      iterations=200000... time=1.66578 sec
      result: 23.6055 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.4401e-05 sec
      iterations=10... time=0.000227412 sec
      iterations=100... time=0.00246493 sec
      iterations=1000... time=0.0217446 sec
      iterations=10000... time=0.223353 sec
      iterations=50000... time=1.10752 sec
      result: 0.0780121 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.9001e-05 sec
      iterations=10... time=0.000356518 sec
      iterations=100... time=0.00345888 sec
      iterations=1000... time=0.035472 sec
      iterations=10000... time=0.366824 sec
      iterations=30000... time=1.14401 sec
      result: 0.319061 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00425582 sec
      iterations=10... time=0.0439261 sec
      iterations=100... time=0.445609 sec
      iterations=200... time=0.896502 sec
      iterations=400... time=1.78122 sec
      result: 0.332703 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00298301 sec
      iterations=10000000... time=0.0304658 sec
      iterations=100000000... time=0.309719 sec
      iterations=400000000... time=1.23295 sec
      iterations=400000000... time=0.926726 sec
      result: 2.61251 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00324217 sec
      iterations=10000000... time=0.033401 sec
      iterations=100000000... time=0.339198 sec
      iterations=300000000... time=1.00061 sec
      result: 9.59411 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0019962 sec
      iterations=10000000... time=0.0235142 sec
      iterations=100000000... time=0.228708 sec
      iterations=500000000... time=1.05305 sec
      result: 7.59699 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000148808 sec
      iterations=10000... time=0.0018916 sec
      iterations=100000... time=0.0153111 sec
      iterations=1000000... time=0.151896 sec
      iterations=7000000... time=1.11065 sec
      result: 1.58664 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000841144 sec
      iterations=10000... time=0.0047133 sec
      iterations=100000... time=0.0484838 sec
      iterations=1000000... time=0.479871 sec
      iterations=2000000... time=0.975222 sec
      iterations=4000000... time=1.93112 sec
      result: 4.8278 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=5.5e-07 sec
      iterations=10... time=3.25e-06 sec
      iterations=100... time=2.9751e-05 sec
      iterations=1000... time=0.000295366 sec
      iterations=10000... time=0.00300496 sec
      iterations=100000... time=0.031058 sec
      iterations=1000000... time=0.310068 sec
      iterations=4000000... time=1.23289 sec
      result: 79.7349 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6e-06 sec
      iterations=10... time=4.6003e-05 sec
      iterations=100... time=0.000447574 sec
      iterations=1000... time=0.00456849 sec
      iterations=10000... time=0.0467567 sec
      iterations=100000... time=0.467175 sec
      iterations=200000... time=0.943844 sec
      iterations=400000... time=1.88482 sec
      result: 41.7245 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.701e-06 sec
      iterations=10000... time=3.0102e-05 sec
      iterations=100000... time=0.000296916 sec
      iterations=1000000... time=0.00305671 sec
      iterations=10000000... time=0.0312941 sec
      iterations=100000000... time=0.305682 sec
      iterations=400000000... time=1.22976 sec
      result: 0.384301 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.0901e-05 sec
      iterations=10000... time=0.000182459 sec
      iterations=100000... time=0.00183309 sec
      iterations=1000000... time=0.0189276 sec
      iterations=10000000... time=0.194192 sec
      iterations=60000000... time=1.12927 sec
      result: 2.35265 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=3.4005e-06 sec
      iterations=100... time=3.0702e-05 sec
      iterations=1000... time=0.000304015 sec
      iterations=10000... time=0.00364263 sec
      iterations=100000... time=0.0311506 sec
      iterations=1000000... time=0.31883 sec
      iterations=3000000... time=0.973795 sec
      iterations=6000000... time=1.89795 sec
      result: 77.6921 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.151e-06 sec
      iterations=10... time=8.1304e-05 sec
      iterations=100... time=0.000815791 sec
      iterations=1000... time=0.0102197 sec
      iterations=10000... time=0.0825472 sec
      iterations=100000... time=0.847394 sec
      iterations=200000... time=1.67947 sec
      result: 23.4131 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.6505e-06 sec
      iterations=10... time=2.46015e-05 sec
      iterations=100... time=0.000245513 sec
      iterations=1000... time=0.00249398 sec
      iterations=10000... time=0.0248673 sec
      iterations=100000... time=0.250662 sec
      iterations=400000... time=1.04483 sec
      result: 0.279089 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.1501e-05 sec
      iterations=10... time=0.000115356 sec
      iterations=100... time=0.00116846 sec
      iterations=1000... time=0.0131431 sec
      iterations=10000... time=0.12842 sec
      iterations=90000... time=1.15214 sec
      result: 0.45557 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00100765 sec
      iterations=10... time=0.0107579 sec
      iterations=100... time=0.106422 sec
      iterations=1000... time=1.09036 sec
      result: 1.35877 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Sep 27 18:35:06 UTC 2021
+ echo Done.
Done.
  Elapsed time: 61.8 s
