Library IEEE;
USE IEEE.Std_logic_1164.all;

entity DFF_8bit is 
   port(
      Q_0,Q_1,Q_2,Q_3,Q_4,Q_5,Q_6,Q_7 : out std_logic;    
      Clk :in std_logic;   
      D :in  std_logic    
   );
end DFF_8bit;
architecture Behavioral of DFF_8bit is  
begin  
 process(Clk)
 begin 
    if(rising_edge(Clk)) then
   Q <= D; 
    end if;       
 end process;  
end Behavioral; 