

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3'
================================================================
* Date:           Tue Apr 18 17:01:41 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_2_VITIS_LOOP_93_3  |        9|        9|         2|          1|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.10>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten28 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten28"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i102"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten28_load = load i4 %indvar_flatten28" [conv_7x7.cpp:92]   --->   Operation 12 'load' 'indvar_flatten28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "%icmp_ln92 = icmp_eq  i4 %indvar_flatten28_load, i4 9" [conv_7x7.cpp:92]   --->   Operation 14 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln92_1 = add i4 %indvar_flatten28_load, i4 1" [conv_7x7.cpp:92]   --->   Operation 15 'add' 'add_ln92_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.inc16.i, void %_Z12quarter_dropPA3_A3_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub" [conv_7x7.cpp:92]   --->   Operation 16 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [conv_7x7.cpp:93]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [conv_7x7.cpp:92]   --->   Operation 18 'load' 'i_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.56ns)   --->   "%add_ln92 = add i2 %i_load, i2 1" [conv_7x7.cpp:92]   --->   Operation 19 'add' 'add_ln92' <Predicate = (!icmp_ln92)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.95ns)   --->   "%icmp_ln93 = icmp_eq  i2 %j_load, i2 3" [conv_7x7.cpp:93]   --->   Operation 20 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.99ns)   --->   "%select_ln92 = select i1 %icmp_ln93, i2 0, i2 %j_load" [conv_7x7.cpp:92]   --->   Operation 21 'select' 'select_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%select_ln92_1 = select i1 %icmp_ln93, i2 %add_ln92, i2 %i_load" [conv_7x7.cpp:92]   --->   Operation 22 'select' 'select_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i2 %select_ln92_1" [conv_7x7.cpp:92]   --->   Operation 23 'zext' 'zext_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_4_cast = zext i2 %select_ln92" [conv_7x7.cpp:92]   --->   Operation 24 'zext' 'j_4_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.56ns)   --->   "%add_ln94_1 = add i3 %j_4_cast, i3 %zext_ln92" [conv_7x7.cpp:94]   --->   Operation 25 'add' 'add_ln94_1' <Predicate = (!icmp_ln92)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.56ns)   --->   "%add_ln93 = add i2 %select_ln92, i2 1" [conv_7x7.cpp:93]   --->   Operation 26 'add' 'add_ln93' <Predicate = (!icmp_ln92)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln93 = store i4 %add_ln92_1, i4 %indvar_flatten28" [conv_7x7.cpp:93]   --->   Operation 27 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln93 = store i2 %select_ln92_1, i2 %i" [conv_7x7.cpp:93]   --->   Operation 28 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln93 = store i2 %add_ln93, i2 %j" [conv_7x7.cpp:93]   --->   Operation 29 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.18>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_out_load = load i32 %p_out" [utils.cpp:209]   --->   Operation 30 'load' 'p_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_2_VITIS_LOOP_93_3_str"   --->   Operation 31 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i2 %select_ln92_1" [conv_7x7.cpp:96]   --->   Operation 33 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln92_1, i2 0" [conv_7x7.cpp:96]   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln96 = sub i4 %tmp_s, i4 %zext_ln96" [conv_7x7.cpp:96]   --->   Operation 35 'sub' 'sub_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i2 %select_ln92" [conv_7x7.cpp:96]   --->   Operation 37 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln96 = add i4 %sub_ln96, i4 %zext_ln96_1" [conv_7x7.cpp:96]   --->   Operation 38 'add' 'add_ln96' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i4 %add_ln96" [conv_7x7.cpp:96]   --->   Operation 39 'zext' 'zext_ln96_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%max_pool_out_buf_V_0_addr = getelementptr i15 %max_pool_out_buf_V_0, i64 0, i64 %zext_ln96_2" [conv_7x7.cpp:96]   --->   Operation 40 'getelementptr' 'max_pool_out_buf_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [conv_7x7.cpp:93]   --->   Operation 41 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i3 %add_ln94_1" [conv_7x7.cpp:94]   --->   Operation 42 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %add_ln94_1, i2 0" [conv_7x7.cpp:94]   --->   Operation 43 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %shl_ln4" [conv_7x7.cpp:94]   --->   Operation 44 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.78ns)   --->   "%sub_ln94 = sub i6 %zext_ln94, i6 %zext_ln94_1" [conv_7x7.cpp:94]   --->   Operation 45 'sub' 'sub_ln94' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.42ns)   --->   "%icmp_ln209 = icmp_eq  i6 %sub_ln94, i6 1" [utils.cpp:209]   --->   Operation 46 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.69ns)   --->   "%p_Val2_s = select i1 %icmp_ln209, i32 31, i32 %p_out_load" [utils.cpp:209]   --->   Operation 47 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%trunc_ln728 = trunc i32 %p_Val2_s"   --->   Operation 48 'trunc' 'trunc_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 10" [utils.cpp:215]   --->   Operation 49 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 30" [utils.cpp:215]   --->   Operation 50 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%xor_ln215 = xor i1 %trunc_ln728, i1 %tmp_1" [utils.cpp:215]   --->   Operation 51 'xor' 'xor_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%xor_ln215_1 = xor i1 %xor_ln215, i1 %tmp" [utils.cpp:215]   --->   Operation 52 'xor' 'xor_ln215_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31" [utils.cpp:215]   --->   Operation 53 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%new_bit = xor i1 %xor_ln215_1, i1 %tmp_2" [utils.cpp:215]   --->   Operation 54 'xor' 'new_bit' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%r_V_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_Val2_s, i32 1, i32 31"   --->   Operation 55 'partselect' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %new_bit, i31 %r_V_2"   --->   Operation 56 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %p_Val2_s, i32 1, i32 2"   --->   Operation 57 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.95ns)   --->   "%icmp_ln95 = icmp_eq  i2 %trunc_ln9, i2 0" [conv_7x7.cpp:95]   --->   Operation 58 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.inc.i109, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [conv_7x7.cpp:95]   --->   Operation 59 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln96 = store i15 0, i4 %max_pool_out_buf_V_0_addr" [conv_7x7.cpp:96]   --->   Operation 60 'store' 'store_ln96' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 9> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc.i109" [conv_7x7.cpp:97]   --->   Operation 61 'br' 'br_ln97' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln93 = store i32 %p_Result_s, i32 %p_out" [conv_7x7.cpp:93]   --->   Operation 62 'store' 'store_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.body8.i102" [conv_7x7.cpp:93]   --->   Operation 63 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.11ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j_load', conv_7x7.cpp:93) on local variable 'j' [18]  (0 ns)
	'icmp' operation ('icmp_ln93', conv_7x7.cpp:93) [23]  (0.959 ns)
	'select' operation ('select_ln92', conv_7x7.cpp:92) [24]  (0.993 ns)
	'add' operation ('add_ln93', conv_7x7.cpp:93) [60]  (1.56 ns)
	'store' operation ('store_ln93', conv_7x7.cpp:93) of variable 'add_ln93', conv_7x7.cpp:93 on local variable 'j' [63]  (1.59 ns)

 <State 2>: 7.19ns
The critical path consists of the following:
	'sub' operation ('sub_ln96', conv_7x7.cpp:96) [28]  (0 ns)
	'add' operation ('add_ln96', conv_7x7.cpp:96) [32]  (3.32 ns)
	'getelementptr' operation ('max_pool_out_buf_V_0_addr', conv_7x7.cpp:96) [34]  (0 ns)
	'store' operation ('store_ln96', conv_7x7.cpp:96) of constant 0 on array 'max_pool_out_buf_V_0' [57]  (2.32 ns)
	blocking operation 1.55 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
