{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632036353016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632036353016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 12:55:52 2021 " "Processing started: Sun Sep 19 12:55:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632036353016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036353016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Midsem -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Midsem -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036353016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632036353284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632036353284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360873 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036360873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036360874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360876 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036360876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file atm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atm-struct " "Found design unit 1: atm-struct" {  } { { "atm.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/atm.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360878 ""} { "Info" "ISGN_ENTITY_NAME" "1 atm " "Found entity 1: atm" {  } { { "atm.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/atm.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036360878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-beh " "Found design unit 1: div-beh" {  } { { "divider.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/divider.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360880 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "divider.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/divider.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036360880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notecounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file notecounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NoteCounter-Struct " "Found design unit 1: NoteCounter-Struct" {  } { { "notecounter.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/notecounter.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360881 ""} { "Info" "ISGN_ENTITY_NAME" "1 NoteCounter " "Found entity 1: NoteCounter" {  } { { "notecounter.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/notecounter.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036360881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityfinder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file priorityfinder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityFinder-Struct " "Found design unit 1: PriorityFinder-Struct" {  } { { "priorityfinder.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/priorityfinder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360883 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityFinder " "Found entity 1: PriorityFinder" {  } { { "priorityfinder.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/priorityfinder.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036360883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036360883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632036360912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atm atm:add_instance " "Elaborating entity \"atm\" for hierarchy \"atm:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/DUT.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036360915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteCounter atm:add_instance\|NoteCounter:nc1 " "Elaborating entity \"NoteCounter\" for hierarchy \"atm:add_instance\|NoteCounter:nc1\"" {  } { { "atm.vhdl" "nc1" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/atm.vhdl" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036360916 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m1 notecounter.vhdl(15) " "Verilog HDL or VHDL warning at notecounter.vhdl(15): object \"m1\" assigned a value but never read" {  } { { "notecounter.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/notecounter.vhdl" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632036360917 "|DUT|atm:add_instance|NoteCounter:nc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2 notecounter.vhdl(16) " "Verilog HDL or VHDL warning at notecounter.vhdl(16): object \"m2\" assigned a value but never read" {  } { { "notecounter.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/notecounter.vhdl" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632036360917 "|DUT|atm:add_instance|NoteCounter:nc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m3 notecounter.vhdl(17) " "Verilog HDL or VHDL warning at notecounter.vhdl(17): object \"m3\" assigned a value but never read" {  } { { "notecounter.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/notecounter.vhdl" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632036360917 "|DUT|atm:add_instance|NoteCounter:nc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div atm:add_instance\|NoteCounter:nc1\|div:div1 " "Elaborating entity \"div\" for hierarchy \"atm:add_instance\|NoteCounter:nc1\|div:div1\"" {  } { { "notecounter.vhdl" "div1" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/notecounter.vhdl" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036360917 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "k divider.vhdl(56) " "VHDL Variable Declaration warning at divider.vhdl(56): used initial value expression for variable \"k\" because variable was never assigned a value" {  } { { "divider.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/divider.vhdl" 56 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632036360918 "|DUT|atm:add_instance|NoteCounter:nc1|div:div1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "W divider.vhdl(36) " "VHDL Variable Declaration warning at divider.vhdl(36): used initial value expression for variable \"W\" because variable was never assigned a value" {  } { { "divider.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/divider.vhdl" 36 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632036360918 "|DUT|atm:add_instance|NoteCounter:nc1|div:div1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityFinder atm:add_instance\|PriorityFinder:pf1 " "Elaborating entity \"PriorityFinder\" for hierarchy \"atm:add_instance\|PriorityFinder:pf1\"" {  } { { "atm.vhdl" "pf1" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/atm.vhdl" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036360919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 atm:add_instance\|PriorityFinder:pf1\|XOR_2:xor1 " "Elaborating entity \"XOR_2\" for hierarchy \"atm:add_instance\|PriorityFinder:pf1\|XOR_2:xor1\"" {  } { { "priorityfinder.vhdl" "xor1" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/priorityfinder.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036360921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_2 atm:add_instance\|PriorityFinder:pf1\|NOR_2:nor1 " "Elaborating entity \"NOR_2\" for hierarchy \"atm:add_instance\|PriorityFinder:pf1\|NOR_2:nor1\"" {  } { { "priorityfinder.vhdl" "nor1" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/priorityfinder.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036360922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 atm:add_instance\|PriorityFinder:pf1\|AND_2:and1 " "Elaborating entity \"AND_2\" for hierarchy \"atm:add_instance\|PriorityFinder:pf1\|AND_2:and1\"" {  } { { "priorityfinder.vhdl" "and1" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/priorityfinder.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036360923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 atm:add_instance\|PriorityFinder:pf1\|OR_2:or1 " "Elaborating entity \"OR_2\" for hierarchy \"atm:add_instance\|PriorityFinder:pf1\|OR_2:or1\"" {  } { { "priorityfinder.vhdl" "or1" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/priorityfinder.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036360923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER atm:add_instance\|PriorityFinder:pf1\|INVERTER:inv1 " "Elaborating entity \"INVERTER\" for hierarchy \"atm:add_instance\|PriorityFinder:pf1\|INVERTER:inv1\"" {  } { { "priorityfinder.vhdl" "inv1" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Midsem/priorityfinder.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036360924 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632036361430 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632036361430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632036361430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632036361430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632036361459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 19 12:56:01 2021 " "Processing ended: Sun Sep 19 12:56:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632036361459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632036361459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632036361459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036361459 ""}
