Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/arify/Prog_4_user/Xlixv20_1/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 81347277eca742d6b296d413a328270e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t02_Word_ALUpls_behav xil_defaultlib.t02_Word_ALUpls -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.package_top
Compiling package ieee.numeric_std
Compiling architecture bhvrl_alupls of entity xil_defaultlib.t02_word_alupls
Built simulation snapshot t02_Word_ALUpls_behav
