Sphinx Verilog Diagrams
=======================

Single DFF
----------

.. literalinclude:: verilog/dff.v
   :language: verilog

Default Diagram
~~~~~~~~~~~~~~~

.. verilog-diagram:: verilog/dff.v

Yosys BlackBox Diagram
~~~~~~~~~~~~~~~~~~~~~~

.. verilog-diagram:: verilog/dff.v
   :type: yosys-bb

Yosys AIG Diagram
~~~~~~~~~~~~~~~~~

.. verilog-diagram:: verilog/dff.v
   :type: yosys-aig

NetlistSVG Diagram
~~~~~~~~~~~~~~~~~~

.. verilog-diagram:: verilog/dff.v
   :type: yosys-aig

Combinational Full Adder
------------------------

.. literalinclude:: verilog/adder.v
   :language: verilog

Default Diagram
~~~~~~~~~~~~~~~

.. verilog-diagram:: verilog/adder.v

