
---------- Begin Simulation Statistics ----------
final_tick                                 1113362500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204925                       # Simulator instruction rate (inst/s)
host_mem_usage                                 847376                       # Number of bytes of host memory used
host_op_rate                                   215837                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.88                       # Real time elapsed on the host
host_tick_rate                              228148163                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1053278                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001113                       # Number of seconds simulated
sim_ticks                                  1113362500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.651984                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   69745                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                71422                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                459                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             31937                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            150285                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             106                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              100                       # Number of indirect misses.
system.cpu.branchPred.lookups                  199385                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2502                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           68                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1000001                       # Number of instructions committed
system.cpu.committedOps                       1053278                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.226723                       # CPI: cycles per instruction
system.cpu.discardedOps                         69383                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             416027                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            398094                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           180243                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                156                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          535063                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.449090                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                          2226725                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   9      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  499270     47.40%     47.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                     23      0.00%     47.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       3      0.00%     47.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     47.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     47.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     47.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     47.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     47.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     47.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     47.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     47.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     29      0.00%     47.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     47.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     34      0.00%     47.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     36      0.00%     47.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     47.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    26      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     47.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                 381270     36.20%     83.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite                172578     16.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1053278                       # Class of committed instruction
system.cpu.tickCycles                         1691662                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6806                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           14                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        10333                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             14                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2070                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1155                       # Transaction distribution
system.membus.trans_dist::CleanEvict               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3559                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3559                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2070                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       434176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  434176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5636                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5636    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5636                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12857500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           29696250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1113362500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2211                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4376                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          414                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             923                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3586                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3586                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           665                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1546                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 16137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        69056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       534592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 603648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1184                       # Total snoops (count)
system.tol2bus.snoopTraffic                     73920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6988                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002147                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046284                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6973     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     15      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6988                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8801500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7701500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            997500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1113362500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   68                       # number of demand (read+write) hits
system.l2.demand_hits::total                      168                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 100                       # number of overall hits
system.l2.overall_hits::.cpu.data                  68                       # number of overall hits
system.l2.overall_hits::total                     168                       # number of overall hits
system.l2.demand_misses::.cpu.inst                565                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5064                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5629                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               565                       # number of overall misses
system.l2.overall_misses::.cpu.data              5064                       # number of overall misses
system.l2.overall_misses::total                  5629                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43475500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    396588500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        440064000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43475500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    396588500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       440064000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              665                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5132                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5797                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             665                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5132                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5797                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.849624                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.986750                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.971019                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.849624                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.986750                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.971019                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76947.787611                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78315.264613                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78178.006751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76947.787611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78315.264613                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78178.006751                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1155                       # number of writebacks
system.l2.writebacks::total                      1155                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5629                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5629                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37825500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    345948500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    383774000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37825500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    345948500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    383774000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.849624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.986750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.971019                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.849624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.986750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.971019                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66947.787611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68315.264613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68178.006751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66947.787611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68315.264613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68178.006751                       # average overall mshr miss latency
system.l2.replacements                           1184                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3221                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3221                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3221                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3221                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          414                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              414                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          414                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          414                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    27                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3559                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3559                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    284513000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     284513000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.992471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79941.837595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79941.837595                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    248923000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    248923000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.992471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69941.837595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69941.837595                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43475500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43475500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          665                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            665                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.849624                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.849624                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76947.787611                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76947.787611                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          565                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          565                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37825500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37825500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.849624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.849624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66947.787611                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66947.787611                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            41                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                41                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    112075500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    112075500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.973480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.973480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74468.770764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74468.770764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     97025500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     97025500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.973480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.973480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64468.770764                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64468.770764                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       134500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       134500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19214.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19214.285714                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1113362500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3632.166475                       # Cycle average of tags in use
system.l2.tags.total_refs                       10325                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5645                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.829052                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.912596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       496.067407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3124.186472                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.015139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.095343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.110845                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1026                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.136139                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     88301                       # Number of tag accesses
system.l2.tags.data_accesses                    88301                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1113362500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          36160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         324096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             360256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        36160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        73920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1155                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1155                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          32478191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         291096566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             323574757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     32478191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32478191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       66393470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             66393470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       66393470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         32478191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        291096566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            389968227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001659198500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           71                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           71                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12523                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1069                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5629                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1155                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5629                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1155                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               65                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     46911000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   28145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               152454750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8333.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27083.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4773                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     951                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5629                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1155                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    414.712644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   340.561075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   203.822187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          118     11.30%     11.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          115     11.02%     22.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          105     10.06%     32.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           37      3.54%     35.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          617     59.10%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      1.34%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.57%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.48%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           27      2.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1044                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           71                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      79.225352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.766911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    320.775052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            65     91.55%     91.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      5.63%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      1.41%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      1.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            71                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           71                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.056338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.053173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.333266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               69     97.18%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      2.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            71                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 360256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   72960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  360256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                73920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       323.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        65.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    323.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     66.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1112126500                       # Total gap between requests
system.mem_ctrls.avgGap                     163933.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        36160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       324096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        72960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 32478191.065353825688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 291096565.583985447884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 65531217.370802409947                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5064                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1155                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14696750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    137758000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19730992750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26011.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27203.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17083110.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3655680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1939245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20170500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2970180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     87278880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        403936200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         87374400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          607325085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.487283                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    223621750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     36920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    852820750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3805620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2022735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20020560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2980620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     87278880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        147681300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        303168000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          566957715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.230116                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    786930000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     36920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    289512500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1113362500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       332104                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           332104                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       332104                       # number of overall hits
system.cpu.icache.overall_hits::total          332104                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          665                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            665                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          665                       # number of overall misses
system.cpu.icache.overall_misses::total           665                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46189000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46189000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46189000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46189000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       332769                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       332769                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       332769                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       332769                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001998                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001998                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001998                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001998                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69457.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69457.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69457.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69457.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          414                       # number of writebacks
system.cpu.icache.writebacks::total               414                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          665                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          665                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          665                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          665                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45524000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45524000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45524000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45524000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001998                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001998                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001998                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001998                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68457.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68457.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68457.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68457.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                    414                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       332104                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          332104                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          665                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           665                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46189000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46189000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       332769                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       332769                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001998                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001998                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69457.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69457.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          665                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          665                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45524000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45524000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001998                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001998                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68457.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68457.142857                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1113362500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           244.999405                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              332769                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               665                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            500.404511                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   244.999405                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.957029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            666203                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           666203                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1113362500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1113362500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1113362500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       559774                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           559774                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       559791                       # number of overall hits
system.cpu.dcache.overall_hits::total          559791                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5604                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5604                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5607                       # number of overall misses
system.cpu.dcache.overall_misses::total          5607                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    436148500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    436148500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    436148500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    436148500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       565378                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       565378                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       565398                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       565398                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009912                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009912                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009917                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009917                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77828.069236                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77828.069236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77786.427680                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77786.427680                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3221                       # number of writebacks
system.cpu.dcache.writebacks::total              3221                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          468                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          468                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          468                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          468                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5136                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5136                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5139                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5139                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    405150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    405150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    405405500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    405405500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009084                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009084                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009089                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009089                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78884.345794                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78884.345794                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78888.013232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78888.013232                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4115                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       392063                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          392063                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    116891500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    116891500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       393615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       393615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003943                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003943                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75316.688144                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75316.688144                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1543                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1543                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    114573500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    114573500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003920                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003920                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74253.726507                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74253.726507                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       167711                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167711                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    319035000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    319035000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       171756                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       171756                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023551                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023551                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78871.446230                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78871.446230                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3586                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3586                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    290361500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    290361500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020878                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020878                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80970.858896                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80970.858896                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       255500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       255500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31714.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31714.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30714.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30714.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1113362500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           853.689903                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              565002                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5139                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.943958                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   853.689903                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.833682                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.833682                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          901                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1136079                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1136079                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1113362500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1113362500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1113362500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1113362500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
