-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lenet_hls_conv_c1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    input_r_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_r_ce1 : OUT STD_LOGIC;
    input_r_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZL9c1_output_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZL9c1_output_0_ce0 : OUT STD_LOGIC;
    p_ZL9c1_output_0_we0 : OUT STD_LOGIC;
    p_ZL9c1_output_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL9c1_output_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZL9c1_output_1_ce0 : OUT STD_LOGIC;
    p_ZL9c1_output_1_we0 : OUT STD_LOGIC;
    p_ZL9c1_output_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    grp_fu_4231_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4231_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4231_p_ce : OUT STD_LOGIC );
end;


architecture behav of lenet_hls_conv_c1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1260 : STD_LOGIC_VECTOR (12 downto 0) := "1001001100000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln11_reg_1781 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage12 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p_ZL10c1_weights_0_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_0_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_0_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_0_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_0_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_0_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_0_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_1_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_1_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_1_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_1_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_1_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_1_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_1_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_2_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_2_0_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10c1_weights_2_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_2_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_2_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_2_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_2_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_2_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_2_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_2_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_3_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_3_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_3_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_3_1_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10c1_weights_3_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_3_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_3_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_3_3_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10c1_weights_3_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_3_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_4_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_4_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_4_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_4_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_4_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_4_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_4_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_4_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_4_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL10c1_weights_4_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_737 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal reg_742 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_747 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal reg_751 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal reg_756 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal reg_761 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal reg_766 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal reg_771 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_775 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal icmp_ln11_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln11_reg_1781_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal c_load_reg_1785 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_load_reg_1790 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln12_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln12_reg_1795 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln11_fu_844_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_reg_1801 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln11_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln11_reg_1808 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln11_1_fu_870_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln11_1_reg_1815 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln11_1_reg_1815_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln11_1_reg_1815_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln11_fu_878_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln11_reg_1821 : STD_LOGIC_VECTOR (63 downto 0);
    signal c_mid2_fu_940_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_mid2_reg_1930 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln12_fu_952_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln12_reg_1941 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln12_reg_1941_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln12_reg_1941_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZL10c1_weights_0_0_load_reg_1953 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_0_1_load_reg_1958 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_0_2_load_reg_1963 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_0_3_load_reg_1968 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_0_4_load_reg_1973 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_1_0_load_reg_1978 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_1_1_load_reg_1983 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_1_2_load_reg_1988 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_1_3_load_reg_1993 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_1_4_load_reg_1998 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_2_0_load_reg_2003 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10c1_weights_2_1_load_reg_2008 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_2_2_load_reg_2013 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_2_3_load_reg_2018 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_2_4_load_reg_2023 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_3_3_load_reg_2028 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL10c1_weights_3_4_load_reg_2033 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_4_0_load_reg_2038 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_4_1_load_reg_2043 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_4_4_load_reg_2048 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_32_fu_970_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_32_reg_2053 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln13_fu_990_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln13_reg_2066 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln13_reg_2066_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln13_reg_2066_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_reg_2070 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_2070_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_2070_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln19_1_fu_1004_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln19_1_reg_2075 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln19_fu_1028_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln19_reg_2088 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln19_3_fu_1045_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln19_3_reg_2101 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_33_fu_1067_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_33_reg_2114 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln19_2_fu_1084_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln19_2_reg_2127 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_34_fu_1101_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_34_reg_2140 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_35_fu_1129_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_35_reg_2158 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln19_7_fu_1157_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_r_load_21_reg_2191 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1629_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1636_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln19_21_reg_2211 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_r_load_3_reg_2221 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln19_13_fu_1250_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln19_6_fu_1277_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1643_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln19_5_fu_1307_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1657_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln19_16_reg_2281 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1650_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln19_22_reg_2286 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln19_1_fu_1335_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln19_25_fu_1344_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln19_25_fu_1344_p2 : signal is "no";
    signal add_ln19_25_reg_2306 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln19_10_fu_1363_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1672_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_3_0_load_reg_2356 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_3_2_load_reg_2366 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL10c1_weights_4_3_load_reg_2376 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln19_19_fu_1372_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1679_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln19_10_reg_2386 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1686_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln19_16_fu_1377_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1700_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln19_26_fu_1386_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln19_26_reg_2406 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln19_22_fu_1391_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1707_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1713_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln19_7_reg_2421 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln19_8_fu_1396_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln19_8_fu_1396_p2 : signal is "no";
    signal add_ln19_8_reg_2426 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1730_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln19_13_fu_1400_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln19_13_fu_1400_p2 : signal is "no";
    signal add_ln19_13_reg_2436 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_fu_1408_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_reg_2441 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln6_fu_1413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln6_reg_2446 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln6_fu_1419_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_sign_reg_2456 : STD_LOGIC_VECTOR (0 downto 0);
    signal xs_exp_reg_2461 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln342_fu_1450_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln342_reg_2467 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_936_fu_1463_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_936_reg_2472 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_fu_1480_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_reg_2477 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln15_fu_1497_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln15_reg_2482 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln18_fu_1504_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln18_reg_2487 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_930_reg_2492 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln23_fu_1551_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln23_reg_2497 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_fu_1571_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_reg_2503 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln19_fu_985_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln19_11_fu_1018_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_6_fu_1040_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln19_20_fu_1057_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_7_fu_1079_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln19_16_fu_1096_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_8_fu_1113_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln19_17_fu_1124_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_9_fu_1141_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln19_23_fu_1152_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_5_fu_1168_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln19_24_fu_1179_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_10_fu_1190_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal zext_ln19_15_fu_1201_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_1_fu_1212_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal zext_ln19_21_fu_1223_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_2_fu_1234_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal zext_ln19_12_fu_1245_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_3_fu_1261_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal zext_ln19_22_fu_1272_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_13_fu_1291_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal zext_ln19_18_fu_1302_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_4_fu_1319_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln19_14_fu_1330_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_19_fu_1358_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_4_fu_1610_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c_fu_154 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal ap_loop_init : STD_LOGIC;
    signal r_fu_158 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten_fu_162 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal select_ln12_1_fu_908_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal f_fu_166 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal indvar_flatten14_fu_170 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal add_ln11_1_fu_817_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL10c1_weights_0_0_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_0_1_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_0_2_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_0_3_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_0_4_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_1_0_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_1_1_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_1_2_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_1_3_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_1_4_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_2_0_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_2_1_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_2_2_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_2_3_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_2_4_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_3_3_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_3_4_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_4_0_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_4_1_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_4_4_ce0_local : STD_LOGIC;
    signal input_r_ce0_local : STD_LOGIC;
    signal input_r_address0_local : STD_LOGIC_VECTOR (9 downto 0);
    signal input_r_ce1_local : STD_LOGIC;
    signal input_r_address1_local : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZL10c1_weights_3_0_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_3_1_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_3_2_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_4_2_ce0_local : STD_LOGIC;
    signal p_ZL10c1_weights_4_3_ce0_local : STD_LOGIC;
    signal p_ZL9c1_output_0_we0_local : STD_LOGIC;
    signal result_4_fu_1621_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL9c1_output_0_ce0_local : STD_LOGIC;
    signal p_ZL9c1_output_1_we0_local : STD_LOGIC;
    signal p_ZL9c1_output_1_ce0_local : STD_LOGIC;
    signal icmp_ln13_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln11_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln11_fu_832_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln12_fu_902_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_fu_936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvars_iv_next46_dup_fu_931_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvars_iv_next467_fu_958_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvars_iv_next46_mid1_fu_947_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln11_2_fu_963_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_977_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_916_fu_1010_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_911_fu_1033_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_925_fu_1050_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_912_fu_1072_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_921_fu_1089_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_913_fu_1106_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_922_fu_1118_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_914_fu_1134_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_928_fu_1146_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_910_fu_1162_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_929_fu_1173_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_915_fu_1184_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_920_fu_1195_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_906_fu_1206_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_926_fu_1217_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_907_fu_1228_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_917_fu_1239_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_908_fu_1255_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_927_fu_1266_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_918_fu_1285_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_923_fu_1296_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_909_fu_1313_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_919_fu_1324_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1664_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln19_24_fu_1340_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln19_24_fu_1340_p2 : signal is "no";
    signal tmp_924_fu_1352_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln19_19_fu_1382_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1693_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln19_19_fu_1382_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 of add_ln19_19_fu_1382_p2 : signal is "no";
    signal add_ln19_8_fu_1396_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1721_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln19_13_fu_1400_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1738_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln19_14_fu_1404_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln288_fu_1423_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_fu_1427_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln317_fu_1454_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln317_fu_1457_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln18_fu_1471_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln18_fu_1476_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mantissa_fu_1488_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln18_4_fu_1501_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln18_fu_1508_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_933_fu_1531_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl11_fu_1524_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln23_fu_1538_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln23_fu_1542_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln23_1_fu_1548_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln18_fu_1557_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_931_fu_1561_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_934_fu_1584_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_fu_1577_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln23_2_fu_1591_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln23_1_fu_1595_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln23_3_fu_1601_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln23_1_fu_1604_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln59_fu_1616_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1713_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1730_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter1_stage4 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_1713_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1730_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component lenet_hls_sitofp_32s_32_6_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_hls_mul_8s_8s_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_mul_8s_7s_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_mac_muladd_8s_8s_8s_8_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_mac_muladd_8s_7ns_8ns_8_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_0_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_0_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_0_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_0_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_0_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_1_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_1_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_1_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_1_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_1_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_2_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_2_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_2_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_2_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_2_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_3_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_3_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_3_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_3_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_3_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_4_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_4_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_4_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_4_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_conv_c1_p_ZL10c1_weights_4_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component lenet_hls_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    p_ZL10c1_weights_0_0_U : component lenet_hls_conv_c1_p_ZL10c1_weights_0_0_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_0_0_address0,
        ce0 => p_ZL10c1_weights_0_0_ce0_local,
        q0 => p_ZL10c1_weights_0_0_q0);

    p_ZL10c1_weights_0_1_U : component lenet_hls_conv_c1_p_ZL10c1_weights_0_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_0_1_address0,
        ce0 => p_ZL10c1_weights_0_1_ce0_local,
        q0 => p_ZL10c1_weights_0_1_q0);

    p_ZL10c1_weights_0_2_U : component lenet_hls_conv_c1_p_ZL10c1_weights_0_2_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_0_2_address0,
        ce0 => p_ZL10c1_weights_0_2_ce0_local,
        q0 => p_ZL10c1_weights_0_2_q0);

    p_ZL10c1_weights_0_3_U : component lenet_hls_conv_c1_p_ZL10c1_weights_0_3_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_0_3_address0,
        ce0 => p_ZL10c1_weights_0_3_ce0_local,
        q0 => p_ZL10c1_weights_0_3_q0);

    p_ZL10c1_weights_0_4_U : component lenet_hls_conv_c1_p_ZL10c1_weights_0_4_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_0_4_address0,
        ce0 => p_ZL10c1_weights_0_4_ce0_local,
        q0 => p_ZL10c1_weights_0_4_q0);

    p_ZL10c1_weights_1_0_U : component lenet_hls_conv_c1_p_ZL10c1_weights_1_0_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_1_0_address0,
        ce0 => p_ZL10c1_weights_1_0_ce0_local,
        q0 => p_ZL10c1_weights_1_0_q0);

    p_ZL10c1_weights_1_1_U : component lenet_hls_conv_c1_p_ZL10c1_weights_1_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_1_1_address0,
        ce0 => p_ZL10c1_weights_1_1_ce0_local,
        q0 => p_ZL10c1_weights_1_1_q0);

    p_ZL10c1_weights_1_2_U : component lenet_hls_conv_c1_p_ZL10c1_weights_1_2_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_1_2_address0,
        ce0 => p_ZL10c1_weights_1_2_ce0_local,
        q0 => p_ZL10c1_weights_1_2_q0);

    p_ZL10c1_weights_1_3_U : component lenet_hls_conv_c1_p_ZL10c1_weights_1_3_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_1_3_address0,
        ce0 => p_ZL10c1_weights_1_3_ce0_local,
        q0 => p_ZL10c1_weights_1_3_q0);

    p_ZL10c1_weights_1_4_U : component lenet_hls_conv_c1_p_ZL10c1_weights_1_4_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_1_4_address0,
        ce0 => p_ZL10c1_weights_1_4_ce0_local,
        q0 => p_ZL10c1_weights_1_4_q0);

    p_ZL10c1_weights_2_0_U : component lenet_hls_conv_c1_p_ZL10c1_weights_2_0_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_2_0_address0,
        ce0 => p_ZL10c1_weights_2_0_ce0_local,
        q0 => p_ZL10c1_weights_2_0_q0);

    p_ZL10c1_weights_2_1_U : component lenet_hls_conv_c1_p_ZL10c1_weights_2_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_2_1_address0,
        ce0 => p_ZL10c1_weights_2_1_ce0_local,
        q0 => p_ZL10c1_weights_2_1_q0);

    p_ZL10c1_weights_2_2_U : component lenet_hls_conv_c1_p_ZL10c1_weights_2_2_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_2_2_address0,
        ce0 => p_ZL10c1_weights_2_2_ce0_local,
        q0 => p_ZL10c1_weights_2_2_q0);

    p_ZL10c1_weights_2_3_U : component lenet_hls_conv_c1_p_ZL10c1_weights_2_3_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_2_3_address0,
        ce0 => p_ZL10c1_weights_2_3_ce0_local,
        q0 => p_ZL10c1_weights_2_3_q0);

    p_ZL10c1_weights_2_4_U : component lenet_hls_conv_c1_p_ZL10c1_weights_2_4_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_2_4_address0,
        ce0 => p_ZL10c1_weights_2_4_ce0_local,
        q0 => p_ZL10c1_weights_2_4_q0);

    p_ZL10c1_weights_3_0_U : component lenet_hls_conv_c1_p_ZL10c1_weights_3_0_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_3_0_address0,
        ce0 => p_ZL10c1_weights_3_0_ce0_local,
        q0 => p_ZL10c1_weights_3_0_q0);

    p_ZL10c1_weights_3_1_U : component lenet_hls_conv_c1_p_ZL10c1_weights_3_1_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_3_1_address0,
        ce0 => p_ZL10c1_weights_3_1_ce0_local,
        q0 => p_ZL10c1_weights_3_1_q0);

    p_ZL10c1_weights_3_2_U : component lenet_hls_conv_c1_p_ZL10c1_weights_3_2_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_3_2_address0,
        ce0 => p_ZL10c1_weights_3_2_ce0_local,
        q0 => p_ZL10c1_weights_3_2_q0);

    p_ZL10c1_weights_3_3_U : component lenet_hls_conv_c1_p_ZL10c1_weights_3_3_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_3_3_address0,
        ce0 => p_ZL10c1_weights_3_3_ce0_local,
        q0 => p_ZL10c1_weights_3_3_q0);

    p_ZL10c1_weights_3_4_U : component lenet_hls_conv_c1_p_ZL10c1_weights_3_4_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_3_4_address0,
        ce0 => p_ZL10c1_weights_3_4_ce0_local,
        q0 => p_ZL10c1_weights_3_4_q0);

    p_ZL10c1_weights_4_0_U : component lenet_hls_conv_c1_p_ZL10c1_weights_4_0_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_4_0_address0,
        ce0 => p_ZL10c1_weights_4_0_ce0_local,
        q0 => p_ZL10c1_weights_4_0_q0);

    p_ZL10c1_weights_4_1_U : component lenet_hls_conv_c1_p_ZL10c1_weights_4_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_4_1_address0,
        ce0 => p_ZL10c1_weights_4_1_ce0_local,
        q0 => p_ZL10c1_weights_4_1_q0);

    p_ZL10c1_weights_4_2_U : component lenet_hls_conv_c1_p_ZL10c1_weights_4_2_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_4_2_address0,
        ce0 => p_ZL10c1_weights_4_2_ce0_local,
        q0 => p_ZL10c1_weights_4_2_q0);

    p_ZL10c1_weights_4_3_U : component lenet_hls_conv_c1_p_ZL10c1_weights_4_3_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_4_3_address0,
        ce0 => p_ZL10c1_weights_4_3_ce0_local,
        q0 => p_ZL10c1_weights_4_3_q0);

    p_ZL10c1_weights_4_4_U : component lenet_hls_conv_c1_p_ZL10c1_weights_4_4_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL10c1_weights_4_4_address0,
        ce0 => p_ZL10c1_weights_4_4_ce0_local,
        q0 => p_ZL10c1_weights_4_4_q0);

    mul_8s_8s_8_1_1_U2 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => reg_756,
        din1 => p_ZL10c1_weights_1_3_load_reg_1993,
        dout => mul_ln19_7_fu_1157_p2);

    mul_8s_8s_8_1_1_U3 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => reg_775,
        din1 => p_ZL10c1_weights_0_2_load_reg_1963,
        dout => mul_ln19_13_fu_1250_p2);

    mul_8s_8s_8_1_1_U4 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => reg_775,
        din1 => p_ZL10c1_weights_1_4_load_reg_1998,
        dout => mul_ln19_6_fu_1277_p2);

    mul_8s_7s_8_1_1_U5 : component lenet_hls_mul_8s_7s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        dout_WIDTH => 8)
    port map (
        din0 => reg_761,
        din1 => p_ZL10c1_weights_2_0_load_reg_2003,
        dout => mul_ln19_5_fu_1307_p2);

    mul_8s_8s_8_1_1_U6 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => reg_761,
        din1 => p_ZL10c1_weights_2_4_load_reg_2023,
        dout => mul_ln19_1_fu_1335_p2);

    mul_8s_8s_8_1_1_U7 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => reg_737,
        din1 => p_ZL10c1_weights_1_0_load_reg_1978,
        dout => mul_ln19_10_fu_1363_p2);

    mul_8s_8s_8_1_1_U8 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => reg_737,
        din1 => p_ZL10c1_weights_4_0_load_reg_2038,
        dout => mul_ln19_19_fu_1372_p2);

    mul_8s_8s_8_1_1_U9 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => reg_737,
        din1 => p_ZL10c1_weights_4_3_load_reg_2376,
        dout => mul_ln19_16_fu_1377_p2);

    mul_8s_8s_8_1_1_U10 : component lenet_hls_mul_8s_8s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => reg_761,
        din1 => p_ZL10c1_weights_3_2_load_reg_2366,
        dout => mul_ln19_22_fu_1391_p2);

    mac_muladd_8s_8s_8ns_8_4_1_U11 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_742,
        din1 => p_ZL10c1_weights_1_2_load_reg_1988,
        din2 => mul_ln19_7_fu_1157_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1629_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U12 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_751,
        din1 => p_ZL10c1_weights_1_1_load_reg_1983,
        din2 => grp_fu_1629_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1636_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U13 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_737,
        din1 => p_ZL10c1_weights_0_0_load_reg_1953,
        din2 => mul_ln19_13_fu_1250_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1643_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U14 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_761,
        din1 => p_ZL10c1_weights_2_1_load_reg_2008,
        din2 => mul_ln19_6_fu_1277_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1650_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U15 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_766,
        din1 => p_ZL10c1_weights_0_1_load_reg_1958,
        din2 => grp_fu_1643_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1657_p3);

    mac_muladd_8s_8s_8s_8_4_1_U16 : component lenet_hls_mac_muladd_8s_8s_8s_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_771,
        din1 => p_ZL10c1_weights_4_4_load_reg_2048,
        din2 => mul_ln19_5_fu_1307_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1664_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U17 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_742,
        din1 => p_ZL10c1_weights_2_3_load_reg_2018,
        din2 => mul_ln19_1_fu_1335_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1672_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U18 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_766,
        din1 => p_ZL10c1_weights_2_2_load_reg_2013,
        din2 => grp_fu_1672_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1679_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U19 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_747,
        din1 => p_ZL10c1_weights_0_4_load_reg_1973,
        din2 => mul_ln19_10_fu_1363_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1686_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U20 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => input_r_load_3_reg_2221,
        din1 => p_ZL10c1_weights_0_3_load_reg_1968,
        din2 => grp_fu_1686_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1693_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U21 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_751,
        din1 => p_ZL10c1_weights_3_4_load_reg_2033,
        din2 => mul_ln19_19_fu_1372_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1700_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U22 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => input_r_load_21_reg_2191,
        din1 => p_ZL10c1_weights_4_1_load_reg_2043,
        din2 => mul_ln19_16_fu_1377_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1707_p3);

    mac_muladd_8s_7ns_8ns_8_4_1_U23 : component lenet_hls_mac_muladd_8s_7ns_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_742,
        din1 => grp_fu_1713_p1,
        din2 => grp_fu_1700_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1713_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U24 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_747,
        din1 => p_ZL10c1_weights_4_2_q0,
        din2 => grp_fu_1707_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1721_p3);

    mac_muladd_8s_7ns_8ns_8_4_1_U25 : component lenet_hls_mac_muladd_8s_7ns_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_756,
        din1 => grp_fu_1730_p1,
        din2 => mul_ln19_22_fu_1391_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1730_p3);

    mac_muladd_8s_8s_8ns_8_4_1_U26 : component lenet_hls_mac_muladd_8s_8s_8ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_771,
        din1 => p_ZL10c1_weights_3_0_load_reg_2356,
        din2 => grp_fu_1730_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1738_p3);

    flow_control_loop_pipe_sequential_init_U : component lenet_hls_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage12,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage12)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage12_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage12_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage4) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    c_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                c_fu_154 <= ap_const_lv5_0;
            elsif (((icmp_ln11_reg_1781 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                c_fu_154 <= add_ln19_fu_1028_p2;
            end if; 
        end if;
    end process;

    f_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                f_fu_166 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln11_fu_811_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                f_fu_166 <= select_ln11_1_fu_870_p3;
            end if; 
        end if;
    end process;

    indvar_flatten14_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten14_fu_170 <= ap_const_lv13_0;
            elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln11_fu_811_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                indvar_flatten14_fu_170 <= add_ln11_1_fu_817_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_fu_162 <= ap_const_lv10_0;
            elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln11_fu_811_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                indvar_flatten_fu_162 <= select_ln12_1_fu_908_p3;
            end if; 
        end if;
    end process;

    r_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                r_fu_158 <= ap_const_lv5_0;
            elsif (((icmp_ln11_reg_1781 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                r_fu_158 <= select_ln12_fu_952_p3;
            end if; 
        end if;
    end process;

    reg_737_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                reg_737 <= input_r_q1;
            elsif ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
                reg_737 <= input_r_q0;
            end if; 
        end if;
    end process;

    reg_742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                reg_742 <= input_r_q0;
            elsif ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                reg_742 <= input_r_q1;
            end if; 
        end if;
    end process;

    reg_751_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    reg_751 <= input_r_q0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    reg_751 <= input_r_q1;
                end if;
            end if; 
        end if;
    end process;

    reg_756_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    reg_756 <= input_r_q1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    reg_756 <= input_r_q0;
                end if;
            end if; 
        end if;
    end process;

    reg_761_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                reg_761 <= input_r_q0;
            elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                reg_761 <= input_r_q1;
            end if; 
        end if;
    end process;

    reg_766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                    reg_766 <= input_r_q1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                    reg_766 <= input_r_q0;
                end if;
            end if; 
        end if;
    end process;

    reg_775_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                    reg_775 <= input_r_q1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                    reg_775 <= input_r_q0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln19_10_reg_2386 <= grp_fu_1679_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                add_ln19_13_reg_2436 <= add_ln19_13_fu_1400_p2;
                empty_35_reg_2158 <= empty_35_fu_1129_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                add_ln19_16_reg_2281 <= grp_fu_1657_p3;
                add_ln19_22_reg_2286 <= grp_fu_1650_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln19_1_reg_2075 <= add_ln19_1_fu_1004_p2;
                c_mid2_reg_1930 <= c_mid2_fu_940_p3;
                empty_32_reg_2053 <= empty_32_fu_970_p3;
                lshr_ln_reg_2070 <= c_mid2_fu_940_p3(4 downto 1);
                lshr_ln_reg_2070_pp0_iter1_reg <= lshr_ln_reg_2070;
                lshr_ln_reg_2070_pp0_iter2_reg <= lshr_ln_reg_2070_pp0_iter1_reg;
                p_ZL10c1_weights_0_0_load_reg_1953 <= p_ZL10c1_weights_0_0_q0;
                p_ZL10c1_weights_0_1_load_reg_1958 <= p_ZL10c1_weights_0_1_q0;
                p_ZL10c1_weights_0_2_load_reg_1963 <= p_ZL10c1_weights_0_2_q0;
                p_ZL10c1_weights_0_3_load_reg_1968 <= p_ZL10c1_weights_0_3_q0;
                p_ZL10c1_weights_0_4_load_reg_1973 <= p_ZL10c1_weights_0_4_q0;
                p_ZL10c1_weights_1_0_load_reg_1978 <= p_ZL10c1_weights_1_0_q0;
                p_ZL10c1_weights_1_1_load_reg_1983 <= p_ZL10c1_weights_1_1_q0;
                p_ZL10c1_weights_1_2_load_reg_1988 <= p_ZL10c1_weights_1_2_q0;
                p_ZL10c1_weights_1_3_load_reg_1993 <= p_ZL10c1_weights_1_3_q0;
                p_ZL10c1_weights_1_4_load_reg_1998 <= p_ZL10c1_weights_1_4_q0;
                p_ZL10c1_weights_2_0_load_reg_2003 <= p_ZL10c1_weights_2_0_q0;
                p_ZL10c1_weights_2_1_load_reg_2008 <= p_ZL10c1_weights_2_1_q0;
                p_ZL10c1_weights_2_2_load_reg_2013 <= p_ZL10c1_weights_2_2_q0;
                p_ZL10c1_weights_2_3_load_reg_2018 <= p_ZL10c1_weights_2_3_q0;
                p_ZL10c1_weights_2_4_load_reg_2023 <= p_ZL10c1_weights_2_4_q0;
                p_ZL10c1_weights_3_0_load_reg_2356 <= p_ZL10c1_weights_3_0_q0;
                p_ZL10c1_weights_3_2_load_reg_2366 <= p_ZL10c1_weights_3_2_q0;
                p_ZL10c1_weights_3_3_load_reg_2028 <= p_ZL10c1_weights_3_3_q0;
                p_ZL10c1_weights_3_4_load_reg_2033 <= p_ZL10c1_weights_3_4_q0;
                p_ZL10c1_weights_4_0_load_reg_2038 <= p_ZL10c1_weights_4_0_q0;
                p_ZL10c1_weights_4_1_load_reg_2043 <= p_ZL10c1_weights_4_1_q0;
                p_ZL10c1_weights_4_3_load_reg_2376 <= p_ZL10c1_weights_4_3_q0;
                p_ZL10c1_weights_4_4_load_reg_2048 <= p_ZL10c1_weights_4_4_q0;
                select_ln12_reg_1941 <= select_ln12_fu_952_p3;
                select_ln12_reg_1941_pp0_iter1_reg <= select_ln12_reg_1941;
                select_ln12_reg_1941_pp0_iter2_reg <= select_ln12_reg_1941_pp0_iter1_reg;
                tmp_930_reg_2492 <= lshr_ln18_fu_1508_p2(31 downto 24);
                trunc_ln13_reg_2066 <= trunc_ln13_fu_990_p1;
                trunc_ln13_reg_2066_pp0_iter1_reg <= trunc_ln13_reg_2066;
                trunc_ln13_reg_2066_pp0_iter2_reg <= trunc_ln13_reg_2066_pp0_iter1_reg;
                    zext_ln15_reg_2482(23 downto 1) <= zext_ln15_fu_1497_p1(23 downto 1);
                    zext_ln18_reg_2487(31 downto 0) <= zext_ln18_fu_1504_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                add_ln19_21_reg_2211 <= grp_fu_1636_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln19_25_reg_2306 <= add_ln19_25_fu_1344_p2;
                trunc_ln342_reg_2467 <= trunc_ln342_fu_1450_p1;
                xs_exp_reg_2461 <= data_fu_1427_p3(30 downto 23);
                xs_sign_reg_2456 <= data_fu_1427_p3(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln19_26_reg_2406 <= add_ln19_26_fu_1386_p2;
                add_ln19_3_reg_2101 <= add_ln19_3_fu_1045_p2;
                add_ln19_reg_2088 <= add_ln19_fu_1028_p2;
                add_ln23_reg_2497 <= add_ln23_fu_1551_p2;
                val_reg_2503 <= val_fu_1571_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                add_ln19_2_reg_2127 <= add_ln19_2_fu_1084_p2;
                empty_33_reg_2114 <= empty_33_fu_1067_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                add_ln19_7_reg_2421 <= grp_fu_1713_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                add_ln19_8_reg_2426 <= add_ln19_8_fu_1396_p2;
                empty_34_reg_2140 <= empty_34_fu_1101_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                and_ln11_reg_1808 <= and_ln11_fu_864_p2;
                c_load_reg_1785 <= c_fu_154;
                icmp_ln11_reg_1781 <= icmp_ln11_fu_811_p2;
                icmp_ln11_reg_1781_pp0_iter1_reg <= icmp_ln11_reg_1781;
                icmp_ln12_reg_1795 <= icmp_ln12_fu_838_p2;
                r_load_reg_1790 <= r_fu_158;
                select_ln11_1_reg_1815 <= select_ln11_1_fu_870_p3;
                select_ln11_1_reg_1815_pp0_iter1_reg <= select_ln11_1_reg_1815;
                select_ln11_1_reg_1815_pp0_iter2_reg <= select_ln11_1_reg_1815_pp0_iter1_reg;
                select_ln11_reg_1801 <= select_ln11_fu_844_p3;
                select_ln18_reg_2477 <= select_ln18_fu_1480_p3;
                tmp_936_reg_2472 <= add_ln317_fu_1457_p2(8 downto 8);
                    zext_ln11_reg_1821(2 downto 0) <= zext_ln11_fu_878_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                icmp_ln6_reg_2446 <= icmp_ln6_fu_1413_p2;
                sum_reg_2441 <= sum_fu_1408_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                input_r_load_21_reg_2191 <= input_r_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                input_r_load_3_reg_2221 <= input_r_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_747 <= input_r_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)))) then
                reg_771 <= input_r_q1;
            end if;
        end if;
    end process;
    zext_ln11_reg_1821(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    zext_ln15_reg_2482(0) <= '0';
    zext_ln15_reg_2482(54 downto 24) <= "0000000000000000000000000000001";
    zext_ln18_reg_2487(54 downto 32) <= "00000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage12_subdone, ap_block_pp0_stage4_subdone, ap_condition_exit_pp0_iter1_stage4, ap_idle_pp0_0to0, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage4) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    add_ln11_1_fu_817_p2 <= std_logic_vector(unsigned(indvar_flatten14_fu_170) + unsigned(ap_const_lv13_1));
    add_ln11_fu_832_p2 <= std_logic_vector(unsigned(f_fu_166) + unsigned(ap_const_lv3_1));
    add_ln12_fu_902_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_162) + unsigned(ap_const_lv10_1));
    add_ln19_13_fu_1400_p0 <= grp_fu_1738_p3;
    add_ln19_13_fu_1400_p2 <= std_logic_vector(signed(add_ln19_13_fu_1400_p0) + signed(add_ln19_10_reg_2386));
    add_ln19_14_fu_1404_p2 <= std_logic_vector(unsigned(add_ln19_13_reg_2436) + unsigned(add_ln19_8_reg_2426));
    add_ln19_19_fu_1382_p0 <= grp_fu_1693_p3;
    add_ln19_19_fu_1382_p2 <= std_logic_vector(signed(add_ln19_19_fu_1382_p0) + signed(add_ln19_16_reg_2281));
    add_ln19_1_fu_1004_p2 <= std_logic_vector(unsigned(c_mid2_fu_940_p3) + unsigned(ap_const_lv5_2));
    add_ln19_24_fu_1340_p2 <= std_logic_vector(signed(grp_fu_1664_p3) + signed(add_ln19_22_reg_2286));
    add_ln19_25_fu_1344_p2 <= std_logic_vector(unsigned(add_ln19_24_fu_1340_p2) + unsigned(add_ln19_21_reg_2211));
    add_ln19_26_fu_1386_p2 <= std_logic_vector(unsigned(add_ln19_25_reg_2306) + unsigned(add_ln19_19_fu_1382_p2));
    add_ln19_2_fu_1084_p2 <= std_logic_vector(unsigned(c_mid2_reg_1930) + unsigned(ap_const_lv5_3));
    add_ln19_3_fu_1045_p2 <= std_logic_vector(unsigned(c_mid2_reg_1930) + unsigned(ap_const_lv5_4));
    add_ln19_8_fu_1396_p1 <= grp_fu_1721_p3;
    add_ln19_8_fu_1396_p2 <= std_logic_vector(signed(add_ln19_7_reg_2421) + signed(add_ln19_8_fu_1396_p1));
    add_ln19_fu_1028_p2 <= std_logic_vector(unsigned(c_mid2_reg_1930) + unsigned(ap_const_lv5_1));
    add_ln23_1_fu_1604_p2 <= std_logic_vector(unsigned(sub_ln23_1_fu_1595_p2) + unsigned(zext_ln23_3_fu_1601_p1));
    add_ln23_fu_1551_p2 <= std_logic_vector(unsigned(sub_ln23_fu_1542_p2) + unsigned(zext_ln23_1_fu_1548_p1));
    add_ln317_fu_1457_p2 <= std_logic_vector(unsigned(zext_ln317_fu_1454_p1) + unsigned(ap_const_lv9_181));
    and_ln11_fu_864_p2 <= (xor_ln11_fu_852_p2 and icmp_ln13_fu_858_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage12_assign_proc : process(ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln11_reg_1781)
    begin
        if (((icmp_ln11_reg_1781 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            ap_condition_exit_pp0_iter0_stage12 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, icmp_ln11_reg_1781_pp0_iter1_reg, ap_block_pp0_stage4_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (icmp_ln11_reg_1781_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            ap_condition_exit_pp0_iter1_stage4 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage4 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage12;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln288_fu_1423_p1 <= grp_fu_4231_p_dout0;
    c_mid2_fu_940_p3 <= 
        ap_const_lv5_0 when (empty_fu_936_p2(0) = '1') else 
        c_load_reg_1785;
    data_fu_1427_p3 <= 
        bitcast_ln288_fu_1423_p1 when (icmp_ln6_reg_2446(0) = '1') else 
        ap_const_lv32_0;
    empty_32_fu_970_p3 <= 
        indvars_iv_next46_mid1_fu_947_p2 when (and_ln11_reg_1808(0) = '1') else 
        select_ln11_2_fu_963_p3;
    empty_33_fu_1067_p2 <= std_logic_vector(unsigned(select_ln12_reg_1941) + unsigned(ap_const_lv5_2));
    empty_34_fu_1101_p2 <= std_logic_vector(unsigned(select_ln12_reg_1941) + unsigned(ap_const_lv5_3));
    empty_35_fu_1129_p2 <= std_logic_vector(unsigned(select_ln12_reg_1941) + unsigned(ap_const_lv5_4));
    empty_fu_936_p2 <= (icmp_ln12_reg_1795 or and_ln11_reg_1808);
    grp_fu_1713_p1 <= grp_fu_1713_p10(7 - 1 downto 0);
    grp_fu_1713_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZL10c1_weights_3_3_load_reg_2028),8));
    grp_fu_1730_p1 <= grp_fu_1730_p10(7 - 1 downto 0);
    grp_fu_1730_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZL10c1_weights_3_1_q0),8));
    grp_fu_4231_p_ce <= ap_const_logic_1;
    grp_fu_4231_p_din0 <= sext_ln6_fu_1419_p1;
    icmp_ln11_fu_811_p2 <= "1" when (indvar_flatten14_fu_170 = ap_const_lv13_1260) else "0";
    icmp_ln12_fu_838_p2 <= "1" when (indvar_flatten_fu_162 = ap_const_lv10_310) else "0";
    icmp_ln13_fu_858_p2 <= "1" when (c_fu_154 = ap_const_lv5_1C) else "0";
    icmp_ln6_fu_1413_p2 <= "1" when (signed(sum_fu_1408_p2) > signed(ap_const_lv8_0)) else "0";
    indvars_iv_next467_fu_958_p2 <= std_logic_vector(unsigned(r_load_reg_1790) + unsigned(ap_const_lv5_1));
    indvars_iv_next46_dup_fu_931_p2 <= std_logic_vector(unsigned(select_ln11_reg_1801) + unsigned(ap_const_lv5_1));
    indvars_iv_next46_mid1_fu_947_p2 <= std_logic_vector(unsigned(select_ln11_reg_1801) + unsigned(ap_const_lv5_2));
    input_r_address0 <= input_r_address0_local;

    input_r_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage12, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1, zext_ln19_fu_985_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln19_20_fu_1057_p1, ap_block_pp0_stage4, zext_ln19_16_fu_1096_p1, ap_block_pp0_stage5, zext_ln19_17_fu_1124_p1, ap_block_pp0_stage6, zext_ln19_23_fu_1152_p1, zext_ln19_5_fu_1168_p1, ap_block_pp0_stage7, zext_ln19_10_fu_1190_p1, ap_block_pp0_stage8, zext_ln19_1_fu_1212_p1, ap_block_pp0_stage9, zext_ln19_2_fu_1234_p1, ap_block_pp0_stage10, ap_block_pp0_stage11, zext_ln19_22_fu_1272_p1, zext_ln19_13_fu_1291_p1, ap_block_pp0_stage12, ap_block_pp0_stage0, zext_ln19_14_fu_1330_p1, zext_ln19_19_fu_1358_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            input_r_address0_local <= zext_ln19_19_fu_1358_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_r_address0_local <= zext_ln19_14_fu_1330_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            input_r_address0_local <= zext_ln19_13_fu_1291_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            input_r_address0_local <= zext_ln19_22_fu_1272_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            input_r_address0_local <= zext_ln19_2_fu_1234_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            input_r_address0_local <= zext_ln19_1_fu_1212_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            input_r_address0_local <= zext_ln19_10_fu_1190_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            input_r_address0_local <= zext_ln19_5_fu_1168_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            input_r_address0_local <= zext_ln19_23_fu_1152_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            input_r_address0_local <= zext_ln19_17_fu_1124_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            input_r_address0_local <= zext_ln19_16_fu_1096_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            input_r_address0_local <= zext_ln19_20_fu_1057_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            input_r_address0_local <= zext_ln19_fu_985_p1(10 - 1 downto 0);
        else 
            input_r_address0_local <= "XXXXXXXXXX";
        end if; 
    end process;

    input_r_address1 <= input_r_address1_local;

    input_r_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage12, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage2, zext_ln19_11_fu_1018_p1, zext_ln19_6_fu_1040_p1, ap_block_pp0_stage3, zext_ln19_7_fu_1079_p1, ap_block_pp0_stage4, zext_ln19_8_fu_1113_p1, ap_block_pp0_stage5, zext_ln19_9_fu_1141_p1, ap_block_pp0_stage6, ap_block_pp0_stage7, zext_ln19_24_fu_1179_p1, ap_block_pp0_stage8, zext_ln19_15_fu_1201_p1, ap_block_pp0_stage9, zext_ln19_21_fu_1223_p1, ap_block_pp0_stage10, zext_ln19_12_fu_1245_p1, zext_ln19_3_fu_1261_p1, ap_block_pp0_stage11, ap_block_pp0_stage12, zext_ln19_18_fu_1302_p1, zext_ln19_4_fu_1319_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_r_address1_local <= zext_ln19_4_fu_1319_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            input_r_address1_local <= zext_ln19_18_fu_1302_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            input_r_address1_local <= zext_ln19_3_fu_1261_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            input_r_address1_local <= zext_ln19_12_fu_1245_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            input_r_address1_local <= zext_ln19_21_fu_1223_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            input_r_address1_local <= zext_ln19_15_fu_1201_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            input_r_address1_local <= zext_ln19_24_fu_1179_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            input_r_address1_local <= zext_ln19_9_fu_1141_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            input_r_address1_local <= zext_ln19_8_fu_1113_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            input_r_address1_local <= zext_ln19_7_fu_1079_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            input_r_address1_local <= zext_ln19_6_fu_1040_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            input_r_address1_local <= zext_ln19_11_fu_1018_p1(10 - 1 downto 0);
        else 
            input_r_address1_local <= "XXXXXXXXXX";
        end if; 
    end process;

    input_r_ce0 <= input_r_ce0_local;

    input_r_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage12, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_r_ce0_local <= ap_const_logic_1;
        else 
            input_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_r_ce1 <= input_r_ce1_local;

    input_r_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage12, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_r_ce1_local <= ap_const_logic_1;
        else 
            input_r_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln18_fu_1508_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_fu_1497_p1),to_integer(unsigned('0' & zext_ln18_fu_1504_p1(31-1 downto 0)))));
    mantissa_fu_1488_p4 <= ((ap_const_lv1_1 & trunc_ln342_reg_2467) & ap_const_lv1_0);
    p_ZL10c1_weights_0_0_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_0_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_0_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_0_1_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_0_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_0_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_0_2_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_0_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_0_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_0_3_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_0_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_0_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_0_4_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_0_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_0_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_0_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_1_0_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_1_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_1_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_1_1_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_1_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_1_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_1_2_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_1_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_1_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_1_3_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_1_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_1_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_1_4_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_1_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_1_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_1_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_2_0_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_2_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_2_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_2_1_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_2_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_2_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_2_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_2_2_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_2_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_2_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_2_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_2_3_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_2_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_2_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_2_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_2_4_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_2_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_2_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_2_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_3_0_address0 <= zext_ln11_reg_1821(3 - 1 downto 0);

    p_ZL10c1_weights_3_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_3_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_3_1_address0 <= zext_ln11_reg_1821(3 - 1 downto 0);

    p_ZL10c1_weights_3_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_3_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_3_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_3_2_address0 <= zext_ln11_reg_1821(3 - 1 downto 0);

    p_ZL10c1_weights_3_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_3_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_3_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_3_3_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_3_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_3_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_3_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_3_4_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_3_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_3_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_3_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_4_0_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_4_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_4_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_4_1_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_4_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_4_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_4_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_4_2_address0 <= zext_ln11_reg_1821(3 - 1 downto 0);

    p_ZL10c1_weights_4_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_4_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_4_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_4_3_address0 <= zext_ln11_reg_1821(3 - 1 downto 0);

    p_ZL10c1_weights_4_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_4_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_4_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL10c1_weights_4_4_address0 <= zext_ln11_fu_878_p1(3 - 1 downto 0);

    p_ZL10c1_weights_4_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZL10c1_weights_4_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL10c1_weights_4_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL9c1_output_0_address0 <= zext_ln23_4_fu_1610_p1(12 - 1 downto 0);
    p_ZL9c1_output_0_ce0 <= p_ZL9c1_output_0_ce0_local;

    p_ZL9c1_output_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            p_ZL9c1_output_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL9c1_output_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL9c1_output_0_d0 <= result_4_fu_1621_p3;
    p_ZL9c1_output_0_we0 <= p_ZL9c1_output_0_we0_local;

    p_ZL9c1_output_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln13_reg_2066_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln13_reg_2066_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            p_ZL9c1_output_0_we0_local <= ap_const_logic_1;
        else 
            p_ZL9c1_output_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL9c1_output_1_address0 <= zext_ln23_4_fu_1610_p1(12 - 1 downto 0);
    p_ZL9c1_output_1_ce0 <= p_ZL9c1_output_1_ce0_local;

    p_ZL9c1_output_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            p_ZL9c1_output_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL9c1_output_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL9c1_output_1_d0 <= result_4_fu_1621_p3;
    p_ZL9c1_output_1_we0 <= p_ZL9c1_output_1_we0_local;

    p_ZL9c1_output_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln13_reg_2066_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln13_reg_2066_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            p_ZL9c1_output_1_we0_local <= ap_const_logic_1;
        else 
            p_ZL9c1_output_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_shl11_fu_1524_p3 <= (select_ln11_1_reg_1815_pp0_iter2_reg & ap_const_lv5_0);
    p_shl_fu_1577_p3 <= (add_ln23_reg_2497 & ap_const_lv4_0);
    result_4_fu_1621_p3 <= 
        sub_ln59_fu_1616_p2 when (xs_sign_reg_2456(0) = '1') else 
        val_reg_2503;
    select_ln11_1_fu_870_p3 <= 
        add_ln11_fu_832_p2 when (icmp_ln12_fu_838_p2(0) = '1') else 
        f_fu_166;
    select_ln11_2_fu_963_p3 <= 
        ap_const_lv5_1 when (icmp_ln12_reg_1795(0) = '1') else 
        indvars_iv_next467_fu_958_p2;
    select_ln11_fu_844_p3 <= 
        ap_const_lv5_0 when (icmp_ln12_fu_838_p2(0) = '1') else 
        r_fu_158;
    select_ln12_1_fu_908_p3 <= 
        ap_const_lv10_1 when (icmp_ln12_fu_838_p2(0) = '1') else 
        add_ln12_fu_902_p2;
    select_ln12_fu_952_p3 <= 
        indvars_iv_next46_dup_fu_931_p2 when (and_ln11_reg_1808(0) = '1') else 
        select_ln11_reg_1801;
    select_ln18_fu_1480_p3 <= 
        sext_ln18_fu_1476_p1 when (tmp_936_fu_1463_p3(0) = '1') else 
        add_ln317_fu_1457_p2;
        sext_ln18_4_fu_1501_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_reg_2477),32));

        sext_ln18_fu_1476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_fu_1471_p2),9));

        sext_ln6_fu_1419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_reg_2441),32));

    shl_ln18_fu_1557_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_reg_2482),to_integer(unsigned('0' & zext_ln18_reg_2487(31-1 downto 0)))));
    sub_ln18_fu_1471_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_reg_2461));
    sub_ln23_1_fu_1595_p2 <= std_logic_vector(unsigned(p_shl_fu_1577_p3) - unsigned(zext_ln23_2_fu_1591_p1));
    sub_ln23_fu_1542_p2 <= std_logic_vector(unsigned(p_shl11_fu_1524_p3) - unsigned(zext_ln23_fu_1538_p1));
    sub_ln59_fu_1616_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(val_reg_2503));
    sum_fu_1408_p2 <= std_logic_vector(unsigned(add_ln19_26_reg_2406) + unsigned(add_ln19_14_fu_1404_p2));
    tmp_906_fu_1206_p3 <= (empty_32_reg_2053 & c_mid2_reg_1930);
    tmp_907_fu_1228_p3 <= (empty_33_reg_2114 & c_mid2_reg_1930);
    tmp_908_fu_1255_p3 <= (empty_34_reg_2140 & c_mid2_reg_1930);
    tmp_909_fu_1313_p3 <= (empty_35_reg_2158 & c_mid2_reg_1930);
    tmp_910_fu_1162_p3 <= (select_ln12_reg_1941 & add_ln19_reg_2088);
    tmp_911_fu_1033_p3 <= (empty_32_reg_2053 & add_ln19_fu_1028_p2);
    tmp_912_fu_1072_p3 <= (empty_33_fu_1067_p2 & add_ln19_reg_2088);
    tmp_913_fu_1106_p3 <= (empty_34_fu_1101_p2 & add_ln19_reg_2088);
    tmp_914_fu_1134_p3 <= (empty_35_fu_1129_p2 & add_ln19_reg_2088);
    tmp_915_fu_1184_p3 <= (select_ln12_reg_1941 & add_ln19_1_reg_2075);
    tmp_916_fu_1010_p3 <= (empty_32_fu_970_p3 & add_ln19_1_fu_1004_p2);
    tmp_917_fu_1239_p3 <= (empty_33_reg_2114 & add_ln19_1_reg_2075);
    tmp_918_fu_1285_p3 <= (empty_34_reg_2140 & add_ln19_1_reg_2075);
    tmp_919_fu_1324_p3 <= (empty_35_reg_2158 & add_ln19_1_reg_2075);
    tmp_920_fu_1195_p3 <= (select_ln12_reg_1941 & add_ln19_2_reg_2127);
    tmp_921_fu_1089_p3 <= (empty_32_reg_2053 & add_ln19_2_fu_1084_p2);
    tmp_922_fu_1118_p3 <= (empty_33_reg_2114 & add_ln19_2_reg_2127);
    tmp_923_fu_1296_p3 <= (empty_34_reg_2140 & add_ln19_2_reg_2127);
    tmp_924_fu_1352_p3 <= (empty_35_reg_2158 & add_ln19_2_reg_2127);
    tmp_925_fu_1050_p3 <= (select_ln12_reg_1941 & add_ln19_3_fu_1045_p2);
    tmp_926_fu_1217_p3 <= (empty_32_reg_2053 & add_ln19_3_reg_2101);
    tmp_927_fu_1266_p3 <= (empty_33_reg_2114 & add_ln19_3_reg_2101);
    tmp_928_fu_1146_p3 <= (empty_34_reg_2140 & add_ln19_3_reg_2101);
    tmp_929_fu_1173_p3 <= (empty_35_reg_2158 & add_ln19_3_reg_2101);
    tmp_931_fu_1561_p4 <= shl_ln18_fu_1557_p2(31 downto 24);
    tmp_933_fu_1531_p3 <= (select_ln11_1_reg_1815_pp0_iter2_reg & ap_const_lv2_0);
    tmp_934_fu_1584_p3 <= (add_ln23_reg_2497 & ap_const_lv1_0);
    tmp_936_fu_1463_p3 <= add_ln317_fu_1457_p2(8 downto 8);
    tmp_s_fu_977_p3 <= (select_ln12_fu_952_p3 & c_mid2_fu_940_p3);
    trunc_ln13_fu_990_p1 <= c_mid2_fu_940_p3(1 - 1 downto 0);
    trunc_ln342_fu_1450_p1 <= data_fu_1427_p3(23 - 1 downto 0);
    val_fu_1571_p3 <= 
        tmp_930_reg_2492 when (tmp_936_reg_2472(0) = '1') else 
        tmp_931_fu_1561_p4;
    xor_ln11_fu_852_p2 <= (icmp_ln12_fu_838_p2 xor ap_const_lv1_1);
    zext_ln11_fu_878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln11_1_fu_870_p3),64));
    zext_ln15_fu_1497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_fu_1488_p4),55));
    zext_ln18_fu_1504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_4_fu_1501_p1),55));
    zext_ln19_10_fu_1190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_915_fu_1184_p3),64));
    zext_ln19_11_fu_1018_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_916_fu_1010_p3),64));
    zext_ln19_12_fu_1245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_917_fu_1239_p3),64));
    zext_ln19_13_fu_1291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_918_fu_1285_p3),64));
    zext_ln19_14_fu_1330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_919_fu_1324_p3),64));
    zext_ln19_15_fu_1201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_920_fu_1195_p3),64));
    zext_ln19_16_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_921_fu_1089_p3),64));
    zext_ln19_17_fu_1124_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_922_fu_1118_p3),64));
    zext_ln19_18_fu_1302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_923_fu_1296_p3),64));
    zext_ln19_19_fu_1358_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_924_fu_1352_p3),64));
    zext_ln19_1_fu_1212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_906_fu_1206_p3),64));
    zext_ln19_20_fu_1057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_925_fu_1050_p3),64));
    zext_ln19_21_fu_1223_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_926_fu_1217_p3),64));
    zext_ln19_22_fu_1272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_927_fu_1266_p3),64));
    zext_ln19_23_fu_1152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_928_fu_1146_p3),64));
    zext_ln19_24_fu_1179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_929_fu_1173_p3),64));
    zext_ln19_2_fu_1234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_907_fu_1228_p3),64));
    zext_ln19_3_fu_1261_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_908_fu_1255_p3),64));
    zext_ln19_4_fu_1319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_909_fu_1313_p3),64));
    zext_ln19_5_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_910_fu_1162_p3),64));
    zext_ln19_6_fu_1040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_911_fu_1033_p3),64));
    zext_ln19_7_fu_1079_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_912_fu_1072_p3),64));
    zext_ln19_8_fu_1113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_913_fu_1106_p3),64));
    zext_ln19_9_fu_1141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_914_fu_1134_p3),64));
    zext_ln19_fu_985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_977_p3),64));
    zext_ln23_1_fu_1548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln12_reg_1941_pp0_iter2_reg),8));
    zext_ln23_2_fu_1591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_934_fu_1584_p3),12));
    zext_ln23_3_fu_1601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_2070_pp0_iter2_reg),12));
    zext_ln23_4_fu_1610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln23_1_fu_1604_p2),64));
    zext_ln23_fu_1538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_933_fu_1531_p3),8));
    zext_ln317_fu_1454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_reg_2461),9));
end behav;
