{"sha": "1255f800a818d6bca3ae82d7025a848a1a2ec80b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTI1NWY4MDBhODE4ZDZiY2EzYWU4MmQ3MDI1YTg0OGExYTJlYzgwYg==", "commit": {"author": {"name": "David S. Miller", "email": "davem@davemloft.net", "date": "2011-10-23T22:21:51Z"}, "committer": {"name": "David S. Miller", "email": "davem@gcc.gnu.org", "date": "2011-10-23T22:21:51Z"}, "message": "Add missing fzero/fone cases to DImode move on 32-bit v9 sparc.\n\n\t* config/sparc/sparc.md (*movdi_insn_sp32_v9): Add alternatives for\n\tgenerating fzero and fone instructions.\n\t(DImode const_int --> reg splitter): Only trigger for integer regs.\n\nFrom-SVN: r180352", "tree": {"sha": "2b8ea2a4844744cb8b9c51aadf3be860d748357f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2b8ea2a4844744cb8b9c51aadf3be860d748357f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1255f800a818d6bca3ae82d7025a848a1a2ec80b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1255f800a818d6bca3ae82d7025a848a1a2ec80b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1255f800a818d6bca3ae82d7025a848a1a2ec80b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1255f800a818d6bca3ae82d7025a848a1a2ec80b/comments", "author": {"login": "davem330", "id": 1053866, "node_id": "MDQ6VXNlcjEwNTM4NjY=", "avatar_url": "https://avatars.githubusercontent.com/u/1053866?v=4", "gravatar_id": "", "url": "https://api.github.com/users/davem330", "html_url": "https://github.com/davem330", "followers_url": "https://api.github.com/users/davem330/followers", "following_url": "https://api.github.com/users/davem330/following{/other_user}", "gists_url": "https://api.github.com/users/davem330/gists{/gist_id}", "starred_url": "https://api.github.com/users/davem330/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/davem330/subscriptions", "organizations_url": "https://api.github.com/users/davem330/orgs", "repos_url": "https://api.github.com/users/davem330/repos", "events_url": "https://api.github.com/users/davem330/events{/privacy}", "received_events_url": "https://api.github.com/users/davem330/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "4d1a883835b28085e2d6e6a13c4745680e4f2ef6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4d1a883835b28085e2d6e6a13c4745680e4f2ef6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4d1a883835b28085e2d6e6a13c4745680e4f2ef6"}], "stats": {"total": 26, "additions": 19, "deletions": 7}, "files": [{"sha": "be793674a2593e95a22af9317b023a5243af9bcc", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1255f800a818d6bca3ae82d7025a848a1a2ec80b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1255f800a818d6bca3ae82d7025a848a1a2ec80b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1255f800a818d6bca3ae82d7025a848a1a2ec80b", "patch": "@@ -1,5 +1,9 @@\n 2011-10-23  David S. Miller  <davem@davemloft.net>\n \n+\t* config/sparc/sparc.md (*movdi_insn_sp32_v9): Add alternatives for\n+\tgenerating fzero and fone instructions.\n+\t(DImode const_int --> reg splitter): Only trigger for integer regs.\n+\n \t* config/sparc/predicates.md (input_operand): Disallow vector\n \tconstants other than 0 and -1.\n \t* config/sparc/sparc.c (sparc_preferred_reload_class): Return"}, {"sha": "fa27bba4bf1a453c2072a9a08d3705f0d06d1c10", "filename": "gcc/config/sparc/sparc.md", "status": "modified", "additions": 15, "deletions": 7, "changes": 22, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1255f800a818d6bca3ae82d7025a848a1a2ec80b/gcc%2Fconfig%2Fsparc%2Fsparc.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1255f800a818d6bca3ae82d7025a848a1a2ec80b/gcc%2Fconfig%2Fsparc%2Fsparc.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fsparc%2Fsparc.md?ref=1255f800a818d6bca3ae82d7025a848a1a2ec80b", "patch": "@@ -1488,9 +1488,9 @@\n \n (define_insn \"*movdi_insn_sp32_v9\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\"\n-\t\t\t\t\t\"=T,o,T,U,o,r,r,r,?T,?f,?f,?o,?e,?e,?W\")\n+\t\t\t\t\t\"=T,o,T,U,o,r,r,r,?T,?f,?f,?o,?e,?e,?W,b,b\")\n         (match_operand:DI 1 \"input_operand\"\n-\t\t\t\t\t\" J,J,U,T,r,o,i,r, f, T, o, f, e, W, e\"))]\n+\t\t\t\t\t\" J,J,U,T,r,o,i,r, f, T, o, f, e, W, e,J,P\"))]\n   \"! TARGET_ARCH64\n    && TARGET_V9\n    && (register_operand (operands[0], DImode)\n@@ -1510,10 +1510,12 @@\n    #\n    fmovd\\\\t%1, %0\n    ldd\\\\t%1, %0\n-   std\\\\t%1, %0\"\n-  [(set_attr \"type\" \"store,store,store,load,*,*,*,*,fpstore,fpload,*,*,fpmove,fpload,fpstore\")\n-   (set_attr \"length\" \"*,2,*,*,2,2,2,2,*,*,2,2,*,*,*\")\n-   (set_attr \"fptype\" \"*,*,*,*,*,*,*,*,*,*,*,*,double,*,*\")])\n+   std\\\\t%1, %0\n+   fzero\\t%0\n+   fone\\t%0\"\n+  [(set_attr \"type\" \"store,store,store,load,*,*,*,*,fpstore,fpload,*,*,fpmove,fpload,fpstore,fga,fga\")\n+   (set_attr \"length\" \"*,2,*,*,2,2,2,2,*,*,2,2,*,*,*,*,*\")\n+   (set_attr \"fptype\" \"*,*,*,*,*,*,*,*,*,*,*,*,double,*,*,double,double\")])\n \n (define_insn \"*movdi_insn_sp64\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=r,r,r,m,?e,?e,?W,b,b\")\n@@ -1757,7 +1759,13 @@\n (define_split\n   [(set (match_operand:DI 0 \"register_operand\" \"\")\n         (match_operand:DI 1 \"const_int_operand\" \"\"))]\n-  \"! TARGET_ARCH64 && reload_completed\"\n+  \"! TARGET_ARCH64\n+   && ((GET_CODE (operands[0]) == REG\n+        && SPARC_INT_REG_P (REGNO (operands[0])))\n+       || (GET_CODE (operands[0]) == SUBREG\n+           && GET_CODE (SUBREG_REG (operands[0])) == REG\n+           && SPARC_INT_REG_P (REGNO (SUBREG_REG (operands[0])))))\n+   && reload_completed\"\n   [(clobber (const_int 0))]\n {\n #if HOST_BITS_PER_WIDE_INT == 32"}]}