#DECLARATION
init r1 r2 err
#END
0 init
2 err
6 r1
7 r2
