{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1674, "design__instance__area": 15608.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013230801559984684, "power__switching__total": 0.0006934215780347586, "power__leakage__total": 1.4725432428974727e-08, "power__total": 0.002016516402363777, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.6851008843037664, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.8387158982498333, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32425157920903047, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.4410282264219987, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.324252, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.111995, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 21, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.5571375740671434, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.2882364428719737, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6845311178314146, "timing__setup__ws__corner:nom_ss_100C_1v60": -4.597357291650823, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -91.54518469060137, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -4.597357291650823, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.904754, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 31, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.238272, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.34692402710320935, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.2705634681769549, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.115039425686054, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.7902513311851997, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.115039, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.494449, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 26, "design__max_fanout_violation__count": 12, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.587940601734235, "clock__skew__worst_setup": 1.252285866005625, "timing__hold__ws": 0.11209267165075402, "timing__setup__ws": -4.847557159556484, "timing__hold__tns": 0, "timing__setup__tns": -98.52248007399415, "timing__hold__wns": 0, "timing__setup__wns": -4.847557159556484, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.112093, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 92, "timing__setup_r2r__ws": 2.106259, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.325 162.045", "design__core__bbox": "5.52 10.88 145.36 149.6", "design__io": 213, "design__die__area": 24521.5, "design__core__area": 19398.6, "design__instance__count__stdcell": 1939, "design__instance__area__stdcell": 15940.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.821723, "design__instance__utilization__stdcell": 0.821723, "design__rows": 51, "design__rows:unithd": 51, "design__sites": 15504, "design__sites:unithd": 15504, "design__instance__count__class:buffer": 257, "design__instance__area__class:buffer": 1124.83, "design__instance__count__class:inverter": 38, "design__instance__area__class:inverter": 150.144, "design__instance__count__class:sequential_cell": 190, "design__instance__area__class:sequential_cell": 4504.32, "design__instance__count__class:multi_input_combinational_cell": 830, "design__instance__area__class:multi_input_combinational_cell": 7259.46, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8661902, "design__instance__count__class:timing_repair_buffer": 325, "design__instance__area__class:timing_repair_buffer": 2134.55, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 40008, "design__violations": 0, "design__instance__count__class:clock_buffer": 17, "design__instance__area__class:clock_buffer": 245.235, "design__instance__count__class:clock_inverter": 15, "design__instance__area__class:clock_inverter": 185.178, "design__instance__count__setup_buffer": 62, "design__instance__count__hold_buffer": 44, "antenna__violating__nets": 3, "antenna__violating__pins": 3, "route__antenna_violation__count": 3, "antenna_diodes_count": 2, "design__instance__count__class:antenna_cell": 2, "design__instance__area__class:antenna_cell": 5.0048, "route__net": 1764, "route__net__special": 2, "route__drc_errors__iter:0": 849, "route__wirelength__iter:0": 47724, "route__drc_errors__iter:1": 649, "route__wirelength__iter:1": 47025, "route__drc_errors__iter:2": 629, "route__wirelength__iter:2": 46823, "route__drc_errors__iter:3": 126, "route__wirelength__iter:3": 46632, "route__drc_errors__iter:4": 64, "route__wirelength__iter:4": 46669, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 46618, "route__drc_errors": 0, "route__wirelength": 46618, "route__vias": 12085, "route__vias__singlecut": 12085, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 379.54, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.6670006957767892, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.809638046189498, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31982434272852195, "timing__setup__ws__corner:min_tt_025C_1v80": 1.6115220725111103, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.319824, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.215623, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 21, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.5250305894207512, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.2393844079607876, "timing__hold__ws__corner:min_ss_100C_1v60": 0.6879363939888526, "timing__setup__ws__corner:min_ss_100C_1v60": -4.308817424817637, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -83.76938135817805, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -4.308817424817637, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.897101, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 30, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.429228, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.3349354499661882, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.252285866005625, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11209267165075402, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.883974585217891, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.112093, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.561953, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.7028569036833759, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.8662076856523322, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3287364362661467, "timing__setup__ws__corner:max_tt_025C_1v80": 1.2825993963273155, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.328736, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.043559, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 26, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.587940601734235, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.338409643219829, "timing__hold__ws__corner:max_ss_100C_1v60": 0.6815190826804204, "timing__setup__ws__corner:max_ss_100C_1v60": -4.847557159556484, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -98.52248007399415, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.847557159556484, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.910387, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 31, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.106259, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.3587064358187268, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.2880528119785075, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11807005707323665, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.6972577157449282, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.11807, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.448298, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79828, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79963, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00171677, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00159037, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000348359, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00159037, "design_powergrid__voltage__worst": 0.00159037, "design_powergrid__voltage__worst__net:VPWR": 1.79828, "design_powergrid__drop__worst": 0.00171677, "design_powergrid__drop__worst__net:VPWR": 0.00171677, "design_powergrid__voltage__worst__net:VGND": 0.00159037, "design_powergrid__drop__worst__net:VGND": 0.00159037, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000371, "ir__drop__worst": 0.00172, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}