m255
K3
13
cModel Technology
Z0 d/home/denjo/mygit/experiment/cpu/hellomodelsim
valu
Z1 !s100 Z=4SkEHh>o1oz2a1Z;EU60
Z2 I^Ba6X[SCMELO9X`fo2aO62
Z3 VzCeJ][U]2K;`18BLk74;F2
Z4 d/home/denjo/mygit/experiment/cpu/cpu
Z5 w1352175593
Z6 8/home/denjo/mygit/experiment/cpu/cpu/src/alu.v
Z7 F/home/denjo/mygit/experiment/cpu/cpu/src/alu.v
L0 8
Z8 OV;L;6.6d;45
r1
31
Z9 !s102 -nocovercells
Z10 o-work work -nocovercells -O0
!s85 0
!s101 -O0
vdp_testbench
Z11 !s100 P?coeWC_NM^l_V>[Jme<o1
Z12 I6d0llOlGVj[glL_]HbjbL1
Z13 VMk3zU?M__:fm]SIXDN2_00
R4
Z14 w1352175579
Z15 8/home/denjo/mygit/experiment/cpu/cpu/src/dp_testbench.v
Z16 F/home/denjo/mygit/experiment/cpu/cpu/src/dp_testbench.v
L0 8
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vphase_gen
Z17 !s100 mNCzJ<F=Af;;b74EIPf6f2
Z18 IJa2KfU[m0<nD[^=7mibZ]3
Z19 VkiBngzVW7IhHXPkiCcNSA1
R4
Z20 w1352097305
Z21 8/home/denjo/mygit/experiment/cpu/cpu/src/phase_gen.v
Z22 F/home/denjo/mygit/experiment/cpu/cpu/src/phase_gen.v
L0 7
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vregister_file
Z23 !s100 G1:Ji2hz[VmfoC]o9n7NR0
Z24 ITD<RkW17FnOQag50oMM3Q1
Z25 VA0mP[mk`5]lN:JB_3:L:=3
R4
Z26 w1352175853
Z27 8/home/denjo/mygit/experiment/cpu/cpu/src/register_file.v
Z28 F/home/denjo/mygit/experiment/cpu/cpu/src/register_file.v
L0 1
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vtop_module
Z29 !s100 G@AXaZhRg`KbTae_[?4BX1
Z30 INla1O==2Y^jEHGNjizBAl3
Z31 VlEj=JaR>l;`^OJ_=XlCV50
R4
w1352176118
Z32 8/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v
Z33 F/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v
L0 14
R8
r1
!s85 0
31
!s101 -O0
R9
R10
