// Seed: 1340853026
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wand id_6;
  output wire id_5;
  output reg id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_6 or posedge {-1'b0,
    1,
    id_12,
    id_7,
    -1,
    id_2
  })
  begin : LABEL_0
    id_4 <= -1;
  end
  module_0 modCall_1 (
      id_7,
      id_7
  );
  assign id_6 = 1;
endmodule
